// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/01/2021 18:51:03"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MyComputer (
	Clock,
	LEDR,
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	Clock;
output 	[9:0] LEDR;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \cpu|Mult1~16 ;
wire \cpu|Mult1~17 ;
wire \cpu|Mult1~18 ;
wire \cpu|Mult1~19 ;
wire \cpu|Mult1~20 ;
wire \cpu|Mult1~21 ;
wire \cpu|Mult1~22 ;
wire \cpu|Mult1~23 ;
wire \cpu|Mult1~24 ;
wire \cpu|Mult1~25 ;
wire \cpu|Mult1~26 ;
wire \cpu|Mult1~27 ;
wire \cpu|Mult1~28 ;
wire \cpu|Mult1~29 ;
wire \cpu|Mult1~30 ;
wire \cpu|Mult1~31 ;
wire \cpu|Mult1~32 ;
wire \cpu|Mult1~33 ;
wire \cpu|Mult1~34 ;
wire \cpu|Mult1~35 ;
wire \cpu|Mult1~36 ;
wire \cpu|Mult1~37 ;
wire \cpu|Mult1~38 ;
wire \cpu|Mult1~39 ;
wire \cpu|Mult1~40 ;
wire \cpu|Mult1~41 ;
wire \cpu|Mult1~42 ;
wire \cpu|Mult1~43 ;
wire \cpu|Mult1~44 ;
wire \cpu|Mult1~45 ;
wire \cpu|Mult1~46 ;
wire \cpu|Mult1~47 ;
wire \cpu|Mult1~48 ;
wire \cpu|Mult1~49 ;
wire \cpu|Mult1~50 ;
wire \cpu|Mult1~51 ;
wire \cpu|Mult1~52 ;
wire \cpu|Mult1~53 ;
wire \cpu|Mult1~54 ;
wire \cpu|Mult1~55 ;
wire \cpu|Mult1~56 ;
wire \cpu|Mult1~57 ;
wire \cpu|Mult1~58 ;
wire \cpu|Mult1~59 ;
wire \cpu|Mult1~60 ;
wire \cpu|Mult1~61 ;
wire \cpu|Mult1~62 ;
wire \cpu|Mult1~63 ;
wire \cpu|Mult1~64 ;
wire \cpu|Mult1~65 ;
wire \cpu|Mult1~66 ;
wire \cpu|Mult1~67 ;
wire \cpu|Mult1~68 ;
wire \cpu|Mult1~69 ;
wire \cpu|Mult1~70 ;
wire \cpu|Mult1~71 ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Clock~input_o ;
wire \Clock~inputCLKENA0_outclk ;
wire \cpu|Add0~49_sumout ;
wire \cpu|Equal0~4_combout ;
wire \cpu|Equal0~3_combout ;
wire \cpu|Add0~30 ;
wire \cpu|Add0~45_sumout ;
wire \cpu|Equal0~5_combout ;
wire \cpu|Equal0~6_combout ;
wire \cpu|Add0~50 ;
wire \cpu|Add0~53_sumout ;
wire \cpu|Add0~54 ;
wire \cpu|Add0~57_sumout ;
wire \cpu|Add0~58 ;
wire \cpu|Add0~61_sumout ;
wire \cpu|Add0~62 ;
wire \cpu|Add0~65_sumout ;
wire \cpu|Add0~66 ;
wire \cpu|Add0~1_sumout ;
wire \cpu|Add0~2 ;
wire \cpu|Add0~5_sumout ;
wire \cpu|Add0~6 ;
wire \cpu|Add0~9_sumout ;
wire \cpu|Add0~10 ;
wire \cpu|Add0~13_sumout ;
wire \cpu|Add0~14 ;
wire \cpu|Add0~17_sumout ;
wire \cpu|Add0~18 ;
wire \cpu|Add0~69_sumout ;
wire \cpu|Add0~70 ;
wire \cpu|Add0~73_sumout ;
wire \cpu|Add0~74 ;
wire \cpu|Add0~77_sumout ;
wire \cpu|Add0~78 ;
wire \cpu|Add0~81_sumout ;
wire \cpu|Add0~82 ;
wire \cpu|Add0~21_sumout ;
wire \cpu|Add0~22 ;
wire \cpu|Add0~85_sumout ;
wire \cpu|Add0~86 ;
wire \cpu|Add0~25_sumout ;
wire \cpu|Add0~26 ;
wire \cpu|Add0~89_sumout ;
wire \cpu|Add0~90 ;
wire \cpu|Add0~93_sumout ;
wire \cpu|Add0~94 ;
wire \cpu|Add0~33_sumout ;
wire \cpu|Add0~34 ;
wire \cpu|Add0~37_sumout ;
wire \cpu|Add0~38 ;
wire \cpu|Add0~41_sumout ;
wire \cpu|Add0~42 ;
wire \cpu|Add0~29_sumout ;
wire \cpu|Equal0~1_combout ;
wire \cpu|Equal0~0_combout ;
wire \cpu|Equal0~2_combout ;
wire \SW[8]~input_o ;
wire \cpu|tbo|y[0]~feeder_combout ;
wire \cpu|Equal1~0_combout ;
wire \db|Add0~9_sumout ;
wire \SW[9]~input_o ;
wire \db|cnt~0_combout ;
wire \db|Add0~10 ;
wire \db|Add0~5_sumout ;
wire \db|Add0~6 ;
wire \db|Add0~1_sumout ;
wire \db|Add0~2 ;
wire \db|Add0~17_sumout ;
wire \db|Add0~18 ;
wire \db|Add0~13_sumout ;
wire \db|Add0~14 ;
wire \db|Add0~33_sumout ;
wire \db|Add0~34 ;
wire \db|Add0~29_sumout ;
wire \db|Add0~30 ;
wire \db|Add0~25_sumout ;
wire \db|Add0~26 ;
wire \db|Add0~21_sumout ;
wire \db|Add0~22 ;
wire \db|Add0~53_sumout ;
wire \db|Add0~54 ;
wire \db|Add0~57_sumout ;
wire \db|Add0~58 ;
wire \db|Add0~65_sumout ;
wire \db|Add0~66 ;
wire \db|Add0~69_sumout ;
wire \db|Add0~70 ;
wire \db|Add0~73_sumout ;
wire \db|Add0~74 ;
wire \db|Add0~77_sumout ;
wire \db|Add0~78 ;
wire \db|Add0~49_sumout ;
wire \db|Add0~50 ;
wire \db|Add0~37_sumout ;
wire \db|Add0~38 ;
wire \db|Add0~81_sumout ;
wire \db|Equal0~2_combout ;
wire \db|Add0~82 ;
wire \db|Add0~45_sumout ;
wire \db|Add0~46 ;
wire \db|Add0~61_sumout ;
wire \db|Add0~62 ;
wire \db|Add0~41_sumout ;
wire \db|Equal0~1_combout ;
wire \db|Equal0~3_combout ;
wire \db|Equal0~0_combout ;
wire \db|Equal0~4_combout ;
wire \db|Equal0~5_combout ;
wire \db|y~0_combout ;
wire \db|y~q ;
wire \cpu|Equal1~2_combout ;
wire \cpu|Equal1~1_combout ;
wire \cpu|Equal1~3_combout ;
wire \cpu|IP[6]~2_combout ;
wire \cpu|IP[3]~DUPLICATE_q ;
wire \cpu|Add1~14 ;
wire \cpu|Add1~18 ;
wire \cpu|Add1~21_sumout ;
wire \cpu|IP~8_combout ;
wire \cpu|IP[5]~DUPLICATE_q ;
wire \cpu|Add1~22 ;
wire \cpu|Add1~25_sumout ;
wire \cpu|IP~9_combout ;
wire \cpu|IP[6]~DUPLICATE_q ;
wire \cpu|Add1~26 ;
wire \cpu|Add1~29_sumout ;
wire \cpu|IP~10_combout ;
wire \cpu|IP~6_combout ;
wire \cpu|Add1~1_sumout ;
wire \cpu|IP~1_combout ;
wire \cpu|IP[0]~DUPLICATE_q ;
wire \cpu|Add1~2 ;
wire \cpu|Add1~5_sumout ;
wire \cpu|IP~3_combout ;
wire \cpu|IP[1]~DUPLICATE_q ;
wire \cpu|Pmem|data[4]~4_combout ;
wire \cpu|Add1~17_sumout ;
wire \cpu|IP~7_combout ;
wire \cpu|Pmem|WideOr0~0_combout ;
wire \cpu|Pmem|data[30]~3_combout ;
wire \cpu|IP[7]~DUPLICATE_q ;
wire \cpu|Pmem|data[31]~0_combout ;
wire \cpu|Pmem|data[31]~1_combout ;
wire \cpu|Pmem|WideOr1~0_combout ;
wire \cpu|Pmem|WideOr0~1_combout ;
wire \cpu|Pmem|Decoder0~0_combout ;
wire \cpu|IP[4]~DUPLICATE_q ;
wire \cpu|Pmem|WideOr5~0_combout ;
wire \cpu|Pmem|WideOr5~1_combout ;
wire \cpu|Pmem|WideOr6~0_combout ;
wire \cpu|Pmem|WideOr4~0_combout ;
wire \cpu|Reg[29][7]~0_combout ;
wire \cpu|Reg~1_combout ;
wire \cpu|Reg[0][4]~feeder_combout ;
wire \cpu|Pmem|WideOr6~1_combout ;
wire \cpu|Reg[0][7]~10_combout ;
wire \cpu|Selector25~3_combout ;
wire \cpu|Pmem|WideOr1~1_combout ;
wire \cpu|Pmem|WideOr1~2_combout ;
wire \cpu|Reg[0][6]~9_combout ;
wire \cpu|Reg[0][7]~11_combout ;
wire \cpu|Reg[0][4]~q ;
wire \cpu|Mux34~0_combout ;
wire \cpu|Pmem|WideOr4~1_combout ;
wire \cpu|Reg[3][7]~18_combout ;
wire \cpu|comb~0_combout ;
wire \cpu|Reg[1][7]~19_combout ;
wire \cpu|Reg[1][4]~q ;
wire \cpu|Reg[3][7]~21_combout ;
wire \cpu|Reg[3][4]~q ;
wire \cpu|Reg[2][4]~feeder_combout ;
wire \cpu|Reg[2][7]~20_combout ;
wire \cpu|Reg[2][4]~q ;
wire \cpu|Selector25~1_combout ;
wire \cpu|Reg[29][7]~23_combout ;
wire \cpu|Reg[29][4]~q ;
wire \cpu|Reg[28][7]~14_combout ;
wire \cpu|Reg[28][7]~22_combout ;
wire \cpu|Reg[28][4]~q ;
wire \cpu|Reg[30][4]~feeder_combout ;
wire \cpu|Pmem|WideOr2~0_combout ;
wire \cpu|Pmem|WideOr2~1_combout ;
wire \cpu|Selector7~2_combout ;
wire \cpu|Selector7~0_combout ;
wire \cpu|Reg[30][3]~15_combout ;
wire \cpu|Reg[30][3]~16_combout ;
wire \cpu|Reg[30][4]~q ;
wire \cpu|Selector25~0_combout ;
wire \cpu|Selector25~2_combout ;
wire \cpu|Mux43~0_combout ;
wire \cpu|Selector4~0_combout ;
wire \cpu|Reg[30][3]~feeder_combout ;
wire \cpu|Reg[29][3]~q ;
wire \cpu|Reg[28][3]~q ;
wire \cpu|Reg~2_combout ;
wire \cpu|Reg[31][3]~q ;
wire \cpu|Selector26~1_combout ;
wire \cpu|Reg[1][3]~feeder_combout ;
wire \cpu|Reg[1][3]~q ;
wire \cpu|Reg[2][3]~feeder_combout ;
wire \cpu|Reg[2][3]~q ;
wire \cpu|Reg[3][3]~q ;
wire \cpu|Reg[0][3]~feeder_combout ;
wire \cpu|Reg[0][3]~q ;
wire \cpu|Selector26~0_combout ;
wire \cpu|Selector26~2_combout ;
wire \cpu|Decoder1~0_combout ;
wire \cpu|Reg[29][0]~q ;
wire \cpu|Reg[30][0]~feeder_combout ;
wire \cpu|Reg[28][1]~q ;
wire \cpu|Reg[30][1]~feeder_combout ;
wire \cpu|Pmem|WideOr0~2_combout ;
wire \cpu|Reg[2][1]~feeder_combout ;
wire \cpu|Reg[2][1]~q ;
wire \cpu|Reg[1][1]~feeder_combout ;
wire \cpu|Reg[1][1]~q ;
wire \cpu|Reg[3][1]~q ;
wire \cpu|Selector28~0_combout ;
wire \cpu|Selector28~3_combout ;
wire \cpu|Pmem|WideOr5~2_combout ;
wire \cpu|Reg[3][0]~q ;
wire \cpu|Reg[2][0]~q ;
wire \cpu|Reg[1][0]~q ;
wire \cpu|Reg[0][0]~DUPLICATE_q ;
wire \cpu|Selector29~0_combout ;
wire \cpu|Selector29~3_combout ;
wire \cpu|Pmem|WideOr6~2_combout ;
wire \cpu|Add2~30 ;
wire \cpu|Add2~25_sumout ;
wire \cpu|cnum~0_combout ;
wire \cpu|Mux35~0_combout ;
wire \cpu|Selector2~1_combout ;
wire \cpu|Reg[30][7]~feeder_combout ;
wire \cpu|Reg[28][7]~q ;
wire \cpu|Reg[29][7]~q ;
wire \cpu|Reg[28][6]~feeder_combout ;
wire \cpu|Reg[28][6]~q ;
wire \cpu|Reg[30][6]~feeder_combout ;
wire \cpu|cnum~10_combout ;
wire \cpu|cnum~1_combout ;
wire \cpu|Add2~10 ;
wire \cpu|Add2~13_sumout ;
wire \cpu|Reg~30_combout ;
wire \cpu|Reg~6_combout ;
wire \cpu|Reg[31][5]~7_combout ;
wire \cpu|Reg[31][5]~8_combout ;
wire \cpu|Reg[31][5]~q ;
wire \cpu|Reg[29][5]~q ;
wire \cpu|Reg[30][5]~feeder_combout ;
wire \cpu|Reg[30][5]~DUPLICATE_q ;
wire \cpu|Reg[28][5]~feeder_combout ;
wire \cpu|Reg[28][5]~q ;
wire \cpu|Selector24~0_combout ;
wire \cpu|Reg[1][5]~q ;
wire \cpu|Reg[3][5]~q ;
wire \cpu|Reg[2][5]~feeder_combout ;
wire \cpu|Reg[2][5]~q ;
wire \cpu|Selector24~1_combout ;
wire \cpu|Selector24~2_combout ;
wire \cpu|Add2~14 ;
wire \cpu|Add2~33_sumout ;
wire \cpu|Mux49~0_combout ;
wire \cpu|s_word[3]~0_combout ;
wire \cpu|cnum~11_combout ;
wire \cpu|Reg[30][6]~q ;
wire \cpu|Reg[29][6]~q ;
wire \cpu|Selector23~0_combout ;
wire \cpu|Reg[3][6]~q ;
wire \cpu|Reg[1][6]~q ;
wire \cpu|Reg[2][6]~q ;
wire \cpu|Selector23~1_combout ;
wire \cpu|Selector23~2_combout ;
wire \cpu|Add2~34 ;
wire \cpu|Add2~21_sumout ;
wire \cpu|Reg~40_combout ;
wire \cpu|Reg~43_combout ;
wire \cpu|Reg[31][7]~DUPLICATE_q ;
wire \cpu|Reg~41_combout ;
wire \cpu|Reg[1][2]~feeder_combout ;
wire \cpu|Reg[1][2]~q ;
wire \cpu|Reg[2][2]~q ;
wire \cpu|Reg[3][2]~q ;
wire \cpu|Selector27~1_combout ;
wire \cpu|Reg[28][2]~feeder_combout ;
wire \cpu|Reg[28][2]~q ;
wire \cpu|Reg[30][2]~feeder_combout ;
wire \cpu|cnum~8_combout ;
wire \cpu|Add2~26 ;
wire \cpu|Add2~17_sumout ;
wire \cpu|cnum~9_combout ;
wire \cpu|Reg[30][2]~q ;
wire \cpu|Reg[29][2]~q ;
wire \cpu|Selector27~0_combout ;
wire \cpu|Selector27~2_combout ;
wire \cpu|Mult1~15 ;
wire \cpu|Mux48~0_combout ;
wire \cpu|Reg~42_combout ;
wire \cpu|Reg~28_combout ;
wire \cpu|Reg[31][7]~q ;
wire \cpu|Selector22~0_combout ;
wire \cpu|Reg[1][7]~feeder_combout ;
wire \cpu|Reg[1][7]~q ;
wire \cpu|Reg[3][7]~q ;
wire \cpu|Reg[2][7]~feeder_combout ;
wire \cpu|Reg[2][7]~q ;
wire \cpu|Selector22~1_combout ;
wire \cpu|Selector22~2_combout ;
wire \cpu|cnum~12_combout ;
wire \cpu|cnum~13_combout ;
wire \cpu|Reg[30][7]~q ;
wire \cpu|Reg[5][3]~12_combout ;
wire \cpu|Reg[4][3]~13_combout ;
wire \cpu|Reg[4][7]~q ;
wire \cpu|Reg[5][3]~17_combout ;
wire \cpu|Reg[5][7]~q ;
wire \cpu|Selector4~7_combout ;
wire \cpu|Selector0~0_combout ;
wire \cpu|Reg[0][7]~feeder_combout ;
wire \cpu|Reg[0][7]~q ;
wire \cpu|Mux32~0_combout ;
wire \cpu|Mult1~14 ;
wire \cpu|Reg~33_combout ;
wire \cpu|Reg~27_combout ;
wire \cpu|Reg[31][6]~q ;
wire \cpu|Reg[4][6]~q ;
wire \cpu|Reg[5][6]~q ;
wire \cpu|Selector4~6_combout ;
wire \cpu|Selector1~0_combout ;
wire \cpu|Reg[0][6]~feeder_combout ;
wire \cpu|Reg[0][6]~q ;
wire \cpu|Mux33~0_combout ;
wire \cpu|Mult1~13 ;
wire \cpu|Mux50~0_combout ;
wire \cpu|cnum~3_combout ;
wire \cpu|Reg[4][5]~q ;
wire \cpu|Reg[5][5]~q ;
wire \cpu|Reg[30][5]~q ;
wire \cpu|Selector4~2_combout ;
wire \cpu|Selector2~0_combout ;
wire \cpu|Reg[0][5]~feeder_combout ;
wire \cpu|Reg[0][5]~q ;
wire \cpu|Mux39~0_combout ;
wire \cpu|Mult1~10 ;
wire \cpu|Mux53~0_combout ;
wire \cpu|Reg~32_combout ;
wire \cpu|Reg~26_combout ;
wire \cpu|Reg[31][2]~q ;
wire \cpu|Reg[5][2]~q ;
wire \cpu|Reg[4][2]~q ;
wire \cpu|Selector4~5_combout ;
wire \cpu|Selector5~0_combout ;
wire \cpu|Reg[0][2]~feeder_combout ;
wire \cpu|Reg[0][2]~q ;
wire \cpu|Mux36~0_combout ;
wire \cpu|Mult1~9 ;
wire \cpu|Mux54~0_combout ;
wire \cpu|cnum~7_combout ;
wire \cpu|Reg[30][1]~q ;
wire \cpu|Reg[29][1]~q ;
wire \cpu|Selector28~1_combout ;
wire \cpu|Selector28~2_combout ;
wire \cpu|cnum~6_combout ;
wire \cpu|Reg~31_combout ;
wire \cpu|Reg~25_combout ;
wire \cpu|Reg[31][1]~q ;
wire \cpu|Reg[5][1]~q ;
wire \cpu|Reg[4][1]~q ;
wire \cpu|Selector4~4_combout ;
wire \cpu|Selector6~0_combout ;
wire \cpu|Reg[0][1]~feeder_combout ;
wire \cpu|Reg[0][1]~q ;
wire \cpu|Mux37~0_combout ;
wire \cpu|Mult1~8_resulta ;
wire \cpu|Mux55~0_combout ;
wire \cpu|Add2~29_sumout ;
wire \cpu|cnum~5_combout ;
wire \cpu|Reg[30][0]~q ;
wire \cpu|Reg[28][0]~q ;
wire \cpu|Selector29~1_combout ;
wire \cpu|Selector29~2_combout ;
wire \cpu|cnum~4_combout ;
wire \cpu|Mux63~0_combout ;
wire \cpu|Reg~38_combout ;
wire \cpu|Reg[31][0]~q ;
wire \cpu|Reg~37_combout ;
wire \cpu|Reg~39_combout ;
wire \cpu|Reg~24_combout ;
wire \cpu|Reg[31][0]~DUPLICATE_q ;
wire \cpu|Reg[5][0]~q ;
wire \cpu|Reg[4][0]~q ;
wire \cpu|Selector4~3_combout ;
wire \cpu|Selector7~1_combout ;
wire \cpu|Reg[0][0]~feeder_combout ;
wire \cpu|Reg[0][0]~q ;
wire \cpu|Mux38~0_combout ;
wire \cpu|Mult1~11 ;
wire \cpu|Mux52~0_combout ;
wire \cpu|Add2~18 ;
wire \cpu|Add2~1_sumout ;
wire \cpu|cnum~14_combout ;
wire \cpu|Reg[30][3]~q ;
wire \cpu|Reg[5][3]~q ;
wire \cpu|Reg[4][3]~q ;
wire \cpu|Mux4~0_combout ;
wire \cpu|Add2~2 ;
wire \cpu|Add2~9_sumout ;
wire \cpu|Mult1~12 ;
wire \cpu|cnum~2_combout ;
wire \cpu|Reg[4][4]~q ;
wire \cpu|Reg[5][4]~q ;
wire \cpu|Selector4~1_combout ;
wire \cpu|Selector3~0_combout ;
wire \cpu|Reg~4_combout ;
wire \cpu|Add2~22 ;
wire \cpu|Add2~5_sumout ;
wire \cpu|Reg~29_combout ;
wire \cpu|Reg~3_combout ;
wire \cpu|Reg~5_combout ;
wire \cpu|Reg[31][4]~q ;
wire \cpu|IP[6]~0_combout ;
wire \cpu|Add1~6 ;
wire \cpu|Add1~9_sumout ;
wire \cpu|IP~4_combout ;
wire \cpu|IP[2]~DUPLICATE_q ;
wire \cpu|Add1~10 ;
wire \cpu|Add1~13_sumout ;
wire \cpu|IP~5_combout ;
wire \cpu|Pmem|data[30]~2_combout ;
wire \cpu|Reg~35_combout ;
wire \cpu|Reg~34_combout ;
wire \cpu|Reg~36_combout ;
wire \cpu|Reg~44_combout ;
wire \cpu|Reg[31][3]~DUPLICATE_q ;
wire \dh|disp0|WideOr6~0_combout ;
wire \dh|disp0|WideOr5~0_combout ;
wire \dh|disp0|WideOr4~0_combout ;
wire \dh|disp0|WideOr3~0_combout ;
wire \dh|disp0|WideOr2~0_combout ;
wire \dh|disp0|WideOr1~0_combout ;
wire \dh|disp0|WideOr0~0_combout ;
wire \dh|disp1|WideOr6~0_combout ;
wire \dh|disp1|WideOr5~0_combout ;
wire \dh|disp1|WideOr4~0_combout ;
wire \dh|disp1|WideOr3~0_combout ;
wire \dh|disp1|WideOr2~0_combout ;
wire \dh|disp1|WideOr1~0_combout ;
wire \dh|disp1|WideOr0~0_combout ;
wire [0:0] \db|sync|y ;
wire [23:0] \cpu|cnt ;
wire [7:0] \cpu|IP ;
wire [20:0] \db|cnt ;
wire [15:0] \cpu|s_word ;
wire [0:0] \cpu|tbo|y ;
wire [3:0] \cpu|Debug ;
wire [0:0] \cpu|tbo|buff ;
wire [0:0] \db|sync|buff ;

wire [63:0] \cpu|Mult1~8_RESULTA_bus ;

assign \cpu|Mult1~8_resulta  = \cpu|Mult1~8_RESULTA_bus [0];
assign \cpu|Mult1~9  = \cpu|Mult1~8_RESULTA_bus [1];
assign \cpu|Mult1~10  = \cpu|Mult1~8_RESULTA_bus [2];
assign \cpu|Mult1~11  = \cpu|Mult1~8_RESULTA_bus [3];
assign \cpu|Mult1~12  = \cpu|Mult1~8_RESULTA_bus [4];
assign \cpu|Mult1~13  = \cpu|Mult1~8_RESULTA_bus [5];
assign \cpu|Mult1~14  = \cpu|Mult1~8_RESULTA_bus [6];
assign \cpu|Mult1~15  = \cpu|Mult1~8_RESULTA_bus [7];
assign \cpu|Mult1~16  = \cpu|Mult1~8_RESULTA_bus [8];
assign \cpu|Mult1~17  = \cpu|Mult1~8_RESULTA_bus [9];
assign \cpu|Mult1~18  = \cpu|Mult1~8_RESULTA_bus [10];
assign \cpu|Mult1~19  = \cpu|Mult1~8_RESULTA_bus [11];
assign \cpu|Mult1~20  = \cpu|Mult1~8_RESULTA_bus [12];
assign \cpu|Mult1~21  = \cpu|Mult1~8_RESULTA_bus [13];
assign \cpu|Mult1~22  = \cpu|Mult1~8_RESULTA_bus [14];
assign \cpu|Mult1~23  = \cpu|Mult1~8_RESULTA_bus [15];
assign \cpu|Mult1~24  = \cpu|Mult1~8_RESULTA_bus [16];
assign \cpu|Mult1~25  = \cpu|Mult1~8_RESULTA_bus [17];
assign \cpu|Mult1~26  = \cpu|Mult1~8_RESULTA_bus [18];
assign \cpu|Mult1~27  = \cpu|Mult1~8_RESULTA_bus [19];
assign \cpu|Mult1~28  = \cpu|Mult1~8_RESULTA_bus [20];
assign \cpu|Mult1~29  = \cpu|Mult1~8_RESULTA_bus [21];
assign \cpu|Mult1~30  = \cpu|Mult1~8_RESULTA_bus [22];
assign \cpu|Mult1~31  = \cpu|Mult1~8_RESULTA_bus [23];
assign \cpu|Mult1~32  = \cpu|Mult1~8_RESULTA_bus [24];
assign \cpu|Mult1~33  = \cpu|Mult1~8_RESULTA_bus [25];
assign \cpu|Mult1~34  = \cpu|Mult1~8_RESULTA_bus [26];
assign \cpu|Mult1~35  = \cpu|Mult1~8_RESULTA_bus [27];
assign \cpu|Mult1~36  = \cpu|Mult1~8_RESULTA_bus [28];
assign \cpu|Mult1~37  = \cpu|Mult1~8_RESULTA_bus [29];
assign \cpu|Mult1~38  = \cpu|Mult1~8_RESULTA_bus [30];
assign \cpu|Mult1~39  = \cpu|Mult1~8_RESULTA_bus [31];
assign \cpu|Mult1~40  = \cpu|Mult1~8_RESULTA_bus [32];
assign \cpu|Mult1~41  = \cpu|Mult1~8_RESULTA_bus [33];
assign \cpu|Mult1~42  = \cpu|Mult1~8_RESULTA_bus [34];
assign \cpu|Mult1~43  = \cpu|Mult1~8_RESULTA_bus [35];
assign \cpu|Mult1~44  = \cpu|Mult1~8_RESULTA_bus [36];
assign \cpu|Mult1~45  = \cpu|Mult1~8_RESULTA_bus [37];
assign \cpu|Mult1~46  = \cpu|Mult1~8_RESULTA_bus [38];
assign \cpu|Mult1~47  = \cpu|Mult1~8_RESULTA_bus [39];
assign \cpu|Mult1~48  = \cpu|Mult1~8_RESULTA_bus [40];
assign \cpu|Mult1~49  = \cpu|Mult1~8_RESULTA_bus [41];
assign \cpu|Mult1~50  = \cpu|Mult1~8_RESULTA_bus [42];
assign \cpu|Mult1~51  = \cpu|Mult1~8_RESULTA_bus [43];
assign \cpu|Mult1~52  = \cpu|Mult1~8_RESULTA_bus [44];
assign \cpu|Mult1~53  = \cpu|Mult1~8_RESULTA_bus [45];
assign \cpu|Mult1~54  = \cpu|Mult1~8_RESULTA_bus [46];
assign \cpu|Mult1~55  = \cpu|Mult1~8_RESULTA_bus [47];
assign \cpu|Mult1~56  = \cpu|Mult1~8_RESULTA_bus [48];
assign \cpu|Mult1~57  = \cpu|Mult1~8_RESULTA_bus [49];
assign \cpu|Mult1~58  = \cpu|Mult1~8_RESULTA_bus [50];
assign \cpu|Mult1~59  = \cpu|Mult1~8_RESULTA_bus [51];
assign \cpu|Mult1~60  = \cpu|Mult1~8_RESULTA_bus [52];
assign \cpu|Mult1~61  = \cpu|Mult1~8_RESULTA_bus [53];
assign \cpu|Mult1~62  = \cpu|Mult1~8_RESULTA_bus [54];
assign \cpu|Mult1~63  = \cpu|Mult1~8_RESULTA_bus [55];
assign \cpu|Mult1~64  = \cpu|Mult1~8_RESULTA_bus [56];
assign \cpu|Mult1~65  = \cpu|Mult1~8_RESULTA_bus [57];
assign \cpu|Mult1~66  = \cpu|Mult1~8_RESULTA_bus [58];
assign \cpu|Mult1~67  = \cpu|Mult1~8_RESULTA_bus [59];
assign \cpu|Mult1~68  = \cpu|Mult1~8_RESULTA_bus [60];
assign \cpu|Mult1~69  = \cpu|Mult1~8_RESULTA_bus [61];
assign \cpu|Mult1~70  = \cpu|Mult1~8_RESULTA_bus [62];
assign \cpu|Mult1~71  = \cpu|Mult1~8_RESULTA_bus [63];

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \LEDR[6]~output (
	.i(\cpu|Debug [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \LEDR[7]~output (
	.i(\cpu|Reg[31][3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\cpu|Reg[31][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \LEDR[9]~output (
	.i(\cpu|Reg[31][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\dh|disp0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX4[1]~output (
	.i(\dh|disp0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[2]~output (
	.i(\dh|disp0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX4[3]~output (
	.i(\dh|disp0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX4[4]~output (
	.i(\dh|disp0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX4[5]~output (
	.i(\dh|disp0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\dh|disp0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX5[0]~output (
	.i(\dh|disp1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX5[1]~output (
	.i(\dh|disp1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(\dh|disp1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \HEX5[3]~output (
	.i(\dh|disp1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \HEX5[4]~output (
	.i(\dh|disp1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX5[5]~output (
	.i(\dh|disp1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\dh|disp1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \Clock~inputCLKENA0 (
	.inclk(\Clock~input_o ),
	.ena(vcc),
	.outclk(\Clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Clock~inputCLKENA0 .clock_type = "global clock";
defparam \Clock~inputCLKENA0 .disable_mode = "low";
defparam \Clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \Clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \Clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N0
cyclonev_lcell_comb \cpu|Add0~49 (
// Equation(s):
// \cpu|Add0~49_sumout  = SUM(( \cpu|cnt [0] ) + ( VCC ) + ( !VCC ))
// \cpu|Add0~50  = CARRY(( \cpu|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~49_sumout ),
	.cout(\cpu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~49 .extended_lut = "off";
defparam \cpu|Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \cpu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N54
cyclonev_lcell_comb \cpu|Equal0~4 (
// Equation(s):
// \cpu|Equal0~4_combout  = ( \cpu|cnt [13] & ( (\cpu|cnt [12] & (\cpu|cnt [15] & (\cpu|cnt [17] & \cpu|cnt [11]))) ) )

	.dataa(!\cpu|cnt [12]),
	.datab(!\cpu|cnt [15]),
	.datac(!\cpu|cnt [17]),
	.datad(!\cpu|cnt [11]),
	.datae(gnd),
	.dataf(!\cpu|cnt [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~4 .extended_lut = "off";
defparam \cpu|Equal0~4 .lut_mask = 64'h0000000000010001;
defparam \cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N30
cyclonev_lcell_comb \cpu|Equal0~3 (
// Equation(s):
// \cpu|Equal0~3_combout  = ( \cpu|cnt [0] & ( \cpu|cnt [3] & ( (\cpu|cnt [2] & (\cpu|cnt [4] & \cpu|cnt [1])) ) ) )

	.dataa(!\cpu|cnt [2]),
	.datab(!\cpu|cnt [4]),
	.datac(!\cpu|cnt [1]),
	.datad(gnd),
	.datae(!\cpu|cnt [0]),
	.dataf(!\cpu|cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~3 .extended_lut = "off";
defparam \cpu|Equal0~3 .lut_mask = 64'h0000000000000101;
defparam \cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N36
cyclonev_lcell_comb \cpu|Add0~29 (
// Equation(s):
// \cpu|Add0~29_sumout  = SUM(( \cpu|cnt [22] ) + ( GND ) + ( \cpu|Add0~42  ))
// \cpu|Add0~30  = CARRY(( \cpu|cnt [22] ) + ( GND ) + ( \cpu|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~29_sumout ),
	.cout(\cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~29 .extended_lut = "off";
defparam \cpu|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N39
cyclonev_lcell_comb \cpu|Add0~45 (
// Equation(s):
// \cpu|Add0~45_sumout  = SUM(( \cpu|cnt [23] ) + ( GND ) + ( \cpu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~45 .extended_lut = "off";
defparam \cpu|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N41
dffeas \cpu|cnt[23] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[23] .is_wysiwyg = "true";
defparam \cpu|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N48
cyclonev_lcell_comb \cpu|Equal0~5 (
// Equation(s):
// \cpu|Equal0~5_combout  = ( \cpu|cnt [20] & ( (\cpu|cnt [21] & (\cpu|cnt [23] & \cpu|cnt [19])) ) )

	.dataa(!\cpu|cnt [21]),
	.datab(!\cpu|cnt [23]),
	.datac(!\cpu|cnt [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|cnt [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~5 .extended_lut = "off";
defparam \cpu|Equal0~5 .lut_mask = 64'h0000000001010101;
defparam \cpu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N42
cyclonev_lcell_comb \cpu|Equal0~6 (
// Equation(s):
// \cpu|Equal0~6_combout  = ( \cpu|cnt [10] & ( \cpu|Equal0~5_combout  & ( (\cpu|Equal0~4_combout  & (\cpu|Equal0~3_combout  & (\cpu|cnt [18] & \cpu|Equal0~2_combout ))) ) ) )

	.dataa(!\cpu|Equal0~4_combout ),
	.datab(!\cpu|Equal0~3_combout ),
	.datac(!\cpu|cnt [18]),
	.datad(!\cpu|Equal0~2_combout ),
	.datae(!\cpu|cnt [10]),
	.dataf(!\cpu|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~6 .extended_lut = "off";
defparam \cpu|Equal0~6 .lut_mask = 64'h0000000000000001;
defparam \cpu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N2
dffeas \cpu|cnt[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[0] .is_wysiwyg = "true";
defparam \cpu|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N3
cyclonev_lcell_comb \cpu|Add0~53 (
// Equation(s):
// \cpu|Add0~53_sumout  = SUM(( \cpu|cnt [1] ) + ( GND ) + ( \cpu|Add0~50  ))
// \cpu|Add0~54  = CARRY(( \cpu|cnt [1] ) + ( GND ) + ( \cpu|Add0~50  ))

	.dataa(!\cpu|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~53_sumout ),
	.cout(\cpu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~53 .extended_lut = "off";
defparam \cpu|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N5
dffeas \cpu|cnt[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[1] .is_wysiwyg = "true";
defparam \cpu|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N6
cyclonev_lcell_comb \cpu|Add0~57 (
// Equation(s):
// \cpu|Add0~57_sumout  = SUM(( \cpu|cnt [2] ) + ( GND ) + ( \cpu|Add0~54  ))
// \cpu|Add0~58  = CARRY(( \cpu|cnt [2] ) + ( GND ) + ( \cpu|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~57_sumout ),
	.cout(\cpu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~57 .extended_lut = "off";
defparam \cpu|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N7
dffeas \cpu|cnt[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[2] .is_wysiwyg = "true";
defparam \cpu|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N9
cyclonev_lcell_comb \cpu|Add0~61 (
// Equation(s):
// \cpu|Add0~61_sumout  = SUM(( \cpu|cnt [3] ) + ( GND ) + ( \cpu|Add0~58  ))
// \cpu|Add0~62  = CARRY(( \cpu|cnt [3] ) + ( GND ) + ( \cpu|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~61_sumout ),
	.cout(\cpu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~61 .extended_lut = "off";
defparam \cpu|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N11
dffeas \cpu|cnt[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[3] .is_wysiwyg = "true";
defparam \cpu|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N12
cyclonev_lcell_comb \cpu|Add0~65 (
// Equation(s):
// \cpu|Add0~65_sumout  = SUM(( \cpu|cnt [4] ) + ( GND ) + ( \cpu|Add0~62  ))
// \cpu|Add0~66  = CARRY(( \cpu|cnt [4] ) + ( GND ) + ( \cpu|Add0~62  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~65_sumout ),
	.cout(\cpu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~65 .extended_lut = "off";
defparam \cpu|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N14
dffeas \cpu|cnt[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[4] .is_wysiwyg = "true";
defparam \cpu|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N15
cyclonev_lcell_comb \cpu|Add0~1 (
// Equation(s):
// \cpu|Add0~1_sumout  = SUM(( \cpu|cnt [5] ) + ( GND ) + ( \cpu|Add0~66  ))
// \cpu|Add0~2  = CARRY(( \cpu|cnt [5] ) + ( GND ) + ( \cpu|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~1_sumout ),
	.cout(\cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~1 .extended_lut = "off";
defparam \cpu|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N17
dffeas \cpu|cnt[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[5] .is_wysiwyg = "true";
defparam \cpu|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N18
cyclonev_lcell_comb \cpu|Add0~5 (
// Equation(s):
// \cpu|Add0~5_sumout  = SUM(( \cpu|cnt [6] ) + ( GND ) + ( \cpu|Add0~2  ))
// \cpu|Add0~6  = CARRY(( \cpu|cnt [6] ) + ( GND ) + ( \cpu|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~5_sumout ),
	.cout(\cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~5 .extended_lut = "off";
defparam \cpu|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N20
dffeas \cpu|cnt[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[6] .is_wysiwyg = "true";
defparam \cpu|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N21
cyclonev_lcell_comb \cpu|Add0~9 (
// Equation(s):
// \cpu|Add0~9_sumout  = SUM(( \cpu|cnt [7] ) + ( GND ) + ( \cpu|Add0~6  ))
// \cpu|Add0~10  = CARRY(( \cpu|cnt [7] ) + ( GND ) + ( \cpu|Add0~6  ))

	.dataa(!\cpu|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~9_sumout ),
	.cout(\cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~9 .extended_lut = "off";
defparam \cpu|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N23
dffeas \cpu|cnt[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[7] .is_wysiwyg = "true";
defparam \cpu|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N24
cyclonev_lcell_comb \cpu|Add0~13 (
// Equation(s):
// \cpu|Add0~13_sumout  = SUM(( \cpu|cnt [8] ) + ( GND ) + ( \cpu|Add0~10  ))
// \cpu|Add0~14  = CARRY(( \cpu|cnt [8] ) + ( GND ) + ( \cpu|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~13_sumout ),
	.cout(\cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~13 .extended_lut = "off";
defparam \cpu|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N26
dffeas \cpu|cnt[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[8] .is_wysiwyg = "true";
defparam \cpu|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N27
cyclonev_lcell_comb \cpu|Add0~17 (
// Equation(s):
// \cpu|Add0~17_sumout  = SUM(( \cpu|cnt [9] ) + ( GND ) + ( \cpu|Add0~14  ))
// \cpu|Add0~18  = CARRY(( \cpu|cnt [9] ) + ( GND ) + ( \cpu|Add0~14  ))

	.dataa(!\cpu|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~17_sumout ),
	.cout(\cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~17 .extended_lut = "off";
defparam \cpu|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y17_N29
dffeas \cpu|cnt[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[9] .is_wysiwyg = "true";
defparam \cpu|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N0
cyclonev_lcell_comb \cpu|Add0~69 (
// Equation(s):
// \cpu|Add0~69_sumout  = SUM(( \cpu|cnt [10] ) + ( GND ) + ( \cpu|Add0~18  ))
// \cpu|Add0~70  = CARRY(( \cpu|cnt [10] ) + ( GND ) + ( \cpu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~69_sumout ),
	.cout(\cpu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~69 .extended_lut = "off";
defparam \cpu|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N1
dffeas \cpu|cnt[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[10] .is_wysiwyg = "true";
defparam \cpu|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N3
cyclonev_lcell_comb \cpu|Add0~73 (
// Equation(s):
// \cpu|Add0~73_sumout  = SUM(( \cpu|cnt [11] ) + ( GND ) + ( \cpu|Add0~70  ))
// \cpu|Add0~74  = CARRY(( \cpu|cnt [11] ) + ( GND ) + ( \cpu|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~73_sumout ),
	.cout(\cpu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~73 .extended_lut = "off";
defparam \cpu|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N4
dffeas \cpu|cnt[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[11] .is_wysiwyg = "true";
defparam \cpu|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N6
cyclonev_lcell_comb \cpu|Add0~77 (
// Equation(s):
// \cpu|Add0~77_sumout  = SUM(( \cpu|cnt [12] ) + ( GND ) + ( \cpu|Add0~74  ))
// \cpu|Add0~78  = CARRY(( \cpu|cnt [12] ) + ( GND ) + ( \cpu|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~77_sumout ),
	.cout(\cpu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~77 .extended_lut = "off";
defparam \cpu|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N7
dffeas \cpu|cnt[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[12] .is_wysiwyg = "true";
defparam \cpu|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N9
cyclonev_lcell_comb \cpu|Add0~81 (
// Equation(s):
// \cpu|Add0~81_sumout  = SUM(( \cpu|cnt [13] ) + ( GND ) + ( \cpu|Add0~78  ))
// \cpu|Add0~82  = CARRY(( \cpu|cnt [13] ) + ( GND ) + ( \cpu|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~81_sumout ),
	.cout(\cpu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~81 .extended_lut = "off";
defparam \cpu|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N11
dffeas \cpu|cnt[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[13] .is_wysiwyg = "true";
defparam \cpu|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N12
cyclonev_lcell_comb \cpu|Add0~21 (
// Equation(s):
// \cpu|Add0~21_sumout  = SUM(( \cpu|cnt [14] ) + ( GND ) + ( \cpu|Add0~82  ))
// \cpu|Add0~22  = CARRY(( \cpu|cnt [14] ) + ( GND ) + ( \cpu|Add0~82  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~21_sumout ),
	.cout(\cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~21 .extended_lut = "off";
defparam \cpu|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N13
dffeas \cpu|cnt[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[14] .is_wysiwyg = "true";
defparam \cpu|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N15
cyclonev_lcell_comb \cpu|Add0~85 (
// Equation(s):
// \cpu|Add0~85_sumout  = SUM(( \cpu|cnt [15] ) + ( GND ) + ( \cpu|Add0~22  ))
// \cpu|Add0~86  = CARRY(( \cpu|cnt [15] ) + ( GND ) + ( \cpu|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~85_sumout ),
	.cout(\cpu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~85 .extended_lut = "off";
defparam \cpu|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N17
dffeas \cpu|cnt[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[15] .is_wysiwyg = "true";
defparam \cpu|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N18
cyclonev_lcell_comb \cpu|Add0~25 (
// Equation(s):
// \cpu|Add0~25_sumout  = SUM(( \cpu|cnt [16] ) + ( GND ) + ( \cpu|Add0~86  ))
// \cpu|Add0~26  = CARRY(( \cpu|cnt [16] ) + ( GND ) + ( \cpu|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~25_sumout ),
	.cout(\cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~25 .extended_lut = "off";
defparam \cpu|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N20
dffeas \cpu|cnt[16] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[16] .is_wysiwyg = "true";
defparam \cpu|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N21
cyclonev_lcell_comb \cpu|Add0~89 (
// Equation(s):
// \cpu|Add0~89_sumout  = SUM(( \cpu|cnt [17] ) + ( GND ) + ( \cpu|Add0~26  ))
// \cpu|Add0~90  = CARRY(( \cpu|cnt [17] ) + ( GND ) + ( \cpu|Add0~26  ))

	.dataa(!\cpu|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~89_sumout ),
	.cout(\cpu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~89 .extended_lut = "off";
defparam \cpu|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N23
dffeas \cpu|cnt[17] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[17] .is_wysiwyg = "true";
defparam \cpu|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N24
cyclonev_lcell_comb \cpu|Add0~93 (
// Equation(s):
// \cpu|Add0~93_sumout  = SUM(( \cpu|cnt [18] ) + ( GND ) + ( \cpu|Add0~90  ))
// \cpu|Add0~94  = CARRY(( \cpu|cnt [18] ) + ( GND ) + ( \cpu|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~93_sumout ),
	.cout(\cpu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~93 .extended_lut = "off";
defparam \cpu|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N26
dffeas \cpu|cnt[18] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[18] .is_wysiwyg = "true";
defparam \cpu|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N27
cyclonev_lcell_comb \cpu|Add0~33 (
// Equation(s):
// \cpu|Add0~33_sumout  = SUM(( \cpu|cnt [19] ) + ( GND ) + ( \cpu|Add0~94  ))
// \cpu|Add0~34  = CARRY(( \cpu|cnt [19] ) + ( GND ) + ( \cpu|Add0~94  ))

	.dataa(!\cpu|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~33_sumout ),
	.cout(\cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~33 .extended_lut = "off";
defparam \cpu|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N29
dffeas \cpu|cnt[19] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[19] .is_wysiwyg = "true";
defparam \cpu|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N30
cyclonev_lcell_comb \cpu|Add0~37 (
// Equation(s):
// \cpu|Add0~37_sumout  = SUM(( \cpu|cnt [20] ) + ( GND ) + ( \cpu|Add0~34  ))
// \cpu|Add0~38  = CARRY(( \cpu|cnt [20] ) + ( GND ) + ( \cpu|Add0~34  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~37_sumout ),
	.cout(\cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~37 .extended_lut = "off";
defparam \cpu|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N32
dffeas \cpu|cnt[20] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[20] .is_wysiwyg = "true";
defparam \cpu|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N33
cyclonev_lcell_comb \cpu|Add0~41 (
// Equation(s):
// \cpu|Add0~41_sumout  = SUM(( \cpu|cnt [21] ) + ( GND ) + ( \cpu|Add0~38  ))
// \cpu|Add0~42  = CARRY(( \cpu|cnt [21] ) + ( GND ) + ( \cpu|Add0~38  ))

	.dataa(!\cpu|cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~41_sumout ),
	.cout(\cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~41 .extended_lut = "off";
defparam \cpu|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y16_N35
dffeas \cpu|cnt[21] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[21] .is_wysiwyg = "true";
defparam \cpu|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y16_N38
dffeas \cpu|cnt[22] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[22] .is_wysiwyg = "true";
defparam \cpu|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N57
cyclonev_lcell_comb \cpu|Equal0~1 (
// Equation(s):
// \cpu|Equal0~1_combout  = ( !\cpu|cnt [16] & ( !\cpu|cnt [22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|cnt [22]),
	.datae(gnd),
	.dataf(!\cpu|cnt [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~1 .extended_lut = "off";
defparam \cpu|Equal0~1 .lut_mask = 64'hFF00FF0000000000;
defparam \cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N54
cyclonev_lcell_comb \cpu|Equal0~0 (
// Equation(s):
// \cpu|Equal0~0_combout  = ( !\cpu|cnt [9] & ( !\cpu|cnt [8] & ( (!\cpu|cnt [6] & (!\cpu|cnt [14] & (!\cpu|cnt [7] & !\cpu|cnt [5]))) ) ) )

	.dataa(!\cpu|cnt [6]),
	.datab(!\cpu|cnt [14]),
	.datac(!\cpu|cnt [7]),
	.datad(!\cpu|cnt [5]),
	.datae(!\cpu|cnt [9]),
	.dataf(!\cpu|cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~0 .extended_lut = "off";
defparam \cpu|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N24
cyclonev_lcell_comb \cpu|Equal0~2 (
// Equation(s):
// \cpu|Equal0~2_combout  = ( \cpu|Equal0~0_combout  & ( \cpu|Equal0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~2 .extended_lut = "off";
defparam \cpu|Equal0~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N55
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y17_N44
dffeas \cpu|tbo|buff[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|tbo|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|tbo|buff[0] .is_wysiwyg = "true";
defparam \cpu|tbo|buff[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N45
cyclonev_lcell_comb \cpu|tbo|y[0]~feeder (
// Equation(s):
// \cpu|tbo|y[0]~feeder_combout  = \cpu|tbo|buff [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|tbo|buff [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|tbo|y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|tbo|y[0]~feeder .extended_lut = "off";
defparam \cpu|tbo|y[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|tbo|y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N47
dffeas \cpu|tbo|y[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|tbo|y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|tbo|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|tbo|y[0] .is_wysiwyg = "true";
defparam \cpu|tbo|y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y16_N51
cyclonev_lcell_comb \cpu|Equal1~0 (
// Equation(s):
// \cpu|Equal1~0_combout  = ( !\cpu|cnt [20] & ( (!\cpu|cnt [21] & (!\cpu|cnt [23] & !\cpu|cnt [19])) ) )

	.dataa(!\cpu|cnt [21]),
	.datab(!\cpu|cnt [23]),
	.datac(gnd),
	.datad(!\cpu|cnt [19]),
	.datae(gnd),
	.dataf(!\cpu|cnt [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~0 .extended_lut = "off";
defparam \cpu|Equal1~0 .lut_mask = 64'h8800880000000000;
defparam \cpu|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N30
cyclonev_lcell_comb \db|Add0~9 (
// Equation(s):
// \db|Add0~9_sumout  = SUM(( \db|cnt [0] ) + ( VCC ) + ( !VCC ))
// \db|Add0~10  = CARRY(( \db|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~9_sumout ),
	.cout(\db|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~9 .extended_lut = "off";
defparam \db|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \db|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N38
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y15_N56
dffeas \db|sync|buff[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|sync|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|sync|buff[0] .is_wysiwyg = "true";
defparam \db|sync|buff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y15_N59
dffeas \db|sync|y[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\db|sync|buff [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|sync|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|sync|y[0] .is_wysiwyg = "true";
defparam \db|sync|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N57
cyclonev_lcell_comb \db|cnt~0 (
// Equation(s):
// \db|cnt~0_combout  = ( \db|sync|y [0] & ( \db|Equal0~5_combout  ) ) # ( !\db|sync|y [0] & ( \db|Equal0~5_combout  ) ) # ( \db|sync|y [0] & ( !\db|Equal0~5_combout  & ( \db|y~q  ) ) ) # ( !\db|sync|y [0] & ( !\db|Equal0~5_combout  & ( !\db|y~q  ) ) )

	.dataa(!\db|y~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\db|sync|y [0]),
	.dataf(!\db|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|cnt~0 .extended_lut = "off";
defparam \db|cnt~0 .lut_mask = 64'hAAAA5555FFFFFFFF;
defparam \db|cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N31
dffeas \db|cnt[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[0] .is_wysiwyg = "true";
defparam \db|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N33
cyclonev_lcell_comb \db|Add0~5 (
// Equation(s):
// \db|Add0~5_sumout  = SUM(( \db|cnt [1] ) + ( GND ) + ( \db|Add0~10  ))
// \db|Add0~6  = CARRY(( \db|cnt [1] ) + ( GND ) + ( \db|Add0~10  ))

	.dataa(!\db|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~5_sumout ),
	.cout(\db|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~5 .extended_lut = "off";
defparam \db|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N35
dffeas \db|cnt[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[1] .is_wysiwyg = "true";
defparam \db|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N36
cyclonev_lcell_comb \db|Add0~1 (
// Equation(s):
// \db|Add0~1_sumout  = SUM(( \db|cnt [2] ) + ( GND ) + ( \db|Add0~6  ))
// \db|Add0~2  = CARRY(( \db|cnt [2] ) + ( GND ) + ( \db|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~1_sumout ),
	.cout(\db|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~1 .extended_lut = "off";
defparam \db|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N38
dffeas \db|cnt[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[2] .is_wysiwyg = "true";
defparam \db|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N39
cyclonev_lcell_comb \db|Add0~17 (
// Equation(s):
// \db|Add0~17_sumout  = SUM(( \db|cnt [3] ) + ( GND ) + ( \db|Add0~2  ))
// \db|Add0~18  = CARRY(( \db|cnt [3] ) + ( GND ) + ( \db|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~17_sumout ),
	.cout(\db|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~17 .extended_lut = "off";
defparam \db|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N41
dffeas \db|cnt[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[3] .is_wysiwyg = "true";
defparam \db|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N42
cyclonev_lcell_comb \db|Add0~13 (
// Equation(s):
// \db|Add0~13_sumout  = SUM(( \db|cnt [4] ) + ( GND ) + ( \db|Add0~18  ))
// \db|Add0~14  = CARRY(( \db|cnt [4] ) + ( GND ) + ( \db|Add0~18  ))

	.dataa(gnd),
	.datab(!\db|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~13_sumout ),
	.cout(\db|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~13 .extended_lut = "off";
defparam \db|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N44
dffeas \db|cnt[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[4] .is_wysiwyg = "true";
defparam \db|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N45
cyclonev_lcell_comb \db|Add0~33 (
// Equation(s):
// \db|Add0~33_sumout  = SUM(( \db|cnt [5] ) + ( GND ) + ( \db|Add0~14  ))
// \db|Add0~34  = CARRY(( \db|cnt [5] ) + ( GND ) + ( \db|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~33_sumout ),
	.cout(\db|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~33 .extended_lut = "off";
defparam \db|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N47
dffeas \db|cnt[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[5] .is_wysiwyg = "true";
defparam \db|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N48
cyclonev_lcell_comb \db|Add0~29 (
// Equation(s):
// \db|Add0~29_sumout  = SUM(( \db|cnt [6] ) + ( GND ) + ( \db|Add0~34  ))
// \db|Add0~30  = CARRY(( \db|cnt [6] ) + ( GND ) + ( \db|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~29_sumout ),
	.cout(\db|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~29 .extended_lut = "off";
defparam \db|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N50
dffeas \db|cnt[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[6] .is_wysiwyg = "true";
defparam \db|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N51
cyclonev_lcell_comb \db|Add0~25 (
// Equation(s):
// \db|Add0~25_sumout  = SUM(( \db|cnt [7] ) + ( GND ) + ( \db|Add0~30  ))
// \db|Add0~26  = CARRY(( \db|cnt [7] ) + ( GND ) + ( \db|Add0~30  ))

	.dataa(!\db|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~25_sumout ),
	.cout(\db|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~25 .extended_lut = "off";
defparam \db|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N53
dffeas \db|cnt[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[7] .is_wysiwyg = "true";
defparam \db|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N54
cyclonev_lcell_comb \db|Add0~21 (
// Equation(s):
// \db|Add0~21_sumout  = SUM(( \db|cnt [8] ) + ( GND ) + ( \db|Add0~26  ))
// \db|Add0~22  = CARRY(( \db|cnt [8] ) + ( GND ) + ( \db|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~21_sumout ),
	.cout(\db|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~21 .extended_lut = "off";
defparam \db|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N56
dffeas \db|cnt[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[8] .is_wysiwyg = "true";
defparam \db|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N57
cyclonev_lcell_comb \db|Add0~53 (
// Equation(s):
// \db|Add0~53_sumout  = SUM(( \db|cnt [9] ) + ( GND ) + ( \db|Add0~22  ))
// \db|Add0~54  = CARRY(( \db|cnt [9] ) + ( GND ) + ( \db|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~53_sumout ),
	.cout(\db|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~53 .extended_lut = "off";
defparam \db|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y16_N59
dffeas \db|cnt[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[9] .is_wysiwyg = "true";
defparam \db|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N0
cyclonev_lcell_comb \db|Add0~57 (
// Equation(s):
// \db|Add0~57_sumout  = SUM(( \db|cnt [10] ) + ( GND ) + ( \db|Add0~54  ))
// \db|Add0~58  = CARRY(( \db|cnt [10] ) + ( GND ) + ( \db|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~57_sumout ),
	.cout(\db|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~57 .extended_lut = "off";
defparam \db|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N2
dffeas \db|cnt[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[10] .is_wysiwyg = "true";
defparam \db|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N3
cyclonev_lcell_comb \db|Add0~65 (
// Equation(s):
// \db|Add0~65_sumout  = SUM(( \db|cnt [11] ) + ( GND ) + ( \db|Add0~58  ))
// \db|Add0~66  = CARRY(( \db|cnt [11] ) + ( GND ) + ( \db|Add0~58  ))

	.dataa(!\db|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~65_sumout ),
	.cout(\db|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~65 .extended_lut = "off";
defparam \db|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N5
dffeas \db|cnt[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[11] .is_wysiwyg = "true";
defparam \db|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N6
cyclonev_lcell_comb \db|Add0~69 (
// Equation(s):
// \db|Add0~69_sumout  = SUM(( \db|cnt [12] ) + ( GND ) + ( \db|Add0~66  ))
// \db|Add0~70  = CARRY(( \db|cnt [12] ) + ( GND ) + ( \db|Add0~66  ))

	.dataa(gnd),
	.datab(!\db|cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~69_sumout ),
	.cout(\db|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~69 .extended_lut = "off";
defparam \db|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N8
dffeas \db|cnt[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[12] .is_wysiwyg = "true";
defparam \db|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N9
cyclonev_lcell_comb \db|Add0~73 (
// Equation(s):
// \db|Add0~73_sumout  = SUM(( \db|cnt [13] ) + ( GND ) + ( \db|Add0~70  ))
// \db|Add0~74  = CARRY(( \db|cnt [13] ) + ( GND ) + ( \db|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~73_sumout ),
	.cout(\db|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~73 .extended_lut = "off";
defparam \db|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N11
dffeas \db|cnt[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[13] .is_wysiwyg = "true";
defparam \db|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N12
cyclonev_lcell_comb \db|Add0~77 (
// Equation(s):
// \db|Add0~77_sumout  = SUM(( \db|cnt [14] ) + ( GND ) + ( \db|Add0~74  ))
// \db|Add0~78  = CARRY(( \db|cnt [14] ) + ( GND ) + ( \db|Add0~74  ))

	.dataa(gnd),
	.datab(!\db|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~77_sumout ),
	.cout(\db|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~77 .extended_lut = "off";
defparam \db|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N14
dffeas \db|cnt[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[14] .is_wysiwyg = "true";
defparam \db|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N15
cyclonev_lcell_comb \db|Add0~49 (
// Equation(s):
// \db|Add0~49_sumout  = SUM(( \db|cnt [15] ) + ( GND ) + ( \db|Add0~78  ))
// \db|Add0~50  = CARRY(( \db|cnt [15] ) + ( GND ) + ( \db|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~49_sumout ),
	.cout(\db|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~49 .extended_lut = "off";
defparam \db|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N16
dffeas \db|cnt[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[15] .is_wysiwyg = "true";
defparam \db|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N18
cyclonev_lcell_comb \db|Add0~37 (
// Equation(s):
// \db|Add0~37_sumout  = SUM(( \db|cnt [16] ) + ( GND ) + ( \db|Add0~50  ))
// \db|Add0~38  = CARRY(( \db|cnt [16] ) + ( GND ) + ( \db|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~37_sumout ),
	.cout(\db|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~37 .extended_lut = "off";
defparam \db|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N20
dffeas \db|cnt[16] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[16] .is_wysiwyg = "true";
defparam \db|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N21
cyclonev_lcell_comb \db|Add0~81 (
// Equation(s):
// \db|Add0~81_sumout  = SUM(( \db|cnt [17] ) + ( GND ) + ( \db|Add0~38  ))
// \db|Add0~82  = CARRY(( \db|cnt [17] ) + ( GND ) + ( \db|Add0~38  ))

	.dataa(!\db|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~81_sumout ),
	.cout(\db|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~81 .extended_lut = "off";
defparam \db|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N23
dffeas \db|cnt[17] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[17] .is_wysiwyg = "true";
defparam \db|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N42
cyclonev_lcell_comb \db|Equal0~2 (
// Equation(s):
// \db|Equal0~2_combout  = ( \db|cnt [17] & ( !\db|cnt [12] & ( (\db|cnt [14] & \db|cnt [13]) ) ) )

	.dataa(gnd),
	.datab(!\db|cnt [14]),
	.datac(gnd),
	.datad(!\db|cnt [13]),
	.datae(!\db|cnt [17]),
	.dataf(!\db|cnt [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~2 .extended_lut = "off";
defparam \db|Equal0~2 .lut_mask = 64'h0000003300000000;
defparam \db|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N24
cyclonev_lcell_comb \db|Add0~45 (
// Equation(s):
// \db|Add0~45_sumout  = SUM(( \db|cnt [18] ) + ( GND ) + ( \db|Add0~82  ))
// \db|Add0~46  = CARRY(( \db|cnt [18] ) + ( GND ) + ( \db|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~45_sumout ),
	.cout(\db|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~45 .extended_lut = "off";
defparam \db|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N26
dffeas \db|cnt[18] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[18] .is_wysiwyg = "true";
defparam \db|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N27
cyclonev_lcell_comb \db|Add0~61 (
// Equation(s):
// \db|Add0~61_sumout  = SUM(( \db|cnt [19] ) + ( GND ) + ( \db|Add0~46  ))
// \db|Add0~62  = CARRY(( \db|cnt [19] ) + ( GND ) + ( \db|Add0~46  ))

	.dataa(!\db|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~61_sumout ),
	.cout(\db|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~61 .extended_lut = "off";
defparam \db|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N29
dffeas \db|cnt[19] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[19] .is_wysiwyg = "true";
defparam \db|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N30
cyclonev_lcell_comb \db|Add0~41 (
// Equation(s):
// \db|Add0~41_sumout  = SUM(( \db|cnt [20] ) + ( GND ) + ( \db|Add0~62  ))

	.dataa(gnd),
	.datab(!\db|cnt [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Add0~41 .extended_lut = "off";
defparam \db|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N32
dffeas \db|cnt[20] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[20] .is_wysiwyg = "true";
defparam \db|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N48
cyclonev_lcell_comb \db|Equal0~1 (
// Equation(s):
// \db|Equal0~1_combout  = ( \db|cnt [9] & ( (!\db|cnt [19] & (\db|cnt [15] & (!\db|cnt [10] & !\db|cnt [11]))) ) )

	.dataa(!\db|cnt [19]),
	.datab(!\db|cnt [15]),
	.datac(!\db|cnt [10]),
	.datad(!\db|cnt [11]),
	.datae(gnd),
	.dataf(!\db|cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~1 .extended_lut = "off";
defparam \db|Equal0~1 .lut_mask = 64'h0000000020002000;
defparam \db|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N36
cyclonev_lcell_comb \db|Equal0~3 (
// Equation(s):
// \db|Equal0~3_combout  = ( \db|Equal0~1_combout  & ( (!\db|cnt [16] & (\db|Equal0~2_combout  & (\db|cnt [18] & \db|cnt [20]))) ) )

	.dataa(!\db|cnt [16]),
	.datab(!\db|Equal0~2_combout ),
	.datac(!\db|cnt [18]),
	.datad(!\db|cnt [20]),
	.datae(gnd),
	.dataf(!\db|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~3 .extended_lut = "off";
defparam \db|Equal0~3 .lut_mask = 64'h0000000000020002;
defparam \db|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N12
cyclonev_lcell_comb \db|Equal0~0 (
// Equation(s):
// \db|Equal0~0_combout  = ( !\db|cnt [7] & ( (!\db|cnt [5] & (\db|cnt [6] & \db|cnt [8])) ) )

	.dataa(gnd),
	.datab(!\db|cnt [5]),
	.datac(!\db|cnt [6]),
	.datad(!\db|cnt [8]),
	.datae(gnd),
	.dataf(!\db|cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~0 .extended_lut = "off";
defparam \db|Equal0~0 .lut_mask = 64'h000C000C00000000;
defparam \db|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N6
cyclonev_lcell_comb \db|Equal0~4 (
// Equation(s):
// \db|Equal0~4_combout  = ( \db|Equal0~3_combout  & ( \db|Equal0~0_combout  & ( (\db|cnt [3] & \db|cnt [4]) ) ) )

	.dataa(gnd),
	.datab(!\db|cnt [3]),
	.datac(gnd),
	.datad(!\db|cnt [4]),
	.datae(!\db|Equal0~3_combout ),
	.dataf(!\db|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~4 .extended_lut = "off";
defparam \db|Equal0~4 .lut_mask = 64'h0000000000000033;
defparam \db|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y16_N15
cyclonev_lcell_comb \db|Equal0~5 (
// Equation(s):
// \db|Equal0~5_combout  = ( \db|cnt [1] & ( (\db|cnt [0] & (\db|Equal0~4_combout  & \db|cnt [2])) ) )

	.dataa(!\db|cnt [0]),
	.datab(gnd),
	.datac(!\db|Equal0~4_combout ),
	.datad(!\db|cnt [2]),
	.datae(gnd),
	.dataf(!\db|cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~5 .extended_lut = "off";
defparam \db|Equal0~5 .lut_mask = 64'h0000000000050005;
defparam \db|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y15_N51
cyclonev_lcell_comb \db|y~0 (
// Equation(s):
// \db|y~0_combout  = ( \db|Equal0~5_combout  & ( !\db|y~q  ) ) # ( !\db|Equal0~5_combout  & ( \db|y~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\db|y~q ),
	.datae(gnd),
	.dataf(!\db|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|y~0 .extended_lut = "off";
defparam \db|y~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \db|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y15_N53
dffeas \db|y (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db|y .is_wysiwyg = "true";
defparam \db|y .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y16_N24
cyclonev_lcell_comb \cpu|Equal1~2 (
// Equation(s):
// \cpu|Equal1~2_combout  = ( !\cpu|cnt [15] & ( !\cpu|cnt [11] & ( (!\cpu|cnt [13] & (!\cpu|cnt [18] & (!\cpu|cnt [17] & !\cpu|cnt [12]))) ) ) )

	.dataa(!\cpu|cnt [13]),
	.datab(!\cpu|cnt [18]),
	.datac(!\cpu|cnt [17]),
	.datad(!\cpu|cnt [12]),
	.datae(!\cpu|cnt [15]),
	.dataf(!\cpu|cnt [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~2 .extended_lut = "off";
defparam \cpu|Equal1~2 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y17_N48
cyclonev_lcell_comb \cpu|Equal1~1 (
// Equation(s):
// \cpu|Equal1~1_combout  = ( !\cpu|cnt [0] & ( !\cpu|cnt [3] & ( (!\cpu|cnt [1] & (!\cpu|cnt [10] & (!\cpu|cnt [2] & !\cpu|cnt [4]))) ) ) )

	.dataa(!\cpu|cnt [1]),
	.datab(!\cpu|cnt [10]),
	.datac(!\cpu|cnt [2]),
	.datad(!\cpu|cnt [4]),
	.datae(!\cpu|cnt [0]),
	.dataf(!\cpu|cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~1 .extended_lut = "off";
defparam \cpu|Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N6
cyclonev_lcell_comb \cpu|Equal1~3 (
// Equation(s):
// \cpu|Equal1~3_combout  = ( \cpu|Equal1~1_combout  & ( \cpu|Equal1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Equal1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~3 .extended_lut = "off";
defparam \cpu|Equal1~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N48
cyclonev_lcell_comb \cpu|Debug[0] (
// Equation(s):
// \cpu|Debug [0] = ( \cpu|Equal1~3_combout  & ( (!\db|y~q  & (((\cpu|Equal0~2_combout  & \cpu|Equal1~0_combout )) # (\cpu|tbo|y [0]))) ) ) # ( !\cpu|Equal1~3_combout  & ( (\cpu|tbo|y [0] & !\db|y~q ) ) )

	.dataa(!\cpu|Equal0~2_combout ),
	.datab(!\cpu|tbo|y [0]),
	.datac(!\cpu|Equal1~0_combout ),
	.datad(!\db|y~q ),
	.datae(gnd),
	.dataf(!\cpu|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Debug [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Debug[0] .extended_lut = "off";
defparam \cpu|Debug[0] .lut_mask = 64'h3300330037003700;
defparam \cpu|Debug[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N51
cyclonev_lcell_comb \cpu|IP[6]~2 (
// Equation(s):
// \cpu|IP[6]~2_combout  = ( \cpu|Equal1~3_combout  & ( (((\cpu|Equal0~2_combout  & \cpu|Equal1~0_combout )) # (\db|y~q )) # (\cpu|tbo|y [0]) ) ) # ( !\cpu|Equal1~3_combout  & ( (\db|y~q ) # (\cpu|tbo|y [0]) ) )

	.dataa(!\cpu|Equal0~2_combout ),
	.datab(!\cpu|tbo|y [0]),
	.datac(!\db|y~q ),
	.datad(!\cpu|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP[6]~2 .extended_lut = "off";
defparam \cpu|IP[6]~2 .lut_mask = 64'h3F3F3F3F3F7F3F7F;
defparam \cpu|IP[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y18_N38
dffeas \cpu|IP[3]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(vcc),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N39
cyclonev_lcell_comb \cpu|Add1~13 (
// Equation(s):
// \cpu|Add1~13_sumout  = SUM(( \cpu|IP[3]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~10  ))
// \cpu|Add1~14  = CARRY(( \cpu|IP[3]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~13_sumout ),
	.cout(\cpu|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~13 .extended_lut = "off";
defparam \cpu|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N42
cyclonev_lcell_comb \cpu|Add1~17 (
// Equation(s):
// \cpu|Add1~17_sumout  = SUM(( \cpu|IP [4] ) + ( GND ) + ( \cpu|Add1~14  ))
// \cpu|Add1~18  = CARRY(( \cpu|IP [4] ) + ( GND ) + ( \cpu|Add1~14  ))

	.dataa(gnd),
	.datab(!\cpu|IP [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~17_sumout ),
	.cout(\cpu|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~17 .extended_lut = "off";
defparam \cpu|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N45
cyclonev_lcell_comb \cpu|Add1~21 (
// Equation(s):
// \cpu|Add1~21_sumout  = SUM(( \cpu|IP[5]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~18  ))
// \cpu|Add1~22  = CARRY(( \cpu|IP[5]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~21_sumout ),
	.cout(\cpu|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~21 .extended_lut = "off";
defparam \cpu|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N57
cyclonev_lcell_comb \cpu|IP~8 (
// Equation(s):
// \cpu|IP~8_combout  = ( \cpu|Add1~21_sumout  & ( (!\db|y~q  & !\cpu|IP[6]~0_combout ) ) )

	.dataa(!\db|y~q ),
	.datab(!\cpu|IP[6]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~8 .extended_lut = "off";
defparam \cpu|IP~8 .lut_mask = 64'h0000000088888888;
defparam \cpu|IP~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y18_N59
dffeas \cpu|IP[5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N48
cyclonev_lcell_comb \cpu|Add1~25 (
// Equation(s):
// \cpu|Add1~25_sumout  = SUM(( \cpu|IP[6]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~22  ))
// \cpu|Add1~26  = CARRY(( \cpu|IP[6]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~25_sumout ),
	.cout(\cpu|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~25 .extended_lut = "off";
defparam \cpu|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N45
cyclonev_lcell_comb \cpu|IP~9 (
// Equation(s):
// \cpu|IP~9_combout  = ( !\db|y~q  & ( (!\cpu|IP[6]~0_combout  & \cpu|Add1~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[6]~0_combout ),
	.datad(!\cpu|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\db|y~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~9 .extended_lut = "off";
defparam \cpu|IP~9 .lut_mask = 64'h00F000F000000000;
defparam \cpu|IP~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y18_N47
dffeas \cpu|IP[6]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[6]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N51
cyclonev_lcell_comb \cpu|Add1~29 (
// Equation(s):
// \cpu|Add1~29_sumout  = SUM(( \cpu|IP [7] ) + ( GND ) + ( \cpu|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~29 .extended_lut = "off";
defparam \cpu|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N15
cyclonev_lcell_comb \cpu|IP~10 (
// Equation(s):
// \cpu|IP~10_combout  = ( \cpu|Add1~29_sumout  & ( (!\db|y~q  & !\cpu|IP[6]~0_combout ) ) )

	.dataa(!\db|y~q ),
	.datab(gnd),
	.datac(!\cpu|IP[6]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~10 .extended_lut = "off";
defparam \cpu|IP~10 .lut_mask = 64'h00000000A0A0A0A0;
defparam \cpu|IP~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y18_N26
dffeas \cpu|IP[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[7] .is_wysiwyg = "true";
defparam \cpu|IP[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y18_N46
dffeas \cpu|IP[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[6] .is_wysiwyg = "true";
defparam \cpu|IP[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N36
cyclonev_lcell_comb \cpu|IP~6 (
// Equation(s):
// \cpu|IP~6_combout  = (!\cpu|IP [7] & (!\cpu|IP [6] & (\cpu|IP [3] & !\cpu|IP[5]~DUPLICATE_q )))

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~6 .extended_lut = "off";
defparam \cpu|IP~6 .lut_mask = 64'h0800080008000800;
defparam \cpu|IP~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N30
cyclonev_lcell_comb \cpu|Add1~1 (
// Equation(s):
// \cpu|Add1~1_sumout  = SUM(( \cpu|IP[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \cpu|Add1~2  = CARRY(( \cpu|IP[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cpu|IP[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~1_sumout ),
	.cout(\cpu|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~1 .extended_lut = "off";
defparam \cpu|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \cpu|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N15
cyclonev_lcell_comb \cpu|IP~1 (
// Equation(s):
// \cpu|IP~1_combout  = ( !\db|y~q  & ( (!\cpu|IP[6]~0_combout  & \cpu|Add1~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[6]~0_combout ),
	.datac(!\cpu|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\db|y~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~1 .extended_lut = "off";
defparam \cpu|IP~1 .lut_mask = 64'h0C0C0C0C00000000;
defparam \cpu|IP~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N17
dffeas \cpu|IP[0]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N33
cyclonev_lcell_comb \cpu|Add1~5 (
// Equation(s):
// \cpu|Add1~5_sumout  = SUM(( \cpu|IP[1]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~2  ))
// \cpu|Add1~6  = CARRY(( \cpu|IP[1]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~2  ))

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~5_sumout ),
	.cout(\cpu|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~5 .extended_lut = "off";
defparam \cpu|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N18
cyclonev_lcell_comb \cpu|IP~3 (
// Equation(s):
// \cpu|IP~3_combout  = ( \cpu|Add1~5_sumout  & ( (!\cpu|IP[6]~0_combout  & !\db|y~q ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[6]~0_combout ),
	.datac(!\db|y~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~3 .extended_lut = "off";
defparam \cpu|IP~3 .lut_mask = 64'h00000000C0C0C0C0;
defparam \cpu|IP~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N20
dffeas \cpu|IP[1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N54
cyclonev_lcell_comb \cpu|Pmem|data[4]~4 (
// Equation(s):
// \cpu|Pmem|data[4]~4_combout  = ( !\cpu|IP[0]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[2]~DUPLICATE_q  $ (\cpu|IP [4]))) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[4]~4 .extended_lut = "off";
defparam \cpu|Pmem|data[4]~4 .lut_mask = 64'hA00AA00A00000000;
defparam \cpu|Pmem|data[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N12
cyclonev_lcell_comb \cpu|IP~7 (
// Equation(s):
// \cpu|IP~7_combout  = ( \cpu|Add1~17_sumout  & ( (!\cpu|IP[6]~0_combout ) # ((\cpu|IP~6_combout  & \cpu|Pmem|data[4]~4_combout )) ) ) # ( !\cpu|Add1~17_sumout  & ( (\cpu|IP[6]~0_combout  & (\cpu|IP~6_combout  & \cpu|Pmem|data[4]~4_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[6]~0_combout ),
	.datac(!\cpu|IP~6_combout ),
	.datad(!\cpu|Pmem|data[4]~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~7 .extended_lut = "off";
defparam \cpu|IP~7 .lut_mask = 64'h00030003CCCFCCCF;
defparam \cpu|IP~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y18_N31
dffeas \cpu|IP[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(vcc),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[4] .is_wysiwyg = "true";
defparam \cpu|IP[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y18_N55
dffeas \cpu|IP[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[2] .is_wysiwyg = "true";
defparam \cpu|IP[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N3
cyclonev_lcell_comb \cpu|Pmem|WideOr0~0 (
// Equation(s):
// \cpu|Pmem|WideOr0~0_combout  = ( \cpu|IP[0]~DUPLICATE_q  & ( (\cpu|IP [4] & (\cpu|IP [2] & \cpu|IP [3])) ) ) # ( !\cpu|IP[0]~DUPLICATE_q  & ( (\cpu|IP [3]) # (\cpu|IP [2]) ) )

	.dataa(!\cpu|IP [4]),
	.datab(gnd),
	.datac(!\cpu|IP [2]),
	.datad(!\cpu|IP [3]),
	.datae(gnd),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr0~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr0~0 .lut_mask = 64'h0FFF0FFF00050005;
defparam \cpu|Pmem|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N19
dffeas \cpu|IP[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[1] .is_wysiwyg = "true";
defparam \cpu|IP[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N36
cyclonev_lcell_comb \cpu|Pmem|data[30]~3 (
// Equation(s):
// \cpu|Pmem|data[30]~3_combout  = ( !\cpu|IP[0]~DUPLICATE_q  & ( !\cpu|IP [7] & ( (!\cpu|IP[5]~DUPLICATE_q  & (\cpu|IP [3] & (!\cpu|IP [1] & !\cpu|IP [6]))) ) ) )

	.dataa(!\cpu|IP[5]~DUPLICATE_q ),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP [1]),
	.datad(!\cpu|IP [6]),
	.datae(!\cpu|IP[0]~DUPLICATE_q ),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[30]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[30]~3 .extended_lut = "off";
defparam \cpu|Pmem|data[30]~3 .lut_mask = 64'h2000000000000000;
defparam \cpu|Pmem|data[30]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y18_N58
dffeas \cpu|IP[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[5] .is_wysiwyg = "true";
defparam \cpu|IP[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y18_N25
dffeas \cpu|IP[7]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N12
cyclonev_lcell_comb \cpu|Pmem|data[31]~0 (
// Equation(s):
// \cpu|Pmem|data[31]~0_combout  = ( !\cpu|IP[7]~DUPLICATE_q  & ( (!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP [6] & !\cpu|IP [5])) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP [6]),
	.datad(!\cpu|IP [5]),
	.datae(gnd),
	.dataf(!\cpu|IP[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[31]~0 .extended_lut = "off";
defparam \cpu|Pmem|data[31]~0 .lut_mask = 64'hA000A00000000000;
defparam \cpu|Pmem|data[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N9
cyclonev_lcell_comb \cpu|Pmem|data[31]~1 (
// Equation(s):
// \cpu|Pmem|data[31]~1_combout  = ( \cpu|Pmem|data[31]~0_combout  & ( (!\cpu|IP [3] & (\cpu|IP [2] & !\cpu|IP[0]~DUPLICATE_q )) ) )

	.dataa(!\cpu|IP [3]),
	.datab(!\cpu|IP [2]),
	.datac(gnd),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[31]~1 .extended_lut = "off";
defparam \cpu|Pmem|data[31]~1 .lut_mask = 64'h0000000022002200;
defparam \cpu|Pmem|data[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N39
cyclonev_lcell_comb \cpu|Pmem|WideOr1~0 (
// Equation(s):
// \cpu|Pmem|WideOr1~0_combout  = ( !\cpu|IP [6] & ( (!\cpu|IP [5] & !\cpu|IP[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [5]),
	.datad(!\cpu|IP[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr1~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr1~0 .lut_mask = 64'hF000F00000000000;
defparam \cpu|Pmem|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N30
cyclonev_lcell_comb \cpu|Pmem|WideOr0~1 (
// Equation(s):
// \cpu|Pmem|WideOr0~1_combout  = ( \cpu|Pmem|WideOr1~0_combout  & ( (\cpu|Pmem|WideOr0~0_combout ) # (\cpu|IP[7]~DUPLICATE_q ) ) ) # ( !\cpu|Pmem|WideOr1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr0~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr0~1 .lut_mask = 64'hFFFFFFFF0FFF0FFF;
defparam \cpu|Pmem|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N33
cyclonev_lcell_comb \cpu|Pmem|Decoder0~0 (
// Equation(s):
// \cpu|Pmem|Decoder0~0_combout  = ( \cpu|Pmem|data[31]~0_combout  & ( (!\cpu|IP [4] & (!\cpu|IP[0]~DUPLICATE_q  & (!\cpu|IP [3] & \cpu|IP[2]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP [4]),
	.datab(!\cpu|IP[0]~DUPLICATE_q ),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|Decoder0~0 .extended_lut = "off";
defparam \cpu|Pmem|Decoder0~0 .lut_mask = 64'h0000000000800080;
defparam \cpu|Pmem|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y18_N32
dffeas \cpu|IP[4]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(vcc),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y18_N16
dffeas \cpu|IP[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[0] .is_wysiwyg = "true";
defparam \cpu|IP[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N18
cyclonev_lcell_comb \cpu|Pmem|WideOr5~0 (
// Equation(s):
// \cpu|Pmem|WideOr5~0_combout  = ( !\cpu|IP [0] & ( (!\cpu|IP [1] & ((!\cpu|IP[4]~DUPLICATE_q ) # (!\cpu|IP[2]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP [1]),
	.datae(gnd),
	.dataf(!\cpu|IP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~0 .lut_mask = 64'hFC00FC0000000000;
defparam \cpu|Pmem|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N42
cyclonev_lcell_comb \cpu|Pmem|WideOr5~1 (
// Equation(s):
// \cpu|Pmem|WideOr5~1_combout  = ( \cpu|Pmem|WideOr5~0_combout  & ( (!\cpu|IP[3]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP [7] & !\cpu|IP[6]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP[3]~DUPLICATE_q ),
	.datab(!\cpu|IP[5]~DUPLICATE_q ),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|IP[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~1 .lut_mask = 64'h0000000080008000;
defparam \cpu|Pmem|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N9
cyclonev_lcell_comb \cpu|Pmem|WideOr6~0 (
// Equation(s):
// \cpu|Pmem|WideOr6~0_combout  = ( \cpu|IP [2] & ( (!\cpu|IP [4] & ((\cpu|IP [0]))) # (\cpu|IP [4] & (!\cpu|IP [3])) ) ) # ( !\cpu|IP [2] & ( \cpu|IP [0] ) )

	.dataa(!\cpu|IP [4]),
	.datab(gnd),
	.datac(!\cpu|IP [3]),
	.datad(!\cpu|IP [0]),
	.datae(gnd),
	.dataf(!\cpu|IP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~0 .lut_mask = 64'h00FF00FF50FA50FA;
defparam \cpu|Pmem|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N57
cyclonev_lcell_comb \cpu|Pmem|WideOr4~0 (
// Equation(s):
// \cpu|Pmem|WideOr4~0_combout  = ( \cpu|IP[0]~DUPLICATE_q  & ( (\cpu|IP [4] & (\cpu|IP [2] & \cpu|IP [3])) ) ) # ( !\cpu|IP[0]~DUPLICATE_q  & ( ((\cpu|IP [4] & \cpu|IP [2])) # (\cpu|IP [3]) ) )

	.dataa(!\cpu|IP [4]),
	.datab(gnd),
	.datac(!\cpu|IP [2]),
	.datad(!\cpu|IP [3]),
	.datae(gnd),
	.dataf(!\cpu|IP[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~0 .lut_mask = 64'h05FF05FF00050005;
defparam \cpu|Pmem|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N9
cyclonev_lcell_comb \cpu|Reg[29][7]~0 (
// Equation(s):
// \cpu|Reg[29][7]~0_combout  = ( !\cpu|Pmem|WideOr0~0_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Pmem|WideOr6~0_combout  & (\cpu|Pmem|WideOr1~0_combout  & !\cpu|Pmem|WideOr4~0_combout ))) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr6~0_combout ),
	.datac(!\cpu|Pmem|WideOr1~0_combout ),
	.datad(!\cpu|Pmem|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][7]~0 .extended_lut = "off";
defparam \cpu|Reg[29][7]~0 .lut_mask = 64'h0200020000000000;
defparam \cpu|Reg[29][7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N21
cyclonev_lcell_comb \cpu|Reg~1 (
// Equation(s):
// \cpu|Reg~1_combout  = ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[29][7]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr5~1_combout ),
	.dataf(!\cpu|Reg[29][7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~1 .extended_lut = "off";
defparam \cpu|Reg~1 .lut_mask = 64'h000000000000FFFF;
defparam \cpu|Reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N42
cyclonev_lcell_comb \cpu|Reg[0][4]~feeder (
// Equation(s):
// \cpu|Reg[0][4]~feeder_combout  = \cpu|Selector3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr6~1 (
// Equation(s):
// \cpu|Pmem|WideOr6~1_combout  = ( \cpu|Pmem|WideOr6~0_combout  & ( (\cpu|Pmem|WideOr1~0_combout  & !\cpu|IP[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr1~0_combout ),
	.datac(gnd),
	.datad(!\cpu|IP[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~1 .lut_mask = 64'h0000000033003300;
defparam \cpu|Pmem|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N27
cyclonev_lcell_comb \cpu|Reg[0][7]~10 (
// Equation(s):
// \cpu|Reg[0][7]~10_combout  = ( \cpu|Pmem|data[31]~1_combout  & ( (\cpu|Debug [0] & (\cpu|Pmem|WideOr0~1_combout  & !\cpu|Pmem|data[30]~3_combout )) ) ) # ( !\cpu|Pmem|data[31]~1_combout  & ( (\cpu|Debug [0] & (!\cpu|Pmem|WideOr0~1_combout  & 
// !\cpu|Pmem|data[30]~3_combout )) ) )

	.dataa(!\cpu|Debug [0]),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr0~1_combout ),
	.datad(!\cpu|Pmem|data[30]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][7]~10 .extended_lut = "off";
defparam \cpu|Reg[0][7]~10 .lut_mask = 64'h5000500005000500;
defparam \cpu|Reg[0][7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N45
cyclonev_lcell_comb \cpu|Selector25~3 (
// Equation(s):
// \cpu|Selector25~3_combout  = ( \cpu|Pmem|WideOr4~0_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & (!\cpu|Pmem|WideOr0~0_combout  & \cpu|Pmem|WideOr1~0_combout )) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr0~0_combout ),
	.datac(!\cpu|Pmem|WideOr1~0_combout ),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr4~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~3 .extended_lut = "off";
defparam \cpu|Selector25~3 .lut_mask = 64'h0000080800000808;
defparam \cpu|Selector25~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N6
cyclonev_lcell_comb \cpu|Pmem|WideOr1~1 (
// Equation(s):
// \cpu|Pmem|WideOr1~1_combout  = ( \cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP [0])) # (\cpu|IP[2]~DUPLICATE_q  & ((\cpu|IP[3]~DUPLICATE_q ))) ) ) # ( !\cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP [0] & ((!\cpu|IP[2]~DUPLICATE_q ) # 
// (\cpu|IP[3]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [0]),
	.datac(!\cpu|IP[3]~DUPLICATE_q ),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr1~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr1~1 .lut_mask = 64'hCC0CCC0CCC0FCC0F;
defparam \cpu|Pmem|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N0
cyclonev_lcell_comb \cpu|Pmem|WideOr1~2 (
// Equation(s):
// \cpu|Pmem|WideOr1~2_combout  = ( !\cpu|Pmem|WideOr1~1_combout  & ( \cpu|Pmem|WideOr1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr1~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr1~2 .lut_mask = 64'h00FF00FF00000000;
defparam \cpu|Pmem|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N24
cyclonev_lcell_comb \cpu|Reg[0][6]~9 (
// Equation(s):
// \cpu|Reg[0][6]~9_combout  = ( \cpu|Pmem|WideOr1~2_combout  & ( (\cpu|Pmem|WideOr0~1_combout  & \cpu|IP [7]) ) ) # ( !\cpu|Pmem|WideOr1~2_combout  & ( \cpu|Pmem|WideOr0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr0~1_combout ),
	.datad(!\cpu|IP [7]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][6]~9 .extended_lut = "off";
defparam \cpu|Reg[0][6]~9 .lut_mask = 64'h0F0F0F0F000F000F;
defparam \cpu|Reg[0][6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N27
cyclonev_lcell_comb \cpu|Reg[0][7]~11 (
// Equation(s):
// \cpu|Reg[0][7]~11_combout  = ( \cpu|Reg[0][6]~9_combout  & ( \cpu|Reg[0][7]~10_combout  ) ) # ( !\cpu|Reg[0][6]~9_combout  & ( (!\cpu|Pmem|WideOr6~1_combout  & (\cpu|Reg[0][7]~10_combout  & (\cpu|Selector25~3_combout  & !\cpu|Pmem|WideOr5~1_combout ))) ) 
// )

	.dataa(!\cpu|Pmem|WideOr6~1_combout ),
	.datab(!\cpu|Reg[0][7]~10_combout ),
	.datac(!\cpu|Selector25~3_combout ),
	.datad(!\cpu|Pmem|WideOr5~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][6]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][7]~11 .extended_lut = "off";
defparam \cpu|Reg[0][7]~11 .lut_mask = 64'h0200020033333333;
defparam \cpu|Reg[0][7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y19_N43
dffeas \cpu|Reg[0][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][4]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][4] .is_wysiwyg = "true";
defparam \cpu|Reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N42
cyclonev_lcell_comb \cpu|Mux34~0 (
// Equation(s):
// \cpu|Mux34~0_combout  = ( \cpu|Selector4~1_combout  & ( ((!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr1~2_combout )) # (\cpu|Reg[0][4]~q ) ) ) # ( !\cpu|Selector4~1_combout  & ( (\cpu|Reg[0][4]~q  & ((!\cpu|Pmem|WideOr1~2_combout ) # 
// (\cpu|IP[7]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|Reg[0][4]~q ),
	.datad(!\cpu|Pmem|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux34~0 .extended_lut = "off";
defparam \cpu|Mux34~0 .lut_mask = 64'h0F050F050FAF0FAF;
defparam \cpu|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N45
cyclonev_lcell_comb \cpu|Pmem|WideOr4~1 (
// Equation(s):
// \cpu|Pmem|WideOr4~1_combout  = ( !\cpu|Pmem|WideOr4~0_combout  & ( \cpu|Pmem|data[31]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[31]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr4~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr4~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cpu|Pmem|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N6
cyclonev_lcell_comb \cpu|Reg[3][7]~18 (
// Equation(s):
// \cpu|Reg[3][7]~18_combout  = ( \cpu|IP [2] & ( !\cpu|IP [7] & ( (\cpu|Pmem|WideOr1~0_combout  & (\cpu|IP[0]~DUPLICATE_q  & !\cpu|Pmem|WideOr0~0_combout )) ) ) ) # ( !\cpu|IP [2] & ( !\cpu|IP [7] & ( (\cpu|Pmem|WideOr1~0_combout  & 
// (!\cpu|Pmem|WideOr0~0_combout  & ((!\cpu|IP [3]) # (\cpu|IP[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr1~0_combout ),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr0~0_combout ),
	.datae(!\cpu|IP [2]),
	.dataf(!\cpu|IP [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][7]~18 .extended_lut = "off";
defparam \cpu|Reg[3][7]~18 .lut_mask = 64'h4500050000000000;
defparam \cpu|Reg[3][7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N33
cyclonev_lcell_comb \cpu|comb~0 (
// Equation(s):
// \cpu|comb~0_combout  = ( \cpu|Equal1~0_combout  & ( \cpu|Equal1~2_combout  & ( (!\cpu|tbo|y [0] & ((!\cpu|Equal0~0_combout ) # ((!\cpu|Equal1~1_combout ) # (!\cpu|Equal0~1_combout )))) ) ) ) # ( !\cpu|Equal1~0_combout  & ( \cpu|Equal1~2_combout  & ( 
// !\cpu|tbo|y [0] ) ) ) # ( \cpu|Equal1~0_combout  & ( !\cpu|Equal1~2_combout  & ( !\cpu|tbo|y [0] ) ) ) # ( !\cpu|Equal1~0_combout  & ( !\cpu|Equal1~2_combout  & ( !\cpu|tbo|y [0] ) ) )

	.dataa(!\cpu|Equal0~0_combout ),
	.datab(!\cpu|Equal1~1_combout ),
	.datac(!\cpu|tbo|y [0]),
	.datad(!\cpu|Equal0~1_combout ),
	.datae(!\cpu|Equal1~0_combout ),
	.dataf(!\cpu|Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|comb~0 .extended_lut = "off";
defparam \cpu|comb~0 .lut_mask = 64'hF0F0F0F0F0F0F0E0;
defparam \cpu|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N12
cyclonev_lcell_comb \cpu|Reg[1][7]~19 (
// Equation(s):
// \cpu|Reg[1][7]~19_combout  = ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Selector25~3_combout  & (\cpu|Reg[3][7]~18_combout  & (!\cpu|comb~0_combout  & !\db|y~q ))) ) ) )

	.dataa(!\cpu|Selector25~3_combout ),
	.datab(!\cpu|Reg[3][7]~18_combout ),
	.datac(!\cpu|comb~0_combout ),
	.datad(!\db|y~q ),
	.datae(!\cpu|Pmem|WideOr5~1_combout ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][7]~19 .extended_lut = "off";
defparam \cpu|Reg[1][7]~19 .lut_mask = 64'h0000000010000000;
defparam \cpu|Reg[1][7]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y18_N17
dffeas \cpu|Reg[1][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[1][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][4] .is_wysiwyg = "true";
defparam \cpu|Reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N24
cyclonev_lcell_comb \cpu|Reg[3][7]~21 (
// Equation(s):
// \cpu|Reg[3][7]~21_combout  = ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|comb~0_combout  & (!\db|y~q  & (\cpu|Selector25~3_combout  & \cpu|Reg[3][7]~18_combout ))) ) ) )

	.dataa(!\cpu|comb~0_combout ),
	.datab(!\db|y~q ),
	.datac(!\cpu|Selector25~3_combout ),
	.datad(!\cpu|Reg[3][7]~18_combout ),
	.datae(!\cpu|Pmem|WideOr5~1_combout ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[3][7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[3][7]~21 .extended_lut = "off";
defparam \cpu|Reg[3][7]~21 .lut_mask = 64'h0000000000000008;
defparam \cpu|Reg[3][7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y18_N17
dffeas \cpu|Reg[3][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][4] .is_wysiwyg = "true";
defparam \cpu|Reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N0
cyclonev_lcell_comb \cpu|Reg[2][4]~feeder (
// Equation(s):
// \cpu|Reg[2][4]~feeder_combout  = ( \cpu|Selector3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N15
cyclonev_lcell_comb \cpu|Reg[2][7]~20 (
// Equation(s):
// \cpu|Reg[2][7]~20_combout  = ( !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( (\cpu|Selector25~3_combout  & (\cpu|Reg[3][7]~18_combout  & (!\db|y~q  & !\cpu|comb~0_combout ))) ) ) )

	.dataa(!\cpu|Selector25~3_combout ),
	.datab(!\cpu|Reg[3][7]~18_combout ),
	.datac(!\db|y~q ),
	.datad(!\cpu|comb~0_combout ),
	.datae(!\cpu|Pmem|WideOr6~1_combout ),
	.dataf(!\cpu|Pmem|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][7]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][7]~20 .extended_lut = "off";
defparam \cpu|Reg[2][7]~20 .lut_mask = 64'h0000000010000000;
defparam \cpu|Reg[2][7]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N1
dffeas \cpu|Reg[2][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[2][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][4] .is_wysiwyg = "true";
defparam \cpu|Reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N33
cyclonev_lcell_comb \cpu|Selector25~1 (
// Equation(s):
// \cpu|Selector25~1_combout  = ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[3][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[2][4]~q  ) ) ) # ( \cpu|Pmem|WideOr6~1_combout  & ( 
// !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[1][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[0][4]~q  ) ) )

	.dataa(!\cpu|Reg[1][4]~q ),
	.datab(!\cpu|Reg[0][4]~q ),
	.datac(!\cpu|Reg[3][4]~q ),
	.datad(!\cpu|Reg[2][4]~q ),
	.datae(!\cpu|Pmem|WideOr6~1_combout ),
	.dataf(!\cpu|Pmem|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~1 .extended_lut = "off";
defparam \cpu|Selector25~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N36
cyclonev_lcell_comb \cpu|Reg[29][7]~23 (
// Equation(s):
// \cpu|Reg[29][7]~23_combout  = ( \cpu|Reg[29][7]~0_combout  & ( (!\cpu|comb~0_combout  & (\cpu|Reg[3][7]~18_combout  & (!\db|y~q  & !\cpu|Pmem|WideOr5~1_combout ))) ) )

	.dataa(!\cpu|comb~0_combout ),
	.datab(!\cpu|Reg[3][7]~18_combout ),
	.datac(!\db|y~q ),
	.datad(!\cpu|Pmem|WideOr5~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[29][7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][7]~23 .extended_lut = "off";
defparam \cpu|Reg[29][7]~23 .lut_mask = 64'h0000000020002000;
defparam \cpu|Reg[29][7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y18_N2
dffeas \cpu|Reg[29][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][4] .is_wysiwyg = "true";
defparam \cpu|Reg[29][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N0
cyclonev_lcell_comb \cpu|Reg[28][7]~14 (
// Equation(s):
// \cpu|Reg[28][7]~14_combout  = ( \cpu|Pmem|WideOr1~0_combout  & ( (!\cpu|Pmem|WideOr4~0_combout  & (!\cpu|Pmem|WideOr0~0_combout  & (!\cpu|IP[7]~DUPLICATE_q  & !\cpu|Pmem|WideOr6~0_combout ))) ) )

	.dataa(!\cpu|Pmem|WideOr4~0_combout ),
	.datab(!\cpu|Pmem|WideOr0~0_combout ),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(!\cpu|Pmem|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][7]~14 .extended_lut = "off";
defparam \cpu|Reg[28][7]~14 .lut_mask = 64'h0000000080008000;
defparam \cpu|Reg[28][7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N39
cyclonev_lcell_comb \cpu|Reg[28][7]~22 (
// Equation(s):
// \cpu|Reg[28][7]~22_combout  = ( \cpu|Reg[28][7]~14_combout  & ( (!\cpu|comb~0_combout  & (\cpu|Reg[3][7]~18_combout  & (!\cpu|Pmem|WideOr5~1_combout  & !\db|y~q ))) ) )

	.dataa(!\cpu|comb~0_combout ),
	.datab(!\cpu|Reg[3][7]~18_combout ),
	.datac(!\cpu|Pmem|WideOr5~1_combout ),
	.datad(!\db|y~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[28][7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][7]~22 .extended_lut = "off";
defparam \cpu|Reg[28][7]~22 .lut_mask = 64'h0000000020002000;
defparam \cpu|Reg[28][7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N28
dffeas \cpu|Reg[28][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[28][7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][4] .is_wysiwyg = "true";
defparam \cpu|Reg[28][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N0
cyclonev_lcell_comb \cpu|Reg[30][4]~feeder (
// Equation(s):
// \cpu|Reg[30][4]~feeder_combout  = \cpu|Selector3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Selector3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[30][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N24
cyclonev_lcell_comb \cpu|Pmem|WideOr2~0 (
// Equation(s):
// \cpu|Pmem|WideOr2~0_combout  = ( \cpu|IP[4]~DUPLICATE_q  & ( (\cpu|IP[3]~DUPLICATE_q  & ((!\cpu|IP[0]~DUPLICATE_q ) # (\cpu|IP [2]))) ) ) # ( !\cpu|IP[4]~DUPLICATE_q  & ( (!\cpu|IP[0]~DUPLICATE_q  & ((!\cpu|IP [2]) # (\cpu|IP[3]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[0]~DUPLICATE_q ),
	.datac(!\cpu|IP [2]),
	.datad(!\cpu|IP[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr2~0 .extended_lut = "off";
defparam \cpu|Pmem|WideOr2~0 .lut_mask = 64'hC0CCC0CC00CF00CF;
defparam \cpu|Pmem|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N0
cyclonev_lcell_comb \cpu|Pmem|WideOr2~1 (
// Equation(s):
// \cpu|Pmem|WideOr2~1_combout  = (!\cpu|Pmem|WideOr2~0_combout  & \cpu|Pmem|data[31]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr2~0_combout ),
	.datad(!\cpu|Pmem|data[31]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr2~1 .extended_lut = "off";
defparam \cpu|Pmem|WideOr2~1 .lut_mask = 64'h00F000F000F000F0;
defparam \cpu|Pmem|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N12
cyclonev_lcell_comb \cpu|Selector7~2 (
// Equation(s):
// \cpu|Selector7~2_combout  = ( \cpu|IP [0] & ( (!\cpu|IP[4]~DUPLICATE_q ) # ((!\cpu|IP[3]~DUPLICATE_q ) # (!\cpu|IP[2]~DUPLICATE_q )) ) ) # ( !\cpu|IP [0] & ( (!\cpu|IP[4]~DUPLICATE_q  & (!\cpu|IP[3]~DUPLICATE_q  & !\cpu|IP[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|IP[3]~DUPLICATE_q ),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~2 .extended_lut = "off";
defparam \cpu|Selector7~2 .lut_mask = 64'hC000C000FFFCFFFC;
defparam \cpu|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N57
cyclonev_lcell_comb \cpu|Selector7~0 (
// Equation(s):
// \cpu|Selector7~0_combout  = ( \cpu|Selector7~2_combout  & ( (!\cpu|IP[1]~DUPLICATE_q  & (!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP [7] & !\cpu|IP [6]))) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|IP[5]~DUPLICATE_q ),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|IP [6]),
	.datae(gnd),
	.dataf(!\cpu|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~0 .extended_lut = "off";
defparam \cpu|Selector7~0 .lut_mask = 64'h0000000080008000;
defparam \cpu|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N3
cyclonev_lcell_comb \cpu|Reg[30][3]~15 (
// Equation(s):
// \cpu|Reg[30][3]~15_combout  = ( \cpu|Pmem|WideOr0~1_combout  & ( !\cpu|Selector7~0_combout  & ( (\cpu|Pmem|WideOr1~2_combout  & (!\cpu|IP [7] & \cpu|Pmem|WideOr2~1_combout )) ) ) )

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP [7]),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr2~1_combout ),
	.datae(!\cpu|Pmem|WideOr0~1_combout ),
	.dataf(!\cpu|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][3]~15 .extended_lut = "off";
defparam \cpu|Reg[30][3]~15 .lut_mask = 64'h0000004400000000;
defparam \cpu|Reg[30][3]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N21
cyclonev_lcell_comb \cpu|Reg[30][3]~16 (
// Equation(s):
// \cpu|Reg[30][3]~16_combout  = ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[30][3]~15_combout  & ( \cpu|Reg[0][7]~10_combout  ) ) ) # ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[30][3]~15_combout  & ( \cpu|Reg[0][7]~10_combout  ) ) ) # ( 
// \cpu|Pmem|WideOr5~1_combout  & ( !\cpu|Reg[30][3]~15_combout  & ( (\cpu|Reg[0][7]~10_combout  & \cpu|Reg[28][7]~14_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[0][7]~10_combout ),
	.datac(gnd),
	.datad(!\cpu|Reg[28][7]~14_combout ),
	.datae(!\cpu|Pmem|WideOr5~1_combout ),
	.dataf(!\cpu|Reg[30][3]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][3]~16 .extended_lut = "off";
defparam \cpu|Reg[30][3]~16 .lut_mask = 64'h0000003333333333;
defparam \cpu|Reg[30][3]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y19_N1
dffeas \cpu|Reg[30][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][4]~feeder_combout ),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][4] .is_wysiwyg = "true";
defparam \cpu|Reg[30][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N39
cyclonev_lcell_comb \cpu|Selector25~0 (
// Equation(s):
// \cpu|Selector25~0_combout  = ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[31][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[30][4]~q  ) ) ) # ( \cpu|Pmem|WideOr6~1_combout  & ( 
// !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[29][4]~q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[28][4]~q  ) ) )

	.dataa(!\cpu|Reg[29][4]~q ),
	.datab(!\cpu|Reg[28][4]~q ),
	.datac(!\cpu|Reg[30][4]~q ),
	.datad(!\cpu|Reg[31][4]~q ),
	.datae(!\cpu|Pmem|WideOr6~1_combout ),
	.dataf(!\cpu|Pmem|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~0 .extended_lut = "off";
defparam \cpu|Selector25~0 .lut_mask = 64'h333355550F0F00FF;
defparam \cpu|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N54
cyclonev_lcell_comb \cpu|Selector25~2 (
// Equation(s):
// \cpu|Selector25~2_combout  = ( \cpu|Selector25~0_combout  & ( ((!\cpu|Pmem|WideOr0~1_combout  & \cpu|Selector25~1_combout )) # (\cpu|Pmem|WideOr4~1_combout ) ) ) # ( !\cpu|Selector25~0_combout  & ( (!\cpu|Pmem|WideOr4~1_combout  & 
// (!\cpu|Pmem|WideOr0~1_combout  & \cpu|Selector25~1_combout )) # (\cpu|Pmem|WideOr4~1_combout  & (\cpu|Pmem|WideOr0~1_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr4~1_combout ),
	.datac(!\cpu|Pmem|WideOr0~1_combout ),
	.datad(!\cpu|Selector25~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector25~2 .extended_lut = "off";
defparam \cpu|Selector25~2 .lut_mask = 64'h03C303C333F333F3;
defparam \cpu|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N24
cyclonev_lcell_comb \cpu|Mux43~0 (
// Equation(s):
// \cpu|Mux43~0_combout  = ( \cpu|Selector25~2_combout  & ( ((!\cpu|Pmem|data[30]~2_combout ) # (\cpu|Mux34~0_combout )) # (\cpu|Pmem|Decoder0~0_combout ) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux34~0_combout ),
	.datad(!\cpu|Pmem|data[30]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux43~0 .extended_lut = "off";
defparam \cpu|Mux43~0 .lut_mask = 64'h00000000FF5FFF5F;
defparam \cpu|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N15
cyclonev_lcell_comb \cpu|Selector4~0 (
// Equation(s):
// \cpu|Selector4~0_combout  = ( \cpu|Pmem|WideOr2~1_combout  & ( \cpu|Mux4~0_combout  ) ) # ( !\cpu|Pmem|WideOr2~1_combout  & ( \cpu|Mux4~0_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr1~2_combout ) ) ) ) # ( \cpu|Pmem|WideOr2~1_combout  & ( 
// !\cpu|Mux4~0_combout  & ( (!\cpu|Pmem|WideOr1~2_combout ) # (\cpu|IP[7]~DUPLICATE_q ) ) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|WideOr1~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr2~1_combout ),
	.dataf(!\cpu|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~0 .extended_lut = "off";
defparam \cpu|Selector4~0 .lut_mask = 64'h0000DDDD2222FFFF;
defparam \cpu|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N27
cyclonev_lcell_comb \cpu|Reg[30][3]~feeder (
// Equation(s):
// \cpu|Reg[30][3]~feeder_combout  = ( \cpu|Selector4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N56
dffeas \cpu|Reg[29][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][3] .is_wysiwyg = "true";
defparam \cpu|Reg[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N11
dffeas \cpu|Reg[28][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[28][7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][3] .is_wysiwyg = "true";
defparam \cpu|Reg[28][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N18
cyclonev_lcell_comb \cpu|Reg~2 (
// Equation(s):
// \cpu|Reg~2_combout  = ( \db|y~q  & ( \cpu|Pmem|data[31]~1_combout  ) ) # ( !\db|y~q  & ( \cpu|Pmem|data[31]~1_combout  & ( (!\cpu|comb~0_combout  & (\cpu|Pmem|WideOr0~1_combout  & ((!\cpu|IP [2]) # (!\cpu|Pmem|data[30]~3_combout )))) ) ) ) # ( \db|y~q  & 
// ( !\cpu|Pmem|data[31]~1_combout  ) ) # ( !\db|y~q  & ( !\cpu|Pmem|data[31]~1_combout  & ( (!\cpu|comb~0_combout  & ((!\cpu|Pmem|WideOr0~1_combout  & ((!\cpu|Pmem|data[30]~3_combout ))) # (\cpu|Pmem|WideOr0~1_combout  & (!\cpu|IP [2] & 
// \cpu|Pmem|data[30]~3_combout )))) ) ) )

	.dataa(!\cpu|comb~0_combout ),
	.datab(!\cpu|IP [2]),
	.datac(!\cpu|Pmem|WideOr0~1_combout ),
	.datad(!\cpu|Pmem|data[30]~3_combout ),
	.datae(!\db|y~q ),
	.dataf(!\cpu|Pmem|data[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~2 .extended_lut = "off";
defparam \cpu|Reg~2 .lut_mask = 64'hA008FFFF0A08FFFF;
defparam \cpu|Reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N1
dffeas \cpu|Reg[31][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][3] .is_wysiwyg = "true";
defparam \cpu|Reg[31][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N57
cyclonev_lcell_comb \cpu|Selector26~1 (
// Equation(s):
// \cpu|Selector26~1_combout  = ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[31][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[29][3]~q  ) ) ) # ( \cpu|Pmem|WideOr5~1_combout  & ( 
// !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[30][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr5~1_combout  & ( !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[28][3]~q  ) ) )

	.dataa(!\cpu|Reg[29][3]~q ),
	.datab(!\cpu|Reg[28][3]~q ),
	.datac(!\cpu|Reg[31][3]~q ),
	.datad(!\cpu|Reg[30][3]~q ),
	.datae(!\cpu|Pmem|WideOr5~1_combout ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~1 .extended_lut = "off";
defparam \cpu|Selector26~1 .lut_mask = 64'h333300FF55550F0F;
defparam \cpu|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N12
cyclonev_lcell_comb \cpu|Reg[1][3]~feeder (
// Equation(s):
// \cpu|Reg[1][3]~feeder_combout  = ( \cpu|Selector4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N13
dffeas \cpu|Reg[1][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[1][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][3] .is_wysiwyg = "true";
defparam \cpu|Reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N57
cyclonev_lcell_comb \cpu|Reg[2][3]~feeder (
// Equation(s):
// \cpu|Reg[2][3]~feeder_combout  = ( \cpu|Selector4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N58
dffeas \cpu|Reg[2][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[2][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][3] .is_wysiwyg = "true";
defparam \cpu|Reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N32
dffeas \cpu|Reg[3][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][3] .is_wysiwyg = "true";
defparam \cpu|Reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N39
cyclonev_lcell_comb \cpu|Reg[0][3]~feeder (
// Equation(s):
// \cpu|Reg[0][3]~feeder_combout  = ( \cpu|Selector4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N41
dffeas \cpu|Reg[0][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][3]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][3] .is_wysiwyg = "true";
defparam \cpu|Reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N33
cyclonev_lcell_comb \cpu|Selector26~0 (
// Equation(s):
// \cpu|Selector26~0_combout  = ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[3][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[1][3]~q  ) ) ) # ( \cpu|Pmem|WideOr5~1_combout  & ( 
// !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[2][3]~q  ) ) ) # ( !\cpu|Pmem|WideOr5~1_combout  & ( !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[0][3]~q  ) ) )

	.dataa(!\cpu|Reg[1][3]~q ),
	.datab(!\cpu|Reg[2][3]~q ),
	.datac(!\cpu|Reg[3][3]~q ),
	.datad(!\cpu|Reg[0][3]~q ),
	.datae(!\cpu|Pmem|WideOr5~1_combout ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~0 .extended_lut = "off";
defparam \cpu|Selector26~0 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N0
cyclonev_lcell_comb \cpu|Selector26~2 (
// Equation(s):
// \cpu|Selector26~2_combout  = ( \cpu|Selector26~0_combout  & ( (!\cpu|Pmem|WideOr4~1_combout  & (!\cpu|Pmem|WideOr0~1_combout )) # (\cpu|Pmem|WideOr4~1_combout  & ((\cpu|Selector26~1_combout ) # (\cpu|Pmem|WideOr0~1_combout ))) ) ) # ( 
// !\cpu|Selector26~0_combout  & ( (\cpu|Pmem|WideOr4~1_combout  & ((\cpu|Selector26~1_combout ) # (\cpu|Pmem|WideOr0~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr4~1_combout ),
	.datac(!\cpu|Pmem|WideOr0~1_combout ),
	.datad(!\cpu|Selector26~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector26~2 .extended_lut = "off";
defparam \cpu|Selector26~2 .lut_mask = 64'h03330333C3F3C3F3;
defparam \cpu|Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N36
cyclonev_lcell_comb \cpu|Decoder1~0 (
// Equation(s):
// \cpu|Decoder1~0_combout  = ( \cpu|Pmem|WideOr2~1_combout  & ( (\cpu|Pmem|WideOr1~2_combout  & (!\cpu|IP [7] & \cpu|Selector7~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr1~2_combout ),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Decoder1~0 .extended_lut = "off";
defparam \cpu|Decoder1~0 .lut_mask = 64'h0000000000300030;
defparam \cpu|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N56
dffeas \cpu|Reg[29][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][0] .is_wysiwyg = "true";
defparam \cpu|Reg[29][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N42
cyclonev_lcell_comb \cpu|Reg[30][0]~feeder (
// Equation(s):
// \cpu|Reg[30][0]~feeder_combout  = \cpu|Selector7~1_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector7~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[30][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y18_N26
dffeas \cpu|Reg[28][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[28][7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][1] .is_wysiwyg = "true";
defparam \cpu|Reg[28][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N48
cyclonev_lcell_comb \cpu|Reg[30][1]~feeder (
// Equation(s):
// \cpu|Reg[30][1]~feeder_combout  = ( \cpu|Selector6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N3
cyclonev_lcell_comb \cpu|Pmem|WideOr0~2 (
// Equation(s):
// \cpu|Pmem|WideOr0~2_combout  = ( \cpu|Pmem|WideOr1~0_combout  & ( \cpu|Pmem|WideOr0~0_combout  ) ) # ( !\cpu|Pmem|WideOr1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr0~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr0~2 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \cpu|Pmem|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y18_N12
cyclonev_lcell_comb \cpu|Reg[2][1]~feeder (
// Equation(s):
// \cpu|Reg[2][1]~feeder_combout  = ( \cpu|Selector6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y18_N13
dffeas \cpu|Reg[2][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[2][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][1] .is_wysiwyg = "true";
defparam \cpu|Reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N9
cyclonev_lcell_comb \cpu|Reg[1][1]~feeder (
// Equation(s):
// \cpu|Reg[1][1]~feeder_combout  = ( \cpu|Selector6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N10
dffeas \cpu|Reg[1][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[1][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][1] .is_wysiwyg = "true";
defparam \cpu|Reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N50
dffeas \cpu|Reg[3][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][1] .is_wysiwyg = "true";
defparam \cpu|Reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N51
cyclonev_lcell_comb \cpu|Selector28~0 (
// Equation(s):
// \cpu|Selector28~0_combout  = ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[3][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[1][1]~q  ) ) ) # ( \cpu|Pmem|WideOr5~1_combout  & ( 
// !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[2][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr5~1_combout  & ( !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[0][1]~q  ) ) )

	.dataa(!\cpu|Reg[0][1]~q ),
	.datab(!\cpu|Reg[2][1]~q ),
	.datac(!\cpu|Reg[1][1]~q ),
	.datad(!\cpu|Reg[3][1]~q ),
	.datae(!\cpu|Pmem|WideOr5~1_combout ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~0 .extended_lut = "off";
defparam \cpu|Selector28~0 .lut_mask = 64'h555533330F0F00FF;
defparam \cpu|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N42
cyclonev_lcell_comb \cpu|Selector28~3 (
// Equation(s):
// \cpu|Selector28~3_combout  = ( \cpu|Selector28~0_combout  & ( (!\cpu|Pmem|WideOr4~1_combout ) # (\cpu|Selector28~1_combout ) ) ) # ( !\cpu|Selector28~0_combout  & ( (\cpu|Pmem|WideOr4~1_combout  & \cpu|Selector28~1_combout ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr4~1_combout ),
	.datac(gnd),
	.datad(!\cpu|Selector28~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~3 .extended_lut = "off";
defparam \cpu|Selector28~3 .lut_mask = 64'h00330033CCFFCCFF;
defparam \cpu|Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N33
cyclonev_lcell_comb \cpu|Pmem|WideOr5~2 (
// Equation(s):
// \cpu|Pmem|WideOr5~2_combout  = ( \cpu|Pmem|WideOr5~0_combout  & ( \cpu|IP [3] ) ) # ( !\cpu|Pmem|WideOr5~0_combout  & ( \cpu|IP [3] ) ) # ( \cpu|Pmem|WideOr5~0_combout  & ( !\cpu|IP [3] & ( (\cpu|IP [6]) # (\cpu|IP[5]~DUPLICATE_q ) ) ) ) # ( 
// !\cpu|Pmem|WideOr5~0_combout  & ( !\cpu|IP [3] ) )

	.dataa(!\cpu|IP[5]~DUPLICATE_q ),
	.datab(!\cpu|IP [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr5~0_combout ),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr5~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr5~2 .lut_mask = 64'hFFFF7777FFFFFFFF;
defparam \cpu|Pmem|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N20
dffeas \cpu|Reg[3][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][0] .is_wysiwyg = "true";
defparam \cpu|Reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N25
dffeas \cpu|Reg[2][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[2][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][0] .is_wysiwyg = "true";
defparam \cpu|Reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y20_N4
dffeas \cpu|Reg[1][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[1][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][0] .is_wysiwyg = "true";
defparam \cpu|Reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y17_N14
dffeas \cpu|Reg[0][0]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][0]~feeder_combout ),
	.asdata(\cpu|cnum~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[0][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N21
cyclonev_lcell_comb \cpu|Selector29~0 (
// Equation(s):
// \cpu|Selector29~0_combout  = ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[3][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[2][0]~q  ) ) ) # ( \cpu|Pmem|WideOr6~1_combout  & ( 
// !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[1][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[0][0]~DUPLICATE_q  ) ) )

	.dataa(!\cpu|Reg[3][0]~q ),
	.datab(!\cpu|Reg[2][0]~q ),
	.datac(!\cpu|Reg[1][0]~q ),
	.datad(!\cpu|Reg[0][0]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr6~1_combout ),
	.dataf(!\cpu|Pmem|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~0 .extended_lut = "off";
defparam \cpu|Selector29~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N27
cyclonev_lcell_comb \cpu|Selector29~3 (
// Equation(s):
// \cpu|Selector29~3_combout  = ( \cpu|Selector29~1_combout  & ( \cpu|Selector29~0_combout  ) ) # ( !\cpu|Selector29~1_combout  & ( \cpu|Selector29~0_combout  & ( !\cpu|Pmem|WideOr4~1_combout  ) ) ) # ( \cpu|Selector29~1_combout  & ( 
// !\cpu|Selector29~0_combout  & ( \cpu|Pmem|WideOr4~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr4~1_combout ),
	.datae(!\cpu|Selector29~1_combout ),
	.dataf(!\cpu|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~3 .extended_lut = "off";
defparam \cpu|Selector29~3 .lut_mask = 64'h000000FFFF00FFFF;
defparam \cpu|Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N39
cyclonev_lcell_comb \cpu|Pmem|WideOr6~2 (
// Equation(s):
// \cpu|Pmem|WideOr6~2_combout  = ( \cpu|Pmem|WideOr1~0_combout  & ( \cpu|Pmem|WideOr6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|Pmem|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|WideOr6~2 .extended_lut = "off";
defparam \cpu|Pmem|WideOr6~2 .lut_mask = 64'h0000000000FF00FF;
defparam \cpu|Pmem|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N30
cyclonev_lcell_comb \cpu|Add2~29 (
// Equation(s):
// \cpu|Add2~29_sumout  = SUM(( \cpu|Mux38~0_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr0~2_combout  & (\cpu|Selector29~3_combout )) # (\cpu|Pmem|WideOr0~2_combout  & ((\cpu|Pmem|WideOr6~2_combout ))))) ) + ( !VCC ))
// \cpu|Add2~30  = CARRY(( \cpu|Mux38~0_combout  ) + ( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr0~2_combout  & (\cpu|Selector29~3_combout )) # (\cpu|Pmem|WideOr0~2_combout  & ((\cpu|Pmem|WideOr6~2_combout ))))) ) + ( !VCC ))

	.dataa(!\cpu|Pmem|WideOr0~2_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector29~3_combout ),
	.datad(!\cpu|Mux38~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~29_sumout ),
	.cout(\cpu|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~29 .extended_lut = "off";
defparam \cpu|Add2~29 .lut_mask = 64'h0000F7B3000000FF;
defparam \cpu|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N33
cyclonev_lcell_comb \cpu|Add2~25 (
// Equation(s):
// \cpu|Add2~25_sumout  = SUM(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr0~2_combout  & (\cpu|Selector28~3_combout )) # (\cpu|Pmem|WideOr0~2_combout  & ((!\cpu|Pmem|WideOr5~2_combout ))))) ) + ( \cpu|Mux37~0_combout  ) + ( \cpu|Add2~30  ))
// \cpu|Add2~26  = CARRY(( (!\cpu|IP [7] & ((!\cpu|Pmem|WideOr0~2_combout  & (\cpu|Selector28~3_combout )) # (\cpu|Pmem|WideOr0~2_combout  & ((!\cpu|Pmem|WideOr5~2_combout ))))) ) + ( \cpu|Mux37~0_combout  ) + ( \cpu|Add2~30  ))

	.dataa(!\cpu|Pmem|WideOr0~2_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector28~3_combout ),
	.datad(!\cpu|Pmem|WideOr5~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux37~0_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~25_sumout ),
	.cout(\cpu|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~25 .extended_lut = "off";
defparam \cpu|Add2~25 .lut_mask = 64'h0000FF0000004C08;
defparam \cpu|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N15
cyclonev_lcell_comb \cpu|cnum~0 (
// Equation(s):
// \cpu|cnum~0_combout  = ( !\cpu|Pmem|Decoder0~0_combout  & ( !\cpu|Pmem|data[30]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[30]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~0 .extended_lut = "off";
defparam \cpu|cnum~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \cpu|cnum~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N24
cyclonev_lcell_comb \cpu|Mux35~0 (
// Equation(s):
// \cpu|Mux35~0_combout  = ( \cpu|Mux4~0_combout  & ( ((!\cpu|IP [7] & \cpu|Pmem|WideOr1~2_combout )) # (\cpu|Reg[0][3]~q ) ) ) # ( !\cpu|Mux4~0_combout  & ( (\cpu|Reg[0][3]~q  & ((!\cpu|Pmem|WideOr1~2_combout ) # (\cpu|IP [7]))) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[0][3]~q ),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|Pmem|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux35~0 .extended_lut = "off";
defparam \cpu|Mux35~0 .lut_mask = 64'h3303330333F333F3;
defparam \cpu|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N3
cyclonev_lcell_comb \cpu|Selector2~1 (
// Equation(s):
// \cpu|Selector2~1_combout  = ( !\cpu|IP [3] & ( (\cpu|IP[4]~DUPLICATE_q  & (\cpu|Pmem|data[31]~0_combout  & (!\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP[0]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP[4]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|data[31]~0_combout ),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector2~1 .extended_lut = "off";
defparam \cpu|Selector2~1 .lut_mask = 64'h1000100000000000;
defparam \cpu|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N51
cyclonev_lcell_comb \cpu|Reg[30][7]~feeder (
// Equation(s):
// \cpu|Reg[30][7]~feeder_combout  = ( \cpu|Selector0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N4
dffeas \cpu|Reg[28][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[28][7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][7] .is_wysiwyg = "true";
defparam \cpu|Reg[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y18_N50
dffeas \cpu|Reg[29][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][7] .is_wysiwyg = "true";
defparam \cpu|Reg[29][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N57
cyclonev_lcell_comb \cpu|Reg[28][6]~feeder (
// Equation(s):
// \cpu|Reg[28][6]~feeder_combout  = ( \cpu|Selector1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[28][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[28][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y19_N58
dffeas \cpu|Reg[28][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[28][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][6] .is_wysiwyg = "true";
defparam \cpu|Reg[28][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N18
cyclonev_lcell_comb \cpu|Reg[30][6]~feeder (
// Equation(s):
// \cpu|Reg[30][6]~feeder_combout  = ( \cpu|Selector1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N15
cyclonev_lcell_comb \cpu|cnum~10 (
// Equation(s):
// \cpu|cnum~10_combout  = ( \cpu|Mux33~0_combout  & ( (\cpu|Selector23~2_combout  & (\cpu|Pmem|data[30]~2_combout  & !\cpu|Pmem|Decoder0~0_combout )) ) )

	.dataa(!\cpu|Selector23~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[30]~2_combout ),
	.datad(!\cpu|Pmem|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Mux33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~10 .extended_lut = "off";
defparam \cpu|cnum~10 .lut_mask = 64'h0000000005000500;
defparam \cpu|cnum~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N27
cyclonev_lcell_comb \cpu|cnum~1 (
// Equation(s):
// \cpu|cnum~1_combout  = ( \cpu|Selector24~2_combout  & ( (\cpu|Pmem|data[30]~2_combout  & (\cpu|Mux39~0_combout  & !\cpu|Pmem|Decoder0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(!\cpu|Mux39~0_combout ),
	.datad(!\cpu|Pmem|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~1 .extended_lut = "off";
defparam \cpu|cnum~1 .lut_mask = 64'h0000000003000300;
defparam \cpu|cnum~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N42
cyclonev_lcell_comb \cpu|Add2~9 (
// Equation(s):
// \cpu|Add2~9_sumout  = SUM(( \cpu|Selector25~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][4]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP [7] & (\cpu|Selector4~1_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][4]~q ))))) ) + ( 
// \cpu|Add2~2  ))
// \cpu|Add2~10  = CARRY(( \cpu|Selector25~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][4]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP [7] & (\cpu|Selector4~1_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][4]~q ))))) ) + ( \cpu|Add2~2  
// ))

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector4~1_combout ),
	.datad(!\cpu|Selector25~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][4]~q ),
	.datag(gnd),
	.cin(\cpu|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~9_sumout ),
	.cout(\cpu|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~9 .extended_lut = "off";
defparam \cpu|Add2~9 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N45
cyclonev_lcell_comb \cpu|Add2~13 (
// Equation(s):
// \cpu|Add2~13_sumout  = SUM(( \cpu|Selector24~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][5]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP [7] & (\cpu|Selector4~2_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][5]~q ))))) ) + ( 
// \cpu|Add2~10  ))
// \cpu|Add2~14  = CARRY(( \cpu|Selector24~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][5]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP [7] & (\cpu|Selector4~2_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][5]~q ))))) ) + ( \cpu|Add2~10 
//  ))

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector4~2_combout ),
	.datad(!\cpu|Selector24~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][5]~q ),
	.datag(gnd),
	.cin(\cpu|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~13_sumout ),
	.cout(\cpu|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~13 .extended_lut = "off";
defparam \cpu|Add2~13 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N42
cyclonev_lcell_comb \cpu|Reg~30 (
// Equation(s):
// \cpu|Reg~30_combout  = ( !\cpu|cnum~1_combout  & ( \cpu|Add2~13_sumout  & ( (!\cpu|cnum~0_combout  & ((!\cpu|Pmem|data[30]~2_combout ) # ((!\cpu|s_word [5]) # (!\cpu|Pmem|Decoder0~0_combout )))) ) ) ) # ( !\cpu|cnum~1_combout  & ( !\cpu|Add2~13_sumout  & 
// ( (!\cpu|Pmem|data[30]~2_combout ) # ((!\cpu|s_word [5]) # (!\cpu|Pmem|Decoder0~0_combout )) ) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|s_word [5]),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|cnum~0_combout ),
	.datae(!\cpu|cnum~1_combout ),
	.dataf(!\cpu|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~30 .extended_lut = "off";
defparam \cpu|Reg~30 .lut_mask = 64'hFEFE0000FE000000;
defparam \cpu|Reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N48
cyclonev_lcell_comb \cpu|Reg~6 (
// Equation(s):
// \cpu|Reg~6_combout  = ( \cpu|Selector2~0_combout  & ( \cpu|Mult1~13  & ( (!\cpu|Reg~30_combout ) # ((!\cpu|Pmem|WideOr0~1_combout ) # ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Pmem|Decoder0~0_combout ))) ) ) ) # ( !\cpu|Selector2~0_combout  & ( 
// \cpu|Mult1~13  & ( (\cpu|Pmem|WideOr0~1_combout  & ((!\cpu|Reg~30_combout ) # ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Pmem|Decoder0~0_combout )))) ) ) ) # ( \cpu|Selector2~0_combout  & ( !\cpu|Mult1~13  & ( (!\cpu|Reg~30_combout ) # 
// (!\cpu|Pmem|WideOr0~1_combout ) ) ) ) # ( !\cpu|Selector2~0_combout  & ( !\cpu|Mult1~13  & ( (!\cpu|Reg~30_combout  & \cpu|Pmem|WideOr0~1_combout ) ) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|Reg~30_combout ),
	.datac(!\cpu|Pmem|WideOr0~1_combout ),
	.datad(!\cpu|Pmem|Decoder0~0_combout ),
	.datae(!\cpu|Selector2~0_combout ),
	.dataf(!\cpu|Mult1~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~6 .extended_lut = "off";
defparam \cpu|Reg~6 .lut_mask = 64'h0C0CFCFC0C0EFCFE;
defparam \cpu|Reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N3
cyclonev_lcell_comb \cpu|Reg[31][5]~7 (
// Equation(s):
// \cpu|Reg[31][5]~7_combout  = ( \cpu|Pmem|data[31]~1_combout  & ( (\cpu|Pmem|WideOr0~1_combout  & (!\cpu|Pmem|data[30]~3_combout  & !\cpu|comb~0_combout )) ) ) # ( !\cpu|Pmem|data[31]~1_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & 
// (!\cpu|Pmem|data[30]~3_combout  & !\cpu|comb~0_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr0~1_combout ),
	.datac(!\cpu|Pmem|data[30]~3_combout ),
	.datad(!\cpu|comb~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][5]~7 .extended_lut = "off";
defparam \cpu|Reg[31][5]~7 .lut_mask = 64'hC000C00030003000;
defparam \cpu|Reg[31][5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N0
cyclonev_lcell_comb \cpu|Reg[31][5]~8 (
// Equation(s):
// \cpu|Reg[31][5]~8_combout  = ( \cpu|Reg~1_combout  & ( (\cpu|Reg[31][5]~7_combout ) # (\db|y~q ) ) ) # ( !\cpu|Reg~1_combout  & ( ((\cpu|Pmem|WideOr0~1_combout  & (\cpu|Decoder1~0_combout  & \cpu|Reg[31][5]~7_combout ))) # (\db|y~q ) ) )

	.dataa(!\db|y~q ),
	.datab(!\cpu|Pmem|WideOr0~1_combout ),
	.datac(!\cpu|Decoder1~0_combout ),
	.datad(!\cpu|Reg[31][5]~7_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][5]~8 .extended_lut = "off";
defparam \cpu|Reg[31][5]~8 .lut_mask = 64'h5557555755FF55FF;
defparam \cpu|Reg[31][5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N49
dffeas \cpu|Reg[31][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg[31][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][5] .is_wysiwyg = "true";
defparam \cpu|Reg[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N14
dffeas \cpu|Reg[29][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][5] .is_wysiwyg = "true";
defparam \cpu|Reg[29][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N27
cyclonev_lcell_comb \cpu|Reg[30][5]~feeder (
// Equation(s):
// \cpu|Reg[30][5]~feeder_combout  = ( \cpu|Selector2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N28
dffeas \cpu|Reg[30][5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][5]~feeder_combout ),
	.asdata(\cpu|cnum~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[30][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N27
cyclonev_lcell_comb \cpu|Reg[28][5]~feeder (
// Equation(s):
// \cpu|Reg[28][5]~feeder_combout  = ( \cpu|Selector2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[28][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[28][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N28
dffeas \cpu|Reg[28][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[28][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][5] .is_wysiwyg = "true";
defparam \cpu|Reg[28][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N36
cyclonev_lcell_comb \cpu|Selector24~0 (
// Equation(s):
// \cpu|Selector24~0_combout  = ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[31][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[30][5]~DUPLICATE_q  ) ) ) # ( 
// \cpu|Pmem|WideOr6~1_combout  & ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[29][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[28][5]~q  ) ) )

	.dataa(!\cpu|Reg[31][5]~q ),
	.datab(!\cpu|Reg[29][5]~q ),
	.datac(!\cpu|Reg[30][5]~DUPLICATE_q ),
	.datad(!\cpu|Reg[28][5]~q ),
	.datae(!\cpu|Pmem|WideOr6~1_combout ),
	.dataf(!\cpu|Pmem|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~0 .extended_lut = "off";
defparam \cpu|Selector24~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N44
dffeas \cpu|Reg[1][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[1][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][5] .is_wysiwyg = "true";
defparam \cpu|Reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y20_N56
dffeas \cpu|Reg[3][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][5] .is_wysiwyg = "true";
defparam \cpu|Reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N15
cyclonev_lcell_comb \cpu|Reg[2][5]~feeder (
// Equation(s):
// \cpu|Reg[2][5]~feeder_combout  = ( \cpu|Selector2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N17
dffeas \cpu|Reg[2][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[2][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][5] .is_wysiwyg = "true";
defparam \cpu|Reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N18
cyclonev_lcell_comb \cpu|Selector24~1 (
// Equation(s):
// \cpu|Selector24~1_combout  = ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[3][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[2][5]~q  ) ) ) # ( \cpu|Pmem|WideOr6~1_combout  & ( 
// !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[1][5]~q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[0][5]~q  ) ) )

	.dataa(!\cpu|Reg[0][5]~q ),
	.datab(!\cpu|Reg[1][5]~q ),
	.datac(!\cpu|Reg[3][5]~q ),
	.datad(!\cpu|Reg[2][5]~q ),
	.datae(!\cpu|Pmem|WideOr6~1_combout ),
	.dataf(!\cpu|Pmem|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~1 .extended_lut = "off";
defparam \cpu|Selector24~1 .lut_mask = 64'h5555333300FF0F0F;
defparam \cpu|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N15
cyclonev_lcell_comb \cpu|Selector24~2 (
// Equation(s):
// \cpu|Selector24~2_combout  = ( \cpu|Selector24~0_combout  & ( \cpu|Selector24~1_combout  & ( (!\cpu|Pmem|WideOr0~1_combout ) # (\cpu|Pmem|Decoder0~0_combout ) ) ) ) # ( !\cpu|Selector24~0_combout  & ( \cpu|Selector24~1_combout  & ( 
// (!\cpu|Pmem|WideOr0~1_combout  & ((!\cpu|Pmem|WideOr4~1_combout ))) # (\cpu|Pmem|WideOr0~1_combout  & (\cpu|Pmem|Decoder0~0_combout )) ) ) ) # ( \cpu|Selector24~0_combout  & ( !\cpu|Selector24~1_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & 
// ((\cpu|Pmem|WideOr4~1_combout ))) # (\cpu|Pmem|WideOr0~1_combout  & (\cpu|Pmem|Decoder0~0_combout )) ) ) ) # ( !\cpu|Selector24~0_combout  & ( !\cpu|Selector24~1_combout  & ( (\cpu|Pmem|Decoder0~0_combout  & \cpu|Pmem|WideOr0~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(!\cpu|Pmem|WideOr0~1_combout ),
	.datad(!\cpu|Pmem|WideOr4~1_combout ),
	.datae(!\cpu|Selector24~0_combout ),
	.dataf(!\cpu|Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector24~2 .extended_lut = "off";
defparam \cpu|Selector24~2 .lut_mask = 64'h030303F3F303F3F3;
defparam \cpu|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N48
cyclonev_lcell_comb \cpu|Add2~33 (
// Equation(s):
// \cpu|Add2~33_sumout  = SUM(( \cpu|Selector23~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][6]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP [7] & (\cpu|Selector4~6_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][6]~q ))))) ) + ( 
// \cpu|Add2~14  ))
// \cpu|Add2~34  = CARRY(( \cpu|Selector23~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][6]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP [7] & (\cpu|Selector4~6_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][6]~q ))))) ) + ( \cpu|Add2~14 
//  ))

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector4~6_combout ),
	.datad(!\cpu|Selector23~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][6]~q ),
	.datag(gnd),
	.cin(\cpu|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~33_sumout ),
	.cout(\cpu|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~33 .extended_lut = "off";
defparam \cpu|Add2~33 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N33
cyclonev_lcell_comb \cpu|Mux49~0 (
// Equation(s):
// \cpu|Mux49~0_combout  = ( \cpu|Mult1~14  & ( ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Pmem|Decoder0~0_combout )) # (\cpu|s_word [6]) ) ) # ( !\cpu|Mult1~14  & ( (\cpu|s_word [6] & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|s_word [6]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux49~0 .extended_lut = "off";
defparam \cpu|Mux49~0 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \cpu|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N45
cyclonev_lcell_comb \cpu|s_word[3]~0 (
// Equation(s):
// \cpu|s_word[3]~0_combout  = ( \cpu|Pmem|WideOr0~1_combout  & ( (!\cpu|comb~0_combout  & (\cpu|Pmem|data[31]~1_combout  & !\db|y~q )) ) )

	.dataa(!\cpu|comb~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[31]~1_combout ),
	.datad(!\db|y~q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|s_word[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|s_word[3]~0 .extended_lut = "off";
defparam \cpu|s_word[3]~0 .lut_mask = 64'h000000000A000A00;
defparam \cpu|s_word[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y18_N34
dffeas \cpu|s_word[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[6] .is_wysiwyg = "true";
defparam \cpu|s_word[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N21
cyclonev_lcell_comb \cpu|cnum~11 (
// Equation(s):
// \cpu|cnum~11_combout  = ( \cpu|Pmem|Decoder0~0_combout  & ( \cpu|Mult1~14  & ( (!\cpu|Pmem|data[30]~2_combout ) # ((\cpu|s_word [6]) # (\cpu|cnum~10_combout )) ) ) ) # ( !\cpu|Pmem|Decoder0~0_combout  & ( \cpu|Mult1~14  & ( ((!\cpu|Pmem|data[30]~2_combout 
//  & \cpu|Add2~33_sumout )) # (\cpu|cnum~10_combout ) ) ) ) # ( \cpu|Pmem|Decoder0~0_combout  & ( !\cpu|Mult1~14  & ( ((\cpu|Pmem|data[30]~2_combout  & \cpu|s_word [6])) # (\cpu|cnum~10_combout ) ) ) ) # ( !\cpu|Pmem|Decoder0~0_combout  & ( !\cpu|Mult1~14  
// & ( ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Add2~33_sumout )) # (\cpu|cnum~10_combout ) ) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|cnum~10_combout ),
	.datac(!\cpu|Add2~33_sumout ),
	.datad(!\cpu|s_word [6]),
	.datae(!\cpu|Pmem|Decoder0~0_combout ),
	.dataf(!\cpu|Mult1~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~11 .extended_lut = "off";
defparam \cpu|cnum~11 .lut_mask = 64'h3B3B33773B3BBBFF;
defparam \cpu|cnum~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N20
dffeas \cpu|Reg[30][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][6]~feeder_combout ),
	.asdata(\cpu|cnum~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][6] .is_wysiwyg = "true";
defparam \cpu|Reg[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N40
dffeas \cpu|Reg[29][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][6] .is_wysiwyg = "true";
defparam \cpu|Reg[29][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N45
cyclonev_lcell_comb \cpu|Selector23~0 (
// Equation(s):
// \cpu|Selector23~0_combout  = ( \cpu|Reg[29][6]~q  & ( \cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~1_combout ) # (\cpu|Reg[31][6]~q ) ) ) ) # ( !\cpu|Reg[29][6]~q  & ( \cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Reg[31][6]~q  & 
// \cpu|Pmem|WideOr5~1_combout ) ) ) ) # ( \cpu|Reg[29][6]~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~1_combout  & (\cpu|Reg[28][6]~q )) # (\cpu|Pmem|WideOr5~1_combout  & ((\cpu|Reg[30][6]~q ))) ) ) ) # ( !\cpu|Reg[29][6]~q  & ( 
// !\cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~1_combout  & (\cpu|Reg[28][6]~q )) # (\cpu|Pmem|WideOr5~1_combout  & ((\cpu|Reg[30][6]~q ))) ) ) )

	.dataa(!\cpu|Reg[31][6]~q ),
	.datab(!\cpu|Pmem|WideOr5~1_combout ),
	.datac(!\cpu|Reg[28][6]~q ),
	.datad(!\cpu|Reg[30][6]~q ),
	.datae(!\cpu|Reg[29][6]~q ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~0 .extended_lut = "off";
defparam \cpu|Selector23~0 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \cpu|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N37
dffeas \cpu|Reg[3][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][6] .is_wysiwyg = "true";
defparam \cpu|Reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y20_N49
dffeas \cpu|Reg[1][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[1][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][6] .is_wysiwyg = "true";
defparam \cpu|Reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N53
dffeas \cpu|Reg[2][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[2][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][6] .is_wysiwyg = "true";
defparam \cpu|Reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N0
cyclonev_lcell_comb \cpu|Selector23~1 (
// Equation(s):
// \cpu|Selector23~1_combout  = ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[3][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[2][6]~q  ) ) ) # ( \cpu|Pmem|WideOr6~1_combout  & ( 
// !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[1][6]~q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[0][6]~q  ) ) )

	.dataa(!\cpu|Reg[3][6]~q ),
	.datab(!\cpu|Reg[1][6]~q ),
	.datac(!\cpu|Reg[2][6]~q ),
	.datad(!\cpu|Reg[0][6]~q ),
	.datae(!\cpu|Pmem|WideOr6~1_combout ),
	.dataf(!\cpu|Pmem|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~1 .extended_lut = "off";
defparam \cpu|Selector23~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N57
cyclonev_lcell_comb \cpu|Selector23~2 (
// Equation(s):
// \cpu|Selector23~2_combout  = ( \cpu|Selector23~1_combout  & ( \cpu|Pmem|WideOr0~1_combout  & ( \cpu|Pmem|Decoder0~0_combout  ) ) ) # ( !\cpu|Selector23~1_combout  & ( \cpu|Pmem|WideOr0~1_combout  & ( \cpu|Pmem|Decoder0~0_combout  ) ) ) # ( 
// \cpu|Selector23~1_combout  & ( !\cpu|Pmem|WideOr0~1_combout  & ( (!\cpu|Pmem|WideOr4~1_combout ) # (\cpu|Selector23~0_combout ) ) ) ) # ( !\cpu|Selector23~1_combout  & ( !\cpu|Pmem|WideOr0~1_combout  & ( (\cpu|Selector23~0_combout  & 
// \cpu|Pmem|WideOr4~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(!\cpu|Selector23~0_combout ),
	.datad(!\cpu|Pmem|WideOr4~1_combout ),
	.datae(!\cpu|Selector23~1_combout ),
	.dataf(!\cpu|Pmem|WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector23~2 .extended_lut = "off";
defparam \cpu|Selector23~2 .lut_mask = 64'h000FFF0F33333333;
defparam \cpu|Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N51
cyclonev_lcell_comb \cpu|Add2~21 (
// Equation(s):
// \cpu|Add2~21_sumout  = SUM(( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][7]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP [7] & (\cpu|Selector4~7_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][7]~q ))))) ) + ( \cpu|Selector22~2_combout  ) + ( 
// \cpu|Add2~34  ))
// \cpu|Add2~22  = CARRY(( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][7]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP [7] & (\cpu|Selector4~7_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][7]~q ))))) ) + ( \cpu|Selector22~2_combout  ) + ( \cpu|Add2~34 
//  ))

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector4~7_combout ),
	.datad(!\cpu|Reg[0][7]~q ),
	.datae(gnd),
	.dataf(!\cpu|Selector22~2_combout ),
	.datag(gnd),
	.cin(\cpu|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~21_sumout ),
	.cout(\cpu|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~21 .extended_lut = "off";
defparam \cpu|Add2~21 .lut_mask = 64'h0000FF00000004BF;
defparam \cpu|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N48
cyclonev_lcell_comb \cpu|Reg~40 (
// Equation(s):
// \cpu|Reg~40_combout  = ( \cpu|Add2~21_sumout  & ( \cpu|cnum~0_combout  & ( ((!\cpu|Reg~1_combout  & (\cpu|Reg[31][7]~q )) # (\cpu|Reg~1_combout  & ((\cpu|Selector0~0_combout )))) # (\cpu|Pmem|data[31]~1_combout ) ) ) ) # ( !\cpu|Add2~21_sumout  & ( 
// \cpu|cnum~0_combout  & ( (!\cpu|Pmem|data[31]~1_combout  & ((!\cpu|Reg~1_combout  & (\cpu|Reg[31][7]~q )) # (\cpu|Reg~1_combout  & ((\cpu|Selector0~0_combout ))))) ) ) ) # ( \cpu|Add2~21_sumout  & ( !\cpu|cnum~0_combout  & ( (!\cpu|Pmem|data[31]~1_combout 
//  & ((!\cpu|Reg~1_combout  & (\cpu|Reg[31][7]~q )) # (\cpu|Reg~1_combout  & ((\cpu|Selector0~0_combout ))))) ) ) ) # ( !\cpu|Add2~21_sumout  & ( !\cpu|cnum~0_combout  & ( (!\cpu|Pmem|data[31]~1_combout  & ((!\cpu|Reg~1_combout  & (\cpu|Reg[31][7]~q )) # 
// (\cpu|Reg~1_combout  & ((\cpu|Selector0~0_combout ))))) ) ) )

	.dataa(!\cpu|Reg~1_combout ),
	.datab(!\cpu|Reg[31][7]~q ),
	.datac(!\cpu|Pmem|data[31]~1_combout ),
	.datad(!\cpu|Selector0~0_combout ),
	.datae(!\cpu|Add2~21_sumout ),
	.dataf(!\cpu|cnum~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~40 .extended_lut = "off";
defparam \cpu|Reg~40 .lut_mask = 64'h2070207020702F7F;
defparam \cpu|Reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N9
cyclonev_lcell_comb \cpu|Reg~43 (
// Equation(s):
// \cpu|Reg~43_combout  = ( !\cpu|Pmem|data[30]~2_combout  & ( \cpu|Decoder1~0_combout  ) )

	.dataa(!\cpu|Decoder1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[30]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~43 .extended_lut = "off";
defparam \cpu|Reg~43 .lut_mask = 64'h5555555500000000;
defparam \cpu|Reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N13
dffeas \cpu|Reg[31][7]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[31][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y18_N39
cyclonev_lcell_comb \cpu|Reg~41 (
// Equation(s):
// \cpu|Reg~41_combout  = ( \cpu|Reg~1_combout  & ( \cpu|Decoder1~0_combout  & ( (!\cpu|Pmem|data[31]~1_combout  & \cpu|Pmem|WideOr0~1_combout ) ) ) ) # ( \cpu|Reg~1_combout  & ( !\cpu|Decoder1~0_combout  & ( (!\cpu|Pmem|data[31]~1_combout  & 
// (\cpu|Pmem|WideOr0~1_combout )) # (\cpu|Pmem|data[31]~1_combout  & ((!\cpu|Reg[31][7]~DUPLICATE_q ))) ) ) ) # ( !\cpu|Reg~1_combout  & ( !\cpu|Decoder1~0_combout  & ( (\cpu|Pmem|data[31]~1_combout  & !\cpu|Reg[31][7]~DUPLICATE_q ) ) ) )

	.dataa(!\cpu|Pmem|data[31]~1_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr0~1_combout ),
	.datad(!\cpu|Reg[31][7]~DUPLICATE_q ),
	.datae(!\cpu|Reg~1_combout ),
	.dataf(!\cpu|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~41 .extended_lut = "off";
defparam \cpu|Reg~41 .lut_mask = 64'h55005F0A00000A0A;
defparam \cpu|Reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N27
cyclonev_lcell_comb \cpu|Reg[1][2]~feeder (
// Equation(s):
// \cpu|Reg[1][2]~feeder_combout  = ( \cpu|Selector5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N28
dffeas \cpu|Reg[1][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[1][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][2] .is_wysiwyg = "true";
defparam \cpu|Reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N5
dffeas \cpu|Reg[2][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[2][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][2] .is_wysiwyg = "true";
defparam \cpu|Reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N44
dffeas \cpu|Reg[3][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][2] .is_wysiwyg = "true";
defparam \cpu|Reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N45
cyclonev_lcell_comb \cpu|Selector27~1 (
// Equation(s):
// \cpu|Selector27~1_combout  = ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[3][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[1][2]~q  ) ) ) # ( \cpu|Pmem|WideOr5~1_combout  & ( 
// !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[2][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr5~1_combout  & ( !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[0][2]~q  ) ) )

	.dataa(!\cpu|Reg[1][2]~q ),
	.datab(!\cpu|Reg[2][2]~q ),
	.datac(!\cpu|Reg[3][2]~q ),
	.datad(!\cpu|Reg[0][2]~q ),
	.datae(!\cpu|Pmem|WideOr5~1_combout ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~1 .extended_lut = "off";
defparam \cpu|Selector27~1 .lut_mask = 64'h00FF333355550F0F;
defparam \cpu|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N39
cyclonev_lcell_comb \cpu|Reg[28][2]~feeder (
// Equation(s):
// \cpu|Reg[28][2]~feeder_combout  = ( \cpu|Selector5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[28][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[28][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N40
dffeas \cpu|Reg[28][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[28][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[28][7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][2] .is_wysiwyg = "true";
defparam \cpu|Reg[28][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N51
cyclonev_lcell_comb \cpu|Reg[30][2]~feeder (
// Equation(s):
// \cpu|Reg[30][2]~feeder_combout  = ( \cpu|Selector5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N42
cyclonev_lcell_comb \cpu|cnum~8 (
// Equation(s):
// \cpu|cnum~8_combout  = ( \cpu|Selector27~2_combout  & ( (\cpu|Pmem|data[30]~2_combout  & (\cpu|Mux36~0_combout  & !\cpu|Pmem|Decoder0~0_combout )) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|Mux36~0_combout ),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~8 .extended_lut = "off";
defparam \cpu|cnum~8 .lut_mask = 64'h0000000010101010;
defparam \cpu|cnum~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N36
cyclonev_lcell_comb \cpu|Add2~17 (
// Equation(s):
// \cpu|Add2~17_sumout  = SUM(( \cpu|Selector27~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][2]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP [7] & (\cpu|Selector4~5_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][2]~q ))))) ) + ( 
// \cpu|Add2~26  ))
// \cpu|Add2~18  = CARRY(( \cpu|Selector27~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][2]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP [7] & (\cpu|Selector4~5_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][2]~q ))))) ) + ( \cpu|Add2~26 
//  ))

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Selector4~5_combout ),
	.datad(!\cpu|Selector27~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][2]~q ),
	.datag(gnd),
	.cin(\cpu|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~17_sumout ),
	.cout(\cpu|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~17 .extended_lut = "off";
defparam \cpu|Add2~17 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N21
cyclonev_lcell_comb \cpu|cnum~9 (
// Equation(s):
// \cpu|cnum~9_combout  = ( \cpu|Pmem|data[30]~2_combout  & ( \cpu|Mult1~10  & ( ((\cpu|Pmem|Decoder0~0_combout  & \cpu|s_word [2])) # (\cpu|cnum~8_combout ) ) ) ) # ( !\cpu|Pmem|data[30]~2_combout  & ( \cpu|Mult1~10  & ( ((\cpu|Add2~17_sumout ) # 
// (\cpu|Pmem|Decoder0~0_combout )) # (\cpu|cnum~8_combout ) ) ) ) # ( \cpu|Pmem|data[30]~2_combout  & ( !\cpu|Mult1~10  & ( ((\cpu|Pmem|Decoder0~0_combout  & \cpu|s_word [2])) # (\cpu|cnum~8_combout ) ) ) ) # ( !\cpu|Pmem|data[30]~2_combout  & ( 
// !\cpu|Mult1~10  & ( ((!\cpu|Pmem|Decoder0~0_combout  & \cpu|Add2~17_sumout )) # (\cpu|cnum~8_combout ) ) ) )

	.dataa(!\cpu|cnum~8_combout ),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(!\cpu|s_word [2]),
	.datad(!\cpu|Add2~17_sumout ),
	.datae(!\cpu|Pmem|data[30]~2_combout ),
	.dataf(!\cpu|Mult1~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~9 .extended_lut = "off";
defparam \cpu|cnum~9 .lut_mask = 64'h55DD575777FF5757;
defparam \cpu|cnum~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y19_N52
dffeas \cpu|Reg[30][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][2]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][2] .is_wysiwyg = "true";
defparam \cpu|Reg[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N32
dffeas \cpu|Reg[29][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][2] .is_wysiwyg = "true";
defparam \cpu|Reg[29][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N33
cyclonev_lcell_comb \cpu|Selector27~0 (
// Equation(s):
// \cpu|Selector27~0_combout  = ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[31][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[30][2]~q  ) ) ) # ( \cpu|Pmem|WideOr6~1_combout  & ( 
// !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[29][2]~q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[28][2]~q  ) ) )

	.dataa(!\cpu|Reg[28][2]~q ),
	.datab(!\cpu|Reg[30][2]~q ),
	.datac(!\cpu|Reg[29][2]~q ),
	.datad(!\cpu|Reg[31][2]~q ),
	.datae(!\cpu|Pmem|WideOr6~1_combout ),
	.dataf(!\cpu|Pmem|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~0 .extended_lut = "off";
defparam \cpu|Selector27~0 .lut_mask = 64'h55550F0F333300FF;
defparam \cpu|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N0
cyclonev_lcell_comb \cpu|Selector27~2 (
// Equation(s):
// \cpu|Selector27~2_combout  = ( \cpu|Selector27~0_combout  & ( ((!\cpu|Pmem|WideOr0~1_combout  & \cpu|Selector27~1_combout )) # (\cpu|Pmem|WideOr4~1_combout ) ) ) # ( !\cpu|Selector27~0_combout  & ( (!\cpu|Pmem|WideOr4~1_combout  & 
// (!\cpu|Pmem|WideOr0~1_combout  & \cpu|Selector27~1_combout )) # (\cpu|Pmem|WideOr4~1_combout  & (\cpu|Pmem|WideOr0~1_combout )) ) )

	.dataa(!\cpu|Pmem|WideOr4~1_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr0~1_combout ),
	.datad(!\cpu|Selector27~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector27~2 .extended_lut = "off";
defparam \cpu|Selector27~2 .lut_mask = 64'h05A505A555F555F5;
defparam \cpu|Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y18_N0
cyclonev_mac \cpu|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\cpu|Mux32~0_combout ,\cpu|Mux32~0_combout ,\cpu|Mux33~0_combout ,\cpu|Mux39~0_combout ,\cpu|Mux34~0_combout ,\cpu|Mux35~0_combout ,\cpu|Mux36~0_combout ,\cpu|Mux37~0_combout ,\cpu|Mux38~0_combout }),
	.ay({\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector23~2_combout ,\cpu|Selector24~2_combout ,\cpu|Selector25~2_combout ,\cpu|Selector26~2_combout ,\cpu|Selector27~2_combout ,\cpu|Selector28~2_combout ,\cpu|Selector29~2_combout }),
	.az(26'b00000000000000000000000000),
	.bx({\cpu|Mux32~0_combout ,\cpu|Mux32~0_combout ,\cpu|Mux32~0_combout ,\cpu|Mux32~0_combout ,\cpu|Mux32~0_combout ,\cpu|Mux32~0_combout ,\cpu|Mux32~0_combout ,\cpu|Mux32~0_combout ,\cpu|Mux32~0_combout }),
	.by({\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout ,\cpu|Selector22~2_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\cpu|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \cpu|Mult1~8 .accumulate_clock = "none";
defparam \cpu|Mult1~8 .ax_clock = "none";
defparam \cpu|Mult1~8 .ax_width = 9;
defparam \cpu|Mult1~8 .ay_scan_in_clock = "none";
defparam \cpu|Mult1~8 .ay_scan_in_width = 9;
defparam \cpu|Mult1~8 .ay_use_scan_in = "false";
defparam \cpu|Mult1~8 .az_clock = "none";
defparam \cpu|Mult1~8 .bx_clock = "none";
defparam \cpu|Mult1~8 .bx_width = 9;
defparam \cpu|Mult1~8 .by_clock = "none";
defparam \cpu|Mult1~8 .by_use_scan_in = "false";
defparam \cpu|Mult1~8 .by_width = 9;
defparam \cpu|Mult1~8 .bz_clock = "none";
defparam \cpu|Mult1~8 .coef_a_0 = 0;
defparam \cpu|Mult1~8 .coef_a_1 = 0;
defparam \cpu|Mult1~8 .coef_a_2 = 0;
defparam \cpu|Mult1~8 .coef_a_3 = 0;
defparam \cpu|Mult1~8 .coef_a_4 = 0;
defparam \cpu|Mult1~8 .coef_a_5 = 0;
defparam \cpu|Mult1~8 .coef_a_6 = 0;
defparam \cpu|Mult1~8 .coef_a_7 = 0;
defparam \cpu|Mult1~8 .coef_b_0 = 0;
defparam \cpu|Mult1~8 .coef_b_1 = 0;
defparam \cpu|Mult1~8 .coef_b_2 = 0;
defparam \cpu|Mult1~8 .coef_b_3 = 0;
defparam \cpu|Mult1~8 .coef_b_4 = 0;
defparam \cpu|Mult1~8 .coef_b_5 = 0;
defparam \cpu|Mult1~8 .coef_b_6 = 0;
defparam \cpu|Mult1~8 .coef_b_7 = 0;
defparam \cpu|Mult1~8 .coef_sel_a_clock = "none";
defparam \cpu|Mult1~8 .coef_sel_b_clock = "none";
defparam \cpu|Mult1~8 .delay_scan_out_ay = "false";
defparam \cpu|Mult1~8 .delay_scan_out_by = "false";
defparam \cpu|Mult1~8 .enable_double_accum = "false";
defparam \cpu|Mult1~8 .load_const_clock = "none";
defparam \cpu|Mult1~8 .load_const_value = 0;
defparam \cpu|Mult1~8 .mode_sub_location = 0;
defparam \cpu|Mult1~8 .negate_clock = "none";
defparam \cpu|Mult1~8 .operand_source_max = "input";
defparam \cpu|Mult1~8 .operand_source_may = "input";
defparam \cpu|Mult1~8 .operand_source_mbx = "input";
defparam \cpu|Mult1~8 .operand_source_mby = "input";
defparam \cpu|Mult1~8 .operation_mode = "m9x9";
defparam \cpu|Mult1~8 .output_clock = "none";
defparam \cpu|Mult1~8 .preadder_subtract_a = "false";
defparam \cpu|Mult1~8 .preadder_subtract_b = "false";
defparam \cpu|Mult1~8 .result_a_width = 64;
defparam \cpu|Mult1~8 .signed_max = "true";
defparam \cpu|Mult1~8 .signed_may = "true";
defparam \cpu|Mult1~8 .signed_mbx = "false";
defparam \cpu|Mult1~8 .signed_mby = "false";
defparam \cpu|Mult1~8 .sub_clock = "none";
defparam \cpu|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N42
cyclonev_lcell_comb \cpu|Mux48~0 (
// Equation(s):
// \cpu|Mux48~0_combout  = ( \cpu|Mult1~15  & ( ((\cpu|Pmem|Decoder0~0_combout  & !\cpu|Pmem|data[30]~2_combout )) # (\cpu|s_word [7]) ) ) # ( !\cpu|Mult1~15  & ( (\cpu|s_word [7] & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(!\cpu|Pmem|data[30]~2_combout ),
	.datad(!\cpu|s_word [7]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux48~0 .extended_lut = "off";
defparam \cpu|Mux48~0 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \cpu|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y18_N44
dffeas \cpu|s_word[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[7] .is_wysiwyg = "true";
defparam \cpu|s_word[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N36
cyclonev_lcell_comb \cpu|Reg~42 (
// Equation(s):
// \cpu|Reg~42_combout  = ( \cpu|Pmem|data[31]~1_combout  & ( \cpu|cnum~12_combout  ) ) # ( \cpu|Pmem|data[31]~1_combout  & ( !\cpu|cnum~12_combout  & ( (!\cpu|Decoder1~0_combout ) # ((\cpu|Pmem|Decoder0~0_combout  & ((!\cpu|Pmem|data[30]~2_combout ) # 
// (\cpu|s_word [7])))) ) ) )

	.dataa(!\cpu|Decoder1~0_combout ),
	.datab(!\cpu|s_word [7]),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|Pmem|data[30]~2_combout ),
	.datae(!\cpu|Pmem|data[31]~1_combout ),
	.dataf(!\cpu|cnum~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~42 .extended_lut = "off";
defparam \cpu|Reg~42 .lut_mask = 64'h0000AFAB0000FFFF;
defparam \cpu|Reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N12
cyclonev_lcell_comb \cpu|Reg~28 (
// Equation(s):
// \cpu|Reg~28_combout  = ( \cpu|Reg~42_combout  & ( \cpu|Mult1~15  & ( !\cpu|Reg~41_combout  ) ) ) # ( !\cpu|Reg~42_combout  & ( \cpu|Mult1~15  & ( (\cpu|Reg~40_combout  & !\cpu|Reg~41_combout ) ) ) ) # ( \cpu|Reg~42_combout  & ( !\cpu|Mult1~15  & ( 
// (!\cpu|Reg~41_combout  & (((!\cpu|Reg~43_combout ) # (\cpu|cnum~12_combout )) # (\cpu|Reg~40_combout ))) ) ) ) # ( !\cpu|Reg~42_combout  & ( !\cpu|Mult1~15  & ( (\cpu|Reg~40_combout  & !\cpu|Reg~41_combout ) ) ) )

	.dataa(!\cpu|Reg~40_combout ),
	.datab(!\cpu|Reg~43_combout ),
	.datac(!\cpu|Reg~41_combout ),
	.datad(!\cpu|cnum~12_combout ),
	.datae(!\cpu|Reg~42_combout ),
	.dataf(!\cpu|Mult1~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~28 .extended_lut = "off";
defparam \cpu|Reg~28 .lut_mask = 64'h5050D0F05050F0F0;
defparam \cpu|Reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N14
dffeas \cpu|Reg[31][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][7] .is_wysiwyg = "true";
defparam \cpu|Reg[31][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N51
cyclonev_lcell_comb \cpu|Selector22~0 (
// Equation(s):
// \cpu|Selector22~0_combout  = ( \cpu|Reg[31][7]~q  & ( \cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Reg[29][7]~q ) # (\cpu|Pmem|WideOr5~1_combout ) ) ) ) # ( !\cpu|Reg[31][7]~q  & ( \cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~1_combout  & 
// \cpu|Reg[29][7]~q ) ) ) ) # ( \cpu|Reg[31][7]~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~1_combout  & ((\cpu|Reg[28][7]~q ))) # (\cpu|Pmem|WideOr5~1_combout  & (\cpu|Reg[30][7]~q )) ) ) ) # ( !\cpu|Reg[31][7]~q  & ( 
// !\cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~1_combout  & ((\cpu|Reg[28][7]~q ))) # (\cpu|Pmem|WideOr5~1_combout  & (\cpu|Reg[30][7]~q )) ) ) )

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\cpu|Reg[28][7]~q ),
	.datac(!\cpu|Pmem|WideOr5~1_combout ),
	.datad(!\cpu|Reg[29][7]~q ),
	.datae(!\cpu|Reg[31][7]~q ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~0 .extended_lut = "off";
defparam \cpu|Selector22~0 .lut_mask = 64'h3535353500F00FFF;
defparam \cpu|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N48
cyclonev_lcell_comb \cpu|Reg[1][7]~feeder (
// Equation(s):
// \cpu|Reg[1][7]~feeder_combout  = ( \cpu|Selector0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[1][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N49
dffeas \cpu|Reg[1][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[1][7]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[1][7] .is_wysiwyg = "true";
defparam \cpu|Reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y18_N11
dffeas \cpu|Reg[3][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[3][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[3][7] .is_wysiwyg = "true";
defparam \cpu|Reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N45
cyclonev_lcell_comb \cpu|Reg[2][7]~feeder (
// Equation(s):
// \cpu|Reg[2][7]~feeder_combout  = ( \cpu|Selector0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[2][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[2][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y19_N47
dffeas \cpu|Reg[2][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[2][7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[2][7] .is_wysiwyg = "true";
defparam \cpu|Reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N3
cyclonev_lcell_comb \cpu|Selector22~1 (
// Equation(s):
// \cpu|Selector22~1_combout  = ( \cpu|Reg[0][7]~q  & ( \cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~1_combout  & (\cpu|Reg[1][7]~q )) # (\cpu|Pmem|WideOr5~1_combout  & ((\cpu|Reg[3][7]~q ))) ) ) ) # ( !\cpu|Reg[0][7]~q  & ( 
// \cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~1_combout  & (\cpu|Reg[1][7]~q )) # (\cpu|Pmem|WideOr5~1_combout  & ((\cpu|Reg[3][7]~q ))) ) ) ) # ( \cpu|Reg[0][7]~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (!\cpu|Pmem|WideOr5~1_combout ) # 
// (\cpu|Reg[2][7]~q ) ) ) ) # ( !\cpu|Reg[0][7]~q  & ( !\cpu|Pmem|WideOr6~1_combout  & ( (\cpu|Pmem|WideOr5~1_combout  & \cpu|Reg[2][7]~q ) ) ) )

	.dataa(!\cpu|Reg[1][7]~q ),
	.datab(!\cpu|Reg[3][7]~q ),
	.datac(!\cpu|Pmem|WideOr5~1_combout ),
	.datad(!\cpu|Reg[2][7]~q ),
	.datae(!\cpu|Reg[0][7]~q ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~1 .extended_lut = "off";
defparam \cpu|Selector22~1 .lut_mask = 64'h000FF0FF53535353;
defparam \cpu|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N36
cyclonev_lcell_comb \cpu|Selector22~2 (
// Equation(s):
// \cpu|Selector22~2_combout  = ( \cpu|Selector22~1_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & (((!\cpu|Pmem|WideOr4~1_combout ) # (\cpu|Selector22~0_combout )))) # (\cpu|Pmem|WideOr0~1_combout  & (\cpu|Pmem|Decoder0~0_combout )) ) ) # ( 
// !\cpu|Selector22~1_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & (((\cpu|Selector22~0_combout  & \cpu|Pmem|WideOr4~1_combout )))) # (\cpu|Pmem|WideOr0~1_combout  & (\cpu|Pmem|Decoder0~0_combout )) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Pmem|WideOr0~1_combout ),
	.datac(!\cpu|Selector22~0_combout ),
	.datad(!\cpu|Pmem|WideOr4~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector22~2 .extended_lut = "off";
defparam \cpu|Selector22~2 .lut_mask = 64'h111D111DDD1DDD1D;
defparam \cpu|Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N27
cyclonev_lcell_comb \cpu|cnum~12 (
// Equation(s):
// \cpu|cnum~12_combout  = ( !\cpu|Pmem|Decoder0~0_combout  & ( (\cpu|Selector22~2_combout  & (\cpu|Mux32~0_combout  & \cpu|Pmem|data[30]~2_combout )) ) )

	.dataa(!\cpu|Selector22~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Mux32~0_combout ),
	.datad(!\cpu|Pmem|data[30]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~12 .extended_lut = "off";
defparam \cpu|cnum~12 .lut_mask = 64'h0005000500000000;
defparam \cpu|cnum~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N21
cyclonev_lcell_comb \cpu|cnum~13 (
// Equation(s):
// \cpu|cnum~13_combout  = ( \cpu|Add2~21_sumout  & ( \cpu|Mult1~15  & ( (!\cpu|Pmem|data[30]~2_combout ) # (((\cpu|s_word [7] & \cpu|Pmem|Decoder0~0_combout )) # (\cpu|cnum~12_combout )) ) ) ) # ( !\cpu|Add2~21_sumout  & ( \cpu|Mult1~15  & ( 
// ((\cpu|Pmem|Decoder0~0_combout  & ((!\cpu|Pmem|data[30]~2_combout ) # (\cpu|s_word [7])))) # (\cpu|cnum~12_combout ) ) ) ) # ( \cpu|Add2~21_sumout  & ( !\cpu|Mult1~15  & ( ((!\cpu|Pmem|data[30]~2_combout  & ((!\cpu|Pmem|Decoder0~0_combout ))) # 
// (\cpu|Pmem|data[30]~2_combout  & (\cpu|s_word [7] & \cpu|Pmem|Decoder0~0_combout ))) # (\cpu|cnum~12_combout ) ) ) ) # ( !\cpu|Add2~21_sumout  & ( !\cpu|Mult1~15  & ( ((\cpu|Pmem|data[30]~2_combout  & (\cpu|s_word [7] & \cpu|Pmem|Decoder0~0_combout ))) # 
// (\cpu|cnum~12_combout ) ) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|cnum~12_combout ),
	.datac(!\cpu|s_word [7]),
	.datad(!\cpu|Pmem|Decoder0~0_combout ),
	.datae(!\cpu|Add2~21_sumout ),
	.dataf(!\cpu|Mult1~15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~13 .extended_lut = "off";
defparam \cpu|cnum~13 .lut_mask = 64'h3337BB3733BFBBBF;
defparam \cpu|cnum~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y17_N53
dffeas \cpu|Reg[30][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][7]~feeder_combout ),
	.asdata(\cpu|cnum~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][7] .is_wysiwyg = "true";
defparam \cpu|Reg[30][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N3
cyclonev_lcell_comb \cpu|Reg[5][3]~12 (
// Equation(s):
// \cpu|Reg[5][3]~12_combout  = ( \cpu|Pmem|WideOr2~0_combout  & ( (\cpu|Pmem|WideOr1~0_combout  & (!\cpu|Pmem|WideOr1~1_combout  & !\cpu|IP [7])) ) )

	.dataa(!\cpu|Pmem|WideOr1~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr1~1_combout ),
	.datad(!\cpu|IP [7]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][3]~12 .extended_lut = "off";
defparam \cpu|Reg[5][3]~12 .lut_mask = 64'h0000000050005000;
defparam \cpu|Reg[5][3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N24
cyclonev_lcell_comb \cpu|Reg[4][3]~13 (
// Equation(s):
// \cpu|Reg[4][3]~13_combout  = ( !\cpu|comb~0_combout  & ( \cpu|Pmem|data[31]~1_combout  & ( (\cpu|Reg[5][3]~12_combout  & (\cpu|Pmem|WideOr0~1_combout  & (!\db|y~q  & !\cpu|Selector7~0_combout ))) ) ) )

	.dataa(!\cpu|Reg[5][3]~12_combout ),
	.datab(!\cpu|Pmem|WideOr0~1_combout ),
	.datac(!\db|y~q ),
	.datad(!\cpu|Selector7~0_combout ),
	.datae(!\cpu|comb~0_combout ),
	.dataf(!\cpu|Pmem|data[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[4][3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[4][3]~13 .extended_lut = "off";
defparam \cpu|Reg[4][3]~13 .lut_mask = 64'h0000000010000000;
defparam \cpu|Reg[4][3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y18_N8
dffeas \cpu|Reg[4][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][7] .is_wysiwyg = "true";
defparam \cpu|Reg[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N12
cyclonev_lcell_comb \cpu|Reg[5][3]~17 (
// Equation(s):
// \cpu|Reg[5][3]~17_combout  = ( !\cpu|comb~0_combout  & ( \cpu|Pmem|data[31]~1_combout  & ( (!\db|y~q  & (\cpu|Pmem|WideOr0~1_combout  & (\cpu|Reg[5][3]~12_combout  & \cpu|Selector7~0_combout ))) ) ) )

	.dataa(!\db|y~q ),
	.datab(!\cpu|Pmem|WideOr0~1_combout ),
	.datac(!\cpu|Reg[5][3]~12_combout ),
	.datad(!\cpu|Selector7~0_combout ),
	.datae(!\cpu|comb~0_combout ),
	.dataf(!\cpu|Pmem|data[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[5][3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[5][3]~17 .extended_lut = "off";
defparam \cpu|Reg[5][3]~17 .lut_mask = 64'h0000000000020000;
defparam \cpu|Reg[5][3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N41
dffeas \cpu|Reg[5][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[5][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][7] .is_wysiwyg = "true";
defparam \cpu|Reg[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N9
cyclonev_lcell_comb \cpu|Selector4~7 (
// Equation(s):
// \cpu|Selector4~7_combout  = ( \cpu|Pmem|WideOr2~1_combout  & ( \cpu|Selector7~0_combout  & ( \cpu|Reg[31][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr2~1_combout  & ( \cpu|Selector7~0_combout  & ( \cpu|Reg[5][7]~q  ) ) ) # ( \cpu|Pmem|WideOr2~1_combout  & ( 
// !\cpu|Selector7~0_combout  & ( \cpu|Reg[30][7]~q  ) ) ) # ( !\cpu|Pmem|WideOr2~1_combout  & ( !\cpu|Selector7~0_combout  & ( \cpu|Reg[4][7]~q  ) ) )

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\cpu|Reg[4][7]~q ),
	.datac(!\cpu|Reg[31][7]~q ),
	.datad(!\cpu|Reg[5][7]~q ),
	.datae(!\cpu|Pmem|WideOr2~1_combout ),
	.dataf(!\cpu|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~7 .extended_lut = "off";
defparam \cpu|Selector4~7 .lut_mask = 64'h3333555500FF0F0F;
defparam \cpu|Selector4~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N54
cyclonev_lcell_comb \cpu|Selector0~0 (
// Equation(s):
// \cpu|Selector0~0_combout  = ( \cpu|Selector2~1_combout  & ( \cpu|IP[7]~DUPLICATE_q  ) ) # ( \cpu|Selector2~1_combout  & ( !\cpu|IP[7]~DUPLICATE_q  ) ) # ( !\cpu|Selector2~1_combout  & ( !\cpu|IP[7]~DUPLICATE_q  & ( (\cpu|Pmem|WideOr1~2_combout  & 
// \cpu|Selector4~7_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|WideOr1~2_combout ),
	.datac(!\cpu|Selector4~7_combout ),
	.datad(gnd),
	.datae(!\cpu|Selector2~1_combout ),
	.dataf(!\cpu|IP[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~0 .extended_lut = "off";
defparam \cpu|Selector0~0 .lut_mask = 64'h0303FFFF0000FFFF;
defparam \cpu|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N12
cyclonev_lcell_comb \cpu|Reg[0][7]~feeder (
// Equation(s):
// \cpu|Reg[0][7]~feeder_combout  = ( \cpu|Selector0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y19_N13
dffeas \cpu|Reg[0][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][7]~feeder_combout ),
	.asdata(\cpu|cnum~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][7] .is_wysiwyg = "true";
defparam \cpu|Reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N21
cyclonev_lcell_comb \cpu|Mux32~0 (
// Equation(s):
// \cpu|Mux32~0_combout  = ( \cpu|Selector4~7_combout  & ( ((!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr1~2_combout )) # (\cpu|Reg[0][7]~q ) ) ) # ( !\cpu|Selector4~7_combout  & ( (\cpu|Reg[0][7]~q  & ((!\cpu|Pmem|WideOr1~2_combout ) # 
// (\cpu|IP[7]~DUPLICATE_q ))) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|Reg[0][7]~q ),
	.datad(!\cpu|Pmem|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector4~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux32~0 .extended_lut = "off";
defparam \cpu|Mux32~0 .lut_mask = 64'h0F050F050FAF0FAF;
defparam \cpu|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N36
cyclonev_lcell_comb \cpu|Reg~33 (
// Equation(s):
// \cpu|Reg~33_combout  = ( !\cpu|Add2~33_sumout  & ( \cpu|cnum~0_combout  & ( (!\cpu|cnum~10_combout  & ((!\cpu|Pmem|Decoder0~0_combout ) # ((!\cpu|s_word [6]) # (!\cpu|Pmem|data[30]~2_combout )))) ) ) ) # ( \cpu|Add2~33_sumout  & ( !\cpu|cnum~0_combout  & 
// ( (!\cpu|cnum~10_combout  & ((!\cpu|Pmem|Decoder0~0_combout ) # ((!\cpu|s_word [6]) # (!\cpu|Pmem|data[30]~2_combout )))) ) ) ) # ( !\cpu|Add2~33_sumout  & ( !\cpu|cnum~0_combout  & ( (!\cpu|cnum~10_combout  & ((!\cpu|Pmem|Decoder0~0_combout ) # 
// ((!\cpu|s_word [6]) # (!\cpu|Pmem|data[30]~2_combout )))) ) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|s_word [6]),
	.datac(!\cpu|Pmem|data[30]~2_combout ),
	.datad(!\cpu|cnum~10_combout ),
	.datae(!\cpu|Add2~33_sumout ),
	.dataf(!\cpu|cnum~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~33 .extended_lut = "off";
defparam \cpu|Reg~33 .lut_mask = 64'hFE00FE00FE000000;
defparam \cpu|Reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N0
cyclonev_lcell_comb \cpu|Reg~27 (
// Equation(s):
// \cpu|Reg~27_combout  = ( \cpu|Reg~33_combout  & ( \cpu|Selector1~0_combout  & ( (!\cpu|Pmem|WideOr0~1_combout ) # ((\cpu|Pmem|Decoder0~0_combout  & (!\cpu|Pmem|data[30]~2_combout  & \cpu|Mult1~14 ))) ) ) ) # ( !\cpu|Reg~33_combout  & ( 
// \cpu|Selector1~0_combout  ) ) # ( \cpu|Reg~33_combout  & ( !\cpu|Selector1~0_combout  & ( (\cpu|Pmem|WideOr0~1_combout  & (\cpu|Pmem|Decoder0~0_combout  & (!\cpu|Pmem|data[30]~2_combout  & \cpu|Mult1~14 ))) ) ) ) # ( !\cpu|Reg~33_combout  & ( 
// !\cpu|Selector1~0_combout  & ( \cpu|Pmem|WideOr0~1_combout  ) ) )

	.dataa(!\cpu|Pmem|WideOr0~1_combout ),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(!\cpu|Pmem|data[30]~2_combout ),
	.datad(!\cpu|Mult1~14 ),
	.datae(!\cpu|Reg~33_combout ),
	.dataf(!\cpu|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~27 .extended_lut = "off";
defparam \cpu|Reg~27 .lut_mask = 64'h55550010FFFFAABA;
defparam \cpu|Reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N2
dffeas \cpu|Reg[31][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg[31][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][6] .is_wysiwyg = "true";
defparam \cpu|Reg[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y19_N55
dffeas \cpu|Reg[4][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][6] .is_wysiwyg = "true";
defparam \cpu|Reg[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y19_N20
dffeas \cpu|Reg[5][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[5][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][6] .is_wysiwyg = "true";
defparam \cpu|Reg[5][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N57
cyclonev_lcell_comb \cpu|Selector4~6 (
// Equation(s):
// \cpu|Selector4~6_combout  = ( \cpu|Selector7~0_combout  & ( \cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[31][6]~q  ) ) ) # ( !\cpu|Selector7~0_combout  & ( \cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[30][6]~q  ) ) ) # ( \cpu|Selector7~0_combout  & ( 
// !\cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[5][6]~q  ) ) ) # ( !\cpu|Selector7~0_combout  & ( !\cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[4][6]~q  ) ) )

	.dataa(!\cpu|Reg[31][6]~q ),
	.datab(!\cpu|Reg[30][6]~q ),
	.datac(!\cpu|Reg[4][6]~q ),
	.datad(!\cpu|Reg[5][6]~q ),
	.datae(!\cpu|Selector7~0_combout ),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~6 .extended_lut = "off";
defparam \cpu|Selector4~6 .lut_mask = 64'h0F0F00FF33335555;
defparam \cpu|Selector4~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N24
cyclonev_lcell_comb \cpu|Selector1~0 (
// Equation(s):
// \cpu|Selector1~0_combout  = ( \cpu|Selector4~6_combout  & ( ((\cpu|Pmem|WideOr1~2_combout  & !\cpu|IP [7])) # (\cpu|Selector2~1_combout ) ) ) # ( !\cpu|Selector4~6_combout  & ( \cpu|Selector2~1_combout  ) )

	.dataa(!\cpu|Selector2~1_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr1~2_combout ),
	.datad(!\cpu|IP [7]),
	.datae(gnd),
	.dataf(!\cpu|Selector4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector1~0 .extended_lut = "off";
defparam \cpu|Selector1~0 .lut_mask = 64'h555555555F555F55;
defparam \cpu|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y20_N15
cyclonev_lcell_comb \cpu|Reg[0][6]~feeder (
// Equation(s):
// \cpu|Reg[0][6]~feeder_combout  = ( \cpu|Selector1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y20_N16
dffeas \cpu|Reg[0][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][6]~feeder_combout ),
	.asdata(\cpu|cnum~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][6] .is_wysiwyg = "true";
defparam \cpu|Reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N12
cyclonev_lcell_comb \cpu|Mux33~0 (
// Equation(s):
// \cpu|Mux33~0_combout  = ( \cpu|Selector4~6_combout  & ( ((!\cpu|IP[7]~DUPLICATE_q  & \cpu|Pmem|WideOr1~2_combout )) # (\cpu|Reg[0][6]~q ) ) ) # ( !\cpu|Selector4~6_combout  & ( (\cpu|Reg[0][6]~q  & ((!\cpu|Pmem|WideOr1~2_combout ) # 
// (\cpu|IP[7]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[7]~DUPLICATE_q ),
	.datac(!\cpu|Reg[0][6]~q ),
	.datad(!\cpu|Pmem|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux33~0 .extended_lut = "off";
defparam \cpu|Mux33~0 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \cpu|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N27
cyclonev_lcell_comb \cpu|Mux50~0 (
// Equation(s):
// \cpu|Mux50~0_combout  = ( \cpu|Mult1~13  & ( ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Pmem|Decoder0~0_combout )) # (\cpu|s_word [5]) ) ) # ( !\cpu|Mult1~13  & ( (\cpu|s_word [5] & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|s_word [5]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux50~0 .extended_lut = "off";
defparam \cpu|Mux50~0 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \cpu|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y18_N28
dffeas \cpu|s_word[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[5] .is_wysiwyg = "true";
defparam \cpu|s_word[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N15
cyclonev_lcell_comb \cpu|cnum~3 (
// Equation(s):
// \cpu|cnum~3_combout  = ( \cpu|Mult1~13  & ( \cpu|Add2~13_sumout  & ( (!\cpu|Pmem|data[30]~2_combout ) # (((\cpu|Pmem|Decoder0~0_combout  & \cpu|s_word [5])) # (\cpu|cnum~1_combout )) ) ) ) # ( !\cpu|Mult1~13  & ( \cpu|Add2~13_sumout  & ( 
// ((!\cpu|Pmem|data[30]~2_combout  & (!\cpu|Pmem|Decoder0~0_combout )) # (\cpu|Pmem|data[30]~2_combout  & (\cpu|Pmem|Decoder0~0_combout  & \cpu|s_word [5]))) # (\cpu|cnum~1_combout ) ) ) ) # ( \cpu|Mult1~13  & ( !\cpu|Add2~13_sumout  & ( 
// ((\cpu|Pmem|Decoder0~0_combout  & ((!\cpu|Pmem|data[30]~2_combout ) # (\cpu|s_word [5])))) # (\cpu|cnum~1_combout ) ) ) ) # ( !\cpu|Mult1~13  & ( !\cpu|Add2~13_sumout  & ( ((\cpu|Pmem|data[30]~2_combout  & (\cpu|Pmem|Decoder0~0_combout  & \cpu|s_word 
// [5]))) # (\cpu|cnum~1_combout ) ) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(!\cpu|s_word [5]),
	.datad(!\cpu|cnum~1_combout ),
	.datae(!\cpu|Mult1~13 ),
	.dataf(!\cpu|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~3 .extended_lut = "off";
defparam \cpu|cnum~3 .lut_mask = 64'h01FF23FF89FFABFF;
defparam \cpu|cnum~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N38
dffeas \cpu|Reg[4][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][5] .is_wysiwyg = "true";
defparam \cpu|Reg[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y19_N14
dffeas \cpu|Reg[5][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[5][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][5] .is_wysiwyg = "true";
defparam \cpu|Reg[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y19_N29
dffeas \cpu|Reg[30][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][5]~feeder_combout ),
	.asdata(\cpu|cnum~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][5] .is_wysiwyg = "true";
defparam \cpu|Reg[30][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N39
cyclonev_lcell_comb \cpu|Selector4~2 (
// Equation(s):
// \cpu|Selector4~2_combout  = ( \cpu|Reg[31][5]~q  & ( \cpu|Pmem|WideOr2~1_combout  & ( (\cpu|Reg[30][5]~q ) # (\cpu|Selector7~0_combout ) ) ) ) # ( !\cpu|Reg[31][5]~q  & ( \cpu|Pmem|WideOr2~1_combout  & ( (!\cpu|Selector7~0_combout  & \cpu|Reg[30][5]~q ) ) 
// ) ) # ( \cpu|Reg[31][5]~q  & ( !\cpu|Pmem|WideOr2~1_combout  & ( (!\cpu|Selector7~0_combout  & (\cpu|Reg[4][5]~q )) # (\cpu|Selector7~0_combout  & ((\cpu|Reg[5][5]~q ))) ) ) ) # ( !\cpu|Reg[31][5]~q  & ( !\cpu|Pmem|WideOr2~1_combout  & ( 
// (!\cpu|Selector7~0_combout  & (\cpu|Reg[4][5]~q )) # (\cpu|Selector7~0_combout  & ((\cpu|Reg[5][5]~q ))) ) ) )

	.dataa(!\cpu|Reg[4][5]~q ),
	.datab(!\cpu|Reg[5][5]~q ),
	.datac(!\cpu|Selector7~0_combout ),
	.datad(!\cpu|Reg[30][5]~q ),
	.datae(!\cpu|Reg[31][5]~q ),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~2 .extended_lut = "off";
defparam \cpu|Selector4~2 .lut_mask = 64'h5353535300F00FFF;
defparam \cpu|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N51
cyclonev_lcell_comb \cpu|Selector2~0 (
// Equation(s):
// \cpu|Selector2~0_combout  = ( \cpu|Pmem|WideOr1~2_combout  & ( \cpu|IP[7]~DUPLICATE_q  & ( \cpu|Selector2~1_combout  ) ) ) # ( !\cpu|Pmem|WideOr1~2_combout  & ( \cpu|IP[7]~DUPLICATE_q  & ( \cpu|Selector2~1_combout  ) ) ) # ( \cpu|Pmem|WideOr1~2_combout  & 
// ( !\cpu|IP[7]~DUPLICATE_q  & ( (\cpu|Selector4~2_combout ) # (\cpu|Selector2~1_combout ) ) ) ) # ( !\cpu|Pmem|WideOr1~2_combout  & ( !\cpu|IP[7]~DUPLICATE_q  & ( \cpu|Selector2~1_combout  ) ) )

	.dataa(!\cpu|Selector2~1_combout ),
	.datab(gnd),
	.datac(!\cpu|Selector4~2_combout ),
	.datad(gnd),
	.datae(!\cpu|Pmem|WideOr1~2_combout ),
	.dataf(!\cpu|IP[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector2~0 .extended_lut = "off";
defparam \cpu|Selector2~0 .lut_mask = 64'h55555F5F55555555;
defparam \cpu|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N39
cyclonev_lcell_comb \cpu|Reg[0][5]~feeder (
// Equation(s):
// \cpu|Reg[0][5]~feeder_combout  = ( \cpu|Selector2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y19_N40
dffeas \cpu|Reg[0][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][5]~feeder_combout ),
	.asdata(\cpu|cnum~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][5] .is_wysiwyg = "true";
defparam \cpu|Reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N24
cyclonev_lcell_comb \cpu|Mux39~0 (
// Equation(s):
// \cpu|Mux39~0_combout  = ( \cpu|Selector4~2_combout  & ( ((!\cpu|IP [7] & \cpu|Pmem|WideOr1~2_combout )) # (\cpu|Reg[0][5]~q ) ) ) # ( !\cpu|Selector4~2_combout  & ( (\cpu|Reg[0][5]~q  & ((!\cpu|Pmem|WideOr1~2_combout ) # (\cpu|IP [7]))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Reg[0][5]~q ),
	.datad(!\cpu|Pmem|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux39~0 .extended_lut = "off";
defparam \cpu|Mux39~0 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \cpu|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N30
cyclonev_lcell_comb \cpu|Mux53~0 (
// Equation(s):
// \cpu|Mux53~0_combout  = ( \cpu|Mult1~10  & ( ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Pmem|Decoder0~0_combout )) # (\cpu|s_word [2]) ) ) # ( !\cpu|Mult1~10  & ( (\cpu|s_word [2] & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(gnd),
	.datad(!\cpu|s_word [2]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux53~0 .extended_lut = "off";
defparam \cpu|Mux53~0 .lut_mask = 64'h00DD00DD22FF22FF;
defparam \cpu|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y18_N31
dffeas \cpu|s_word[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[2] .is_wysiwyg = "true";
defparam \cpu|s_word[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N6
cyclonev_lcell_comb \cpu|Reg~32 (
// Equation(s):
// \cpu|Reg~32_combout  = ( \cpu|Add2~17_sumout  & ( !\cpu|cnum~8_combout  & ( (!\cpu|cnum~0_combout  & ((!\cpu|Pmem|Decoder0~0_combout ) # ((!\cpu|Pmem|data[30]~2_combout ) # (!\cpu|s_word [2])))) ) ) ) # ( !\cpu|Add2~17_sumout  & ( !\cpu|cnum~8_combout  & 
// ( (!\cpu|Pmem|Decoder0~0_combout ) # ((!\cpu|Pmem|data[30]~2_combout ) # (!\cpu|s_word [2])) ) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|cnum~0_combout ),
	.datac(!\cpu|Pmem|data[30]~2_combout ),
	.datad(!\cpu|s_word [2]),
	.datae(!\cpu|Add2~17_sumout ),
	.dataf(!\cpu|cnum~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~32 .extended_lut = "off";
defparam \cpu|Reg~32 .lut_mask = 64'hFFFACCC800000000;
defparam \cpu|Reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y19_N30
cyclonev_lcell_comb \cpu|Reg~26 (
// Equation(s):
// \cpu|Reg~26_combout  = ( \cpu|Mult1~10  & ( \cpu|Selector5~0_combout  & ( (!\cpu|Reg~32_combout ) # ((!\cpu|Pmem|WideOr0~1_combout ) # ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Pmem|Decoder0~0_combout ))) ) ) ) # ( !\cpu|Mult1~10  & ( 
// \cpu|Selector5~0_combout  & ( (!\cpu|Reg~32_combout ) # (!\cpu|Pmem|WideOr0~1_combout ) ) ) ) # ( \cpu|Mult1~10  & ( !\cpu|Selector5~0_combout  & ( (\cpu|Pmem|WideOr0~1_combout  & ((!\cpu|Reg~32_combout ) # ((!\cpu|Pmem|data[30]~2_combout  & 
// \cpu|Pmem|Decoder0~0_combout )))) ) ) ) # ( !\cpu|Mult1~10  & ( !\cpu|Selector5~0_combout  & ( (!\cpu|Reg~32_combout  & \cpu|Pmem|WideOr0~1_combout ) ) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|Reg~32_combout ),
	.datac(!\cpu|Pmem|WideOr0~1_combout ),
	.datad(!\cpu|Pmem|Decoder0~0_combout ),
	.datae(!\cpu|Mult1~10 ),
	.dataf(!\cpu|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~26 .extended_lut = "off";
defparam \cpu|Reg~26 .lut_mask = 64'h0C0C0C0EFCFCFCFE;
defparam \cpu|Reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y19_N31
dffeas \cpu|Reg[31][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg[31][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][2] .is_wysiwyg = "true";
defparam \cpu|Reg[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y19_N19
dffeas \cpu|Reg[5][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[5][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][2] .is_wysiwyg = "true";
defparam \cpu|Reg[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y19_N55
dffeas \cpu|Reg[4][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][2] .is_wysiwyg = "true";
defparam \cpu|Reg[4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N33
cyclonev_lcell_comb \cpu|Selector4~5 (
// Equation(s):
// \cpu|Selector4~5_combout  = ( \cpu|Selector7~0_combout  & ( \cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[31][2]~q  ) ) ) # ( !\cpu|Selector7~0_combout  & ( \cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[30][2]~q  ) ) ) # ( \cpu|Selector7~0_combout  & ( 
// !\cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[5][2]~q  ) ) ) # ( !\cpu|Selector7~0_combout  & ( !\cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[4][2]~q  ) ) )

	.dataa(!\cpu|Reg[31][2]~q ),
	.datab(!\cpu|Reg[5][2]~q ),
	.datac(!\cpu|Reg[30][2]~q ),
	.datad(!\cpu|Reg[4][2]~q ),
	.datae(!\cpu|Selector7~0_combout ),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~5 .extended_lut = "off";
defparam \cpu|Selector4~5 .lut_mask = 64'h00FF33330F0F5555;
defparam \cpu|Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N3
cyclonev_lcell_comb \cpu|Selector5~0 (
// Equation(s):
// \cpu|Selector5~0_combout  = ( \cpu|Pmem|WideOr1~2_combout  & ( (!\cpu|IP [7] & \cpu|Selector4~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|Selector4~5_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~0 .extended_lut = "off";
defparam \cpu|Selector5~0 .lut_mask = 64'h0000000000F000F0;
defparam \cpu|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N30
cyclonev_lcell_comb \cpu|Reg[0][2]~feeder (
// Equation(s):
// \cpu|Reg[0][2]~feeder_combout  = ( \cpu|Selector5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y19_N31
dffeas \cpu|Reg[0][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][2]~feeder_combout ),
	.asdata(\cpu|cnum~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][2] .is_wysiwyg = "true";
defparam \cpu|Reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N9
cyclonev_lcell_comb \cpu|Mux36~0 (
// Equation(s):
// \cpu|Mux36~0_combout  = ( \cpu|Selector4~5_combout  & ( \cpu|Pmem|WideOr1~2_combout  & ( (!\cpu|IP [7]) # (\cpu|Reg[0][2]~q ) ) ) ) # ( !\cpu|Selector4~5_combout  & ( \cpu|Pmem|WideOr1~2_combout  & ( (\cpu|Reg[0][2]~q  & \cpu|IP [7]) ) ) ) # ( 
// \cpu|Selector4~5_combout  & ( !\cpu|Pmem|WideOr1~2_combout  & ( \cpu|Reg[0][2]~q  ) ) ) # ( !\cpu|Selector4~5_combout  & ( !\cpu|Pmem|WideOr1~2_combout  & ( \cpu|Reg[0][2]~q  ) ) )

	.dataa(!\cpu|Reg[0][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [7]),
	.datae(!\cpu|Selector4~5_combout ),
	.dataf(!\cpu|Pmem|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux36~0 .extended_lut = "off";
defparam \cpu|Mux36~0 .lut_mask = 64'h555555550055FF55;
defparam \cpu|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N51
cyclonev_lcell_comb \cpu|Mux54~0 (
// Equation(s):
// \cpu|Mux54~0_combout  = ( \cpu|Mult1~9  & ( ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Pmem|Decoder0~0_combout )) # (\cpu|s_word [1]) ) ) # ( !\cpu|Mult1~9  & ( (\cpu|s_word [1] & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|s_word [1]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux54~0 .extended_lut = "off";
defparam \cpu|Mux54~0 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \cpu|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y18_N52
dffeas \cpu|s_word[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[1] .is_wysiwyg = "true";
defparam \cpu|s_word[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N9
cyclonev_lcell_comb \cpu|cnum~7 (
// Equation(s):
// \cpu|cnum~7_combout  = ( \cpu|Mult1~9  & ( \cpu|s_word [1] & ( (((!\cpu|Pmem|data[30]~2_combout  & \cpu|Add2~25_sumout )) # (\cpu|cnum~6_combout )) # (\cpu|Pmem|Decoder0~0_combout ) ) ) ) # ( !\cpu|Mult1~9  & ( \cpu|s_word [1] & ( 
// ((!\cpu|Pmem|data[30]~2_combout  & (!\cpu|Pmem|Decoder0~0_combout  & \cpu|Add2~25_sumout )) # (\cpu|Pmem|data[30]~2_combout  & (\cpu|Pmem|Decoder0~0_combout ))) # (\cpu|cnum~6_combout ) ) ) ) # ( \cpu|Mult1~9  & ( !\cpu|s_word [1] & ( 
// ((!\cpu|Pmem|data[30]~2_combout  & ((\cpu|Add2~25_sumout ) # (\cpu|Pmem|Decoder0~0_combout )))) # (\cpu|cnum~6_combout ) ) ) ) # ( !\cpu|Mult1~9  & ( !\cpu|s_word [1] & ( ((!\cpu|Pmem|data[30]~2_combout  & (!\cpu|Pmem|Decoder0~0_combout  & 
// \cpu|Add2~25_sumout ))) # (\cpu|cnum~6_combout ) ) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(!\cpu|cnum~6_combout ),
	.datad(!\cpu|Add2~25_sumout ),
	.datae(!\cpu|Mult1~9 ),
	.dataf(!\cpu|s_word [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~7 .extended_lut = "off";
defparam \cpu|cnum~7 .lut_mask = 64'h0F8F2FAF1F9F3FBF;
defparam \cpu|cnum~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y19_N49
dffeas \cpu|Reg[30][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][1]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][1] .is_wysiwyg = "true";
defparam \cpu|Reg[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y18_N20
dffeas \cpu|Reg[29][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][7]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][1] .is_wysiwyg = "true";
defparam \cpu|Reg[29][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N21
cyclonev_lcell_comb \cpu|Selector28~1 (
// Equation(s):
// \cpu|Selector28~1_combout  = ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[31][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[29][1]~q  ) ) ) # ( \cpu|Pmem|WideOr5~1_combout  & ( 
// !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[30][1]~q  ) ) ) # ( !\cpu|Pmem|WideOr5~1_combout  & ( !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Reg[28][1]~q  ) ) )

	.dataa(!\cpu|Reg[28][1]~q ),
	.datab(!\cpu|Reg[31][1]~q ),
	.datac(!\cpu|Reg[30][1]~q ),
	.datad(!\cpu|Reg[29][1]~q ),
	.datae(!\cpu|Pmem|WideOr5~1_combout ),
	.dataf(!\cpu|Pmem|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~1 .extended_lut = "off";
defparam \cpu|Selector28~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \cpu|Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y18_N45
cyclonev_lcell_comb \cpu|Selector28~2 (
// Equation(s):
// \cpu|Selector28~2_combout  = ( \cpu|Selector28~0_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & ((!\cpu|Pmem|WideOr4~1_combout ) # ((\cpu|Selector28~1_combout )))) # (\cpu|Pmem|WideOr0~1_combout  & (((\cpu|Pmem|WideOr5~1_combout )))) ) ) # ( 
// !\cpu|Selector28~0_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & (\cpu|Pmem|WideOr4~1_combout  & ((\cpu|Selector28~1_combout )))) # (\cpu|Pmem|WideOr0~1_combout  & (((\cpu|Pmem|WideOr5~1_combout )))) ) )

	.dataa(!\cpu|Pmem|WideOr0~1_combout ),
	.datab(!\cpu|Pmem|WideOr4~1_combout ),
	.datac(!\cpu|Pmem|WideOr5~1_combout ),
	.datad(!\cpu|Selector28~1_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector28~2 .extended_lut = "off";
defparam \cpu|Selector28~2 .lut_mask = 64'h052705278DAF8DAF;
defparam \cpu|Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N51
cyclonev_lcell_comb \cpu|cnum~6 (
// Equation(s):
// \cpu|cnum~6_combout  = (\cpu|Mux37~0_combout  & (\cpu|Selector28~2_combout  & (!\cpu|Pmem|Decoder0~0_combout  & \cpu|Pmem|data[30]~2_combout )))

	.dataa(!\cpu|Mux37~0_combout ),
	.datab(!\cpu|Selector28~2_combout ),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|Pmem|data[30]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~6 .extended_lut = "off";
defparam \cpu|cnum~6 .lut_mask = 64'h0010001000100010;
defparam \cpu|cnum~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y19_N48
cyclonev_lcell_comb \cpu|Reg~31 (
// Equation(s):
// \cpu|Reg~31_combout  = ( !\cpu|Add2~25_sumout  & ( \cpu|cnum~0_combout  & ( (!\cpu|cnum~6_combout  & ((!\cpu|Pmem|data[30]~2_combout ) # ((!\cpu|Pmem|Decoder0~0_combout ) # (!\cpu|s_word [1])))) ) ) ) # ( \cpu|Add2~25_sumout  & ( !\cpu|cnum~0_combout  & ( 
// (!\cpu|cnum~6_combout  & ((!\cpu|Pmem|data[30]~2_combout ) # ((!\cpu|Pmem|Decoder0~0_combout ) # (!\cpu|s_word [1])))) ) ) ) # ( !\cpu|Add2~25_sumout  & ( !\cpu|cnum~0_combout  & ( (!\cpu|cnum~6_combout  & ((!\cpu|Pmem|data[30]~2_combout ) # 
// ((!\cpu|Pmem|Decoder0~0_combout ) # (!\cpu|s_word [1])))) ) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|cnum~6_combout ),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|s_word [1]),
	.datae(!\cpu|Add2~25_sumout ),
	.dataf(!\cpu|cnum~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~31 .extended_lut = "off";
defparam \cpu|Reg~31 .lut_mask = 64'hCCC8CCC8CCC80000;
defparam \cpu|Reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N39
cyclonev_lcell_comb \cpu|Reg~25 (
// Equation(s):
// \cpu|Reg~25_combout  = ( \cpu|Selector6~0_combout  & ( \cpu|Mult1~9  & ( (!\cpu|Pmem|WideOr0~1_combout ) # ((!\cpu|Reg~31_combout ) # ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Pmem|Decoder0~0_combout ))) ) ) ) # ( !\cpu|Selector6~0_combout  & ( \cpu|Mult1~9 
//  & ( (\cpu|Pmem|WideOr0~1_combout  & ((!\cpu|Reg~31_combout ) # ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Pmem|Decoder0~0_combout )))) ) ) ) # ( \cpu|Selector6~0_combout  & ( !\cpu|Mult1~9  & ( (!\cpu|Pmem|WideOr0~1_combout ) # (!\cpu|Reg~31_combout ) ) ) ) 
// # ( !\cpu|Selector6~0_combout  & ( !\cpu|Mult1~9  & ( (\cpu|Pmem|WideOr0~1_combout  & !\cpu|Reg~31_combout ) ) ) )

	.dataa(!\cpu|Pmem|WideOr0~1_combout ),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|Reg~31_combout ),
	.datae(!\cpu|Selector6~0_combout ),
	.dataf(!\cpu|Mult1~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~25 .extended_lut = "off";
defparam \cpu|Reg~25 .lut_mask = 64'h5500FFAA5504FFAE;
defparam \cpu|Reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y18_N40
dffeas \cpu|Reg[31][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg[31][5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][1] .is_wysiwyg = "true";
defparam \cpu|Reg[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y19_N8
dffeas \cpu|Reg[5][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[5][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][1] .is_wysiwyg = "true";
defparam \cpu|Reg[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y19_N34
dffeas \cpu|Reg[4][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][1] .is_wysiwyg = "true";
defparam \cpu|Reg[4][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N27
cyclonev_lcell_comb \cpu|Selector4~4 (
// Equation(s):
// \cpu|Selector4~4_combout  = ( \cpu|Selector7~0_combout  & ( \cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[31][1]~q  ) ) ) # ( !\cpu|Selector7~0_combout  & ( \cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[30][1]~q  ) ) ) # ( \cpu|Selector7~0_combout  & ( 
// !\cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[5][1]~q  ) ) ) # ( !\cpu|Selector7~0_combout  & ( !\cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[4][1]~q  ) ) )

	.dataa(!\cpu|Reg[31][1]~q ),
	.datab(!\cpu|Reg[30][1]~q ),
	.datac(!\cpu|Reg[5][1]~q ),
	.datad(!\cpu|Reg[4][1]~q ),
	.datae(!\cpu|Selector7~0_combout ),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~4 .extended_lut = "off";
defparam \cpu|Selector4~4 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y19_N30
cyclonev_lcell_comb \cpu|Selector6~0 (
// Equation(s):
// \cpu|Selector6~0_combout  = ( \cpu|Pmem|WideOr1~2_combout  & ( (!\cpu|IP [7] & ((\cpu|Selector4~4_combout ))) # (\cpu|IP [7] & (\cpu|Pmem|WideOr2~1_combout )) ) ) # ( !\cpu|Pmem|WideOr1~2_combout  & ( \cpu|Pmem|WideOr2~1_combout  ) )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Pmem|WideOr2~1_combout ),
	.datad(!\cpu|Selector4~4_combout ),
	.datae(!\cpu|Pmem|WideOr1~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~0 .extended_lut = "off";
defparam \cpu|Selector6~0 .lut_mask = 64'h0F0F03CF0F0F03CF;
defparam \cpu|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y19_N9
cyclonev_lcell_comb \cpu|Reg[0][1]~feeder (
// Equation(s):
// \cpu|Reg[0][1]~feeder_combout  = ( \cpu|Selector6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y19_N11
dffeas \cpu|Reg[0][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][1]~feeder_combout ),
	.asdata(\cpu|cnum~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][1] .is_wysiwyg = "true";
defparam \cpu|Reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N12
cyclonev_lcell_comb \cpu|Mux37~0 (
// Equation(s):
// \cpu|Mux37~0_combout  = ( \cpu|Selector4~4_combout  & ( ((!\cpu|IP [7] & \cpu|Pmem|WideOr1~2_combout )) # (\cpu|Reg[0][1]~q ) ) ) # ( !\cpu|Selector4~4_combout  & ( (\cpu|Reg[0][1]~q  & ((!\cpu|Pmem|WideOr1~2_combout ) # (\cpu|IP [7]))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Reg[0][1]~q ),
	.datad(!\cpu|Pmem|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux37~0 .extended_lut = "off";
defparam \cpu|Mux37~0 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \cpu|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N48
cyclonev_lcell_comb \cpu|Mux55~0 (
// Equation(s):
// \cpu|Mux55~0_combout  = ( \cpu|Mult1~8_resulta  & ( ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Pmem|Decoder0~0_combout )) # (\cpu|s_word [0]) ) ) # ( !\cpu|Mult1~8_resulta  & ( (\cpu|s_word [0] & ((!\cpu|Pmem|Decoder0~0_combout ) # 
// (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(gnd),
	.datad(!\cpu|s_word [0]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux55~0 .extended_lut = "off";
defparam \cpu|Mux55~0 .lut_mask = 64'h00DD00DD22FF22FF;
defparam \cpu|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y18_N49
dffeas \cpu|s_word[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[0] .is_wysiwyg = "true";
defparam \cpu|s_word[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N54
cyclonev_lcell_comb \cpu|cnum~5 (
// Equation(s):
// \cpu|cnum~5_combout  = ( \cpu|Pmem|data[30]~2_combout  & ( \cpu|Mult1~8_resulta  & ( ((\cpu|s_word [0] & \cpu|Pmem|Decoder0~0_combout )) # (\cpu|cnum~4_combout ) ) ) ) # ( !\cpu|Pmem|data[30]~2_combout  & ( \cpu|Mult1~8_resulta  & ( 
// ((\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Add2~29_sumout )) # (\cpu|cnum~4_combout ) ) ) ) # ( \cpu|Pmem|data[30]~2_combout  & ( !\cpu|Mult1~8_resulta  & ( ((\cpu|s_word [0] & \cpu|Pmem|Decoder0~0_combout )) # (\cpu|cnum~4_combout ) ) ) ) # ( 
// !\cpu|Pmem|data[30]~2_combout  & ( !\cpu|Mult1~8_resulta  & ( ((\cpu|Add2~29_sumout  & !\cpu|Pmem|Decoder0~0_combout )) # (\cpu|cnum~4_combout ) ) ) )

	.dataa(!\cpu|s_word [0]),
	.datab(!\cpu|cnum~4_combout ),
	.datac(!\cpu|Add2~29_sumout ),
	.datad(!\cpu|Pmem|Decoder0~0_combout ),
	.datae(!\cpu|Pmem|data[30]~2_combout ),
	.dataf(!\cpu|Mult1~8_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~5 .extended_lut = "off";
defparam \cpu|cnum~5 .lut_mask = 64'h3F3333773FFF3377;
defparam \cpu|cnum~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y17_N44
dffeas \cpu|Reg[30][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][0]~feeder_combout ),
	.asdata(\cpu|cnum~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][0] .is_wysiwyg = "true";
defparam \cpu|Reg[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N7
dffeas \cpu|Reg[28][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector7~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[28][7]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][0] .is_wysiwyg = "true";
defparam \cpu|Reg[28][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N57
cyclonev_lcell_comb \cpu|Selector29~1 (
// Equation(s):
// \cpu|Selector29~1_combout  = ( \cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[31][0]~DUPLICATE_q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( \cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[30][0]~q  ) ) ) # ( 
// \cpu|Pmem|WideOr6~1_combout  & ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[29][0]~q  ) ) ) # ( !\cpu|Pmem|WideOr6~1_combout  & ( !\cpu|Pmem|WideOr5~1_combout  & ( \cpu|Reg[28][0]~q  ) ) )

	.dataa(!\cpu|Reg[29][0]~q ),
	.datab(!\cpu|Reg[30][0]~q ),
	.datac(!\cpu|Reg[28][0]~q ),
	.datad(!\cpu|Reg[31][0]~DUPLICATE_q ),
	.datae(!\cpu|Pmem|WideOr6~1_combout ),
	.dataf(!\cpu|Pmem|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~1 .extended_lut = "off";
defparam \cpu|Selector29~1 .lut_mask = 64'h0F0F5555333300FF;
defparam \cpu|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N48
cyclonev_lcell_comb \cpu|Selector29~2 (
// Equation(s):
// \cpu|Selector29~2_combout  = ( \cpu|Selector29~1_combout  & ( \cpu|Selector29~0_combout  & ( (!\cpu|Pmem|WideOr0~1_combout ) # (\cpu|Pmem|WideOr6~1_combout ) ) ) ) # ( !\cpu|Selector29~1_combout  & ( \cpu|Selector29~0_combout  & ( 
// (!\cpu|Pmem|WideOr0~1_combout  & (!\cpu|Pmem|WideOr4~1_combout )) # (\cpu|Pmem|WideOr0~1_combout  & ((\cpu|Pmem|WideOr6~1_combout ))) ) ) ) # ( \cpu|Selector29~1_combout  & ( !\cpu|Selector29~0_combout  & ( (!\cpu|Pmem|WideOr0~1_combout  & 
// (\cpu|Pmem|WideOr4~1_combout )) # (\cpu|Pmem|WideOr0~1_combout  & ((\cpu|Pmem|WideOr6~1_combout ))) ) ) ) # ( !\cpu|Selector29~1_combout  & ( !\cpu|Selector29~0_combout  & ( (\cpu|Pmem|WideOr6~1_combout  & \cpu|Pmem|WideOr0~1_combout ) ) ) )

	.dataa(!\cpu|Pmem|WideOr4~1_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr6~1_combout ),
	.datad(!\cpu|Pmem|WideOr0~1_combout ),
	.datae(!\cpu|Selector29~1_combout ),
	.dataf(!\cpu|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector29~2 .extended_lut = "off";
defparam \cpu|Selector29~2 .lut_mask = 64'h000F550FAA0FFF0F;
defparam \cpu|Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N18
cyclonev_lcell_comb \cpu|cnum~4 (
// Equation(s):
// \cpu|cnum~4_combout  = ( \cpu|Selector29~2_combout  & ( (\cpu|Pmem|data[30]~2_combout  & (!\cpu|Pmem|Decoder0~0_combout  & \cpu|Mux38~0_combout )) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|Mux38~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~4 .extended_lut = "off";
defparam \cpu|cnum~4 .lut_mask = 64'h0000000000500050;
defparam \cpu|cnum~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N0
cyclonev_lcell_comb \cpu|Mux63~0 (
// Equation(s):
// \cpu|Mux63~0_combout  = ( !\cpu|IP[0]~DUPLICATE_q  & ( \cpu|Pmem|data[31]~0_combout  & ( (!\cpu|IP [3] & (\cpu|IP[2]~DUPLICATE_q  & !\cpu|IP [4])) # (\cpu|IP [3] & (!\cpu|IP[2]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(!\cpu|IP [4]),
	.datae(!\cpu|IP[0]~DUPLICATE_q ),
	.dataf(!\cpu|Pmem|data[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux63~0 .extended_lut = "off";
defparam \cpu|Mux63~0 .lut_mask = 64'h000000003C300000;
defparam \cpu|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N6
cyclonev_lcell_comb \cpu|Reg~38 (
// Equation(s):
// \cpu|Reg~38_combout  = ( \cpu|Mux63~0_combout  & ( \cpu|Pmem|data[31]~1_combout  & ( (\cpu|Decoder1~0_combout  & !\cpu|cnum~4_combout ) ) ) ) # ( !\cpu|Mux63~0_combout  & ( \cpu|Pmem|data[31]~1_combout  & ( (\cpu|Decoder1~0_combout  & !\cpu|cnum~4_combout 
// ) ) ) ) # ( \cpu|Mux63~0_combout  & ( !\cpu|Pmem|data[31]~1_combout  & ( (\cpu|Pmem|WideOr0~1_combout  & \cpu|Reg~1_combout ) ) ) ) # ( !\cpu|Mux63~0_combout  & ( !\cpu|Pmem|data[31]~1_combout  & ( \cpu|Pmem|WideOr0~1_combout  ) ) )

	.dataa(!\cpu|Decoder1~0_combout ),
	.datab(!\cpu|Pmem|WideOr0~1_combout ),
	.datac(!\cpu|cnum~4_combout ),
	.datad(!\cpu|Reg~1_combout ),
	.datae(!\cpu|Mux63~0_combout ),
	.dataf(!\cpu|Pmem|data[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~38 .extended_lut = "off";
defparam \cpu|Reg~38 .lut_mask = 64'h3333003350505050;
defparam \cpu|Reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N32
dffeas \cpu|Reg[31][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][0] .is_wysiwyg = "true";
defparam \cpu|Reg[31][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N48
cyclonev_lcell_comb \cpu|Reg~37 (
// Equation(s):
// \cpu|Reg~37_combout  = ( \cpu|Pmem|Decoder0~0_combout  & ( \cpu|Add2~29_sumout  & ( (!\cpu|Reg[31][0]~DUPLICATE_q  & !\cpu|Decoder1~0_combout ) ) ) ) # ( !\cpu|Pmem|Decoder0~0_combout  & ( \cpu|Add2~29_sumout  & ( (!\cpu|Decoder1~0_combout  & 
// (!\cpu|Reg[31][0]~DUPLICATE_q )) # (\cpu|Decoder1~0_combout  & (((!\cpu|cnum~4_combout  & \cpu|Pmem|data[30]~2_combout )))) ) ) ) # ( \cpu|Pmem|Decoder0~0_combout  & ( !\cpu|Add2~29_sumout  & ( (!\cpu|Reg[31][0]~DUPLICATE_q  & !\cpu|Decoder1~0_combout ) ) 
// ) ) # ( !\cpu|Pmem|Decoder0~0_combout  & ( !\cpu|Add2~29_sumout  & ( (!\cpu|Decoder1~0_combout  & (!\cpu|Reg[31][0]~DUPLICATE_q )) # (\cpu|Decoder1~0_combout  & ((!\cpu|cnum~4_combout ))) ) ) )

	.dataa(!\cpu|Reg[31][0]~DUPLICATE_q ),
	.datab(!\cpu|cnum~4_combout ),
	.datac(!\cpu|Decoder1~0_combout ),
	.datad(!\cpu|Pmem|data[30]~2_combout ),
	.datae(!\cpu|Pmem|Decoder0~0_combout ),
	.dataf(!\cpu|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~37 .extended_lut = "off";
defparam \cpu|Reg~37 .lut_mask = 64'hACACA0A0A0ACA0A0;
defparam \cpu|Reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N42
cyclonev_lcell_comb \cpu|Reg~39 (
// Equation(s):
// \cpu|Reg~39_combout  = ( !\cpu|Pmem|data[31]~1_combout  & ( \cpu|Reg~37_combout  & ( (!\cpu|Reg~38_combout  & ((!\cpu|Reg~1_combout  & ((\cpu|Reg[31][0]~q ))) # (\cpu|Reg~1_combout  & (\cpu|Selector7~1_combout )))) ) ) ) # ( \cpu|Pmem|data[31]~1_combout  
// & ( !\cpu|Reg~37_combout  ) ) # ( !\cpu|Pmem|data[31]~1_combout  & ( !\cpu|Reg~37_combout  & ( (!\cpu|Reg~38_combout  & ((!\cpu|Reg~1_combout  & ((\cpu|Reg[31][0]~q ))) # (\cpu|Reg~1_combout  & (\cpu|Selector7~1_combout )))) ) ) )

	.dataa(!\cpu|Reg~1_combout ),
	.datab(!\cpu|Selector7~1_combout ),
	.datac(!\cpu|Reg~38_combout ),
	.datad(!\cpu|Reg[31][0]~q ),
	.datae(!\cpu|Pmem|data[31]~1_combout ),
	.dataf(!\cpu|Reg~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~39 .extended_lut = "off";
defparam \cpu|Reg~39 .lut_mask = 64'h10B0FFFF10B00000;
defparam \cpu|Reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N30
cyclonev_lcell_comb \cpu|Reg~24 (
// Equation(s):
// \cpu|Reg~24_combout  = ( \cpu|Mult1~8_resulta  & ( \cpu|s_word [0] & ( \cpu|Reg~39_combout  ) ) ) # ( !\cpu|Mult1~8_resulta  & ( \cpu|s_word [0] & ( (\cpu|Reg~39_combout  & ((!\cpu|Reg~38_combout ) # ((!\cpu|Pmem|Decoder0~0_combout ) # 
// (\cpu|Pmem|data[30]~2_combout )))) ) ) ) # ( \cpu|Mult1~8_resulta  & ( !\cpu|s_word [0] & ( (\cpu|Reg~39_combout  & ((!\cpu|Reg~38_combout ) # ((!\cpu|Pmem|Decoder0~0_combout ) # (!\cpu|Pmem|data[30]~2_combout )))) ) ) ) # ( !\cpu|Mult1~8_resulta  & ( 
// !\cpu|s_word [0] & ( (\cpu|Reg~39_combout  & ((!\cpu|Reg~38_combout ) # (!\cpu|Pmem|Decoder0~0_combout ))) ) ) )

	.dataa(!\cpu|Reg~38_combout ),
	.datab(!\cpu|Reg~39_combout ),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|Pmem|data[30]~2_combout ),
	.datae(!\cpu|Mult1~8_resulta ),
	.dataf(!\cpu|s_word [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~24 .extended_lut = "off";
defparam \cpu|Reg~24 .lut_mask = 64'h3232333232333333;
defparam \cpu|Reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N31
dffeas \cpu|Reg[31][0]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][0]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[31][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y17_N37
dffeas \cpu|Reg[5][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[5][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][0] .is_wysiwyg = "true";
defparam \cpu|Reg[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y17_N29
dffeas \cpu|Reg[4][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][0] .is_wysiwyg = "true";
defparam \cpu|Reg[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N33
cyclonev_lcell_comb \cpu|Selector4~3 (
// Equation(s):
// \cpu|Selector4~3_combout  = ( \cpu|Selector7~0_combout  & ( \cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[31][0]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector7~0_combout  & ( \cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[30][0]~q  ) ) ) # ( \cpu|Selector7~0_combout  & ( 
// !\cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[5][0]~q  ) ) ) # ( !\cpu|Selector7~0_combout  & ( !\cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[4][0]~q  ) ) )

	.dataa(!\cpu|Reg[31][0]~DUPLICATE_q ),
	.datab(!\cpu|Reg[30][0]~q ),
	.datac(!\cpu|Reg[5][0]~q ),
	.datad(!\cpu|Reg[4][0]~q ),
	.datae(!\cpu|Selector7~0_combout ),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~3 .extended_lut = "off";
defparam \cpu|Selector4~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \cpu|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N45
cyclonev_lcell_comb \cpu|Selector7~1 (
// Equation(s):
// \cpu|Selector7~1_combout  = ( \cpu|Selector4~3_combout  & ( ((!\cpu|IP [7] & \cpu|Pmem|WideOr1~2_combout )) # (\cpu|Selector7~0_combout ) ) ) # ( !\cpu|Selector4~3_combout  & ( (\cpu|Selector7~0_combout  & ((!\cpu|Pmem|WideOr1~2_combout ) # (\cpu|IP 
// [7]))) ) )

	.dataa(!\cpu|IP [7]),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr1~2_combout ),
	.datad(!\cpu|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~1 .extended_lut = "off";
defparam \cpu|Selector7~1 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \cpu|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N12
cyclonev_lcell_comb \cpu|Reg[0][0]~feeder (
// Equation(s):
// \cpu|Reg[0][0]~feeder_combout  = ( \cpu|Selector7~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[0][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y17_N13
dffeas \cpu|Reg[0][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[0][0]~feeder_combout ),
	.asdata(\cpu|cnum~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[0][7]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[0][0] .is_wysiwyg = "true";
defparam \cpu|Reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N21
cyclonev_lcell_comb \cpu|Mux38~0 (
// Equation(s):
// \cpu|Mux38~0_combout  = ( \cpu|Selector4~3_combout  & ( ((!\cpu|IP [7] & \cpu|Pmem|WideOr1~2_combout )) # (\cpu|Reg[0][0]~q ) ) ) # ( !\cpu|Selector4~3_combout  & ( (\cpu|Reg[0][0]~q  & ((!\cpu|Pmem|WideOr1~2_combout ) # (\cpu|IP [7]))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Reg[0][0]~q ),
	.datad(!\cpu|Pmem|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Selector4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux38~0 .extended_lut = "off";
defparam \cpu|Mux38~0 .lut_mask = 64'h0F030F030FCF0FCF;
defparam \cpu|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N24
cyclonev_lcell_comb \cpu|Mux52~0 (
// Equation(s):
// \cpu|Mux52~0_combout  = ( \cpu|Mult1~11  & ( ((!\cpu|Pmem|data[30]~2_combout  & \cpu|Pmem|Decoder0~0_combout )) # (\cpu|s_word [3]) ) ) # ( !\cpu|Mult1~11  & ( (\cpu|s_word [3] & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(gnd),
	.datad(!\cpu|s_word [3]),
	.datae(gnd),
	.dataf(!\cpu|Mult1~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux52~0 .extended_lut = "off";
defparam \cpu|Mux52~0 .lut_mask = 64'h00DD00DD22FF22FF;
defparam \cpu|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y18_N25
dffeas \cpu|s_word[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Mux52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|s_word[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|s_word [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|s_word[3] .is_wysiwyg = "true";
defparam \cpu|s_word[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N39
cyclonev_lcell_comb \cpu|Add2~1 (
// Equation(s):
// \cpu|Add2~1_sumout  = SUM(( \cpu|Selector26~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][3]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP [7] & (\cpu|Mux4~0_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][3]~q ))))) ) + ( \cpu|Add2~18  
// ))
// \cpu|Add2~2  = CARRY(( \cpu|Selector26~2_combout  ) + ( (!\cpu|Pmem|WideOr1~2_combout  & (((\cpu|Reg[0][3]~q )))) # (\cpu|Pmem|WideOr1~2_combout  & ((!\cpu|IP [7] & (\cpu|Mux4~0_combout )) # (\cpu|IP [7] & ((\cpu|Reg[0][3]~q ))))) ) + ( \cpu|Add2~18  ))

	.dataa(!\cpu|Pmem|WideOr1~2_combout ),
	.datab(!\cpu|IP [7]),
	.datac(!\cpu|Mux4~0_combout ),
	.datad(!\cpu|Selector26~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[0][3]~q ),
	.datag(gnd),
	.cin(\cpu|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~1_sumout ),
	.cout(\cpu|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~1 .extended_lut = "off";
defparam \cpu|Add2~1 .lut_mask = 64'h0000FB40000000FF;
defparam \cpu|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N54
cyclonev_lcell_comb \cpu|cnum~14 (
// Equation(s):
// \cpu|cnum~14_combout  = ( !\cpu|Pmem|data[30]~2_combout  & ( (!\cpu|Pmem|Decoder0~0_combout  & ((((\cpu|Add2~1_sumout ))))) # (\cpu|Pmem|Decoder0~0_combout  & (((\cpu|Mult1~11 )))) ) ) # ( \cpu|Pmem|data[30]~2_combout  & ( (!\cpu|Pmem|Decoder0~0_combout  
// & (\cpu|Selector26~2_combout  & (((\cpu|Mux35~0_combout ))))) # (\cpu|Pmem|Decoder0~0_combout  & (((\cpu|s_word [3])))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Selector26~2_combout ),
	.datac(!\cpu|s_word [3]),
	.datad(!\cpu|Mux35~0_combout ),
	.datae(!\cpu|Pmem|data[30]~2_combout ),
	.dataf(!\cpu|Add2~1_sumout ),
	.datag(!\cpu|Mult1~11 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~14 .extended_lut = "on";
defparam \cpu|cnum~14 .lut_mask = 64'h05050527AFAF0527;
defparam \cpu|cnum~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y18_N28
dffeas \cpu|Reg[30][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][3]~feeder_combout ),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Pmem|WideOr0~1_combout ),
	.ena(\cpu|Reg[30][3]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][3] .is_wysiwyg = "true";
defparam \cpu|Reg[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N37
dffeas \cpu|Reg[5][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[5][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][3] .is_wysiwyg = "true";
defparam \cpu|Reg[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y18_N20
dffeas \cpu|Reg[4][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][3] .is_wysiwyg = "true";
defparam \cpu|Reg[4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N9
cyclonev_lcell_comb \cpu|Mux4~0 (
// Equation(s):
// \cpu|Mux4~0_combout  = ( \cpu|Selector7~0_combout  & ( \cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[31][3]~DUPLICATE_q  ) ) ) # ( !\cpu|Selector7~0_combout  & ( \cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[30][3]~q  ) ) ) # ( \cpu|Selector7~0_combout  & ( 
// !\cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[5][3]~q  ) ) ) # ( !\cpu|Selector7~0_combout  & ( !\cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[4][3]~q  ) ) )

	.dataa(!\cpu|Reg[30][3]~q ),
	.datab(!\cpu|Reg[31][3]~DUPLICATE_q ),
	.datac(!\cpu|Reg[5][3]~q ),
	.datad(!\cpu|Reg[4][3]~q ),
	.datae(!\cpu|Selector7~0_combout ),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Mux4~0 .extended_lut = "off";
defparam \cpu|Mux4~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \cpu|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N27
cyclonev_lcell_comb \cpu|cnum~2 (
// Equation(s):
// \cpu|cnum~2_combout  = ( \cpu|Mult1~12  & ( (!\cpu|Pmem|data[30]~2_combout  & (((\cpu|Add2~9_sumout )) # (\cpu|Pmem|Decoder0~0_combout ))) # (\cpu|Pmem|data[30]~2_combout  & (((\cpu|Mux43~0_combout )))) ) ) # ( !\cpu|Mult1~12  & ( 
// (!\cpu|Pmem|data[30]~2_combout  & (!\cpu|Pmem|Decoder0~0_combout  & ((\cpu|Add2~9_sumout )))) # (\cpu|Pmem|data[30]~2_combout  & (((\cpu|Mux43~0_combout )))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Pmem|data[30]~2_combout ),
	.datac(!\cpu|Mux43~0_combout ),
	.datad(!\cpu|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\cpu|Mult1~12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnum~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnum~2 .extended_lut = "off";
defparam \cpu|cnum~2 .lut_mask = 64'h038B038B47CF47CF;
defparam \cpu|cnum~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y18_N49
dffeas \cpu|Reg[4][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[4][3]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[4][4] .is_wysiwyg = "true";
defparam \cpu|Reg[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y18_N23
dffeas \cpu|Reg[5][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|cnum~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[5][3]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[5][4] .is_wysiwyg = "true";
defparam \cpu|Reg[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N51
cyclonev_lcell_comb \cpu|Selector4~1 (
// Equation(s):
// \cpu|Selector4~1_combout  = ( \cpu|Selector7~0_combout  & ( \cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[31][4]~q  ) ) ) # ( !\cpu|Selector7~0_combout  & ( \cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[30][4]~q  ) ) ) # ( \cpu|Selector7~0_combout  & ( 
// !\cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[5][4]~q  ) ) ) # ( !\cpu|Selector7~0_combout  & ( !\cpu|Pmem|WideOr2~1_combout  & ( \cpu|Reg[4][4]~q  ) ) )

	.dataa(!\cpu|Reg[31][4]~q ),
	.datab(!\cpu|Reg[4][4]~q ),
	.datac(!\cpu|Reg[30][4]~q ),
	.datad(!\cpu|Reg[5][4]~q ),
	.datae(!\cpu|Selector7~0_combout ),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~1 .extended_lut = "off";
defparam \cpu|Selector4~1 .lut_mask = 64'h333300FF0F0F5555;
defparam \cpu|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N6
cyclonev_lcell_comb \cpu|Selector3~0 (
// Equation(s):
// \cpu|Selector3~0_combout  = ( \cpu|Pmem|WideOr2~1_combout  & ( ((!\cpu|Pmem|WideOr1~2_combout ) # (\cpu|Selector4~1_combout )) # (\cpu|IP[7]~DUPLICATE_q ) ) ) # ( !\cpu|Pmem|WideOr2~1_combout  & ( (!\cpu|IP[7]~DUPLICATE_q  & (\cpu|Selector4~1_combout  & 
// \cpu|Pmem|WideOr1~2_combout )) ) )

	.dataa(!\cpu|IP[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|Selector4~1_combout ),
	.datad(!\cpu|Pmem|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~0 .extended_lut = "off";
defparam \cpu|Selector3~0 .lut_mask = 64'h000A000AFF5FFF5F;
defparam \cpu|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N15
cyclonev_lcell_comb \cpu|Reg~4 (
// Equation(s):
// \cpu|Reg~4_combout  = ( \cpu|Reg~1_combout  & ( \cpu|Selector3~0_combout  & ( !\cpu|Pmem|WideOr0~1_combout  ) ) ) # ( !\cpu|Reg~1_combout  & ( \cpu|Selector3~0_combout  & ( (\cpu|Reg[31][4]~q  & ((!\cpu|Pmem|WideOr0~1_combout ) # 
// ((!\cpu|Pmem|data[30]~2_combout ) # (\cpu|Pmem|Decoder0~0_combout )))) ) ) ) # ( !\cpu|Reg~1_combout  & ( !\cpu|Selector3~0_combout  & ( (\cpu|Reg[31][4]~q  & ((!\cpu|Pmem|WideOr0~1_combout ) # ((!\cpu|Pmem|data[30]~2_combout ) # 
// (\cpu|Pmem|Decoder0~0_combout )))) ) ) )

	.dataa(!\cpu|Pmem|WideOr0~1_combout ),
	.datab(!\cpu|Reg[31][4]~q ),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|Pmem|data[30]~2_combout ),
	.datae(!\cpu|Reg~1_combout ),
	.dataf(!\cpu|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~4 .extended_lut = "off";
defparam \cpu|Reg~4 .lut_mask = 64'h332300003323AAAA;
defparam \cpu|Reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N54
cyclonev_lcell_comb \cpu|Add2~5 (
// Equation(s):
// \cpu|Add2~5_sumout  = SUM(( GND ) + ( GND ) + ( \cpu|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add2~5 .extended_lut = "off";
defparam \cpu|Add2~5 .lut_mask = 64'h0000FFFF00000000;
defparam \cpu|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N15
cyclonev_lcell_comb \cpu|Reg~29 (
// Equation(s):
// \cpu|Reg~29_combout  = ( \cpu|Decoder1~0_combout  & ( (\cpu|Mux43~0_combout  & \cpu|Pmem|data[30]~2_combout ) ) ) # ( !\cpu|Decoder1~0_combout  & ( (!\cpu|Pmem|data[30]~2_combout ) # (\cpu|Reg[31][4]~q ) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[31][4]~q ),
	.datac(!\cpu|Mux43~0_combout ),
	.datad(!\cpu|Pmem|data[30]~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Decoder1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~29 .extended_lut = "off";
defparam \cpu|Reg~29 .lut_mask = 64'hFF33FF33000F000F;
defparam \cpu|Reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N18
cyclonev_lcell_comb \cpu|Reg~3 (
// Equation(s):
// \cpu|Reg~3_combout  = ( \cpu|Add2~9_sumout  & ( \cpu|Mult1~12  & ( (!\cpu|Pmem|data[30]~2_combout  & (!\cpu|Add2~5_sumout  & (!\cpu|Pmem|Decoder0~0_combout  & \cpu|Reg~29_combout ))) # (\cpu|Pmem|data[30]~2_combout  & (((!\cpu|Reg~29_combout )))) ) ) ) # 
// ( !\cpu|Add2~9_sumout  & ( \cpu|Mult1~12  & ( (!\cpu|Pmem|data[30]~2_combout  & (!\cpu|Pmem|Decoder0~0_combout  & ((!\cpu|Add2~5_sumout ) # (!\cpu|Reg~29_combout )))) # (\cpu|Pmem|data[30]~2_combout  & (((!\cpu|Reg~29_combout )))) ) ) ) # ( 
// \cpu|Add2~9_sumout  & ( !\cpu|Mult1~12  & ( (!\cpu|Pmem|data[30]~2_combout  & ((!\cpu|Pmem|Decoder0~0_combout  & (!\cpu|Add2~5_sumout  & \cpu|Reg~29_combout )) # (\cpu|Pmem|Decoder0~0_combout  & ((!\cpu|Reg~29_combout ))))) # (\cpu|Pmem|data[30]~2_combout 
//  & (((!\cpu|Reg~29_combout )))) ) ) ) # ( !\cpu|Add2~9_sumout  & ( !\cpu|Mult1~12  & ( (!\cpu|Reg~29_combout ) # ((!\cpu|Pmem|data[30]~2_combout  & (!\cpu|Add2~5_sumout  & !\cpu|Pmem|Decoder0~0_combout ))) ) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|Add2~5_sumout ),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|Reg~29_combout ),
	.datae(!\cpu|Add2~9_sumout ),
	.dataf(!\cpu|Mult1~12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~3 .extended_lut = "off";
defparam \cpu|Reg~3 .lut_mask = 64'hFF805F80F5805580;
defparam \cpu|Reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y18_N0
cyclonev_lcell_comb \cpu|Reg~5 (
// Equation(s):
// \cpu|Reg~5_combout  = ( \cpu|Reg~3_combout  & ( (!\cpu|Pmem|data[31]~1_combout  & \cpu|Reg~4_combout ) ) ) # ( !\cpu|Reg~3_combout  & ( (\cpu|Reg~4_combout ) # (\cpu|Pmem|data[31]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[31]~1_combout ),
	.datad(!\cpu|Reg~4_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~5 .extended_lut = "off";
defparam \cpu|Reg~5 .lut_mask = 64'h0FFF0FFF00F000F0;
defparam \cpu|Reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y18_N2
dffeas \cpu|Reg[31][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][4] .is_wysiwyg = "true";
defparam \cpu|Reg[31][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y17_N57
cyclonev_lcell_comb \cpu|IP[6]~0 (
// Equation(s):
// \cpu|IP[6]~0_combout  = ( \cpu|Pmem|data[30]~3_combout  & ( \cpu|Reg[31][4]~q  & ( \cpu|Pmem|WideOr0~0_combout  ) ) ) # ( \cpu|Pmem|data[30]~3_combout  & ( !\cpu|Reg[31][4]~q  & ( (\cpu|IP[2]~DUPLICATE_q  & \cpu|Pmem|WideOr0~0_combout ) ) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|Pmem|WideOr0~0_combout ),
	.datad(gnd),
	.datae(!\cpu|Pmem|data[30]~3_combout ),
	.dataf(!\cpu|Reg[31][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP[6]~0 .extended_lut = "off";
defparam \cpu|IP[6]~0 .lut_mask = 64'h0000050500000F0F;
defparam \cpu|IP[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N36
cyclonev_lcell_comb \cpu|Add1~9 (
// Equation(s):
// \cpu|Add1~9_sumout  = SUM(( \cpu|IP[2]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~6  ))
// \cpu|Add1~10  = CARRY(( \cpu|IP[2]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~9_sumout ),
	.cout(\cpu|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~9 .extended_lut = "off";
defparam \cpu|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N54
cyclonev_lcell_comb \cpu|IP~4 (
// Equation(s):
// \cpu|IP~4_combout  = ( \cpu|Pmem|data[30]~3_combout  & ( (!\cpu|IP[6]~0_combout  & (\cpu|Add1~9_sumout )) # (\cpu|IP[6]~0_combout  & ((\cpu|IP [2]))) ) ) # ( !\cpu|Pmem|data[30]~3_combout  & ( (!\cpu|IP[6]~0_combout  & \cpu|Add1~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[6]~0_combout ),
	.datac(!\cpu|Add1~9_sumout ),
	.datad(!\cpu|IP [2]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[30]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~4 .extended_lut = "off";
defparam \cpu|IP~4 .lut_mask = 64'h0C0C0C0C0C3F0C3F;
defparam \cpu|IP~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y18_N56
dffeas \cpu|IP[2]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y18_N21
cyclonev_lcell_comb \cpu|IP~5 (
// Equation(s):
// \cpu|IP~5_combout  = ( \cpu|IP[6]~0_combout  & ( (\cpu|IP[4]~DUPLICATE_q  & \cpu|Pmem|data[30]~2_combout ) ) ) # ( !\cpu|IP[6]~0_combout  & ( \cpu|Add1~13_sumout  ) )

	.dataa(!\cpu|Add1~13_sumout ),
	.datab(!\cpu|IP[4]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|data[30]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~5 .extended_lut = "off";
defparam \cpu|IP~5 .lut_mask = 64'h5555555503030303;
defparam \cpu|IP~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y18_N37
dffeas \cpu|IP[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(vcc),
	.ena(\cpu|IP[6]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[3] .is_wysiwyg = "true";
defparam \cpu|IP[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N6
cyclonev_lcell_comb \cpu|Pmem|data[30]~2 (
// Equation(s):
// \cpu|Pmem|data[30]~2_combout  = ( \cpu|Pmem|data[31]~0_combout  & ( (\cpu|IP [3] & (!\cpu|IP [2] & !\cpu|IP[0]~DUPLICATE_q )) ) )

	.dataa(!\cpu|IP [3]),
	.datab(!\cpu|IP [2]),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[30]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[30]~2 .extended_lut = "off";
defparam \cpu|Pmem|data[30]~2 .lut_mask = 64'h0000000040404040;
defparam \cpu|Pmem|data[30]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N24
cyclonev_lcell_comb \cpu|Reg~35 (
// Equation(s):
// \cpu|Reg~35_combout  = ( \cpu|Decoder1~0_combout  & ( \cpu|Add2~1_sumout  & ( (!\cpu|Pmem|data[31]~1_combout  & (((\cpu|Selector4~0_combout  & !\cpu|Pmem|WideOr0~1_combout )))) # (\cpu|Pmem|data[31]~1_combout  & (\cpu|cnum~0_combout )) ) ) ) # ( 
// !\cpu|Decoder1~0_combout  & ( \cpu|Add2~1_sumout  & ( ((\cpu|Selector4~0_combout  & !\cpu|Pmem|WideOr0~1_combout )) # (\cpu|Pmem|data[31]~1_combout ) ) ) ) # ( \cpu|Decoder1~0_combout  & ( !\cpu|Add2~1_sumout  & ( (!\cpu|Pmem|data[31]~1_combout  & 
// (\cpu|Selector4~0_combout  & !\cpu|Pmem|WideOr0~1_combout )) ) ) ) # ( !\cpu|Decoder1~0_combout  & ( !\cpu|Add2~1_sumout  & ( ((\cpu|Selector4~0_combout  & !\cpu|Pmem|WideOr0~1_combout )) # (\cpu|Pmem|data[31]~1_combout ) ) ) )

	.dataa(!\cpu|Pmem|data[31]~1_combout ),
	.datab(!\cpu|cnum~0_combout ),
	.datac(!\cpu|Selector4~0_combout ),
	.datad(!\cpu|Pmem|WideOr0~1_combout ),
	.datae(!\cpu|Decoder1~0_combout ),
	.dataf(!\cpu|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~35 .extended_lut = "off";
defparam \cpu|Reg~35 .lut_mask = 64'h5F550A005F551B11;
defparam \cpu|Reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y17_N18
cyclonev_lcell_comb \cpu|Reg~34 (
// Equation(s):
// \cpu|Reg~34_combout  = ( \cpu|Mux35~0_combout  & ( \cpu|Selector26~2_combout  & ( (!\cpu|Decoder1~0_combout  & (!\cpu|Reg[31][3]~DUPLICATE_q )) # (\cpu|Decoder1~0_combout  & (((!\cpu|Pmem|Decoder0~0_combout  & !\cpu|Pmem|data[30]~2_combout )))) ) ) ) # ( 
// !\cpu|Mux35~0_combout  & ( \cpu|Selector26~2_combout  & ( (!\cpu|Decoder1~0_combout  & (!\cpu|Reg[31][3]~DUPLICATE_q )) # (\cpu|Decoder1~0_combout  & ((!\cpu|Pmem|Decoder0~0_combout ))) ) ) ) # ( \cpu|Mux35~0_combout  & ( !\cpu|Selector26~2_combout  & ( 
// (!\cpu|Decoder1~0_combout  & (!\cpu|Reg[31][3]~DUPLICATE_q )) # (\cpu|Decoder1~0_combout  & ((!\cpu|Pmem|Decoder0~0_combout ))) ) ) ) # ( !\cpu|Mux35~0_combout  & ( !\cpu|Selector26~2_combout  & ( (!\cpu|Decoder1~0_combout  & (!\cpu|Reg[31][3]~DUPLICATE_q 
// )) # (\cpu|Decoder1~0_combout  & ((!\cpu|Pmem|Decoder0~0_combout ))) ) ) )

	.dataa(!\cpu|Decoder1~0_combout ),
	.datab(!\cpu|Reg[31][3]~DUPLICATE_q ),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|Pmem|data[30]~2_combout ),
	.datae(!\cpu|Mux35~0_combout ),
	.dataf(!\cpu|Selector26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~34 .extended_lut = "off";
defparam \cpu|Reg~34 .lut_mask = 64'hD8D8D8D8D8D8D888;
defparam \cpu|Reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y17_N6
cyclonev_lcell_comb \cpu|Reg~36 (
// Equation(s):
// \cpu|Reg~36_combout  = ( \cpu|s_word [3] & ( \cpu|Reg~35_combout  & ( (!\cpu|Reg~34_combout ) # ((!\cpu|Pmem|Decoder0~0_combout  & \cpu|Decoder1~0_combout )) ) ) ) # ( !\cpu|s_word [3] & ( \cpu|Reg~35_combout  & ( (!\cpu|Reg~34_combout ) # 
// ((!\cpu|Pmem|Decoder0~0_combout  & \cpu|Decoder1~0_combout )) ) ) ) # ( \cpu|s_word [3] & ( !\cpu|Reg~35_combout  & ( !\cpu|Reg~34_combout  ) ) ) # ( !\cpu|s_word [3] & ( !\cpu|Reg~35_combout  & ( (!\cpu|Reg~34_combout  & ((!\cpu|Pmem|Decoder0~0_combout ) 
// # (!\cpu|Pmem|data[30]~2_combout ))) ) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Decoder1~0_combout ),
	.datac(!\cpu|Pmem|data[30]~2_combout ),
	.datad(!\cpu|Reg~34_combout ),
	.datae(!\cpu|s_word [3]),
	.dataf(!\cpu|Reg~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~36 .extended_lut = "off";
defparam \cpu|Reg~36 .lut_mask = 64'hFA00FF00FF22FF22;
defparam \cpu|Reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y18_N0
cyclonev_lcell_comb \cpu|Reg~44 (
// Equation(s):
// \cpu|Reg~44_combout  = ( !\cpu|Pmem|data[31]~1_combout  & ( ((!\cpu|Reg~1_combout  & (((\cpu|Reg[31][3]~DUPLICATE_q )))) # (\cpu|Reg~1_combout  & (\cpu|Reg~35_combout ))) ) ) # ( \cpu|Pmem|data[31]~1_combout  & ( (\cpu|Reg~36_combout  & ((((\cpu|Mult1~11 
// )) # (\cpu|Reg~35_combout )) # (\cpu|Pmem|data[30]~2_combout ))) ) )

	.dataa(!\cpu|Pmem|data[30]~2_combout ),
	.datab(!\cpu|Reg~35_combout ),
	.datac(!\cpu|Reg~36_combout ),
	.datad(!\cpu|Mult1~11 ),
	.datae(!\cpu|Pmem|data[31]~1_combout ),
	.dataf(!\cpu|Reg[31][3]~DUPLICATE_q ),
	.datag(!\cpu|Reg~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~44 .extended_lut = "on";
defparam \cpu|Reg~44 .lut_mask = 64'h0303070FF3F3070F;
defparam \cpu|Reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y18_N2
dffeas \cpu|Reg[31][3]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(\cpu|Reg~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[31][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N54
cyclonev_lcell_comb \dh|disp0|WideOr6~0 (
// Equation(s):
// \dh|disp0|WideOr6~0_combout  = ( \cpu|IP[0]~DUPLICATE_q  & ( \cpu|IP [1] & ( (!\cpu|IP [2] & \cpu|IP [3]) ) ) ) # ( \cpu|IP[0]~DUPLICATE_q  & ( !\cpu|IP [1] & ( !\cpu|IP [2] $ (\cpu|IP [3]) ) ) ) # ( !\cpu|IP[0]~DUPLICATE_q  & ( !\cpu|IP [1] & ( (\cpu|IP 
// [2] & !\cpu|IP [3]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [2]),
	.datac(!\cpu|IP [3]),
	.datad(gnd),
	.datae(!\cpu|IP[0]~DUPLICATE_q ),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr6~0 .extended_lut = "off";
defparam \dh|disp0|WideOr6~0 .lut_mask = 64'h3030C3C300000C0C;
defparam \dh|disp0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y18_N0
cyclonev_lcell_comb \dh|disp0|WideOr5~0 (
// Equation(s):
// \dh|disp0|WideOr5~0_combout  = ( \cpu|IP[0]~DUPLICATE_q  & ( \cpu|IP [1] & ( \cpu|IP [3] ) ) ) # ( !\cpu|IP[0]~DUPLICATE_q  & ( \cpu|IP [1] & ( \cpu|IP [2] ) ) ) # ( \cpu|IP[0]~DUPLICATE_q  & ( !\cpu|IP [1] & ( (\cpu|IP [2] & !\cpu|IP [3]) ) ) ) # ( 
// !\cpu|IP[0]~DUPLICATE_q  & ( !\cpu|IP [1] & ( (\cpu|IP [2] & \cpu|IP [3]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [2]),
	.datac(!\cpu|IP [3]),
	.datad(gnd),
	.datae(!\cpu|IP[0]~DUPLICATE_q ),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr5~0 .extended_lut = "off";
defparam \dh|disp0|WideOr5~0 .lut_mask = 64'h0303303033330F0F;
defparam \dh|disp0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N54
cyclonev_lcell_comb \dh|disp0|WideOr4~0 (
// Equation(s):
// \dh|disp0|WideOr4~0_combout  = ( \cpu|IP[0]~DUPLICATE_q  & ( \cpu|IP [3] & ( (\cpu|IP[2]~DUPLICATE_q  & \cpu|IP [1]) ) ) ) # ( !\cpu|IP[0]~DUPLICATE_q  & ( \cpu|IP [3] & ( \cpu|IP[2]~DUPLICATE_q  ) ) ) # ( !\cpu|IP[0]~DUPLICATE_q  & ( !\cpu|IP [3] & ( 
// (!\cpu|IP[2]~DUPLICATE_q  & \cpu|IP [1]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\cpu|IP [1]),
	.datae(!\cpu|IP[0]~DUPLICATE_q ),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr4~0 .extended_lut = "off";
defparam \dh|disp0|WideOr4~0 .lut_mask = 64'h00CC000033330033;
defparam \dh|disp0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y18_N27
cyclonev_lcell_comb \dh|disp0|WideOr3~0 (
// Equation(s):
// \dh|disp0|WideOr3~0_combout  = ( \cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & \cpu|IP[3]~DUPLICATE_q )) # (\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP[0]~DUPLICATE_q )) ) ) # ( !\cpu|IP[1]~DUPLICATE_q  & ( 
// (!\cpu|IP[2]~DUPLICATE_q  & (\cpu|IP[0]~DUPLICATE_q )) # (\cpu|IP[2]~DUPLICATE_q  & (!\cpu|IP[0]~DUPLICATE_q  & !\cpu|IP[3]~DUPLICATE_q )) ) )

	.dataa(!\cpu|IP[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(!\cpu|IP[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cpu|IP[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr3~0 .extended_lut = "off";
defparam \dh|disp0|WideOr3~0 .lut_mask = 64'h5A0A5A0A05A505A5;
defparam \dh|disp0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N39
cyclonev_lcell_comb \dh|disp0|WideOr2~0 (
// Equation(s):
// \dh|disp0|WideOr2~0_combout  = ( \cpu|IP[0]~DUPLICATE_q  & ( \cpu|IP [2] & ( !\cpu|IP [3] ) ) ) # ( !\cpu|IP[0]~DUPLICATE_q  & ( \cpu|IP [2] & ( (!\cpu|IP [1] & !\cpu|IP [3]) ) ) ) # ( \cpu|IP[0]~DUPLICATE_q  & ( !\cpu|IP [2] & ( (!\cpu|IP [1]) # 
// (!\cpu|IP [3]) ) ) )

	.dataa(!\cpu|IP [1]),
	.datab(gnd),
	.datac(!\cpu|IP [3]),
	.datad(gnd),
	.datae(!\cpu|IP[0]~DUPLICATE_q ),
	.dataf(!\cpu|IP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr2~0 .extended_lut = "off";
defparam \dh|disp0|WideOr2~0 .lut_mask = 64'h0000FAFAA0A0F0F0;
defparam \dh|disp0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N3
cyclonev_lcell_comb \dh|disp0|WideOr1~0 (
// Equation(s):
// \dh|disp0|WideOr1~0_combout  = ( \cpu|IP[0]~DUPLICATE_q  & ( \cpu|IP [3] & ( (!\cpu|IP [1] & \cpu|IP[2]~DUPLICATE_q ) ) ) ) # ( \cpu|IP[0]~DUPLICATE_q  & ( !\cpu|IP [3] & ( (!\cpu|IP[2]~DUPLICATE_q ) # (\cpu|IP [1]) ) ) ) # ( !\cpu|IP[0]~DUPLICATE_q  & ( 
// !\cpu|IP [3] & ( (\cpu|IP [1] & !\cpu|IP[2]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [1]),
	.datac(!\cpu|IP[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\cpu|IP[0]~DUPLICATE_q ),
	.dataf(!\cpu|IP [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr1~0 .extended_lut = "off";
defparam \dh|disp0|WideOr1~0 .lut_mask = 64'h3030F3F300000C0C;
defparam \dh|disp0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y19_N6
cyclonev_lcell_comb \dh|disp0|WideOr0~0 (
// Equation(s):
// \dh|disp0|WideOr0~0_combout  = ( \cpu|IP [1] & ( \cpu|IP [2] & ( (!\cpu|IP[0]~DUPLICATE_q ) # (\cpu|IP [3]) ) ) ) # ( !\cpu|IP [1] & ( \cpu|IP [2] & ( (!\cpu|IP [3]) # (\cpu|IP[0]~DUPLICATE_q ) ) ) ) # ( \cpu|IP [1] & ( !\cpu|IP [2] ) ) # ( !\cpu|IP [1] & 
// ( !\cpu|IP [2] & ( \cpu|IP [3] ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP [3]),
	.datac(!\cpu|IP[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\cpu|IP [1]),
	.dataf(!\cpu|IP [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr0~0 .extended_lut = "off";
defparam \dh|disp0|WideOr0~0 .lut_mask = 64'h3333FFFFCFCFF3F3;
defparam \dh|disp0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N18
cyclonev_lcell_comb \dh|disp1|WideOr6~0 (
// Equation(s):
// \dh|disp1|WideOr6~0_combout  = ( \cpu|IP[5]~DUPLICATE_q  & ( (\cpu|IP [7] & (\cpu|IP [4] & !\cpu|IP [6])) ) ) # ( !\cpu|IP[5]~DUPLICATE_q  & ( (!\cpu|IP [7] & (!\cpu|IP [4] $ (!\cpu|IP [6]))) # (\cpu|IP [7] & (\cpu|IP [4] & \cpu|IP [6])) ) )

	.dataa(!\cpu|IP [7]),
	.datab(gnd),
	.datac(!\cpu|IP [4]),
	.datad(!\cpu|IP [6]),
	.datae(!\cpu|IP[5]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr6~0 .extended_lut = "off";
defparam \dh|disp1|WideOr6~0 .lut_mask = 64'h0AA505000AA50500;
defparam \dh|disp1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N48
cyclonev_lcell_comb \dh|disp1|WideOr5~0 (
// Equation(s):
// \dh|disp1|WideOr5~0_combout  = (!\cpu|IP [7] & (\cpu|IP [6] & (!\cpu|IP [4] $ (!\cpu|IP[5]~DUPLICATE_q )))) # (\cpu|IP [7] & ((!\cpu|IP [4] & (\cpu|IP [6])) # (\cpu|IP [4] & ((\cpu|IP[5]~DUPLICATE_q )))))

	.dataa(!\cpu|IP [4]),
	.datab(!\cpu|IP [6]),
	.datac(!\cpu|IP [7]),
	.datad(!\cpu|IP[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr5~0 .extended_lut = "off";
defparam \dh|disp1|WideOr5~0 .lut_mask = 64'h1227122712271227;
defparam \dh|disp1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N27
cyclonev_lcell_comb \dh|disp1|WideOr4~0 (
// Equation(s):
// \dh|disp1|WideOr4~0_combout  = ( \cpu|IP[5]~DUPLICATE_q  & ( (!\cpu|IP [6] & (!\cpu|IP [4] & !\cpu|IP [7])) # (\cpu|IP [6] & ((\cpu|IP [7]))) ) ) # ( !\cpu|IP[5]~DUPLICATE_q  & ( (!\cpu|IP [4] & (\cpu|IP [6] & \cpu|IP [7])) ) )

	.dataa(!\cpu|IP [4]),
	.datab(!\cpu|IP [6]),
	.datac(gnd),
	.datad(!\cpu|IP [7]),
	.datae(!\cpu|IP[5]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr4~0 .extended_lut = "off";
defparam \dh|disp1|WideOr4~0 .lut_mask = 64'h0022883300228833;
defparam \dh|disp1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N6
cyclonev_lcell_comb \dh|disp1|WideOr3~0 (
// Equation(s):
// \dh|disp1|WideOr3~0_combout  = ( \cpu|IP [7] & ( \cpu|IP [4] & ( !\cpu|IP[5]~DUPLICATE_q  $ (\cpu|IP [6]) ) ) ) # ( !\cpu|IP [7] & ( \cpu|IP [4] & ( !\cpu|IP[5]~DUPLICATE_q  $ (\cpu|IP [6]) ) ) ) # ( \cpu|IP [7] & ( !\cpu|IP [4] & ( 
// (\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP [6]) ) ) ) # ( !\cpu|IP [7] & ( !\cpu|IP [4] & ( (!\cpu|IP[5]~DUPLICATE_q  & \cpu|IP [6]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(!\cpu|IP [6]),
	.datae(!\cpu|IP [7]),
	.dataf(!\cpu|IP [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr3~0 .extended_lut = "off";
defparam \dh|disp1|WideOr3~0 .lut_mask = 64'h00F00F00F00FF00F;
defparam \dh|disp1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N15
cyclonev_lcell_comb \dh|disp1|WideOr2~0 (
// Equation(s):
// \dh|disp1|WideOr2~0_combout  = ( \cpu|IP [7] & ( \cpu|IP [4] & ( (!\cpu|IP[5]~DUPLICATE_q  & !\cpu|IP [6]) ) ) ) # ( !\cpu|IP [7] & ( \cpu|IP [4] ) ) # ( !\cpu|IP [7] & ( !\cpu|IP [4] & ( (!\cpu|IP[5]~DUPLICATE_q  & \cpu|IP [6]) ) ) )

	.dataa(!\cpu|IP[5]~DUPLICATE_q ),
	.datab(!\cpu|IP [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|IP [7]),
	.dataf(!\cpu|IP [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr2~0 .extended_lut = "off";
defparam \dh|disp1|WideOr2~0 .lut_mask = 64'h22220000FFFF8888;
defparam \dh|disp1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N42
cyclonev_lcell_comb \dh|disp1|WideOr1~0 (
// Equation(s):
// \dh|disp1|WideOr1~0_combout  = ( \cpu|IP [6] & ( (\cpu|IP [4] & (!\cpu|IP [7] $ (!\cpu|IP[5]~DUPLICATE_q ))) ) ) # ( !\cpu|IP [6] & ( (!\cpu|IP [7] & ((\cpu|IP[5]~DUPLICATE_q ) # (\cpu|IP [4]))) ) )

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|IP [4]),
	.datac(!\cpu|IP[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr1~0 .extended_lut = "off";
defparam \dh|disp1|WideOr1~0 .lut_mask = 64'h2A2A2A2A12121212;
defparam \dh|disp1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y17_N45
cyclonev_lcell_comb \dh|disp1|WideOr0~0 (
// Equation(s):
// \dh|disp1|WideOr0~0_combout  = (!\cpu|IP [4] & ((!\cpu|IP [7] $ (!\cpu|IP [6])) # (\cpu|IP[5]~DUPLICATE_q ))) # (\cpu|IP [4] & ((!\cpu|IP [6] $ (!\cpu|IP[5]~DUPLICATE_q )) # (\cpu|IP [7])))

	.dataa(!\cpu|IP [7]),
	.datab(!\cpu|IP [4]),
	.datac(!\cpu|IP [6]),
	.datad(!\cpu|IP[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr0~0 .extended_lut = "off";
defparam \dh|disp1|WideOr0~0 .lut_mask = 64'h5BFD5BFD5BFD5BFD;
defparam \dh|disp1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N52
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N1
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N52
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N75
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y66_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
