// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module alveo_hls4ml_myproject (
        in_buf_address0,
        in_buf_ce0,
        in_buf_d0,
        in_buf_q0,
        in_buf_we0,
        in_buf_address1,
        in_buf_ce1,
        in_buf_d1,
        in_buf_q1,
        in_buf_we1,
        i,
        out_buf_0_address0,
        out_buf_0_ce0,
        out_buf_0_d0,
        out_buf_0_q0,
        out_buf_0_we0,
        out_buf_0_address1,
        out_buf_0_ce1,
        out_buf_0_d1,
        out_buf_0_q1,
        out_buf_0_we1,
        out_buf_1_address0,
        out_buf_1_ce0,
        out_buf_1_d0,
        out_buf_1_q0,
        out_buf_1_we0,
        out_buf_1_address1,
        out_buf_1_ce1,
        out_buf_1_d1,
        out_buf_1_q1,
        out_buf_1_we1,
        out_buf_2_address0,
        out_buf_2_ce0,
        out_buf_2_d0,
        out_buf_2_q0,
        out_buf_2_we0,
        out_buf_2_address1,
        out_buf_2_ce1,
        out_buf_2_d1,
        out_buf_2_q1,
        out_buf_2_we1,
        out_buf_3_address0,
        out_buf_3_ce0,
        out_buf_3_d0,
        out_buf_3_q0,
        out_buf_3_we0,
        out_buf_3_address1,
        out_buf_3_ce1,
        out_buf_3_d1,
        out_buf_3_q1,
        out_buf_3_we1,
        out_buf_4_address0,
        out_buf_4_ce0,
        out_buf_4_d0,
        out_buf_4_q0,
        out_buf_4_we0,
        out_buf_4_address1,
        out_buf_4_ce1,
        out_buf_4_d1,
        out_buf_4_q1,
        out_buf_4_we1,
        ap_clk,
        ap_rst,
        in_buf_empty_n,
        in_buf_read,
        i_ap_vld,
        ap_start,
        out_buf_0_full_n,
        out_buf_0_write,
        out_buf_1_full_n,
        out_buf_1_write,
        out_buf_2_full_n,
        out_buf_2_write,
        out_buf_3_full_n,
        out_buf_3_write,
        out_buf_4_full_n,
        out_buf_4_write,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [12:0] in_buf_address0;
output   in_buf_ce0;
output  [767:0] in_buf_d0;
input  [767:0] in_buf_q0;
output   in_buf_we0;
output  [12:0] in_buf_address1;
output   in_buf_ce1;
output  [767:0] in_buf_d1;
input  [767:0] in_buf_q1;
output   in_buf_we1;
input  [12:0] i;
output  [12:0] out_buf_0_address0;
output   out_buf_0_ce0;
output  [12:0] out_buf_0_d0;
input  [12:0] out_buf_0_q0;
output   out_buf_0_we0;
output  [12:0] out_buf_0_address1;
output   out_buf_0_ce1;
output  [12:0] out_buf_0_d1;
input  [12:0] out_buf_0_q1;
output   out_buf_0_we1;
output  [12:0] out_buf_1_address0;
output   out_buf_1_ce0;
output  [12:0] out_buf_1_d0;
input  [12:0] out_buf_1_q0;
output   out_buf_1_we0;
output  [12:0] out_buf_1_address1;
output   out_buf_1_ce1;
output  [12:0] out_buf_1_d1;
input  [12:0] out_buf_1_q1;
output   out_buf_1_we1;
output  [12:0] out_buf_2_address0;
output   out_buf_2_ce0;
output  [12:0] out_buf_2_d0;
input  [12:0] out_buf_2_q0;
output   out_buf_2_we0;
output  [12:0] out_buf_2_address1;
output   out_buf_2_ce1;
output  [12:0] out_buf_2_d1;
input  [12:0] out_buf_2_q1;
output   out_buf_2_we1;
output  [12:0] out_buf_3_address0;
output   out_buf_3_ce0;
output  [12:0] out_buf_3_d0;
input  [12:0] out_buf_3_q0;
output   out_buf_3_we0;
output  [12:0] out_buf_3_address1;
output   out_buf_3_ce1;
output  [12:0] out_buf_3_d1;
input  [12:0] out_buf_3_q1;
output   out_buf_3_we1;
output  [12:0] out_buf_4_address0;
output   out_buf_4_ce0;
output  [12:0] out_buf_4_d0;
input  [12:0] out_buf_4_q0;
output   out_buf_4_we0;
output  [12:0] out_buf_4_address1;
output   out_buf_4_ce1;
output  [12:0] out_buf_4_d1;
input  [12:0] out_buf_4_q1;
output   out_buf_4_we1;
input   ap_clk;
input   ap_rst;
input   in_buf_empty_n;
output   in_buf_read;
input   i_ap_vld;
input   ap_start;
input   out_buf_0_full_n;
output   out_buf_0_write;
input   out_buf_1_full_n;
output   out_buf_1_write;
input   out_buf_2_full_n;
output   out_buf_2_write;
input   out_buf_3_full_n;
output   out_buf_3_write;
input   out_buf_4_full_n;
output   out_buf_4_write;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_start;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_idle;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_ready;
wire   [12:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_address0;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_ce0;
wire   [12:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_din;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_write;
wire   [15:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_0;
wire   [15:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_1;
wire   [15:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_2;
wire   [15:0] conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_3;
wire    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_write;
wire    ap_channel_done_layer2_out_V_3;
wire    layer2_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_3;
wire    ap_sync_channel_write_layer2_out_V_3;
wire    ap_channel_done_layer2_out_V_2;
wire    layer2_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_2;
wire    ap_sync_channel_write_layer2_out_V_2;
wire    ap_channel_done_layer2_out_V_1;
wire    layer2_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V_1;
wire    ap_sync_channel_write_layer2_out_V_1;
wire    ap_channel_done_layer2_out_V;
wire    layer2_out_V_full_n;
reg    ap_sync_reg_channel_write_layer2_out_V;
wire    ap_sync_channel_write_layer2_out_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_start;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_idle;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_0;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_1;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_2;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_3;
wire    ap_channel_done_layer4_out_V_3;
wire    layer4_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_3;
wire    ap_sync_channel_write_layer4_out_V_3;
wire    ap_channel_done_layer4_out_V_2;
wire    layer4_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_2;
wire    ap_sync_channel_write_layer4_out_V_2;
wire    ap_channel_done_layer4_out_V_1;
wire    layer4_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V_1;
wire    ap_sync_channel_write_layer4_out_V_1;
wire    ap_channel_done_layer4_out_V;
wire    layer4_out_V_full_n;
reg    ap_sync_reg_channel_write_layer4_out_V;
wire    ap_sync_channel_write_layer4_out_V;
wire    pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_start;
wire    pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done;
wire    pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue;
wire    pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_idle;
wire    pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready;
wire   [9:0] pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return;
wire    layer5_out_V_full_n;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_start;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_done;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_continue;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_idle;
wire    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_ready;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_return_0;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_return_1;
wire   [5:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_return_2;
wire   [9:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_return_3;
wire   [15:0] dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_return_4;
wire    ap_channel_done_layer7_out_V_4;
wire    layer7_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer7_out_V_4;
wire    ap_sync_channel_write_layer7_out_V_4;
wire    ap_channel_done_layer7_out_V_3;
wire    layer7_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer7_out_V_3;
wire    ap_sync_channel_write_layer7_out_V_3;
wire    ap_channel_done_layer7_out_V_2;
wire    layer7_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer7_out_V_2;
wire    ap_sync_channel_write_layer7_out_V_2;
wire    ap_channel_done_layer7_out_V_1;
wire    layer7_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_V_1;
wire    ap_sync_channel_write_layer7_out_V_1;
wire    ap_channel_done_layer7_out_V;
wire    layer7_out_V_full_n;
reg    ap_sync_reg_channel_write_layer7_out_V;
wire    ap_sync_channel_write_layer7_out_V;
wire    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_start;
wire    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done;
wire    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue;
wire    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_idle;
wire    normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_0;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_1;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_2;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_3;
wire   [15:0] normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_4;
wire    ap_channel_done_layer9_out_V_4;
wire    layer9_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_4;
wire    ap_sync_channel_write_layer9_out_V_4;
wire    ap_channel_done_layer9_out_V_3;
wire    layer9_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_3;
wire    ap_sync_channel_write_layer9_out_V_3;
wire    ap_channel_done_layer9_out_V_2;
wire    layer9_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_2;
wire    ap_sync_channel_write_layer9_out_V_2;
wire    ap_channel_done_layer9_out_V_1;
wire    layer9_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V_1;
wire    ap_sync_channel_write_layer9_out_V_1;
wire    ap_channel_done_layer9_out_V;
wire    layer9_out_V_full_n;
reg    ap_sync_reg_channel_write_layer9_out_V;
wire    ap_sync_channel_write_layer9_out_V;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_start;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_done;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_continue;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_idle;
wire    relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_ready;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_return_0;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_return_1;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_return_2;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_return_3;
wire   [5:0] relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_return_4;
wire    ap_channel_done_layer10_out_V_4;
wire    layer10_out_V_4_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_4;
wire    ap_sync_channel_write_layer10_out_V_4;
wire    ap_channel_done_layer10_out_V_3;
wire    layer10_out_V_3_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_3;
wire    ap_sync_channel_write_layer10_out_V_3;
wire    ap_channel_done_layer10_out_V_2;
wire    layer10_out_V_2_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_2;
wire    ap_sync_channel_write_layer10_out_V_2;
wire    ap_channel_done_layer10_out_V_1;
wire    layer10_out_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V_1;
wire    ap_sync_channel_write_layer10_out_V_1;
wire    ap_channel_done_layer10_out_V;
wire    layer10_out_V_full_n;
reg    ap_sync_reg_channel_write_layer10_out_V;
wire    ap_sync_channel_write_layer10_out_V;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_start;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_idle;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_i_read;
wire   [12:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_0_address0;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_0_ce0;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_0_we0;
wire   [12:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_0_d0;
wire   [12:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_1_address0;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_1_ce0;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_1_we0;
wire   [12:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_1_d0;
wire   [12:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_2_address0;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_2_ce0;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_2_we0;
wire   [12:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_2_d0;
wire   [12:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_3_address0;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_3_ce0;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_3_we0;
wire   [12:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_3_d0;
wire   [12:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_4_address0;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_4_ce0;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_4_we0;
wire   [12:0] dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_4_d0;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_0_write;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_1_write;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_2_write;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_3_write;
wire    dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_4_write;
wire    i_c_i_full_n;
wire   [12:0] i_c_i_dout;
wire   [3:0] i_c_i_num_data_valid;
wire   [3:0] i_c_i_fifo_cap;
wire    i_c_i_empty_n;
wire   [15:0] layer2_out_V_dout;
wire   [1:0] layer2_out_V_num_data_valid;
wire   [1:0] layer2_out_V_fifo_cap;
wire    layer2_out_V_empty_n;
wire   [15:0] layer2_out_V_1_dout;
wire   [1:0] layer2_out_V_1_num_data_valid;
wire   [1:0] layer2_out_V_1_fifo_cap;
wire    layer2_out_V_1_empty_n;
wire   [15:0] layer2_out_V_2_dout;
wire   [1:0] layer2_out_V_2_num_data_valid;
wire   [1:0] layer2_out_V_2_fifo_cap;
wire    layer2_out_V_2_empty_n;
wire   [15:0] layer2_out_V_3_dout;
wire   [1:0] layer2_out_V_3_num_data_valid;
wire   [1:0] layer2_out_V_3_fifo_cap;
wire    layer2_out_V_3_empty_n;
wire   [5:0] layer4_out_V_dout;
wire   [1:0] layer4_out_V_num_data_valid;
wire   [1:0] layer4_out_V_fifo_cap;
wire    layer4_out_V_empty_n;
wire   [5:0] layer4_out_V_1_dout;
wire   [1:0] layer4_out_V_1_num_data_valid;
wire   [1:0] layer4_out_V_1_fifo_cap;
wire    layer4_out_V_1_empty_n;
wire   [5:0] layer4_out_V_2_dout;
wire   [1:0] layer4_out_V_2_num_data_valid;
wire   [1:0] layer4_out_V_2_fifo_cap;
wire    layer4_out_V_2_empty_n;
wire   [5:0] layer4_out_V_3_dout;
wire   [1:0] layer4_out_V_3_num_data_valid;
wire   [1:0] layer4_out_V_3_fifo_cap;
wire    layer4_out_V_3_empty_n;
wire   [9:0] layer5_out_V_dout;
wire   [1:0] layer5_out_V_num_data_valid;
wire   [1:0] layer5_out_V_fifo_cap;
wire    layer5_out_V_empty_n;
wire   [15:0] layer7_out_V_dout;
wire   [1:0] layer7_out_V_num_data_valid;
wire   [1:0] layer7_out_V_fifo_cap;
wire    layer7_out_V_empty_n;
wire   [15:0] layer7_out_V_1_dout;
wire   [1:0] layer7_out_V_1_num_data_valid;
wire   [1:0] layer7_out_V_1_fifo_cap;
wire    layer7_out_V_1_empty_n;
wire   [5:0] layer7_out_V_2_dout;
wire   [1:0] layer7_out_V_2_num_data_valid;
wire   [1:0] layer7_out_V_2_fifo_cap;
wire    layer7_out_V_2_empty_n;
wire   [9:0] layer7_out_V_3_dout;
wire   [1:0] layer7_out_V_3_num_data_valid;
wire   [1:0] layer7_out_V_3_fifo_cap;
wire    layer7_out_V_3_empty_n;
wire   [15:0] layer7_out_V_4_dout;
wire   [1:0] layer7_out_V_4_num_data_valid;
wire   [1:0] layer7_out_V_4_fifo_cap;
wire    layer7_out_V_4_empty_n;
wire   [15:0] layer9_out_V_dout;
wire   [1:0] layer9_out_V_num_data_valid;
wire   [1:0] layer9_out_V_fifo_cap;
wire    layer9_out_V_empty_n;
wire   [15:0] layer9_out_V_1_dout;
wire   [1:0] layer9_out_V_1_num_data_valid;
wire   [1:0] layer9_out_V_1_fifo_cap;
wire    layer9_out_V_1_empty_n;
wire   [15:0] layer9_out_V_2_dout;
wire   [1:0] layer9_out_V_2_num_data_valid;
wire   [1:0] layer9_out_V_2_fifo_cap;
wire    layer9_out_V_2_empty_n;
wire   [15:0] layer9_out_V_3_dout;
wire   [1:0] layer9_out_V_3_num_data_valid;
wire   [1:0] layer9_out_V_3_fifo_cap;
wire    layer9_out_V_3_empty_n;
wire   [15:0] layer9_out_V_4_dout;
wire   [1:0] layer9_out_V_4_num_data_valid;
wire   [1:0] layer9_out_V_4_fifo_cap;
wire    layer9_out_V_4_empty_n;
wire   [5:0] layer10_out_V_dout;
wire   [1:0] layer10_out_V_num_data_valid;
wire   [1:0] layer10_out_V_fifo_cap;
wire    layer10_out_V_empty_n;
wire   [5:0] layer10_out_V_1_dout;
wire   [1:0] layer10_out_V_1_num_data_valid;
wire   [1:0] layer10_out_V_1_fifo_cap;
wire    layer10_out_V_1_empty_n;
wire   [5:0] layer10_out_V_2_dout;
wire   [1:0] layer10_out_V_2_num_data_valid;
wire   [1:0] layer10_out_V_2_fifo_cap;
wire    layer10_out_V_2_empty_n;
wire   [5:0] layer10_out_V_3_dout;
wire   [1:0] layer10_out_V_3_num_data_valid;
wire   [1:0] layer10_out_V_3_fifo_cap;
wire    layer10_out_V_3_empty_n;
wire   [5:0] layer10_out_V_4_dout;
wire   [1:0] layer10_out_V_4_num_data_valid;
wire   [1:0] layer10_out_V_4_fifo_cap;
wire    layer10_out_V_4_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_layer2_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer9_out_V = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_4 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_3 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_2 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_V = 1'b0;
end

alveo_hls4ml_conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2 conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_start),
    .ap_done(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done),
    .ap_continue(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue),
    .ap_idle(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_idle),
    .ap_ready(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_ready),
    .in_buf_address0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_address0),
    .in_buf_ce0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_ce0),
    .in_buf_q0(in_buf_q0),
    .i(i),
    .i_c_i_din(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_din),
    .i_c_i_num_data_valid(i_c_i_num_data_valid),
    .i_c_i_fifo_cap(i_c_i_fifo_cap),
    .i_c_i_full_n(i_c_i_full_n),
    .i_c_i_write(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_write),
    .ap_return_0(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_0),
    .ap_return_1(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_1),
    .ap_return_2(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_2),
    .ap_return_3(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_3)
);

alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_s relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_start),
    .ap_done(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done),
    .ap_continue(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue),
    .ap_idle(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_idle),
    .ap_ready(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready),
    .ap_ce(1'b1),
    .p_read(layer2_out_V_dout),
    .p_read1(layer2_out_V_1_dout),
    .p_read2(layer2_out_V_2_dout),
    .p_read3(layer2_out_V_3_dout),
    .ap_return_0(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_1),
    .ap_return_2(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_2),
    .ap_return_3(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_3)
);

alveo_hls4ml_pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_s pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_start),
    .ap_done(pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done),
    .ap_continue(pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue),
    .ap_idle(pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_idle),
    .ap_ready(pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready),
    .p_read(layer4_out_V_dout),
    .p_read1(layer4_out_V_1_dout),
    .p_read2(layer4_out_V_2_dout),
    .p_read3(layer4_out_V_3_dout),
    .ap_return(pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return)
);

alveo_hls4ml_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_start),
    .ap_done(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_done),
    .ap_continue(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_continue),
    .ap_idle(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_idle),
    .ap_ready(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_ready),
    .p_read(layer5_out_V_dout),
    .ap_return_0(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_return_0),
    .ap_return_1(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_return_1),
    .ap_return_2(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_return_2),
    .ap_return_3(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_return_3),
    .ap_return_4(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_return_4)
);

alveo_hls4ml_normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_start),
    .ap_done(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done),
    .ap_continue(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue),
    .ap_idle(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_idle),
    .ap_ready(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready),
    .p_read(layer7_out_V_dout),
    .p_read1(layer7_out_V_1_dout),
    .p_read2(layer7_out_V_2_dout),
    .p_read3(layer7_out_V_3_dout),
    .p_read4(layer7_out_V_4_dout),
    .ap_return_0(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_0),
    .ap_return_1(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_1),
    .ap_return_2(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_2),
    .ap_return_3(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_3),
    .ap_return_4(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_4)
);

alveo_hls4ml_relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_s relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_start),
    .ap_done(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_done),
    .ap_continue(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_continue),
    .ap_idle(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_idle),
    .ap_ready(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_ready),
    .p_read(layer9_out_V_dout),
    .p_read1(layer9_out_V_1_dout),
    .p_read2(layer9_out_V_2_dout),
    .p_read3(layer9_out_V_3_dout),
    .p_read4(layer9_out_V_4_dout),
    .ap_return_0(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_return_0),
    .ap_return_1(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_return_1),
    .ap_return_2(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_return_2),
    .ap_return_3(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_return_3),
    .ap_return_4(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_return_4)
);

alveo_hls4ml_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_s dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_start),
    .ap_done(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done),
    .ap_continue(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue),
    .ap_idle(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_idle),
    .ap_ready(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready),
    .i_dout(i_c_i_dout),
    .i_num_data_valid(i_c_i_num_data_valid),
    .i_fifo_cap(i_c_i_fifo_cap),
    .i_empty_n(i_c_i_empty_n),
    .i_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_i_read),
    .p_read(layer10_out_V_dout),
    .p_read1(layer10_out_V_1_dout),
    .p_read2(layer10_out_V_2_dout),
    .p_read3(layer10_out_V_3_dout),
    .p_read4(layer10_out_V_4_dout),
    .out_buf_0_address0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_0_address0),
    .out_buf_0_ce0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_0_ce0),
    .out_buf_0_we0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_0_we0),
    .out_buf_0_d0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_0_d0),
    .out_buf_1_address0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_1_address0),
    .out_buf_1_ce0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_1_ce0),
    .out_buf_1_we0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_1_we0),
    .out_buf_1_d0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_1_d0),
    .out_buf_2_address0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_2_address0),
    .out_buf_2_ce0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_2_ce0),
    .out_buf_2_we0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_2_we0),
    .out_buf_2_d0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_2_d0),
    .out_buf_3_address0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_3_address0),
    .out_buf_3_ce0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_3_ce0),
    .out_buf_3_we0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_3_we0),
    .out_buf_3_d0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_3_d0),
    .out_buf_4_address0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_4_address0),
    .out_buf_4_ce0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_4_ce0),
    .out_buf_4_we0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_4_we0),
    .out_buf_4_d0(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_4_d0)
);

alveo_hls4ml_fifo_w13_d8_S i_c_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_din),
    .if_full_n(i_c_i_full_n),
    .if_write(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_i_c_i_write),
    .if_dout(i_c_i_dout),
    .if_num_data_valid(i_c_i_num_data_valid),
    .if_fifo_cap(i_c_i_fifo_cap),
    .if_empty_n(i_c_i_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_i_read)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_0),
    .if_full_n(layer2_out_V_full_n),
    .if_write(ap_channel_done_layer2_out_V),
    .if_dout(layer2_out_V_dout),
    .if_num_data_valid(layer2_out_V_num_data_valid),
    .if_fifo_cap(layer2_out_V_fifo_cap),
    .if_empty_n(layer2_out_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_1),
    .if_full_n(layer2_out_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_V_1),
    .if_dout(layer2_out_V_1_dout),
    .if_num_data_valid(layer2_out_V_1_num_data_valid),
    .if_fifo_cap(layer2_out_V_1_fifo_cap),
    .if_empty_n(layer2_out_V_1_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_2),
    .if_full_n(layer2_out_V_2_full_n),
    .if_write(ap_channel_done_layer2_out_V_2),
    .if_dout(layer2_out_V_2_dout),
    .if_num_data_valid(layer2_out_V_2_num_data_valid),
    .if_fifo_cap(layer2_out_V_2_fifo_cap),
    .if_empty_n(layer2_out_V_2_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer2_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_return_3),
    .if_full_n(layer2_out_V_3_full_n),
    .if_write(ap_channel_done_layer2_out_V_3),
    .if_dout(layer2_out_V_3_dout),
    .if_num_data_valid(layer2_out_V_3_num_data_valid),
    .if_fifo_cap(layer2_out_V_3_fifo_cap),
    .if_empty_n(layer2_out_V_3_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_0),
    .if_full_n(layer4_out_V_full_n),
    .if_write(ap_channel_done_layer4_out_V),
    .if_dout(layer4_out_V_dout),
    .if_num_data_valid(layer4_out_V_num_data_valid),
    .if_fifo_cap(layer4_out_V_fifo_cap),
    .if_empty_n(layer4_out_V_empty_n),
    .if_read(pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_1),
    .if_full_n(layer4_out_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_V_1),
    .if_dout(layer4_out_V_1_dout),
    .if_num_data_valid(layer4_out_V_1_num_data_valid),
    .if_fifo_cap(layer4_out_V_1_fifo_cap),
    .if_empty_n(layer4_out_V_1_empty_n),
    .if_read(pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_2),
    .if_full_n(layer4_out_V_2_full_n),
    .if_write(ap_channel_done_layer4_out_V_2),
    .if_dout(layer4_out_V_2_dout),
    .if_num_data_valid(layer4_out_V_2_num_data_valid),
    .if_fifo_cap(layer4_out_V_2_fifo_cap),
    .if_empty_n(layer4_out_V_2_empty_n),
    .if_read(pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer4_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_return_3),
    .if_full_n(layer4_out_V_3_full_n),
    .if_write(ap_channel_done_layer4_out_V_3),
    .if_dout(layer4_out_V_3_dout),
    .if_num_data_valid(layer4_out_V_3_num_data_valid),
    .if_fifo_cap(layer4_out_V_3_fifo_cap),
    .if_empty_n(layer4_out_V_3_empty_n),
    .if_read(pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer5_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_return),
    .if_full_n(layer5_out_V_full_n),
    .if_write(pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_done),
    .if_dout(layer5_out_V_dout),
    .if_num_data_valid(layer5_out_V_num_data_valid),
    .if_fifo_cap(layer5_out_V_fifo_cap),
    .if_empty_n(layer5_out_V_empty_n),
    .if_read(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer7_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_return_0),
    .if_full_n(layer7_out_V_full_n),
    .if_write(ap_channel_done_layer7_out_V),
    .if_dout(layer7_out_V_dout),
    .if_num_data_valid(layer7_out_V_num_data_valid),
    .if_fifo_cap(layer7_out_V_fifo_cap),
    .if_empty_n(layer7_out_V_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer7_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_return_1),
    .if_full_n(layer7_out_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_V_1),
    .if_dout(layer7_out_V_1_dout),
    .if_num_data_valid(layer7_out_V_1_num_data_valid),
    .if_fifo_cap(layer7_out_V_1_fifo_cap),
    .if_empty_n(layer7_out_V_1_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer7_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_return_2),
    .if_full_n(layer7_out_V_2_full_n),
    .if_write(ap_channel_done_layer7_out_V_2),
    .if_dout(layer7_out_V_2_dout),
    .if_num_data_valid(layer7_out_V_2_num_data_valid),
    .if_fifo_cap(layer7_out_V_2_fifo_cap),
    .if_empty_n(layer7_out_V_2_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w10_d2_S layer7_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_return_3),
    .if_full_n(layer7_out_V_3_full_n),
    .if_write(ap_channel_done_layer7_out_V_3),
    .if_dout(layer7_out_V_3_dout),
    .if_num_data_valid(layer7_out_V_3_num_data_valid),
    .if_fifo_cap(layer7_out_V_3_fifo_cap),
    .if_empty_n(layer7_out_V_3_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer7_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_return_4),
    .if_full_n(layer7_out_V_4_full_n),
    .if_write(ap_channel_done_layer7_out_V_4),
    .if_dout(layer7_out_V_4_dout),
    .if_num_data_valid(layer7_out_V_4_num_data_valid),
    .if_fifo_cap(layer7_out_V_4_fifo_cap),
    .if_empty_n(layer7_out_V_4_empty_n),
    .if_read(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer9_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_0),
    .if_full_n(layer9_out_V_full_n),
    .if_write(ap_channel_done_layer9_out_V),
    .if_dout(layer9_out_V_dout),
    .if_num_data_valid(layer9_out_V_num_data_valid),
    .if_fifo_cap(layer9_out_V_fifo_cap),
    .if_empty_n(layer9_out_V_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer9_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_1),
    .if_full_n(layer9_out_V_1_full_n),
    .if_write(ap_channel_done_layer9_out_V_1),
    .if_dout(layer9_out_V_1_dout),
    .if_num_data_valid(layer9_out_V_1_num_data_valid),
    .if_fifo_cap(layer9_out_V_1_fifo_cap),
    .if_empty_n(layer9_out_V_1_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer9_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_2),
    .if_full_n(layer9_out_V_2_full_n),
    .if_write(ap_channel_done_layer9_out_V_2),
    .if_dout(layer9_out_V_2_dout),
    .if_num_data_valid(layer9_out_V_2_num_data_valid),
    .if_fifo_cap(layer9_out_V_2_fifo_cap),
    .if_empty_n(layer9_out_V_2_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer9_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_3),
    .if_full_n(layer9_out_V_3_full_n),
    .if_write(ap_channel_done_layer9_out_V_3),
    .if_dout(layer9_out_V_3_dout),
    .if_num_data_valid(layer9_out_V_3_num_data_valid),
    .if_fifo_cap(layer9_out_V_3_fifo_cap),
    .if_empty_n(layer9_out_V_3_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w16_d2_S layer9_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_return_4),
    .if_full_n(layer9_out_V_4_full_n),
    .if_write(ap_channel_done_layer9_out_V_4),
    .if_dout(layer9_out_V_4_dout),
    .if_num_data_valid(layer9_out_V_4_num_data_valid),
    .if_fifo_cap(layer9_out_V_4_fifo_cap),
    .if_empty_n(layer9_out_V_4_empty_n),
    .if_read(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer10_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_return_0),
    .if_full_n(layer10_out_V_full_n),
    .if_write(ap_channel_done_layer10_out_V),
    .if_dout(layer10_out_V_dout),
    .if_num_data_valid(layer10_out_V_num_data_valid),
    .if_fifo_cap(layer10_out_V_fifo_cap),
    .if_empty_n(layer10_out_V_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer10_out_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_return_1),
    .if_full_n(layer10_out_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_V_1),
    .if_dout(layer10_out_V_1_dout),
    .if_num_data_valid(layer10_out_V_1_num_data_valid),
    .if_fifo_cap(layer10_out_V_1_fifo_cap),
    .if_empty_n(layer10_out_V_1_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer10_out_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_return_2),
    .if_full_n(layer10_out_V_2_full_n),
    .if_write(ap_channel_done_layer10_out_V_2),
    .if_dout(layer10_out_V_2_dout),
    .if_num_data_valid(layer10_out_V_2_num_data_valid),
    .if_fifo_cap(layer10_out_V_2_fifo_cap),
    .if_empty_n(layer10_out_V_2_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer10_out_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_return_3),
    .if_full_n(layer10_out_V_3_full_n),
    .if_write(ap_channel_done_layer10_out_V_3),
    .if_dout(layer10_out_V_3_dout),
    .if_num_data_valid(layer10_out_V_3_num_data_valid),
    .if_fifo_cap(layer10_out_V_3_fifo_cap),
    .if_empty_n(layer10_out_V_3_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready)
);

alveo_hls4ml_fifo_w6_d2_S layer10_out_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_return_4),
    .if_full_n(layer10_out_V_4_full_n),
    .if_write(ap_channel_done_layer10_out_V_4),
    .if_dout(layer10_out_V_4_dout),
    .if_num_data_valid(layer10_out_V_4_num_data_valid),
    .if_fifo_cap(layer10_out_V_4_fifo_cap),
    .if_empty_n(layer10_out_V_4_empty_n),
    .if_read(dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V <= ap_sync_channel_write_layer10_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_1 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_1 <= ap_sync_channel_write_layer10_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_2 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_2 <= ap_sync_channel_write_layer10_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_3 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_3 <= ap_sync_channel_write_layer10_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_V_4 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_V_4 <= ap_sync_channel_write_layer10_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V <= 1'b0;
    end else begin
        if (((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V <= ap_sync_channel_write_layer2_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_1 <= 1'b0;
    end else begin
        if (((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_1 <= ap_sync_channel_write_layer2_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_2 <= 1'b0;
    end else begin
        if (((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_2 <= ap_sync_channel_write_layer2_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_V_3 <= 1'b0;
    end else begin
        if (((conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_V_3 <= ap_sync_channel_write_layer2_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V <= ap_sync_channel_write_layer4_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_1 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_1 <= ap_sync_channel_write_layer4_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_2 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_2 <= ap_sync_channel_write_layer4_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_V_3 <= 1'b0;
    end else begin
        if (((relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_V_3 <= ap_sync_channel_write_layer4_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_V <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_V <= ap_sync_channel_write_layer7_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_V_1 <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_V_1 <= ap_sync_channel_write_layer7_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_V_2 <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_V_2 <= ap_sync_channel_write_layer7_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_V_3 <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_V_3 <= ap_sync_channel_write_layer7_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_V_4 <= 1'b0;
    end else begin
        if (((dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_done & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_V_4 <= ap_sync_channel_write_layer7_out_V_4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V <= ap_sync_channel_write_layer9_out_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_1 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_1 <= ap_sync_channel_write_layer9_out_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_2 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_2 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_2 <= ap_sync_channel_write_layer9_out_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_3 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_3 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_3 <= ap_sync_channel_write_layer9_out_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer9_out_V_4 <= 1'b0;
    end else begin
        if (((normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer9_out_V_4 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer9_out_V_4 <= ap_sync_channel_write_layer9_out_V_4;
        end
    end
end

assign ap_channel_done_layer10_out_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_V ^ 1'b1));

assign ap_channel_done_layer10_out_V_1 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_V_2 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_V_2 ^ 1'b1));

assign ap_channel_done_layer10_out_V_3 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_V_3 ^ 1'b1));

assign ap_channel_done_layer10_out_V_4 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_V_4 ^ 1'b1));

assign ap_channel_done_layer2_out_V = ((ap_sync_reg_channel_write_layer2_out_V ^ 1'b1) & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_1 = ((ap_sync_reg_channel_write_layer2_out_V_1 ^ 1'b1) & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_2 = ((ap_sync_reg_channel_write_layer2_out_V_2 ^ 1'b1) & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer2_out_V_3 = ((ap_sync_reg_channel_write_layer2_out_V_3 ^ 1'b1) & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_done);

assign ap_channel_done_layer4_out_V = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V ^ 1'b1));

assign ap_channel_done_layer4_out_V_1 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_V_2 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_2 ^ 1'b1));

assign ap_channel_done_layer4_out_V_3 = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_V_3 ^ 1'b1));

assign ap_channel_done_layer7_out_V = ((ap_sync_reg_channel_write_layer7_out_V ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_done);

assign ap_channel_done_layer7_out_V_1 = ((ap_sync_reg_channel_write_layer7_out_V_1 ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_done);

assign ap_channel_done_layer7_out_V_2 = ((ap_sync_reg_channel_write_layer7_out_V_2 ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_done);

assign ap_channel_done_layer7_out_V_3 = ((ap_sync_reg_channel_write_layer7_out_V_3 ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_done);

assign ap_channel_done_layer7_out_V_4 = ((ap_sync_reg_channel_write_layer7_out_V_4 ^ 1'b1) & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_done);

assign ap_channel_done_layer9_out_V = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V ^ 1'b1));

assign ap_channel_done_layer9_out_V_1 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_1 ^ 1'b1));

assign ap_channel_done_layer9_out_V_2 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_2 ^ 1'b1));

assign ap_channel_done_layer9_out_V_3 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_3 ^ 1'b1));

assign ap_channel_done_layer9_out_V_4 = (normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_done & (ap_sync_reg_channel_write_layer9_out_V_4 ^ 1'b1));

assign ap_done = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_done;

assign ap_idle = (relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_idle & relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_idle & pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_idle & normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_idle & (layer10_out_V_4_empty_n ^ 1'b1) & (layer10_out_V_3_empty_n ^ 1'b1) & (layer10_out_V_2_empty_n ^ 1'b1) & (layer10_out_V_1_empty_n ^ 1'b1) & (layer10_out_V_empty_n ^ 1'b1) & (layer9_out_V_4_empty_n ^ 1'b1) & (layer9_out_V_3_empty_n ^ 1'b1) & (layer9_out_V_2_empty_n ^ 1'b1) & (layer9_out_V_1_empty_n ^ 1'b1) & (layer9_out_V_empty_n ^ 1'b1) & (layer7_out_V_4_empty_n ^ 1'b1) & (layer7_out_V_3_empty_n ^ 1'b1) & (layer7_out_V_2_empty_n ^ 1'b1) & (layer7_out_V_1_empty_n ^ 1'b1) & (layer7_out_V_empty_n ^ 1'b1) & (layer5_out_V_empty_n ^ 1'b1) & (layer4_out_V_3_empty_n ^ 1'b1) & (layer4_out_V_2_empty_n ^ 1'b1) & (layer4_out_V_1_empty_n ^ 1'b1) & (layer4_out_V_empty_n ^ 1'b1) & (layer2_out_V_3_empty_n ^ 1'b1) & (layer2_out_V_2_empty_n ^ 1'b1) & (layer2_out_V_1_empty_n ^ 1'b1) & (layer2_out_V_empty_n ^ 1'b1) & dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_idle & dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_idle & conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_idle);

assign ap_ready = conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_ready;

assign ap_sync_channel_write_layer10_out_V = ((layer10_out_V_full_n & ap_channel_done_layer10_out_V) | ap_sync_reg_channel_write_layer10_out_V);

assign ap_sync_channel_write_layer10_out_V_1 = ((layer10_out_V_1_full_n & ap_channel_done_layer10_out_V_1) | ap_sync_reg_channel_write_layer10_out_V_1);

assign ap_sync_channel_write_layer10_out_V_2 = ((layer10_out_V_2_full_n & ap_channel_done_layer10_out_V_2) | ap_sync_reg_channel_write_layer10_out_V_2);

assign ap_sync_channel_write_layer10_out_V_3 = ((layer10_out_V_3_full_n & ap_channel_done_layer10_out_V_3) | ap_sync_reg_channel_write_layer10_out_V_3);

assign ap_sync_channel_write_layer10_out_V_4 = ((layer10_out_V_4_full_n & ap_channel_done_layer10_out_V_4) | ap_sync_reg_channel_write_layer10_out_V_4);

assign ap_sync_channel_write_layer2_out_V = ((layer2_out_V_full_n & ap_channel_done_layer2_out_V) | ap_sync_reg_channel_write_layer2_out_V);

assign ap_sync_channel_write_layer2_out_V_1 = ((layer2_out_V_1_full_n & ap_channel_done_layer2_out_V_1) | ap_sync_reg_channel_write_layer2_out_V_1);

assign ap_sync_channel_write_layer2_out_V_2 = ((layer2_out_V_2_full_n & ap_channel_done_layer2_out_V_2) | ap_sync_reg_channel_write_layer2_out_V_2);

assign ap_sync_channel_write_layer2_out_V_3 = ((layer2_out_V_3_full_n & ap_channel_done_layer2_out_V_3) | ap_sync_reg_channel_write_layer2_out_V_3);

assign ap_sync_channel_write_layer4_out_V = ((layer4_out_V_full_n & ap_channel_done_layer4_out_V) | ap_sync_reg_channel_write_layer4_out_V);

assign ap_sync_channel_write_layer4_out_V_1 = ((layer4_out_V_1_full_n & ap_channel_done_layer4_out_V_1) | ap_sync_reg_channel_write_layer4_out_V_1);

assign ap_sync_channel_write_layer4_out_V_2 = ((layer4_out_V_2_full_n & ap_channel_done_layer4_out_V_2) | ap_sync_reg_channel_write_layer4_out_V_2);

assign ap_sync_channel_write_layer4_out_V_3 = ((layer4_out_V_3_full_n & ap_channel_done_layer4_out_V_3) | ap_sync_reg_channel_write_layer4_out_V_3);

assign ap_sync_channel_write_layer7_out_V = ((layer7_out_V_full_n & ap_channel_done_layer7_out_V) | ap_sync_reg_channel_write_layer7_out_V);

assign ap_sync_channel_write_layer7_out_V_1 = ((layer7_out_V_1_full_n & ap_channel_done_layer7_out_V_1) | ap_sync_reg_channel_write_layer7_out_V_1);

assign ap_sync_channel_write_layer7_out_V_2 = ((layer7_out_V_2_full_n & ap_channel_done_layer7_out_V_2) | ap_sync_reg_channel_write_layer7_out_V_2);

assign ap_sync_channel_write_layer7_out_V_3 = ((layer7_out_V_3_full_n & ap_channel_done_layer7_out_V_3) | ap_sync_reg_channel_write_layer7_out_V_3);

assign ap_sync_channel_write_layer7_out_V_4 = ((layer7_out_V_4_full_n & ap_channel_done_layer7_out_V_4) | ap_sync_reg_channel_write_layer7_out_V_4);

assign ap_sync_channel_write_layer9_out_V = ((layer9_out_V_full_n & ap_channel_done_layer9_out_V) | ap_sync_reg_channel_write_layer9_out_V);

assign ap_sync_channel_write_layer9_out_V_1 = ((layer9_out_V_1_full_n & ap_channel_done_layer9_out_V_1) | ap_sync_reg_channel_write_layer9_out_V_1);

assign ap_sync_channel_write_layer9_out_V_2 = ((layer9_out_V_2_full_n & ap_channel_done_layer9_out_V_2) | ap_sync_reg_channel_write_layer9_out_V_2);

assign ap_sync_channel_write_layer9_out_V_3 = ((layer9_out_V_3_full_n & ap_channel_done_layer9_out_V_3) | ap_sync_reg_channel_write_layer9_out_V_3);

assign ap_sync_channel_write_layer9_out_V_4 = ((layer9_out_V_4_full_n & ap_channel_done_layer9_out_V_4) | ap_sync_reg_channel_write_layer9_out_V_4);

assign conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_continue = (ap_sync_channel_write_layer2_out_V_3 & ap_sync_channel_write_layer2_out_V_2 & ap_sync_channel_write_layer2_out_V_1 & ap_sync_channel_write_layer2_out_V);

assign conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_ap_start = ap_start;

assign conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_write = 1'b0;

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_continue = (ap_sync_channel_write_layer7_out_V_4 & ap_sync_channel_write_layer7_out_V_3 & ap_sync_channel_write_layer7_out_V_2 & ap_sync_channel_write_layer7_out_V_1 & ap_sync_channel_write_layer7_out_V);

assign dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_U0_ap_start = layer5_out_V_empty_n;

assign dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_continue = ap_continue;

assign dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_ap_start = (layer10_out_V_empty_n & layer10_out_V_4_empty_n & layer10_out_V_3_empty_n & layer10_out_V_2_empty_n & layer10_out_V_1_empty_n);

assign dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_0_write = 1'b0;

assign dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_1_write = 1'b0;

assign dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_2_write = 1'b0;

assign dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_3_write = 1'b0;

assign dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_4_write = 1'b0;

assign in_buf_address0 = conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_address0;

assign in_buf_address1 = 13'd0;

assign in_buf_ce0 = conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_ce0;

assign in_buf_ce1 = 1'b0;

assign in_buf_d0 = 768'd0;

assign in_buf_d1 = 768'd0;

assign in_buf_read = conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_2_U0_in_buf_write;

assign in_buf_we0 = 1'b0;

assign in_buf_we1 = 1'b0;

assign normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_continue = (ap_sync_channel_write_layer9_out_V_4 & ap_sync_channel_write_layer9_out_V_3 & ap_sync_channel_write_layer9_out_V_2 & ap_sync_channel_write_layer9_out_V_1 & ap_sync_channel_write_layer9_out_V);

assign normalize_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_U0_ap_start = (layer7_out_V_empty_n & layer7_out_V_4_empty_n & layer7_out_V_3_empty_n & layer7_out_V_2_empty_n & layer7_out_V_1_empty_n);

assign out_buf_0_address0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_0_address0;

assign out_buf_0_address1 = 13'd0;

assign out_buf_0_ce0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_0_ce0;

assign out_buf_0_ce1 = 1'b0;

assign out_buf_0_d0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_0_d0;

assign out_buf_0_d1 = 13'd0;

assign out_buf_0_we0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_0_we0;

assign out_buf_0_we1 = 1'b0;

assign out_buf_0_write = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_0_write;

assign out_buf_1_address0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_1_address0;

assign out_buf_1_address1 = 13'd0;

assign out_buf_1_ce0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_1_ce0;

assign out_buf_1_ce1 = 1'b0;

assign out_buf_1_d0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_1_d0;

assign out_buf_1_d1 = 13'd0;

assign out_buf_1_we0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_1_we0;

assign out_buf_1_we1 = 1'b0;

assign out_buf_1_write = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_1_write;

assign out_buf_2_address0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_2_address0;

assign out_buf_2_address1 = 13'd0;

assign out_buf_2_ce0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_2_ce0;

assign out_buf_2_ce1 = 1'b0;

assign out_buf_2_d0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_2_d0;

assign out_buf_2_d1 = 13'd0;

assign out_buf_2_we0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_2_we0;

assign out_buf_2_we1 = 1'b0;

assign out_buf_2_write = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_2_write;

assign out_buf_3_address0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_3_address0;

assign out_buf_3_address1 = 13'd0;

assign out_buf_3_ce0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_3_ce0;

assign out_buf_3_ce1 = 1'b0;

assign out_buf_3_d0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_3_d0;

assign out_buf_3_d1 = 13'd0;

assign out_buf_3_we0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_3_we0;

assign out_buf_3_we1 = 1'b0;

assign out_buf_3_write = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_3_write;

assign out_buf_4_address0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_4_address0;

assign out_buf_4_address1 = 13'd0;

assign out_buf_4_ce0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_4_ce0;

assign out_buf_4_ce1 = 1'b0;

assign out_buf_4_d0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_4_d0;

assign out_buf_4_d1 = 13'd0;

assign out_buf_4_we0 = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_4_we0;

assign out_buf_4_we1 = 1'b0;

assign out_buf_4_write = dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config11_U0_out_buf_4_write;

assign pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_continue = layer5_out_V_full_n;

assign pooling2d_cl_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config5_U0_ap_start = (layer4_out_V_empty_n & layer4_out_V_3_empty_n & layer4_out_V_2_empty_n & layer4_out_V_1_empty_n);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_continue = (ap_sync_channel_write_layer10_out_V_4 & ap_sync_channel_write_layer10_out_V_3 & ap_sync_channel_write_layer10_out_V_2 & ap_sync_channel_write_layer10_out_V_1 & ap_sync_channel_write_layer10_out_V);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config10_U0_ap_start = (layer9_out_V_empty_n & layer9_out_V_4_empty_n & layer9_out_V_3_empty_n & layer9_out_V_2_empty_n & layer9_out_V_1_empty_n);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_continue = (ap_sync_channel_write_layer4_out_V_3 & ap_sync_channel_write_layer4_out_V_2 & ap_sync_channel_write_layer4_out_V_1 & ap_sync_channel_write_layer4_out_V);

assign relu_ap_fixed_16_6_5_3_0_ap_ufixed_6_0_4_0_0_relu_config4_U0_ap_start = (layer2_out_V_empty_n & layer2_out_V_3_empty_n & layer2_out_V_2_empty_n & layer2_out_V_1_empty_n);

endmodule //alveo_hls4ml_myproject
