ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.isr_bouton,"ax",%progbits
  21              		.align	2
  22              		.global	isr_bouton
  23              		.thumb
  24              		.thumb_func
  25              		.type	isr_bouton, %function
  26              	isr_bouton:
  27              	.LFB660:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /******************************************************************************
   2:main_cm4.c    **** 
   3:main_cm4.c    **** ********************************************************************************/
   4:main_cm4.c    **** 
   5:main_cm4.c    **** #include "project.h"
   6:main_cm4.c    **** #include "GUI.h"
   7:main_cm4.c    **** #include "pervasive_eink_hardware_driver.h"
   8:main_cm4.c    **** #include "cy_eink_library.h"
   9:main_cm4.c    **** #include "LCDConf.h"
  10:main_cm4.c    **** #include <stdlib.h>
  11:main_cm4.c    **** 
  12:main_cm4.c    **** //#include <stdio.h>  //?
  13:main_cm4.c    **** //#include <unistd.h> //?
  14:main_cm4.c    **** 
  15:main_cm4.c    **** #include "FreeRTOS.h"
  16:main_cm4.c    **** #include "queue.h"
  17:main_cm4.c    **** #include "task.h"     
  18:main_cm4.c    **** #include "semphr.h"
  19:main_cm4.c    **** #include "params.h"
  20:main_cm4.c    **** 
  21:main_cm4.c    **** 
  22:main_cm4.c    **** 
  23:main_cm4.c    **** #include "display_task.h"
  24:main_cm4.c    **** #include "touch_task.h"
  25:main_cm4.c    **** 
  26:main_cm4.c    **** 
  27:main_cm4.c    **** 
  28:main_cm4.c    **** /* Priorities of user tasks in this project */
  29:main_cm4.c    **** #define TASK_TOUCH_PRIORITY         (10u)
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 2


  30:main_cm4.c    **** #define TASK_DISPLAY_PRIORITY       (5u)
  31:main_cm4.c    **** #define TASK_BOUTON_PRIORITY        (4u)
  32:main_cm4.c    **** 
  33:main_cm4.c    **** 
  34:main_cm4.c    **** /* Stack sizes of user tasks in this project */
  35:main_cm4.c    **** #define DISPLAY_TASK_STACK_SIZE     (1024u)
  36:main_cm4.c    **** #define TOUCH_TASK_STACK_SIZE       (configMINIMAL_STACK_SIZE)
  37:main_cm4.c    **** #define BOUTON_TASK_STACK_SIZE      (configMINIMAL_STACK_SIZE)
  38:main_cm4.c    **** 
  39:main_cm4.c    **** 
  40:main_cm4.c    **** 
  41:main_cm4.c    **** 
  42:main_cm4.c    **** volatile SemaphoreHandle_t bouton_semph;
  43:main_cm4.c    **** 
  44:main_cm4.c    **** 
  45:main_cm4.c    **** 
  46:main_cm4.c    **** 
  47:main_cm4.c    **** 
  48:main_cm4.c    **** 
  49:main_cm4.c    **** // Image buffer cache //
  50:main_cm4.c    **** //uint8 imageBufferCache[CY_EINK_FRAME_SIZE] = {0};
  51:main_cm4.c    **** 
  52:main_cm4.c    **** 
  53:main_cm4.c    **** 
  54:main_cm4.c    **** 
  55:main_cm4.c    **** 
  56:main_cm4.c    **** 
  57:main_cm4.c    **** 
  58:main_cm4.c    **** /*******************************************************************************
  59:main_cm4.c    **** * Function Name: void UpdateDisplay(void)
  60:main_cm4.c    **** ********************************************************************************
  61:main_cm4.c    **** *
  62:main_cm4.c    **** * Summary: This function updates the display with the data in the display 
  63:main_cm4.c    **** *			buffer.  The function first transfers the content of the EmWin
  64:main_cm4.c    **** *			display buffer to the primary EInk display buffer.  Then it calls
  65:main_cm4.c    **** *			the Cy_EINK_ShowFrame function to update the display, and then
  66:main_cm4.c    **** *			it copies the EmWin display buffer to the Eink display cache buffer
  67:main_cm4.c    **** *
  68:main_cm4.c    **** * Parameters:
  69:main_cm4.c    **** *  None
  70:main_cm4.c    **** *
  71:main_cm4.c    **** * Return:
  72:main_cm4.c    **** *  None
  73:main_cm4.c    **** *
  74:main_cm4.c    **** * Side Effects:
  75:main_cm4.c    **** *  It takes about a second to refresh the display.  This is a blocking function
  76:main_cm4.c    **** *  and only returns after the display refresh
  77:main_cm4.c    **** *
  78:main_cm4.c    **** *******************************************************************************/
  79:main_cm4.c    **** 
  80:main_cm4.c    **** 
  81:main_cm4.c    **** /*******************************************************************************
  82:main_cm4.c    **** * Function Name: void ClearScreen(void)
  83:main_cm4.c    **** ********************************************************************************
  84:main_cm4.c    **** *
  85:main_cm4.c    **** * Summary: This function clears the screen
  86:main_cm4.c    **** *
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 3


  87:main_cm4.c    **** * Parameters:
  88:main_cm4.c    **** *  None
  89:main_cm4.c    **** *
  90:main_cm4.c    **** * Return:
  91:main_cm4.c    **** *  None
  92:main_cm4.c    **** *
  93:main_cm4.c    **** *******************************************************************************/
  94:main_cm4.c    **** 
  95:main_cm4.c    **** 
  96:main_cm4.c    **** 
  97:main_cm4.c    **** /*******************************************************************************
  98:main_cm4.c    **** * Function Name: void WaitforSwitchPressAndRelease(void)
  99:main_cm4.c    **** ********************************************************************************
 100:main_cm4.c    **** *
 101:main_cm4.c    **** * Summary: This implements a simple "Wait for button press and release"
 102:main_cm4.c    **** *			function.  It first waits for the button to be pressed and then
 103:main_cm4.c    **** *			waits for the button to be released.
 104:main_cm4.c    **** *
 105:main_cm4.c    **** * Parameters:
 106:main_cm4.c    **** *  None
 107:main_cm4.c    **** *
 108:main_cm4.c    **** * Return:
 109:main_cm4.c    **** *  None
 110:main_cm4.c    **** *
 111:main_cm4.c    **** * Side Effects:
 112:main_cm4.c    **** *  This is a blocking function and exits only on a button press and release
 113:main_cm4.c    **** *
 114:main_cm4.c    **** *******************************************************************************/
 115:main_cm4.c    **** /*
 116:main_cm4.c    **** void WaitforSwitchPressAndRelease(void)
 117:main_cm4.c    **** {
 118:main_cm4.c    ****     // Wait for SW2 to be pressed 
 119:main_cm4.c    ****     while(Status_SW2_Read() != 0);
 120:main_cm4.c    ****     
 121:main_cm4.c    ****     // Wait for SW2 to be released
 122:main_cm4.c    ****     while(Status_SW2_Read() == 0);
 123:main_cm4.c    **** }
 124:main_cm4.c    **** */
 125:main_cm4.c    **** 
 126:main_cm4.c    **** /*******************************************************************************
 127:main_cm4.c    **** * Function Name: int main(void)
 128:main_cm4.c    **** ********************************************************************************
 129:main_cm4.c    **** *
 130:main_cm4.c    **** * Summary: Ã€ Remplir
 131:main_cm4.c    **** *
 132:main_cm4.c    **** * Parameters:
 133:main_cm4.c    **** *  None
 134:main_cm4.c    **** *
 135:main_cm4.c    **** * Return:
 136:main_cm4.c    **** *  None
 137:main_cm4.c    **** *
 138:main_cm4.c    **** *******************************************************************************/
 139:main_cm4.c    **** 
 140:main_cm4.c    **** 
 141:main_cm4.c    **** 
 142:main_cm4.c    **** void isr_bouton(void){
  29              		.loc 1 142 0
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 4


  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
 143:main_cm4.c    ****     //touch_data_t currentTouch = BUTTON2_TOUCHED;
 144:main_cm4.c    ****     //xQueueSendFromISR(touchDataQ, &currentTouch, NULL);
 145:main_cm4.c    **** 
 146:main_cm4.c    **** 
 147:main_cm4.c    ****     
 148:main_cm4.c    ****     xSemaphoreGiveFromISR(bouton_semph, NULL);
  37              		.loc 1 148 0
  38 0002 0F4B     		ldr	r3, .L4
  39 0004 1868     		ldr	r0, [r3]
  40 0006 0021     		movs	r1, #0
  41 0008 FFF7FEFF 		bl	xQueueGiveFromISR
  42              	.LVL0:
 149:main_cm4.c    ****     CyDelay(1000);      // more or less ??
  43              		.loc 1 149 0
  44 000c 4FF47A70 		mov	r0, #1000
  45 0010 FFF7FEFF 		bl	Cy_SysLib_Delay
  46              	.LVL1:
  47              	.LBB14:
  48              	.LBB15:
  49              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 5


  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 6


  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 7


 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 8


 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 9


 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 10


 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 11


 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 12


 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 13


 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 14


 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 15


 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 16


 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 17


 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 18


 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 19


 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 20


 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 21


 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 22


1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 23


1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 24


1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 25


1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 26


1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 27


1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 28


1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 29


1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 30


1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 31


1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 32


1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  50              		.loc 2 1603 0
  51 0014 0B4B     		ldr	r3, .L4+4
  52 0016 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
  53              		.loc 2 1605 0
  54 0018 1022     		movs	r2, #16
  55 001a 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  56              		.loc 2 1608 0
  57 001c 5B69     		ldr	r3, [r3, #20]
  58              	.LVL2:
  59              	.LBE15:
  60              	.LBE14:
 150:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(Bouton_0_PORT, Bouton_0_NUM);
 151:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
  61              		.loc 1 151 0
  62 001e 0A4B     		ldr	r3, .L4+8
  63 0020 B3F90030 		ldrsh	r3, [r3]
  64              	.LVL3:
  65              	.LBB16:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 33


  66              	.LBB17:
  67              		.file 3 ".\\CMSIS\\Core\\Include/core_cm4.h"
   1:.\CMSIS\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\CMSIS\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\CMSIS\Core\Include/core_cm4.h ****  * @version  V5.0.7
   5:.\CMSIS\Core\Include/core_cm4.h ****  * @date     28. May 2018
   6:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/core_cm4.h **** /*
   8:.\CMSIS\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:.\CMSIS\Core\Include/core_cm4.h ****  *
  10:.\CMSIS\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/core_cm4.h ****  *
  12:.\CMSIS\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/core_cm4.h ****  *
  16:.\CMSIS\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/core_cm4.h ****  *
  18:.\CMSIS\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/core_cm4.h ****  */
  24:.\CMSIS\Core\Include/core_cm4.h **** 
  25:.\CMSIS\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\CMSIS\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\CMSIS\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\CMSIS\Core\Include/core_cm4.h **** #endif
  30:.\CMSIS\Core\Include/core_cm4.h **** 
  31:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:.\CMSIS\Core\Include/core_cm4.h **** 
  34:.\CMSIS\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\CMSIS\Core\Include/core_cm4.h **** 
  36:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
  38:.\CMSIS\Core\Include/core_cm4.h **** #endif
  39:.\CMSIS\Core\Include/core_cm4.h **** 
  40:.\CMSIS\Core\Include/core_cm4.h **** /**
  41:.\CMSIS\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\CMSIS\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\CMSIS\Core\Include/core_cm4.h **** 
  44:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\CMSIS\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\CMSIS\Core\Include/core_cm4.h **** 
  47:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\CMSIS\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\CMSIS\Core\Include/core_cm4.h **** 
  50:.\CMSIS\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\CMSIS\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\CMSIS\Core\Include/core_cm4.h ****  */
  53:.\CMSIS\Core\Include/core_cm4.h **** 
  54:.\CMSIS\Core\Include/core_cm4.h **** 
  55:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 34


  56:.\CMSIS\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\CMSIS\Core\Include/core_cm4.h **** /**
  59:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\CMSIS\Core\Include/core_cm4.h ****   @{
  61:.\CMSIS\Core\Include/core_cm4.h ****  */
  62:.\CMSIS\Core\Include/core_cm4.h **** 
  63:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\CMSIS\Core\Include/core_cm4.h ****  
  65:.\CMSIS\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\CMSIS\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\CMSIS\Core\Include/core_cm4.h **** 
  71:.\CMSIS\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\CMSIS\Core\Include/core_cm4.h **** 
  73:.\CMSIS\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\CMSIS\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:.\CMSIS\Core\Include/core_cm4.h **** */
  76:.\CMSIS\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\CMSIS\Core\Include/core_cm4.h ****     #else
  81:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  84:.\CMSIS\Core\Include/core_cm4.h ****   #else
  85:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  87:.\CMSIS\Core\Include/core_cm4.h **** 
  88:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\CMSIS\Core\Include/core_cm4.h ****     #else
  93:.\CMSIS\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  96:.\CMSIS\Core\Include/core_cm4.h ****   #else
  97:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  99:.\CMSIS\Core\Include/core_cm4.h **** 
 100:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\CMSIS\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\CMSIS\Core\Include/core_cm4.h ****     #else
 105:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 108:.\CMSIS\Core\Include/core_cm4.h ****   #else
 109:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 111:.\CMSIS\Core\Include/core_cm4.h **** 
 112:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 35


 113:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\CMSIS\Core\Include/core_cm4.h ****     #else
 117:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 120:.\CMSIS\Core\Include/core_cm4.h ****   #else
 121:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 123:.\CMSIS\Core\Include/core_cm4.h **** 
 124:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\CMSIS\Core\Include/core_cm4.h ****     #else
 129:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 132:.\CMSIS\Core\Include/core_cm4.h ****   #else
 133:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 135:.\CMSIS\Core\Include/core_cm4.h **** 
 136:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\CMSIS\Core\Include/core_cm4.h ****     #else
 141:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 144:.\CMSIS\Core\Include/core_cm4.h ****   #else
 145:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 147:.\CMSIS\Core\Include/core_cm4.h **** 
 148:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\CMSIS\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\CMSIS\Core\Include/core_cm4.h ****     #else
 153:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 156:.\CMSIS\Core\Include/core_cm4.h ****   #else
 157:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 159:.\CMSIS\Core\Include/core_cm4.h **** 
 160:.\CMSIS\Core\Include/core_cm4.h **** #endif
 161:.\CMSIS\Core\Include/core_cm4.h **** 
 162:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\CMSIS\Core\Include/core_cm4.h **** 
 164:.\CMSIS\Core\Include/core_cm4.h **** 
 165:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\CMSIS\Core\Include/core_cm4.h **** }
 167:.\CMSIS\Core\Include/core_cm4.h **** #endif
 168:.\CMSIS\Core\Include/core_cm4.h **** 
 169:.\CMSIS\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 36


 170:.\CMSIS\Core\Include/core_cm4.h **** 
 171:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\CMSIS\Core\Include/core_cm4.h **** 
 173:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\CMSIS\Core\Include/core_cm4.h **** 
 176:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
 178:.\CMSIS\Core\Include/core_cm4.h **** #endif
 179:.\CMSIS\Core\Include/core_cm4.h **** 
 180:.\CMSIS\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\CMSIS\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\CMSIS\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 186:.\CMSIS\Core\Include/core_cm4.h **** 
 187:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 191:.\CMSIS\Core\Include/core_cm4.h **** 
 192:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\CMSIS\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 196:.\CMSIS\Core\Include/core_cm4.h **** 
 197:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:.\CMSIS\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 201:.\CMSIS\Core\Include/core_cm4.h **** 
 202:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:.\CMSIS\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 206:.\CMSIS\Core\Include/core_cm4.h **** #endif
 207:.\CMSIS\Core\Include/core_cm4.h **** 
 208:.\CMSIS\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:.\CMSIS\Core\Include/core_cm4.h **** /**
 210:.\CMSIS\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:.\CMSIS\Core\Include/core_cm4.h **** 
 212:.\CMSIS\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:.\CMSIS\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:.\CMSIS\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:.\CMSIS\Core\Include/core_cm4.h **** */
 216:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 217:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:.\CMSIS\Core\Include/core_cm4.h **** #else
 219:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:.\CMSIS\Core\Include/core_cm4.h **** #endif
 221:.\CMSIS\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:.\CMSIS\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:.\CMSIS\Core\Include/core_cm4.h **** 
 224:.\CMSIS\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 225:.\CMSIS\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:.\CMSIS\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 37


 227:.\CMSIS\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:.\CMSIS\Core\Include/core_cm4.h **** 
 229:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:.\CMSIS\Core\Include/core_cm4.h **** 
 231:.\CMSIS\Core\Include/core_cm4.h **** 
 232:.\CMSIS\Core\Include/core_cm4.h **** 
 233:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
 234:.\CMSIS\Core\Include/core_cm4.h ****  *                 Register Abstraction
 235:.\CMSIS\Core\Include/core_cm4.h ****   Core Register contain:
 236:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register
 237:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Register
 238:.\CMSIS\Core\Include/core_cm4.h ****   - Core SCB Register
 239:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Register
 240:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Register
 241:.\CMSIS\Core\Include/core_cm4.h ****   - Core MPU Register
 242:.\CMSIS\Core\Include/core_cm4.h ****   - Core FPU Register
 243:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
 244:.\CMSIS\Core\Include/core_cm4.h **** /**
 245:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:.\CMSIS\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:.\CMSIS\Core\Include/core_cm4.h **** */
 248:.\CMSIS\Core\Include/core_cm4.h **** 
 249:.\CMSIS\Core\Include/core_cm4.h **** /**
 250:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:.\CMSIS\Core\Include/core_cm4.h ****   @{
 254:.\CMSIS\Core\Include/core_cm4.h ****  */
 255:.\CMSIS\Core\Include/core_cm4.h **** 
 256:.\CMSIS\Core\Include/core_cm4.h **** /**
 257:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:.\CMSIS\Core\Include/core_cm4.h ****  */
 259:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 260:.\CMSIS\Core\Include/core_cm4.h **** {
 261:.\CMSIS\Core\Include/core_cm4.h ****   struct
 262:.\CMSIS\Core\Include/core_cm4.h ****   {
 263:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:.\CMSIS\Core\Include/core_cm4.h **** } APSR_Type;
 274:.\CMSIS\Core\Include/core_cm4.h **** 
 275:.\CMSIS\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 276:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:.\CMSIS\Core\Include/core_cm4.h **** 
 279:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:.\CMSIS\Core\Include/core_cm4.h **** 
 282:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 38


 284:.\CMSIS\Core\Include/core_cm4.h **** 
 285:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:.\CMSIS\Core\Include/core_cm4.h **** 
 288:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:.\CMSIS\Core\Include/core_cm4.h **** 
 291:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:.\CMSIS\Core\Include/core_cm4.h **** 
 294:.\CMSIS\Core\Include/core_cm4.h **** 
 295:.\CMSIS\Core\Include/core_cm4.h **** /**
 296:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:.\CMSIS\Core\Include/core_cm4.h ****  */
 298:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 299:.\CMSIS\Core\Include/core_cm4.h **** {
 300:.\CMSIS\Core\Include/core_cm4.h ****   struct
 301:.\CMSIS\Core\Include/core_cm4.h ****   {
 302:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:.\CMSIS\Core\Include/core_cm4.h **** } IPSR_Type;
 307:.\CMSIS\Core\Include/core_cm4.h **** 
 308:.\CMSIS\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 309:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:.\CMSIS\Core\Include/core_cm4.h **** 
 312:.\CMSIS\Core\Include/core_cm4.h **** 
 313:.\CMSIS\Core\Include/core_cm4.h **** /**
 314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:.\CMSIS\Core\Include/core_cm4.h ****  */
 316:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 317:.\CMSIS\Core\Include/core_cm4.h **** {
 318:.\CMSIS\Core\Include/core_cm4.h ****   struct
 319:.\CMSIS\Core\Include/core_cm4.h ****   {
 320:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:.\CMSIS\Core\Include/core_cm4.h **** } xPSR_Type;
 335:.\CMSIS\Core\Include/core_cm4.h **** 
 336:.\CMSIS\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 337:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:.\CMSIS\Core\Include/core_cm4.h **** 
 340:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 39


 341:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:.\CMSIS\Core\Include/core_cm4.h **** 
 343:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:.\CMSIS\Core\Include/core_cm4.h **** 
 346:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:.\CMSIS\Core\Include/core_cm4.h **** 
 349:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:.\CMSIS\Core\Include/core_cm4.h **** 
 352:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:.\CMSIS\Core\Include/core_cm4.h **** 
 355:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:.\CMSIS\Core\Include/core_cm4.h **** 
 358:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:.\CMSIS\Core\Include/core_cm4.h **** 
 361:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:.\CMSIS\Core\Include/core_cm4.h **** 
 364:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:.\CMSIS\Core\Include/core_cm4.h **** 
 367:.\CMSIS\Core\Include/core_cm4.h **** 
 368:.\CMSIS\Core\Include/core_cm4.h **** /**
 369:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:.\CMSIS\Core\Include/core_cm4.h ****  */
 371:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 372:.\CMSIS\Core\Include/core_cm4.h **** {
 373:.\CMSIS\Core\Include/core_cm4.h ****   struct
 374:.\CMSIS\Core\Include/core_cm4.h ****   {
 375:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:.\CMSIS\Core\Include/core_cm4.h **** } CONTROL_Type;
 382:.\CMSIS\Core\Include/core_cm4.h **** 
 383:.\CMSIS\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:.\CMSIS\Core\Include/core_cm4.h **** 
 387:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:.\CMSIS\Core\Include/core_cm4.h **** 
 390:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:.\CMSIS\Core\Include/core_cm4.h **** 
 393:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:.\CMSIS\Core\Include/core_cm4.h **** 
 395:.\CMSIS\Core\Include/core_cm4.h **** 
 396:.\CMSIS\Core\Include/core_cm4.h **** /**
 397:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 40


 398:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:.\CMSIS\Core\Include/core_cm4.h ****   @{
 401:.\CMSIS\Core\Include/core_cm4.h ****  */
 402:.\CMSIS\Core\Include/core_cm4.h **** 
 403:.\CMSIS\Core\Include/core_cm4.h **** /**
 404:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:.\CMSIS\Core\Include/core_cm4.h ****  */
 406:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 407:.\CMSIS\Core\Include/core_cm4.h **** {
 408:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:.\CMSIS\Core\Include/core_cm4.h **** }  NVIC_Type;
 422:.\CMSIS\Core\Include/core_cm4.h **** 
 423:.\CMSIS\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:.\CMSIS\Core\Include/core_cm4.h **** 
 427:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:.\CMSIS\Core\Include/core_cm4.h **** 
 429:.\CMSIS\Core\Include/core_cm4.h **** 
 430:.\CMSIS\Core\Include/core_cm4.h **** /**
 431:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:.\CMSIS\Core\Include/core_cm4.h ****   @{
 435:.\CMSIS\Core\Include/core_cm4.h ****  */
 436:.\CMSIS\Core\Include/core_cm4.h **** 
 437:.\CMSIS\Core\Include/core_cm4.h **** /**
 438:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:.\CMSIS\Core\Include/core_cm4.h ****  */
 440:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 441:.\CMSIS\Core\Include/core_cm4.h **** {
 442:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 41


 455:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:.\CMSIS\Core\Include/core_cm4.h **** } SCB_Type;
 464:.\CMSIS\Core\Include/core_cm4.h **** 
 465:.\CMSIS\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:.\CMSIS\Core\Include/core_cm4.h **** 
 469:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:.\CMSIS\Core\Include/core_cm4.h **** 
 472:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:.\CMSIS\Core\Include/core_cm4.h **** 
 475:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:.\CMSIS\Core\Include/core_cm4.h **** 
 478:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:.\CMSIS\Core\Include/core_cm4.h **** 
 481:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:.\CMSIS\Core\Include/core_cm4.h **** 
 485:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:.\CMSIS\Core\Include/core_cm4.h **** 
 488:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:.\CMSIS\Core\Include/core_cm4.h **** 
 491:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:.\CMSIS\Core\Include/core_cm4.h **** 
 494:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:.\CMSIS\Core\Include/core_cm4.h **** 
 497:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:.\CMSIS\Core\Include/core_cm4.h **** 
 500:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:.\CMSIS\Core\Include/core_cm4.h **** 
 503:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:.\CMSIS\Core\Include/core_cm4.h **** 
 506:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:.\CMSIS\Core\Include/core_cm4.h **** 
 509:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 42


 512:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:.\CMSIS\Core\Include/core_cm4.h **** 
 516:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:.\CMSIS\Core\Include/core_cm4.h **** 
 520:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:.\CMSIS\Core\Include/core_cm4.h **** 
 523:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:.\CMSIS\Core\Include/core_cm4.h **** 
 526:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:.\CMSIS\Core\Include/core_cm4.h **** 
 529:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:.\CMSIS\Core\Include/core_cm4.h **** 
 532:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:.\CMSIS\Core\Include/core_cm4.h **** 
 535:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:.\CMSIS\Core\Include/core_cm4.h **** 
 538:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:.\CMSIS\Core\Include/core_cm4.h **** 
 542:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:.\CMSIS\Core\Include/core_cm4.h **** 
 545:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:.\CMSIS\Core\Include/core_cm4.h **** 
 548:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:.\CMSIS\Core\Include/core_cm4.h **** 
 552:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:.\CMSIS\Core\Include/core_cm4.h **** 
 555:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:.\CMSIS\Core\Include/core_cm4.h **** 
 558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:.\CMSIS\Core\Include/core_cm4.h **** 
 561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:.\CMSIS\Core\Include/core_cm4.h **** 
 564:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:.\CMSIS\Core\Include/core_cm4.h **** 
 567:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 43


 569:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:.\CMSIS\Core\Include/core_cm4.h **** 
 571:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:.\CMSIS\Core\Include/core_cm4.h **** 
 574:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:.\CMSIS\Core\Include/core_cm4.h **** 
 577:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:.\CMSIS\Core\Include/core_cm4.h **** 
 580:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:.\CMSIS\Core\Include/core_cm4.h **** 
 583:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:.\CMSIS\Core\Include/core_cm4.h **** 
 586:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:.\CMSIS\Core\Include/core_cm4.h **** 
 589:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:.\CMSIS\Core\Include/core_cm4.h **** 
 592:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:.\CMSIS\Core\Include/core_cm4.h **** 
 595:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:.\CMSIS\Core\Include/core_cm4.h **** 
 598:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:.\CMSIS\Core\Include/core_cm4.h **** 
 601:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:.\CMSIS\Core\Include/core_cm4.h **** 
 604:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:.\CMSIS\Core\Include/core_cm4.h **** 
 607:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:.\CMSIS\Core\Include/core_cm4.h **** 
 610:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:.\CMSIS\Core\Include/core_cm4.h **** 
 614:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:.\CMSIS\Core\Include/core_cm4.h **** 
 617:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:.\CMSIS\Core\Include/core_cm4.h **** 
 620:.\CMSIS\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:.\CMSIS\Core\Include/core_cm4.h **** 
 624:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 44


 626:.\CMSIS\Core\Include/core_cm4.h **** 
 627:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:.\CMSIS\Core\Include/core_cm4.h **** 
 630:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:.\CMSIS\Core\Include/core_cm4.h **** 
 633:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:.\CMSIS\Core\Include/core_cm4.h **** 
 636:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:.\CMSIS\Core\Include/core_cm4.h **** 
 639:.\CMSIS\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:.\CMSIS\Core\Include/core_cm4.h **** 
 643:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:.\CMSIS\Core\Include/core_cm4.h **** 
 646:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:.\CMSIS\Core\Include/core_cm4.h **** 
 649:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:.\CMSIS\Core\Include/core_cm4.h **** 
 652:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:.\CMSIS\Core\Include/core_cm4.h **** 
 655:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:.\CMSIS\Core\Include/core_cm4.h **** 
 658:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:.\CMSIS\Core\Include/core_cm4.h **** 
 661:.\CMSIS\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:.\CMSIS\Core\Include/core_cm4.h **** 
 665:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:.\CMSIS\Core\Include/core_cm4.h **** 
 668:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:.\CMSIS\Core\Include/core_cm4.h **** 
 671:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:.\CMSIS\Core\Include/core_cm4.h **** 
 674:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:.\CMSIS\Core\Include/core_cm4.h **** 
 677:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:.\CMSIS\Core\Include/core_cm4.h **** 
 680:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 45


 683:.\CMSIS\Core\Include/core_cm4.h **** 
 684:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:.\CMSIS\Core\Include/core_cm4.h **** 
 687:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:.\CMSIS\Core\Include/core_cm4.h **** 
 690:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:.\CMSIS\Core\Include/core_cm4.h **** 
 694:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:.\CMSIS\Core\Include/core_cm4.h **** 
 697:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:.\CMSIS\Core\Include/core_cm4.h **** 
 700:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:.\CMSIS\Core\Include/core_cm4.h **** 
 703:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:.\CMSIS\Core\Include/core_cm4.h **** 
 706:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:.\CMSIS\Core\Include/core_cm4.h **** 
 708:.\CMSIS\Core\Include/core_cm4.h **** 
 709:.\CMSIS\Core\Include/core_cm4.h **** /**
 710:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:.\CMSIS\Core\Include/core_cm4.h ****   @{
 714:.\CMSIS\Core\Include/core_cm4.h ****  */
 715:.\CMSIS\Core\Include/core_cm4.h **** 
 716:.\CMSIS\Core\Include/core_cm4.h **** /**
 717:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:.\CMSIS\Core\Include/core_cm4.h ****  */
 719:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 720:.\CMSIS\Core\Include/core_cm4.h **** {
 721:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:.\CMSIS\Core\Include/core_cm4.h **** } SCnSCB_Type;
 725:.\CMSIS\Core\Include/core_cm4.h **** 
 726:.\CMSIS\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:.\CMSIS\Core\Include/core_cm4.h **** 
 730:.\CMSIS\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:.\CMSIS\Core\Include/core_cm4.h **** 
 734:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:.\CMSIS\Core\Include/core_cm4.h **** 
 737:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 46


 740:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:.\CMSIS\Core\Include/core_cm4.h **** 
 743:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:.\CMSIS\Core\Include/core_cm4.h **** 
 746:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:.\CMSIS\Core\Include/core_cm4.h **** 
 748:.\CMSIS\Core\Include/core_cm4.h **** 
 749:.\CMSIS\Core\Include/core_cm4.h **** /**
 750:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:.\CMSIS\Core\Include/core_cm4.h ****   @{
 754:.\CMSIS\Core\Include/core_cm4.h ****  */
 755:.\CMSIS\Core\Include/core_cm4.h **** 
 756:.\CMSIS\Core\Include/core_cm4.h **** /**
 757:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:.\CMSIS\Core\Include/core_cm4.h ****  */
 759:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 760:.\CMSIS\Core\Include/core_cm4.h **** {
 761:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:.\CMSIS\Core\Include/core_cm4.h **** } SysTick_Type;
 766:.\CMSIS\Core\Include/core_cm4.h **** 
 767:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:.\CMSIS\Core\Include/core_cm4.h **** 
 771:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:.\CMSIS\Core\Include/core_cm4.h **** 
 774:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:.\CMSIS\Core\Include/core_cm4.h **** 
 777:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:.\CMSIS\Core\Include/core_cm4.h **** 
 780:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:.\CMSIS\Core\Include/core_cm4.h **** 
 784:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:.\CMSIS\Core\Include/core_cm4.h **** 
 788:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:.\CMSIS\Core\Include/core_cm4.h **** 
 792:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:.\CMSIS\Core\Include/core_cm4.h **** 
 795:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 47


 797:.\CMSIS\Core\Include/core_cm4.h **** 
 798:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:.\CMSIS\Core\Include/core_cm4.h **** 
 800:.\CMSIS\Core\Include/core_cm4.h **** 
 801:.\CMSIS\Core\Include/core_cm4.h **** /**
 802:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:.\CMSIS\Core\Include/core_cm4.h ****   @{
 806:.\CMSIS\Core\Include/core_cm4.h ****  */
 807:.\CMSIS\Core\Include/core_cm4.h **** 
 808:.\CMSIS\Core\Include/core_cm4.h **** /**
 809:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:.\CMSIS\Core\Include/core_cm4.h ****  */
 811:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 812:.\CMSIS\Core\Include/core_cm4.h **** {
 813:.\CMSIS\Core\Include/core_cm4.h ****   __OM  union
 814:.\CMSIS\Core\Include/core_cm4.h ****   {
 815:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:.\CMSIS\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:.\CMSIS\Core\Include/core_cm4.h **** } ITM_Type;
 846:.\CMSIS\Core\Include/core_cm4.h **** 
 847:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:.\CMSIS\Core\Include/core_cm4.h **** 
 851:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 48


 854:.\CMSIS\Core\Include/core_cm4.h **** 
 855:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:.\CMSIS\Core\Include/core_cm4.h **** 
 858:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:.\CMSIS\Core\Include/core_cm4.h **** 
 861:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:.\CMSIS\Core\Include/core_cm4.h **** 
 864:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:.\CMSIS\Core\Include/core_cm4.h **** 
 867:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:.\CMSIS\Core\Include/core_cm4.h **** 
 870:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:.\CMSIS\Core\Include/core_cm4.h **** 
 873:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:.\CMSIS\Core\Include/core_cm4.h **** 
 876:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:.\CMSIS\Core\Include/core_cm4.h **** 
 879:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:.\CMSIS\Core\Include/core_cm4.h **** 
 883:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:.\CMSIS\Core\Include/core_cm4.h **** 
 887:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:.\CMSIS\Core\Include/core_cm4.h **** 
 891:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:.\CMSIS\Core\Include/core_cm4.h **** 
 895:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:.\CMSIS\Core\Include/core_cm4.h **** 
 898:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:.\CMSIS\Core\Include/core_cm4.h **** 
 901:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:.\CMSIS\Core\Include/core_cm4.h **** 
 903:.\CMSIS\Core\Include/core_cm4.h **** 
 904:.\CMSIS\Core\Include/core_cm4.h **** /**
 905:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:.\CMSIS\Core\Include/core_cm4.h ****   @{
 909:.\CMSIS\Core\Include/core_cm4.h ****  */
 910:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 49


 911:.\CMSIS\Core\Include/core_cm4.h **** /**
 912:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:.\CMSIS\Core\Include/core_cm4.h ****  */
 914:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 915:.\CMSIS\Core\Include/core_cm4.h **** {
 916:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:.\CMSIS\Core\Include/core_cm4.h **** } DWT_Type;
 940:.\CMSIS\Core\Include/core_cm4.h **** 
 941:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:.\CMSIS\Core\Include/core_cm4.h **** 
 945:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:.\CMSIS\Core\Include/core_cm4.h **** 
 948:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:.\CMSIS\Core\Include/core_cm4.h **** 
 951:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:.\CMSIS\Core\Include/core_cm4.h **** 
 954:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:.\CMSIS\Core\Include/core_cm4.h **** 
 957:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:.\CMSIS\Core\Include/core_cm4.h **** 
 960:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:.\CMSIS\Core\Include/core_cm4.h **** 
 963:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:.\CMSIS\Core\Include/core_cm4.h **** 
 966:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 50


 968:.\CMSIS\Core\Include/core_cm4.h **** 
 969:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:.\CMSIS\Core\Include/core_cm4.h **** 
 972:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:.\CMSIS\Core\Include/core_cm4.h **** 
 975:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:.\CMSIS\Core\Include/core_cm4.h **** 
 978:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:.\CMSIS\Core\Include/core_cm4.h **** 
 981:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:.\CMSIS\Core\Include/core_cm4.h **** 
 984:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:.\CMSIS\Core\Include/core_cm4.h **** 
 987:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:.\CMSIS\Core\Include/core_cm4.h **** 
 990:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:.\CMSIS\Core\Include/core_cm4.h **** 
 993:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:.\CMSIS\Core\Include/core_cm4.h **** 
 996:.\CMSIS\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:.\CMSIS\Core\Include/core_cm4.h **** 
1000:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:.\CMSIS\Core\Include/core_cm4.h **** 
1004:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:.\CMSIS\Core\Include/core_cm4.h **** 
1008:.\CMSIS\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:.\CMSIS\Core\Include/core_cm4.h **** 
1012:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:.\CMSIS\Core\Include/core_cm4.h **** 
1016:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:.\CMSIS\Core\Include/core_cm4.h **** 
1020:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:.\CMSIS\Core\Include/core_cm4.h **** 
1024:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 51


1025:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:.\CMSIS\Core\Include/core_cm4.h **** 
1027:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:.\CMSIS\Core\Include/core_cm4.h **** 
1030:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:.\CMSIS\Core\Include/core_cm4.h **** 
1033:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:.\CMSIS\Core\Include/core_cm4.h **** 
1036:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:.\CMSIS\Core\Include/core_cm4.h **** 
1039:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:.\CMSIS\Core\Include/core_cm4.h **** 
1042:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:.\CMSIS\Core\Include/core_cm4.h **** 
1045:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:.\CMSIS\Core\Include/core_cm4.h **** 
1048:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:.\CMSIS\Core\Include/core_cm4.h **** 
1050:.\CMSIS\Core\Include/core_cm4.h **** 
1051:.\CMSIS\Core\Include/core_cm4.h **** /**
1052:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:.\CMSIS\Core\Include/core_cm4.h ****   @{
1056:.\CMSIS\Core\Include/core_cm4.h ****  */
1057:.\CMSIS\Core\Include/core_cm4.h **** 
1058:.\CMSIS\Core\Include/core_cm4.h **** /**
1059:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:.\CMSIS\Core\Include/core_cm4.h ****  */
1061:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1062:.\CMSIS\Core\Include/core_cm4.h **** {
1063:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 52


1082:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:.\CMSIS\Core\Include/core_cm4.h **** } TPI_Type;
1088:.\CMSIS\Core\Include/core_cm4.h **** 
1089:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:.\CMSIS\Core\Include/core_cm4.h **** 
1093:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:.\CMSIS\Core\Include/core_cm4.h **** 
1096:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:.\CMSIS\Core\Include/core_cm4.h **** 
1100:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:.\CMSIS\Core\Include/core_cm4.h **** 
1104:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:.\CMSIS\Core\Include/core_cm4.h **** 
1107:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:.\CMSIS\Core\Include/core_cm4.h **** 
1110:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:.\CMSIS\Core\Include/core_cm4.h **** 
1113:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:.\CMSIS\Core\Include/core_cm4.h **** 
1117:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:.\CMSIS\Core\Include/core_cm4.h **** 
1120:.\CMSIS\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:.\CMSIS\Core\Include/core_cm4.h **** 
1124:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:.\CMSIS\Core\Include/core_cm4.h **** 
1128:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:.\CMSIS\Core\Include/core_cm4.h **** 
1131:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:.\CMSIS\Core\Include/core_cm4.h **** 
1134:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:.\CMSIS\Core\Include/core_cm4.h **** 
1137:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 53


1139:.\CMSIS\Core\Include/core_cm4.h **** 
1140:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:.\CMSIS\Core\Include/core_cm4.h **** 
1143:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:.\CMSIS\Core\Include/core_cm4.h **** 
1146:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:.\CMSIS\Core\Include/core_cm4.h **** 
1150:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:.\CMSIS\Core\Include/core_cm4.h **** 
1154:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:.\CMSIS\Core\Include/core_cm4.h **** 
1157:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:.\CMSIS\Core\Include/core_cm4.h **** 
1160:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:.\CMSIS\Core\Include/core_cm4.h **** 
1163:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:.\CMSIS\Core\Include/core_cm4.h **** 
1166:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:.\CMSIS\Core\Include/core_cm4.h **** 
1169:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:.\CMSIS\Core\Include/core_cm4.h **** 
1172:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:.\CMSIS\Core\Include/core_cm4.h **** 
1176:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:.\CMSIS\Core\Include/core_cm4.h **** 
1180:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:.\CMSIS\Core\Include/core_cm4.h **** 
1184:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:.\CMSIS\Core\Include/core_cm4.h **** 
1187:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:.\CMSIS\Core\Include/core_cm4.h **** 
1190:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:.\CMSIS\Core\Include/core_cm4.h **** 
1193:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 54


1196:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:.\CMSIS\Core\Include/core_cm4.h **** 
1199:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:.\CMSIS\Core\Include/core_cm4.h **** 
1203:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:.\CMSIS\Core\Include/core_cm4.h **** 
1206:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:.\CMSIS\Core\Include/core_cm4.h **** 
1208:.\CMSIS\Core\Include/core_cm4.h **** 
1209:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:.\CMSIS\Core\Include/core_cm4.h **** /**
1211:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:.\CMSIS\Core\Include/core_cm4.h ****   @{
1215:.\CMSIS\Core\Include/core_cm4.h ****  */
1216:.\CMSIS\Core\Include/core_cm4.h **** 
1217:.\CMSIS\Core\Include/core_cm4.h **** /**
1218:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:.\CMSIS\Core\Include/core_cm4.h ****  */
1220:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1221:.\CMSIS\Core\Include/core_cm4.h **** {
1222:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:.\CMSIS\Core\Include/core_cm4.h **** } MPU_Type;
1234:.\CMSIS\Core\Include/core_cm4.h **** 
1235:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:.\CMSIS\Core\Include/core_cm4.h **** 
1237:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1238:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:.\CMSIS\Core\Include/core_cm4.h **** 
1241:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:.\CMSIS\Core\Include/core_cm4.h **** 
1244:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:.\CMSIS\Core\Include/core_cm4.h **** 
1247:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1248:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:.\CMSIS\Core\Include/core_cm4.h **** 
1251:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 55


1253:.\CMSIS\Core\Include/core_cm4.h **** 
1254:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:.\CMSIS\Core\Include/core_cm4.h **** 
1257:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:.\CMSIS\Core\Include/core_cm4.h **** 
1261:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:.\CMSIS\Core\Include/core_cm4.h **** 
1265:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:.\CMSIS\Core\Include/core_cm4.h **** 
1268:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:.\CMSIS\Core\Include/core_cm4.h **** 
1271:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:.\CMSIS\Core\Include/core_cm4.h **** 
1275:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:.\CMSIS\Core\Include/core_cm4.h **** 
1278:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:.\CMSIS\Core\Include/core_cm4.h **** 
1281:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:.\CMSIS\Core\Include/core_cm4.h **** 
1284:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:.\CMSIS\Core\Include/core_cm4.h **** 
1287:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:.\CMSIS\Core\Include/core_cm4.h **** 
1290:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:.\CMSIS\Core\Include/core_cm4.h **** 
1293:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:.\CMSIS\Core\Include/core_cm4.h **** 
1296:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:.\CMSIS\Core\Include/core_cm4.h **** 
1299:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:.\CMSIS\Core\Include/core_cm4.h **** 
1302:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:.\CMSIS\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:.\CMSIS\Core\Include/core_cm4.h **** 
1305:.\CMSIS\Core\Include/core_cm4.h **** 
1306:.\CMSIS\Core\Include/core_cm4.h **** /**
1307:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 56


1310:.\CMSIS\Core\Include/core_cm4.h ****   @{
1311:.\CMSIS\Core\Include/core_cm4.h ****  */
1312:.\CMSIS\Core\Include/core_cm4.h **** 
1313:.\CMSIS\Core\Include/core_cm4.h **** /**
1314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:.\CMSIS\Core\Include/core_cm4.h ****  */
1316:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1317:.\CMSIS\Core\Include/core_cm4.h **** {
1318:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:.\CMSIS\Core\Include/core_cm4.h **** } FPU_Type;
1325:.\CMSIS\Core\Include/core_cm4.h **** 
1326:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:.\CMSIS\Core\Include/core_cm4.h **** 
1330:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:.\CMSIS\Core\Include/core_cm4.h **** 
1333:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:.\CMSIS\Core\Include/core_cm4.h **** 
1336:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:.\CMSIS\Core\Include/core_cm4.h **** 
1339:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:.\CMSIS\Core\Include/core_cm4.h **** 
1342:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:.\CMSIS\Core\Include/core_cm4.h **** 
1345:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:.\CMSIS\Core\Include/core_cm4.h **** 
1348:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:.\CMSIS\Core\Include/core_cm4.h **** 
1351:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:.\CMSIS\Core\Include/core_cm4.h **** 
1354:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:.\CMSIS\Core\Include/core_cm4.h **** 
1358:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:.\CMSIS\Core\Include/core_cm4.h **** 
1362:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:.\CMSIS\Core\Include/core_cm4.h **** 
1365:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 57


1367:.\CMSIS\Core\Include/core_cm4.h **** 
1368:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:.\CMSIS\Core\Include/core_cm4.h **** 
1371:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:.\CMSIS\Core\Include/core_cm4.h **** 
1375:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:.\CMSIS\Core\Include/core_cm4.h **** 
1378:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:.\CMSIS\Core\Include/core_cm4.h **** 
1381:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:.\CMSIS\Core\Include/core_cm4.h **** 
1384:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:.\CMSIS\Core\Include/core_cm4.h **** 
1387:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:.\CMSIS\Core\Include/core_cm4.h **** 
1390:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:.\CMSIS\Core\Include/core_cm4.h **** 
1393:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:.\CMSIS\Core\Include/core_cm4.h **** 
1396:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:.\CMSIS\Core\Include/core_cm4.h **** 
1400:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:.\CMSIS\Core\Include/core_cm4.h **** 
1403:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:.\CMSIS\Core\Include/core_cm4.h **** 
1406:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:.\CMSIS\Core\Include/core_cm4.h **** 
1409:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:.\CMSIS\Core\Include/core_cm4.h **** 
1411:.\CMSIS\Core\Include/core_cm4.h **** 
1412:.\CMSIS\Core\Include/core_cm4.h **** /**
1413:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:.\CMSIS\Core\Include/core_cm4.h ****   @{
1417:.\CMSIS\Core\Include/core_cm4.h ****  */
1418:.\CMSIS\Core\Include/core_cm4.h **** 
1419:.\CMSIS\Core\Include/core_cm4.h **** /**
1420:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:.\CMSIS\Core\Include/core_cm4.h ****  */
1422:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1423:.\CMSIS\Core\Include/core_cm4.h **** {
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 58


1424:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:.\CMSIS\Core\Include/core_cm4.h **** } CoreDebug_Type;
1429:.\CMSIS\Core\Include/core_cm4.h **** 
1430:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:.\CMSIS\Core\Include/core_cm4.h **** 
1434:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:.\CMSIS\Core\Include/core_cm4.h **** 
1437:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:.\CMSIS\Core\Include/core_cm4.h **** 
1440:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:.\CMSIS\Core\Include/core_cm4.h **** 
1443:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:.\CMSIS\Core\Include/core_cm4.h **** 
1446:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:.\CMSIS\Core\Include/core_cm4.h **** 
1449:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:.\CMSIS\Core\Include/core_cm4.h **** 
1452:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:.\CMSIS\Core\Include/core_cm4.h **** 
1455:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:.\CMSIS\Core\Include/core_cm4.h **** 
1458:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:.\CMSIS\Core\Include/core_cm4.h **** 
1461:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:.\CMSIS\Core\Include/core_cm4.h **** 
1464:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:.\CMSIS\Core\Include/core_cm4.h **** 
1467:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:.\CMSIS\Core\Include/core_cm4.h **** 
1471:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:.\CMSIS\Core\Include/core_cm4.h **** 
1474:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:.\CMSIS\Core\Include/core_cm4.h **** 
1478:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 59


1481:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:.\CMSIS\Core\Include/core_cm4.h **** 
1484:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:.\CMSIS\Core\Include/core_cm4.h **** 
1487:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:.\CMSIS\Core\Include/core_cm4.h **** 
1490:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:.\CMSIS\Core\Include/core_cm4.h **** 
1493:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:.\CMSIS\Core\Include/core_cm4.h **** 
1496:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:.\CMSIS\Core\Include/core_cm4.h **** 
1499:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:.\CMSIS\Core\Include/core_cm4.h **** 
1502:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:.\CMSIS\Core\Include/core_cm4.h **** 
1505:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:.\CMSIS\Core\Include/core_cm4.h **** 
1508:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:.\CMSIS\Core\Include/core_cm4.h **** 
1511:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:.\CMSIS\Core\Include/core_cm4.h **** 
1514:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:.\CMSIS\Core\Include/core_cm4.h **** 
1516:.\CMSIS\Core\Include/core_cm4.h **** 
1517:.\CMSIS\Core\Include/core_cm4.h **** /**
1518:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:.\CMSIS\Core\Include/core_cm4.h ****   @{
1522:.\CMSIS\Core\Include/core_cm4.h ****  */
1523:.\CMSIS\Core\Include/core_cm4.h **** 
1524:.\CMSIS\Core\Include/core_cm4.h **** /**
1525:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1529:.\CMSIS\Core\Include/core_cm4.h **** */
1530:.\CMSIS\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:.\CMSIS\Core\Include/core_cm4.h **** 
1532:.\CMSIS\Core\Include/core_cm4.h **** /**
1533:.\CMSIS\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:.\CMSIS\Core\Include/core_cm4.h **** */
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 60


1538:.\CMSIS\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:.\CMSIS\Core\Include/core_cm4.h **** 
1540:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:.\CMSIS\Core\Include/core_cm4.h **** 
1542:.\CMSIS\Core\Include/core_cm4.h **** 
1543:.\CMSIS\Core\Include/core_cm4.h **** /**
1544:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:.\CMSIS\Core\Include/core_cm4.h ****   @{
1548:.\CMSIS\Core\Include/core_cm4.h ****  */
1549:.\CMSIS\Core\Include/core_cm4.h **** 
1550:.\CMSIS\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:.\CMSIS\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:.\CMSIS\Core\Include/core_cm4.h **** 
1560:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:.\CMSIS\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:.\CMSIS\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:.\CMSIS\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:.\CMSIS\Core\Include/core_cm4.h **** 
1569:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:.\CMSIS\Core\Include/core_cm4.h **** #endif
1573:.\CMSIS\Core\Include/core_cm4.h **** 
1574:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:.\CMSIS\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:.\CMSIS\Core\Include/core_cm4.h **** 
1577:.\CMSIS\Core\Include/core_cm4.h **** /*@} */
1578:.\CMSIS\Core\Include/core_cm4.h **** 
1579:.\CMSIS\Core\Include/core_cm4.h **** 
1580:.\CMSIS\Core\Include/core_cm4.h **** 
1581:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
1582:.\CMSIS\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:.\CMSIS\Core\Include/core_cm4.h ****   Core Function Interface contains:
1584:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Functions
1585:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Functions
1586:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Functions
1587:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register Access Functions
1588:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
1589:.\CMSIS\Core\Include/core_cm4.h **** /**
1590:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:.\CMSIS\Core\Include/core_cm4.h **** */
1592:.\CMSIS\Core\Include/core_cm4.h **** 
1593:.\CMSIS\Core\Include/core_cm4.h **** 
1594:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 61


1595:.\CMSIS\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:.\CMSIS\Core\Include/core_cm4.h **** /**
1597:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:.\CMSIS\Core\Include/core_cm4.h ****   @{
1601:.\CMSIS\Core\Include/core_cm4.h ****  */
1602:.\CMSIS\Core\Include/core_cm4.h **** 
1603:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:.\CMSIS\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1607:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:.\CMSIS\Core\Include/core_cm4.h **** #else
1609:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:.\CMSIS\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:.\CMSIS\Core\Include/core_cm4.h **** 
1623:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:.\CMSIS\Core\Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1627:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:.\CMSIS\Core\Include/core_cm4.h **** #else
1629:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:.\CMSIS\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:.\CMSIS\Core\Include/core_cm4.h **** 
1633:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:.\CMSIS\Core\Include/core_cm4.h **** 
1635:.\CMSIS\Core\Include/core_cm4.h **** 
1636:.\CMSIS\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1637:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1638:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1639:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1640:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1641:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1642:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1643:.\CMSIS\Core\Include/core_cm4.h **** 
1644:.\CMSIS\Core\Include/core_cm4.h **** 
1645:.\CMSIS\Core\Include/core_cm4.h **** /**
1646:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1647:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1648:.\CMSIS\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1649:.\CMSIS\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1650:.\CMSIS\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1651:.\CMSIS\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 62


1652:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1653:.\CMSIS\Core\Include/core_cm4.h ****  */
1654:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1655:.\CMSIS\Core\Include/core_cm4.h **** {
1656:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t reg_value;
1657:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1658:.\CMSIS\Core\Include/core_cm4.h **** 
1659:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1660:.\CMSIS\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1661:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1662:.\CMSIS\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1663:.\CMSIS\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1664:.\CMSIS\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1665:.\CMSIS\Core\Include/core_cm4.h **** }
1666:.\CMSIS\Core\Include/core_cm4.h **** 
1667:.\CMSIS\Core\Include/core_cm4.h **** 
1668:.\CMSIS\Core\Include/core_cm4.h **** /**
1669:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1670:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1671:.\CMSIS\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1672:.\CMSIS\Core\Include/core_cm4.h ****  */
1673:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1674:.\CMSIS\Core\Include/core_cm4.h **** {
1675:.\CMSIS\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1676:.\CMSIS\Core\Include/core_cm4.h **** }
1677:.\CMSIS\Core\Include/core_cm4.h **** 
1678:.\CMSIS\Core\Include/core_cm4.h **** 
1679:.\CMSIS\Core\Include/core_cm4.h **** /**
1680:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1681:.\CMSIS\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1682:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1684:.\CMSIS\Core\Include/core_cm4.h ****  */
1685:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1686:.\CMSIS\Core\Include/core_cm4.h **** {
1687:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1688:.\CMSIS\Core\Include/core_cm4.h ****   {
1689:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:.\CMSIS\Core\Include/core_cm4.h ****   }
1691:.\CMSIS\Core\Include/core_cm4.h **** }
1692:.\CMSIS\Core\Include/core_cm4.h **** 
1693:.\CMSIS\Core\Include/core_cm4.h **** 
1694:.\CMSIS\Core\Include/core_cm4.h **** /**
1695:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1696:.\CMSIS\Core\Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1697:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1698:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1699:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1700:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1701:.\CMSIS\Core\Include/core_cm4.h ****  */
1702:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1703:.\CMSIS\Core\Include/core_cm4.h **** {
1704:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1705:.\CMSIS\Core\Include/core_cm4.h ****   {
1706:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1707:.\CMSIS\Core\Include/core_cm4.h ****   }
1708:.\CMSIS\Core\Include/core_cm4.h ****   else
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 63


1709:.\CMSIS\Core\Include/core_cm4.h ****   {
1710:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1711:.\CMSIS\Core\Include/core_cm4.h ****   }
1712:.\CMSIS\Core\Include/core_cm4.h **** }
1713:.\CMSIS\Core\Include/core_cm4.h **** 
1714:.\CMSIS\Core\Include/core_cm4.h **** 
1715:.\CMSIS\Core\Include/core_cm4.h **** /**
1716:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Disable Interrupt
1717:.\CMSIS\Core\Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1718:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1719:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1720:.\CMSIS\Core\Include/core_cm4.h ****  */
1721:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1722:.\CMSIS\Core\Include/core_cm4.h **** {
1723:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1724:.\CMSIS\Core\Include/core_cm4.h ****   {
1725:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1726:.\CMSIS\Core\Include/core_cm4.h ****     __DSB();
1727:.\CMSIS\Core\Include/core_cm4.h ****     __ISB();
1728:.\CMSIS\Core\Include/core_cm4.h ****   }
1729:.\CMSIS\Core\Include/core_cm4.h **** }
1730:.\CMSIS\Core\Include/core_cm4.h **** 
1731:.\CMSIS\Core\Include/core_cm4.h **** 
1732:.\CMSIS\Core\Include/core_cm4.h **** /**
1733:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Pending Interrupt
1734:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1735:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1736:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1737:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1738:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1739:.\CMSIS\Core\Include/core_cm4.h ****  */
1740:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1741:.\CMSIS\Core\Include/core_cm4.h **** {
1742:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1743:.\CMSIS\Core\Include/core_cm4.h ****   {
1744:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1745:.\CMSIS\Core\Include/core_cm4.h ****   }
1746:.\CMSIS\Core\Include/core_cm4.h ****   else
1747:.\CMSIS\Core\Include/core_cm4.h ****   {
1748:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1749:.\CMSIS\Core\Include/core_cm4.h ****   }
1750:.\CMSIS\Core\Include/core_cm4.h **** }
1751:.\CMSIS\Core\Include/core_cm4.h **** 
1752:.\CMSIS\Core\Include/core_cm4.h **** 
1753:.\CMSIS\Core\Include/core_cm4.h **** /**
1754:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Pending Interrupt
1755:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1756:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1758:.\CMSIS\Core\Include/core_cm4.h ****  */
1759:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1760:.\CMSIS\Core\Include/core_cm4.h **** {
1761:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:.\CMSIS\Core\Include/core_cm4.h ****   {
1763:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1764:.\CMSIS\Core\Include/core_cm4.h ****   }
1765:.\CMSIS\Core\Include/core_cm4.h **** }
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 64


1766:.\CMSIS\Core\Include/core_cm4.h **** 
1767:.\CMSIS\Core\Include/core_cm4.h **** 
1768:.\CMSIS\Core\Include/core_cm4.h **** /**
1769:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1770:.\CMSIS\Core\Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1771:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1773:.\CMSIS\Core\Include/core_cm4.h ****  */
1774:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1775:.\CMSIS\Core\Include/core_cm4.h **** {
1776:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  68              		.loc 3 1776 0
  69 0024 002B     		cmp	r3, #0
  70 0026 09DB     		blt	.L1
1777:.\CMSIS\Core\Include/core_cm4.h ****   {
1778:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  71              		.loc 3 1778 0
  72 0028 5A09     		lsrs	r2, r3, #5
  73 002a 03F01F03 		and	r3, r3, #31
  74              	.LVL4:
  75 002e 0121     		movs	r1, #1
  76 0030 01FA03F3 		lsl	r3, r1, r3
  77 0034 6032     		adds	r2, r2, #96
  78 0036 0549     		ldr	r1, .L4+12
  79 0038 41F82230 		str	r3, [r1, r2, lsl #2]
  80              	.LVL5:
  81              	.L1:
  82 003c 08BD     		pop	{r3, pc}
  83              	.L5:
  84 003e 00BF     		.align	2
  85              	.L4:
  86 0040 00000000 		.word	bouton_semph
  87 0044 00003240 		.word	1077018624
  88 0048 00000000 		.word	Bouton_ISR_cfg
  89 004c 00E100E0 		.word	-536813312
  90              	.LBE17:
  91              	.LBE16:
  92              		.cfi_endproc
  93              	.LFE660:
  94              		.size	isr_bouton, .-isr_bouton
  95              		.section	.text.Task_Bouton2,"ax",%progbits
  96              		.align	2
  97              		.global	Task_Bouton2
  98              		.thumb
  99              		.thumb_func
 100              		.type	Task_Bouton2, %function
 101              	Task_Bouton2:
 102              	.LFB661:
 152:main_cm4.c    **** 
 153:main_cm4.c    **** }
 154:main_cm4.c    **** 
 155:main_cm4.c    **** 
 156:main_cm4.c    **** void Task_Bouton2(void *arg){
 103              		.loc 1 156 0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 8
 106              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 65


 107              	.LVL6:
 108 0000 00B5     		push	{lr}
 109              		.cfi_def_cfa_offset 4
 110              		.cfi_offset 14, -4
 111 0002 83B0     		sub	sp, sp, #12
 112              		.cfi_def_cfa_offset 16
 157:main_cm4.c    ****     
 158:main_cm4.c    ****     touch_data_t currentTouch = NO_TOUCH;
 113              		.loc 1 158 0
 114 0004 0323     		movs	r3, #3
 115 0006 8DF80730 		strb	r3, [sp, #7]
 116              	.LVL7:
 117              	.L7:
 159:main_cm4.c    ****     
 160:main_cm4.c    ****     for(;;){
 161:main_cm4.c    ****         
 162:main_cm4.c    ****         if(xSemaphoreTake(bouton_semph, portMAX_DELAY) == pdTRUE){
 118              		.loc 1 162 0
 119 000a 0C4B     		ldr	r3, .L10
 120 000c 1868     		ldr	r0, [r3]
 121 000e 4FF0FF31 		mov	r1, #-1
 122 0012 FFF7FEFF 		bl	xQueueSemaphoreTake
 123              	.LVL8:
 124 0016 0128     		cmp	r0, #1
 125 0018 F7D1     		bne	.L7
 163:main_cm4.c    ****             
 164:main_cm4.c    ****             currentTouch =  BUTTON2_TOUCHED;
 126              		.loc 1 164 0
 127 001a 02A9     		add	r1, sp, #8
 128 001c 0223     		movs	r3, #2
 129 001e 01F8013D 		strb	r3, [r1, #-1]!
 165:main_cm4.c    ****             xQueueSend(touchDataQ, &currentTouch, ( TickType_t ) 0);
 130              		.loc 1 165 0
 131 0022 0023     		movs	r3, #0
 132 0024 1A46     		mov	r2, r3
 133 0026 0648     		ldr	r0, .L10+4
 134 0028 0068     		ldr	r0, [r0]
 135 002a FFF7FEFF 		bl	xQueueGenericSend
 136              	.LVL9:
 166:main_cm4.c    ****             currentTouch = NO_TOUCH;
 137              		.loc 1 166 0
 138 002e 0323     		movs	r3, #3
 139 0030 8DF80730 		strb	r3, [sp, #7]
 167:main_cm4.c    ****             vTaskDelay(pdMS_TO_TICKS(100));
 140              		.loc 1 167 0
 141 0034 6420     		movs	r0, #100
 142 0036 FFF7FEFF 		bl	vTaskDelay
 143              	.LVL10:
 144 003a E6E7     		b	.L7
 145              	.L11:
 146              		.align	2
 147              	.L10:
 148 003c 00000000 		.word	bouton_semph
 149 0040 00000000 		.word	touchDataQ
 150              		.cfi_endproc
 151              	.LFE661:
 152              		.size	Task_Bouton2, .-Task_Bouton2
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 66


 153              		.section	.text.main,"ax",%progbits
 154              		.align	2
 155              		.global	main
 156              		.thumb
 157              		.thumb_func
 158              		.type	main, %function
 159              	main:
 160              	.LFB662:
 168:main_cm4.c    ****             
 169:main_cm4.c    ****             //vTaskDelay(pdMS_TO_TICKS(20));
 170:main_cm4.c    ****         }
 171:main_cm4.c    **** 
 172:main_cm4.c    ****     }
 173:main_cm4.c    **** }
 174:main_cm4.c    **** 
 175:main_cm4.c    **** 
 176:main_cm4.c    **** 
 177:main_cm4.c    **** 
 178:main_cm4.c    **** 
 179:main_cm4.c    **** 
 180:main_cm4.c    **** int main(void)
 181:main_cm4.c    **** {
 161              		.loc 1 181 0
 162              		.cfi_startproc
 163              		@ Volatile: function does not return.
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166 0000 00B5     		push	{lr}
 167              		.cfi_def_cfa_offset 4
 168              		.cfi_offset 14, -4
 169 0002 83B0     		sub	sp, sp, #12
 170              		.cfi_def_cfa_offset 16
 182:main_cm4.c    ****     bouton_semph = xSemaphoreCreateBinary();
 171              		.loc 1 182 0
 172 0004 0322     		movs	r2, #3
 173 0006 0021     		movs	r1, #0
 174 0008 0120     		movs	r0, #1
 175 000a FFF7FEFF 		bl	xQueueGenericCreate
 176              	.LVL11:
 177 000e 284B     		ldr	r3, .L18
 178 0010 1860     		str	r0, [r3]
 179              	.LBB18:
 180              	.LBB19:
 181              		.file 4 ".\\CMSIS\\Core\\Include/cmsis_gcc.h"
   1:.\CMSIS\Core\Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:.\CMSIS\Core\Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/cmsis_gcc.h **** /*
   8:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  10:.\CMSIS\Core\Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  12:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 67


  14:.\CMSIS\Core\Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  16:.\CMSIS\Core\Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  18:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/cmsis_gcc.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
  24:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  25:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  28:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  34:.\CMSIS\Core\Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  38:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  39:.\CMSIS\Core\Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  43:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  46:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  49:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif                                           
  52:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  55:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __USED
  56:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  58:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  61:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  64:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  67:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  70:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 68


  71:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.\CMSIS\Core\Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  78:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  86:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  94:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 102:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 110:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 113:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 116:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 117:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 118:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:.\CMSIS\Core\Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:.\CMSIS\Core\Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:.\CMSIS\Core\Include/cmsis_gcc.h ****   @{
 122:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 123:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 124:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 125:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 69


 128:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 129:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 131:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 182              		.loc 4 131 0
 183              		.syntax unified
 184              	@ 131 ".\CMSIS\Core\Include/cmsis_gcc.h" 1
 185 0012 62B6     		cpsie i
 186              	@ 0 "" 2
 187              		.thumb
 188              		.syntax unified
 189              	.LBE19:
 190              	.LBE18:
 183:main_cm4.c    ****     
 184:main_cm4.c    ****     
 185:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
 186:main_cm4.c    ****     
 187:main_cm4.c    ****     DisplayInit();
 191              		.loc 1 187 0
 192 0014 FFF7FEFF 		bl	DisplayInit
 193              	.LVL12:
 188:main_cm4.c    ****     
 189:main_cm4.c    **** 
 190:main_cm4.c    ****     
 191:main_cm4.c    ****     /* Initialisation de CapSense */
 192:main_cm4.c    ****     
 193:main_cm4.c    ****     //CapSense_Start();
 194:main_cm4.c    ****     //CapSense_ScanAllWidgets();
 195:main_cm4.c    ****     
 196:main_cm4.c    ****     /* Initialisation des tasks */
 197:main_cm4.c    ****         /* Create the queues. See the respective data-types for details of queue
 198:main_cm4.c    ****        contents */
 199:main_cm4.c    ****     
 200:main_cm4.c    ****     touchDataQ = xQueueCreate(10, sizeof(touch_data_t));
 194              		.loc 1 200 0
 195 0018 0022     		movs	r2, #0
 196 001a 0121     		movs	r1, #1
 197 001c 0A20     		movs	r0, #10
 198 001e FFF7FEFF 		bl	xQueueGenericCreate
 199              	.LVL13:
 200 0022 244B     		ldr	r3, .L18+4
 201 0024 1860     		str	r0, [r3]
 201:main_cm4.c    ****     
 202:main_cm4.c    ****         
 203:main_cm4.c    ****     Cy_SysInt_Init(&Bouton_ISR_cfg, isr_bouton);
 202              		.loc 1 203 0
 203 0026 244C     		ldr	r4, .L18+8
 204 0028 2449     		ldr	r1, .L18+12
 205 002a 2046     		mov	r0, r4
 206 002c FFF7FEFF 		bl	Cy_SysInt_Init
 207              	.LVL14:
 204:main_cm4.c    ****     NVIC_ClearPendingIRQ(Bouton_ISR_cfg.intrSrc);
 208              		.loc 1 204 0
 209 0030 B4F90030 		ldrsh	r3, [r4]
 210              	.LVL15:
 211              	.LBB20:
 212              	.LBB21:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 70


1776:.\CMSIS\Core\Include/core_cm4.h ****   {
 213              		.loc 3 1776 0
 214 0034 002B     		cmp	r3, #0
 215 0036 08DB     		blt	.L13
 216              		.loc 3 1778 0
 217 0038 5A09     		lsrs	r2, r3, #5
 218 003a 03F01F00 		and	r0, r3, #31
 219 003e 0121     		movs	r1, #1
 220 0040 8140     		lsls	r1, r1, r0
 221 0042 6032     		adds	r2, r2, #96
 222 0044 1E48     		ldr	r0, .L18+16
 223 0046 40F82210 		str	r1, [r0, r2, lsl #2]
 224              	.L13:
 225              	.LVL16:
 226              	.LBE21:
 227              	.LBE20:
 228              	.LBB22:
 229              	.LBB23:
1687:.\CMSIS\Core\Include/core_cm4.h ****   {
 230              		.loc 3 1687 0
 231 004a 002B     		cmp	r3, #0
 232 004c 08DB     		blt	.L14
1689:.\CMSIS\Core\Include/core_cm4.h ****   }
 233              		.loc 3 1689 0
 234 004e 5909     		lsrs	r1, r3, #5
 235 0050 03F01F03 		and	r3, r3, #31
 236              	.LVL17:
 237 0054 0122     		movs	r2, #1
 238 0056 02FA03F3 		lsl	r3, r2, r3
 239 005a 194A     		ldr	r2, .L18+16
 240 005c 42F82130 		str	r3, [r2, r1, lsl #2]
 241              	.L14:
 242              	.LVL18:
 243              	.LBE23:
 244              	.LBE22:
 205:main_cm4.c    ****     NVIC_EnableIRQ(Bouton_ISR_cfg.intrSrc);
 206:main_cm4.c    ****     
 207:main_cm4.c    ****          
 208:main_cm4.c    ****     /* Create the user Tasks. See the respective Task definition for more
 209:main_cm4.c    ****        details of these tasks */       
 210:main_cm4.c    ****     xTaskCreate(Task_Touch, "Touch Task", TOUCH_TASK_STACK_SIZE, NULL, TASK_TOUCH_PRIORITY, NULL);
 245              		.loc 1 210 0
 246 0060 0024     		movs	r4, #0
 247 0062 0194     		str	r4, [sp, #4]
 248 0064 0A23     		movs	r3, #10
 249 0066 0093     		str	r3, [sp]
 250 0068 2346     		mov	r3, r4
 251 006a 8022     		movs	r2, #128
 252 006c 1549     		ldr	r1, .L18+20
 253 006e 1648     		ldr	r0, .L18+24
 254 0070 FFF7FEFF 		bl	xTaskCreate
 255              	.LVL19:
 211:main_cm4.c    **** 
 212:main_cm4.c    ****     xTaskCreate(Task_AffichageGraphique, "Task A", DISPLAY_TASK_STACK_SIZE, NULL, TASK_DISPLAY_PRIO
 256              		.loc 1 212 0
 257 0074 0194     		str	r4, [sp, #4]
 258 0076 0523     		movs	r3, #5
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 71


 259 0078 0093     		str	r3, [sp]
 260 007a 2346     		mov	r3, r4
 261 007c 4FF48062 		mov	r2, #1024
 262 0080 1249     		ldr	r1, .L18+28
 263 0082 1348     		ldr	r0, .L18+32
 264 0084 FFF7FEFF 		bl	xTaskCreate
 265              	.LVL20:
 213:main_cm4.c    ****     
 214:main_cm4.c    ****     xTaskCreate(Task_Bouton2, "Task Bouton 2", BOUTON_TASK_STACK_SIZE, NULL, TASK_BOUTON_PRIORITY, 
 266              		.loc 1 214 0
 267 0088 0194     		str	r4, [sp, #4]
 268 008a 0423     		movs	r3, #4
 269 008c 0093     		str	r3, [sp]
 270 008e 2346     		mov	r3, r4
 271 0090 8022     		movs	r2, #128
 272 0092 1049     		ldr	r1, .L18+36
 273 0094 1048     		ldr	r0, .L18+40
 274 0096 FFF7FEFF 		bl	xTaskCreate
 275              	.LVL21:
 215:main_cm4.c    ****     
 216:main_cm4.c    ****     /* Initialize thread-safe debug message printing. See uart_debug.h header file
 217:main_cm4.c    ****        to enable / disable this feature */
 218:main_cm4.c    ****     //DebugPrintfInit();
 219:main_cm4.c    ****     
 220:main_cm4.c    ****     /* Start the RTOS scheduler. This function should never return */
 221:main_cm4.c    ****     vTaskStartScheduler();
 276              		.loc 1 221 0
 277 009a FFF7FEFF 		bl	vTaskStartScheduler
 278              	.LVL22:
 222:main_cm4.c    ****     
 223:main_cm4.c    ****     /* Should never get here! */ 
 224:main_cm4.c    ****     //DebugPrintf("Error!   : RTOS - scheduler crashed \r\n");
 225:main_cm4.c    **** 
 226:main_cm4.c    ****     /* Halt the CPU if scheduler exits */
 227:main_cm4.c    ****     CY_ASSERT(0);
 279              		.loc 1 227 0
 280 009e E321     		movs	r1, #227
 281 00a0 0E48     		ldr	r0, .L18+44
 282 00a2 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 283              	.LVL23:
 284              	.L15:
 228:main_cm4.c    ****     
 229:main_cm4.c    ****     
 230:main_cm4.c    ****     
 231:main_cm4.c    ****     
 232:main_cm4.c    ****     
 233:main_cm4.c    ****     
 234:main_cm4.c    ****     
 235:main_cm4.c    **** 
 236:main_cm4.c    ****     
 237:main_cm4.c    ****     /*
 238:main_cm4.c    ****     
 239:main_cm4.c    ****     //Draw a rectangle
 240:main_cm4.c    ****     GUI_DrawRect(1,1,263,175);
 241:main_cm4.c    ****     
 242:main_cm4.c    ****     //Draw a line
 243:main_cm4.c    ****     GUI_SetPenSize(4);
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 72


 244:main_cm4.c    ****     GUI_DrawLine(20,65,243,65);
 245:main_cm4.c    ****     
 246:main_cm4.c    ****     GUI_SetColor(GUI_BLACK);
 247:main_cm4.c    ****     GUI_SetBkColor(GUI_WHITE);
 248:main_cm4.c    ****     
 249:main_cm4.c    ****    //Write a title and subtile	
 250:main_cm4.c    ****     GUI_SetFont(GUI_FONT_32B_1);
 251:main_cm4.c    ****     GUI_SetTextAlign(GUI_TA_CENTER);
 252:main_cm4.c    ****     GUI_DispStringAt("GBM2100", 132, 30);
 253:main_cm4.c    ****     GUI_SetFont(GUI_FONT_16_1);
 254:main_cm4.c    ****     GUI_DispStringAt("Laboratoire 3", 132, 70);
 255:main_cm4.c    ****     
 256:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 257:main_cm4.c    ****     
 258:main_cm4.c    ****     */
 259:main_cm4.c    ****     while(CapSense_IsBusy()); // ?? du CapSense Example
 285              		.loc 1 259 0 discriminator 1
 286 00a6 FFF7FEFF 		bl	CapSense_IsBusy
 287              	.LVL24:
 288 00aa 0028     		cmp	r0, #0
 289 00ac FBD1     		bne	.L15
 290              	.L16:
 291 00ae FEE7     		b	.L16
 292              	.L19:
 293              		.align	2
 294              	.L18:
 295 00b0 00000000 		.word	bouton_semph
 296 00b4 00000000 		.word	touchDataQ
 297 00b8 00000000 		.word	Bouton_ISR_cfg
 298 00bc 00000000 		.word	isr_bouton
 299 00c0 00E100E0 		.word	-536813312
 300 00c4 00000000 		.word	.LC0
 301 00c8 00000000 		.word	Task_Touch
 302 00cc 0C000000 		.word	.LC1
 303 00d0 00000000 		.word	Task_AffichageGraphique
 304 00d4 14000000 		.word	.LC2
 305 00d8 00000000 		.word	Task_Bouton2
 306 00dc 24000000 		.word	.LC3
 307              		.cfi_endproc
 308              	.LFE662:
 309              		.size	main, .-main
 310              		.comm	bouton_semph,4,4
 311              		.section	.rodata.str1.4,"aMS",%progbits,1
 312              		.align	2
 313              	.LC0:
 314 0000 546F7563 		.ascii	"Touch Task\000"
 314      68205461 
 314      736B00
 315 000b 00       		.space	1
 316              	.LC1:
 317 000c 5461736B 		.ascii	"Task A\000"
 317      204100
 318 0013 00       		.space	1
 319              	.LC2:
 320 0014 5461736B 		.ascii	"Task Bouton 2\000"
 320      20426F75 
 320      746F6E20 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 73


 320      3200
 321 0022 0000     		.space	2
 322              	.LC3:
 323 0024 6D61696E 		.ascii	"main_cm4.c\000"
 323      5F636D34 
 323      2E6300
 324              		.text
 325              	.Letext0:
 326              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 327              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 328              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 329              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 330              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 331              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 332              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 333              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 334              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 335              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 336              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 337              		.file 16 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 338              		.file 17 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/portable/GCC/CM4F/portmacro.h"
 339              		.file 18 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/queue.h"
 340              		.file 19 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/semphr.h"
 341              		.file 20 "touch_task.h"
 342              		.file 21 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 343              		.file 22 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 344              		.file 23 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 345              		.file 24 "Generated_Source\\PSoC6/I2C_BMI.h"
 346              		.file 25 "Generated_Source\\PSoC6/I2C_MAX.h"
 347              		.file 26 "Generated_Source\\PSoC6/UART_1.h"
 348              		.file 27 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 349              		.file 28 "display_task.h"
 350              		.file 29 "Generated_Source\\PSoC6/CapSense_Sensing.h"
 351              		.section	.debug_info,"",%progbits
 352              	.Ldebug_info0:
 353 0000 AB140000 		.4byte	0x14ab
 354 0004 0400     		.2byte	0x4
 355 0006 00000000 		.4byte	.Ldebug_abbrev0
 356 000a 04       		.byte	0x4
 357 000b 01       		.uleb128 0x1
 358 000c 58050000 		.4byte	.LASF424
 359 0010 0C       		.byte	0xc
 360 0011 C5000000 		.4byte	.LASF425
 361 0015 23150000 		.4byte	.LASF426
 362 0019 00000000 		.4byte	.Ldebug_ranges0+0
 363 001d 00000000 		.4byte	0
 364 0021 00000000 		.4byte	.Ldebug_line0
 365 0025 02       		.uleb128 0x2
 366 0026 02       		.byte	0x2
 367 0027 E6030000 		.4byte	0x3e6
 368 002b 05       		.byte	0x5
 369 002c 24       		.byte	0x24
 370 002d E6030000 		.4byte	0x3e6
 371 0031 03       		.uleb128 0x3
 372 0032 C21B0000 		.4byte	.LASF0
 373 0036 71       		.sleb128 -15
 374 0037 03       		.uleb128 0x3
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 74


 375 0038 3D160000 		.4byte	.LASF1
 376 003c 72       		.sleb128 -14
 377 003d 03       		.uleb128 0x3
 378 003e 501C0000 		.4byte	.LASF2
 379 0042 73       		.sleb128 -13
 380 0043 03       		.uleb128 0x3
 381 0044 96060000 		.4byte	.LASF3
 382 0048 74       		.sleb128 -12
 383 0049 03       		.uleb128 0x3
 384 004a F0100000 		.4byte	.LASF4
 385 004e 75       		.sleb128 -11
 386 004f 03       		.uleb128 0x3
 387 0050 1C1A0000 		.4byte	.LASF5
 388 0054 76       		.sleb128 -10
 389 0055 03       		.uleb128 0x3
 390 0056 AE1A0000 		.4byte	.LASF6
 391 005a 7B       		.sleb128 -5
 392 005b 03       		.uleb128 0x3
 393 005c EE190000 		.4byte	.LASF7
 394 0060 7C       		.sleb128 -4
 395 0061 03       		.uleb128 0x3
 396 0062 79110000 		.4byte	.LASF8
 397 0066 7E       		.sleb128 -2
 398 0067 03       		.uleb128 0x3
 399 0068 F0180000 		.4byte	.LASF9
 400 006c 7F       		.sleb128 -1
 401 006d 04       		.uleb128 0x4
 402 006e AD1D0000 		.4byte	.LASF10
 403 0072 00       		.byte	0
 404 0073 04       		.uleb128 0x4
 405 0074 BA1A0000 		.4byte	.LASF11
 406 0078 01       		.byte	0x1
 407 0079 04       		.uleb128 0x4
 408 007a 9D030000 		.4byte	.LASF12
 409 007e 02       		.byte	0x2
 410 007f 04       		.uleb128 0x4
 411 0080 F5170000 		.4byte	.LASF13
 412 0084 03       		.byte	0x3
 413 0085 04       		.uleb128 0x4
 414 0086 A50C0000 		.4byte	.LASF14
 415 008a 04       		.byte	0x4
 416 008b 04       		.uleb128 0x4
 417 008c 5A170000 		.4byte	.LASF15
 418 0090 05       		.byte	0x5
 419 0091 04       		.uleb128 0x4
 420 0092 5B080000 		.4byte	.LASF16
 421 0096 06       		.byte	0x6
 422 0097 04       		.uleb128 0x4
 423 0098 001A0000 		.4byte	.LASF17
 424 009c 07       		.byte	0x7
 425 009d 04       		.uleb128 0x4
 426 009e 93170000 		.4byte	.LASF18
 427 00a2 08       		.byte	0x8
 428 00a3 04       		.uleb128 0x4
 429 00a4 010C0000 		.4byte	.LASF19
 430 00a8 09       		.byte	0x9
 431 00a9 04       		.uleb128 0x4
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 75


 432 00aa C10C0000 		.4byte	.LASF20
 433 00ae 0A       		.byte	0xa
 434 00af 04       		.uleb128 0x4
 435 00b0 CA090000 		.4byte	.LASF21
 436 00b4 0B       		.byte	0xb
 437 00b5 04       		.uleb128 0x4
 438 00b6 7F150000 		.4byte	.LASF22
 439 00ba 0C       		.byte	0xc
 440 00bb 04       		.uleb128 0x4
 441 00bc 30070000 		.4byte	.LASF23
 442 00c0 0D       		.byte	0xd
 443 00c1 04       		.uleb128 0x4
 444 00c2 1A170000 		.4byte	.LASF24
 445 00c6 0E       		.byte	0xe
 446 00c7 04       		.uleb128 0x4
 447 00c8 01040000 		.4byte	.LASF25
 448 00cc 0F       		.byte	0xf
 449 00cd 04       		.uleb128 0x4
 450 00ce 8D1B0000 		.4byte	.LASF26
 451 00d2 10       		.byte	0x10
 452 00d3 04       		.uleb128 0x4
 453 00d4 50040000 		.4byte	.LASF27
 454 00d8 11       		.byte	0x11
 455 00d9 04       		.uleb128 0x4
 456 00da 81060000 		.4byte	.LASF28
 457 00de 12       		.byte	0x12
 458 00df 04       		.uleb128 0x4
 459 00e0 4F0F0000 		.4byte	.LASF29
 460 00e4 13       		.byte	0x13
 461 00e5 04       		.uleb128 0x4
 462 00e6 81030000 		.4byte	.LASF30
 463 00ea 14       		.byte	0x14
 464 00eb 04       		.uleb128 0x4
 465 00ec 741E0000 		.4byte	.LASF31
 466 00f0 15       		.byte	0x15
 467 00f1 04       		.uleb128 0x4
 468 00f2 FE0C0000 		.4byte	.LASF32
 469 00f6 16       		.byte	0x16
 470 00f7 04       		.uleb128 0x4
 471 00f8 35030000 		.4byte	.LASF33
 472 00fc 17       		.byte	0x17
 473 00fd 04       		.uleb128 0x4
 474 00fe 9C150000 		.4byte	.LASF34
 475 0102 18       		.byte	0x18
 476 0103 04       		.uleb128 0x4
 477 0104 53100000 		.4byte	.LASF35
 478 0108 19       		.byte	0x19
 479 0109 04       		.uleb128 0x4
 480 010a 08140000 		.4byte	.LASF36
 481 010e 1A       		.byte	0x1a
 482 010f 04       		.uleb128 0x4
 483 0110 A00A0000 		.4byte	.LASF37
 484 0114 1B       		.byte	0x1b
 485 0115 04       		.uleb128 0x4
 486 0116 1B1F0000 		.4byte	.LASF38
 487 011a 1C       		.byte	0x1c
 488 011b 04       		.uleb128 0x4
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 76


 489 011c 01020000 		.4byte	.LASF39
 490 0120 1D       		.byte	0x1d
 491 0121 04       		.uleb128 0x4
 492 0122 950F0000 		.4byte	.LASF40
 493 0126 1E       		.byte	0x1e
 494 0127 04       		.uleb128 0x4
 495 0128 930D0000 		.4byte	.LASF41
 496 012c 1F       		.byte	0x1f
 497 012d 04       		.uleb128 0x4
 498 012e 37100000 		.4byte	.LASF42
 499 0132 20       		.byte	0x20
 500 0133 04       		.uleb128 0x4
 501 0134 020A0000 		.4byte	.LASF43
 502 0138 21       		.byte	0x21
 503 0139 04       		.uleb128 0x4
 504 013a 1C1D0000 		.4byte	.LASF44
 505 013e 22       		.byte	0x22
 506 013f 04       		.uleb128 0x4
 507 0140 400E0000 		.4byte	.LASF45
 508 0144 23       		.byte	0x23
 509 0145 04       		.uleb128 0x4
 510 0146 58020000 		.4byte	.LASF46
 511 014a 24       		.byte	0x24
 512 014b 04       		.uleb128 0x4
 513 014c FD160000 		.4byte	.LASF47
 514 0150 25       		.byte	0x25
 515 0151 04       		.uleb128 0x4
 516 0152 CC080000 		.4byte	.LASF48
 517 0156 26       		.byte	0x26
 518 0157 04       		.uleb128 0x4
 519 0158 A51B0000 		.4byte	.LASF49
 520 015c 27       		.byte	0x27
 521 015d 04       		.uleb128 0x4
 522 015e B3100000 		.4byte	.LASF50
 523 0162 28       		.byte	0x28
 524 0163 04       		.uleb128 0x4
 525 0164 43090000 		.4byte	.LASF51
 526 0168 29       		.byte	0x29
 527 0169 04       		.uleb128 0x4
 528 016a 9B110000 		.4byte	.LASF52
 529 016e 2A       		.byte	0x2a
 530 016f 04       		.uleb128 0x4
 531 0170 D6170000 		.4byte	.LASF53
 532 0174 2B       		.byte	0x2b
 533 0175 04       		.uleb128 0x4
 534 0176 6D010000 		.4byte	.LASF54
 535 017a 2C       		.byte	0x2c
 536 017b 04       		.uleb128 0x4
 537 017c 37170000 		.4byte	.LASF55
 538 0180 2D       		.byte	0x2d
 539 0181 04       		.uleb128 0x4
 540 0182 89100000 		.4byte	.LASF56
 541 0186 2E       		.byte	0x2e
 542 0187 04       		.uleb128 0x4
 543 0188 9E160000 		.4byte	.LASF57
 544 018c 2F       		.byte	0x2f
 545 018d 04       		.uleb128 0x4
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 77


 546 018e 471F0000 		.4byte	.LASF58
 547 0192 30       		.byte	0x30
 548 0193 04       		.uleb128 0x4
 549 0194 4A1D0000 		.4byte	.LASF59
 550 0198 31       		.byte	0x31
 551 0199 04       		.uleb128 0x4
 552 019a 9A180000 		.4byte	.LASF60
 553 019e 32       		.byte	0x32
 554 019f 04       		.uleb128 0x4
 555 01a0 920B0000 		.4byte	.LASF61
 556 01a4 33       		.byte	0x33
 557 01a5 04       		.uleb128 0x4
 558 01a6 2A000000 		.4byte	.LASF62
 559 01aa 34       		.byte	0x34
 560 01ab 04       		.uleb128 0x4
 561 01ac 5C120000 		.4byte	.LASF63
 562 01b0 35       		.byte	0x35
 563 01b1 04       		.uleb128 0x4
 564 01b2 80070000 		.4byte	.LASF64
 565 01b6 36       		.byte	0x36
 566 01b7 04       		.uleb128 0x4
 567 01b8 3F1B0000 		.4byte	.LASF65
 568 01bc 37       		.byte	0x37
 569 01bd 04       		.uleb128 0x4
 570 01be 890C0000 		.4byte	.LASF66
 571 01c2 38       		.byte	0x38
 572 01c3 04       		.uleb128 0x4
 573 01c4 1F010000 		.4byte	.LASF67
 574 01c8 39       		.byte	0x39
 575 01c9 04       		.uleb128 0x4
 576 01ca 261C0000 		.4byte	.LASF68
 577 01ce 3A       		.byte	0x3a
 578 01cf 04       		.uleb128 0x4
 579 01d0 D61A0000 		.4byte	.LASF69
 580 01d4 3B       		.byte	0x3b
 581 01d5 04       		.uleb128 0x4
 582 01d6 C90B0000 		.4byte	.LASF70
 583 01da 3C       		.byte	0x3c
 584 01db 04       		.uleb128 0x4
 585 01dc D31D0000 		.4byte	.LASF71
 586 01e0 3D       		.byte	0x3d
 587 01e1 04       		.uleb128 0x4
 588 01e2 97120000 		.4byte	.LASF72
 589 01e6 3E       		.byte	0x3e
 590 01e7 04       		.uleb128 0x4
 591 01e8 C0030000 		.4byte	.LASF73
 592 01ec 3F       		.byte	0x3f
 593 01ed 04       		.uleb128 0x4
 594 01ee 1E180000 		.4byte	.LASF74
 595 01f2 40       		.byte	0x40
 596 01f3 04       		.uleb128 0x4
 597 01f4 92130000 		.4byte	.LASF75
 598 01f8 41       		.byte	0x41
 599 01f9 04       		.uleb128 0x4
 600 01fa 04030000 		.4byte	.LASF76
 601 01fe 42       		.byte	0x42
 602 01ff 04       		.uleb128 0x4
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 78


 603 0200 0A190000 		.4byte	.LASF77
 604 0204 43       		.byte	0x43
 605 0205 04       		.uleb128 0x4
 606 0206 C00D0000 		.4byte	.LASF78
 607 020a 44       		.byte	0x44
 608 020b 04       		.uleb128 0x4
 609 020c 311E0000 		.4byte	.LASF79
 610 0210 45       		.byte	0x45
 611 0211 04       		.uleb128 0x4
 612 0212 B4120000 		.4byte	.LASF80
 613 0216 46       		.byte	0x46
 614 0217 04       		.uleb128 0x4
 615 0218 0A1C0000 		.4byte	.LASF81
 616 021c 47       		.byte	0x47
 617 021d 04       		.uleb128 0x4
 618 021e F41E0000 		.4byte	.LASF82
 619 0222 48       		.byte	0x48
 620 0223 04       		.uleb128 0x4
 621 0224 300D0000 		.4byte	.LASF83
 622 0228 49       		.byte	0x49
 623 0229 04       		.uleb128 0x4
 624 022a 82010000 		.4byte	.LASF84
 625 022e 4A       		.byte	0x4a
 626 022f 04       		.uleb128 0x4
 627 0230 1F120000 		.4byte	.LASF85
 628 0234 4B       		.byte	0x4b
 629 0235 04       		.uleb128 0x4
 630 0236 D0120000 		.4byte	.LASF86
 631 023a 4C       		.byte	0x4c
 632 023b 04       		.uleb128 0x4
 633 023c 27080000 		.4byte	.LASF87
 634 0240 4D       		.byte	0x4d
 635 0241 04       		.uleb128 0x4
 636 0242 76170000 		.4byte	.LASF88
 637 0246 4E       		.byte	0x4e
 638 0247 04       		.uleb128 0x4
 639 0248 4C0D0000 		.4byte	.LASF89
 640 024c 4F       		.byte	0x4f
 641 024d 04       		.uleb128 0x4
 642 024e CB010000 		.4byte	.LASF90
 643 0252 50       		.byte	0x50
 644 0253 04       		.uleb128 0x4
 645 0254 EB150000 		.4byte	.LASF91
 646 0258 51       		.byte	0x51
 647 0259 04       		.uleb128 0x4
 648 025a F91A0000 		.4byte	.LASF92
 649 025e 52       		.byte	0x52
 650 025f 04       		.uleb128 0x4
 651 0260 651D0000 		.4byte	.LASF93
 652 0264 53       		.byte	0x53
 653 0265 04       		.uleb128 0x4
 654 0266 8F1E0000 		.4byte	.LASF94
 655 026a 54       		.byte	0x54
 656 026b 04       		.uleb128 0x4
 657 026c 5D0E0000 		.4byte	.LASF95
 658 0270 55       		.byte	0x55
 659 0271 04       		.uleb128 0x4
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 79


 660 0272 FF110000 		.4byte	.LASF96
 661 0276 56       		.byte	0x56
 662 0277 04       		.uleb128 0x4
 663 0278 AB1E0000 		.4byte	.LASF97
 664 027c 57       		.byte	0x57
 665 027d 04       		.uleb128 0x4
 666 027e 701F0000 		.4byte	.LASF98
 667 0282 58       		.byte	0x58
 668 0283 04       		.uleb128 0x4
 669 0284 E8130000 		.4byte	.LASF99
 670 0288 59       		.byte	0x59
 671 0289 04       		.uleb128 0x4
 672 028a CB1E0000 		.4byte	.LASF100
 673 028e 5A       		.byte	0x5a
 674 028f 04       		.uleb128 0x4
 675 0290 6F100000 		.4byte	.LASF101
 676 0294 5B       		.byte	0x5b
 677 0295 04       		.uleb128 0x4
 678 0296 10050000 		.4byte	.LASF102
 679 029a 5C       		.byte	0x5c
 680 029b 04       		.uleb128 0x4
 681 029c 38190000 		.4byte	.LASF103
 682 02a0 5D       		.byte	0x5d
 683 02a1 04       		.uleb128 0x4
 684 02a2 C90A0000 		.4byte	.LASF104
 685 02a6 5E       		.byte	0x5e
 686 02a7 04       		.uleb128 0x4
 687 02a8 5A1E0000 		.4byte	.LASF105
 688 02ac 5F       		.byte	0x5f
 689 02ad 04       		.uleb128 0x4
 690 02ae ED120000 		.4byte	.LASF106
 691 02b2 60       		.byte	0x60
 692 02b3 04       		.uleb128 0x4
 693 02b4 73040000 		.4byte	.LASF107
 694 02b8 61       		.byte	0x61
 695 02b9 04       		.uleb128 0x4
 696 02ba 2C1A0000 		.4byte	.LASF108
 697 02be 62       		.byte	0x62
 698 02bf 04       		.uleb128 0x4
 699 02c0 620B0000 		.4byte	.LASF109
 700 02c4 63       		.byte	0x63
 701 02c5 04       		.uleb128 0x4
 702 02c6 901F0000 		.4byte	.LASF110
 703 02ca 64       		.byte	0x64
 704 02cb 04       		.uleb128 0x4
 705 02cc 24140000 		.4byte	.LASF111
 706 02d0 65       		.byte	0x65
 707 02d1 04       		.uleb128 0x4
 708 02d2 58090000 		.4byte	.LASF112
 709 02d6 66       		.byte	0x66
 710 02d7 04       		.uleb128 0x4
 711 02d8 80190000 		.4byte	.LASF113
 712 02dc 67       		.byte	0x67
 713 02dd 04       		.uleb128 0x4
 714 02de 8C0E0000 		.4byte	.LASF114
 715 02e2 68       		.byte	0x68
 716 02e3 04       		.uleb128 0x4
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 80


 717 02e4 B3020000 		.4byte	.LASF115
 718 02e8 69       		.byte	0x69
 719 02e9 04       		.uleb128 0x4
 720 02ea 4F130000 		.4byte	.LASF116
 721 02ee 6A       		.byte	0x6a
 722 02ef 04       		.uleb128 0x4
 723 02f0 05090000 		.4byte	.LASF117
 724 02f4 6B       		.byte	0x6b
 725 02f5 04       		.uleb128 0x4
 726 02f6 F11C0000 		.4byte	.LASF118
 727 02fa 6C       		.byte	0x6c
 728 02fb 04       		.uleb128 0x4
 729 02fc B0110000 		.4byte	.LASF119
 730 0300 6D       		.byte	0x6d
 731 0301 04       		.uleb128 0x4
 732 0302 E7090000 		.4byte	.LASF120
 733 0306 6E       		.byte	0x6e
 734 0307 04       		.uleb128 0x4
 735 0308 931A0000 		.4byte	.LASF121
 736 030c 6F       		.byte	0x6f
 737 030d 04       		.uleb128 0x4
 738 030e E60B0000 		.4byte	.LASF122
 739 0312 70       		.byte	0x70
 740 0313 04       		.uleb128 0x4
 741 0314 9C000000 		.4byte	.LASF123
 742 0318 71       		.byte	0x71
 743 0319 04       		.uleb128 0x4
 744 031a 8F140000 		.4byte	.LASF124
 745 031e 72       		.byte	0x72
 746 031f 04       		.uleb128 0x4
 747 0320 BA060000 		.4byte	.LASF125
 748 0324 73       		.byte	0x73
 749 0325 04       		.uleb128 0x4
 750 0326 D3190000 		.4byte	.LASF126
 751 032a 74       		.byte	0x74
 752 032b 04       		.uleb128 0x4
 753 032c F30E0000 		.4byte	.LASF127
 754 0330 75       		.byte	0x75
 755 0331 04       		.uleb128 0x4
 756 0332 63160000 		.4byte	.LASF128
 757 0336 76       		.byte	0x76
 758 0337 04       		.uleb128 0x4
 759 0338 35040000 		.4byte	.LASF129
 760 033c 77       		.byte	0x77
 761 033d 04       		.uleb128 0x4
 762 033e 73180000 		.4byte	.LASF130
 763 0342 78       		.byte	0x78
 764 0343 04       		.uleb128 0x4
 765 0344 350A0000 		.4byte	.LASF131
 766 0348 79       		.byte	0x79
 767 0349 04       		.uleb128 0x4
 768 034a 661B0000 		.4byte	.LASF132
 769 034e 7A       		.byte	0x7a
 770 034f 04       		.uleb128 0x4
 771 0350 49110000 		.4byte	.LASF133
 772 0354 7B       		.byte	0x7b
 773 0355 04       		.uleb128 0x4
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 81


 774 0356 D5060000 		.4byte	.LASF134
 775 035a 7C       		.byte	0x7c
 776 035b 04       		.uleb128 0x4
 777 035c 461A0000 		.4byte	.LASF135
 778 0360 7D       		.byte	0x7d
 779 0361 04       		.uleb128 0x4
 780 0362 7C0B0000 		.4byte	.LASF136
 781 0366 7E       		.byte	0x7e
 782 0367 04       		.uleb128 0x4
 783 0368 00000000 		.4byte	.LASF137
 784 036c 7F       		.byte	0x7f
 785 036d 04       		.uleb128 0x4
 786 036e 3E140000 		.4byte	.LASF138
 787 0372 80       		.byte	0x80
 788 0373 04       		.uleb128 0x4
 789 0374 64060000 		.4byte	.LASF139
 790 0378 81       		.byte	0x81
 791 0379 04       		.uleb128 0x4
 792 037a E3020000 		.4byte	.LASF140
 793 037e 82       		.byte	0x82
 794 037f 04       		.uleb128 0x4
 795 0380 A60E0000 		.4byte	.LASF141
 796 0384 83       		.byte	0x83
 797 0385 04       		.uleb128 0x4
 798 0386 DA000000 		.4byte	.LASF142
 799 038a 84       		.byte	0x84
 800 038b 04       		.uleb128 0x4
 801 038c 890A0000 		.4byte	.LASF143
 802 0390 85       		.byte	0x85
 803 0391 04       		.uleb128 0x4
 804 0392 D9180000 		.4byte	.LASF144
 805 0396 86       		.byte	0x86
 806 0397 04       		.uleb128 0x4
 807 0398 CD0E0000 		.4byte	.LASF145
 808 039c 87       		.byte	0x87
 809 039d 04       		.uleb128 0x4
 810 039e 0B060000 		.4byte	.LASF146
 811 03a2 88       		.byte	0x88
 812 03a3 04       		.uleb128 0x4
 813 03a4 AA140000 		.4byte	.LASF147
 814 03a8 89       		.byte	0x89
 815 03a9 04       		.uleb128 0x4
 816 03aa 721C0000 		.4byte	.LASF148
 817 03ae 8A       		.byte	0x8a
 818 03af 04       		.uleb128 0x4
 819 03b0 1A040000 		.4byte	.LASF149
 820 03b4 8B       		.byte	0x8b
 821 03b5 04       		.uleb128 0x4
 822 03b6 AE0B0000 		.4byte	.LASF150
 823 03ba 8C       		.byte	0x8c
 824 03bb 04       		.uleb128 0x4
 825 03bc A2090000 		.4byte	.LASF151
 826 03c0 8D       		.byte	0x8d
 827 03c1 04       		.uleb128 0x4
 828 03c2 C2160000 		.4byte	.LASF152
 829 03c6 8E       		.byte	0x8e
 830 03c7 04       		.uleb128 0x4
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 82


 831 03c8 85110000 		.4byte	.LASF153
 832 03cc 8F       		.byte	0x8f
 833 03cd 04       		.uleb128 0x4
 834 03ce 44080000 		.4byte	.LASF154
 835 03d2 90       		.byte	0x90
 836 03d3 04       		.uleb128 0x4
 837 03d4 1B0E0000 		.4byte	.LASF155
 838 03d8 91       		.byte	0x91
 839 03d9 04       		.uleb128 0x4
 840 03da 490B0000 		.4byte	.LASF156
 841 03de 92       		.byte	0x92
 842 03df 04       		.uleb128 0x4
 843 03e0 AF0D0000 		.4byte	.LASF157
 844 03e4 F0       		.byte	0xf0
 845 03e5 00       		.byte	0
 846 03e6 05       		.uleb128 0x5
 847 03e7 02       		.byte	0x2
 848 03e8 05       		.byte	0x5
 849 03e9 F5110000 		.4byte	.LASF158
 850 03ed 06       		.uleb128 0x6
 851 03ee 640A0000 		.4byte	.LASF160
 852 03f2 05       		.byte	0x5
 853 03f3 F4       		.byte	0xf4
 854 03f4 25000000 		.4byte	0x25
 855 03f8 05       		.uleb128 0x5
 856 03f9 01       		.byte	0x1
 857 03fa 06       		.byte	0x6
 858 03fb 5F1C0000 		.4byte	.LASF159
 859 03ff 06       		.uleb128 0x6
 860 0400 CC170000 		.4byte	.LASF161
 861 0404 06       		.byte	0x6
 862 0405 1D       		.byte	0x1d
 863 0406 0A040000 		.4byte	0x40a
 864 040a 05       		.uleb128 0x5
 865 040b 01       		.byte	0x1
 866 040c 08       		.byte	0x8
 867 040d 5C1A0000 		.4byte	.LASF162
 868 0411 06       		.uleb128 0x6
 869 0412 D0100000 		.4byte	.LASF163
 870 0416 06       		.byte	0x6
 871 0417 29       		.byte	0x29
 872 0418 E6030000 		.4byte	0x3e6
 873 041c 06       		.uleb128 0x6
 874 041d 6F0C0000 		.4byte	.LASF164
 875 0421 06       		.byte	0x6
 876 0422 2B       		.byte	0x2b
 877 0423 27040000 		.4byte	0x427
 878 0427 05       		.uleb128 0x5
 879 0428 02       		.byte	0x2
 880 0429 07       		.byte	0x7
 881 042a 69130000 		.4byte	.LASF165
 882 042e 06       		.uleb128 0x6
 883 042f 2B030000 		.4byte	.LASF166
 884 0433 06       		.byte	0x6
 885 0434 3F       		.byte	0x3f
 886 0435 39040000 		.4byte	0x439
 887 0439 05       		.uleb128 0x5
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 83


 888 043a 04       		.byte	0x4
 889 043b 05       		.byte	0x5
 890 043c E2150000 		.4byte	.LASF167
 891 0440 06       		.uleb128 0x6
 892 0441 6A1A0000 		.4byte	.LASF168
 893 0445 06       		.byte	0x6
 894 0446 41       		.byte	0x41
 895 0447 4B040000 		.4byte	0x44b
 896 044b 05       		.uleb128 0x5
 897 044c 04       		.byte	0x4
 898 044d 07       		.byte	0x7
 899 044e 26190000 		.4byte	.LASF169
 900 0452 05       		.uleb128 0x5
 901 0453 08       		.byte	0x8
 902 0454 05       		.byte	0x5
 903 0455 07100000 		.4byte	.LASF170
 904 0459 05       		.uleb128 0x5
 905 045a 08       		.byte	0x8
 906 045b 07       		.byte	0x7
 907 045c 87080000 		.4byte	.LASF171
 908 0460 07       		.uleb128 0x7
 909 0461 04       		.byte	0x4
 910 0462 05       		.byte	0x5
 911 0463 696E7400 		.ascii	"int\000"
 912 0467 05       		.uleb128 0x5
 913 0468 04       		.byte	0x4
 914 0469 07       		.byte	0x7
 915 046a 2D020000 		.4byte	.LASF172
 916 046e 06       		.uleb128 0x6
 917 046f E40E0000 		.4byte	.LASF173
 918 0473 07       		.byte	0x7
 919 0474 18       		.byte	0x18
 920 0475 FF030000 		.4byte	0x3ff
 921 0479 06       		.uleb128 0x6
 922 047a 0C080000 		.4byte	.LASF174
 923 047e 07       		.byte	0x7
 924 047f 20       		.byte	0x20
 925 0480 11040000 		.4byte	0x411
 926 0484 06       		.uleb128 0x6
 927 0485 AF130000 		.4byte	.LASF175
 928 0489 07       		.byte	0x7
 929 048a 24       		.byte	0x24
 930 048b 1C040000 		.4byte	0x41c
 931 048f 06       		.uleb128 0x6
 932 0490 64190000 		.4byte	.LASF176
 933 0494 07       		.byte	0x7
 934 0495 2C       		.byte	0x2c
 935 0496 2E040000 		.4byte	0x42e
 936 049a 06       		.uleb128 0x6
 937 049b 75020000 		.4byte	.LASF177
 938 049f 07       		.byte	0x7
 939 04a0 30       		.byte	0x30
 940 04a1 40040000 		.4byte	0x440
 941 04a5 08       		.uleb128 0x8
 942 04a6 040E     		.2byte	0xe04
 943 04a8 03       		.byte	0x3
 944 04a9 9601     		.2byte	0x196
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 84


 945 04ab 61050000 		.4byte	0x561
 946 04af 09       		.uleb128 0x9
 947 04b0 6E070000 		.4byte	.LASF178
 948 04b4 03       		.byte	0x3
 949 04b5 9801     		.2byte	0x198
 950 04b7 7D050000 		.4byte	0x57d
 951 04bb 00       		.byte	0
 952 04bc 09       		.uleb128 0x9
 953 04bd DF140000 		.4byte	.LASF179
 954 04c1 03       		.byte	0x3
 955 04c2 9901     		.2byte	0x199
 956 04c4 82050000 		.4byte	0x582
 957 04c8 20       		.byte	0x20
 958 04c9 09       		.uleb128 0x9
 959 04ca 5B1B0000 		.4byte	.LASF180
 960 04ce 03       		.byte	0x3
 961 04cf 9A01     		.2byte	0x19a
 962 04d1 92050000 		.4byte	0x592
 963 04d5 80       		.byte	0x80
 964 04d6 09       		.uleb128 0x9
 965 04d7 D7070000 		.4byte	.LASF181
 966 04db 03       		.byte	0x3
 967 04dc 9B01     		.2byte	0x19b
 968 04de 82050000 		.4byte	0x582
 969 04e2 A0       		.byte	0xa0
 970 04e3 0A       		.uleb128 0xa
 971 04e4 451D0000 		.4byte	.LASF182
 972 04e8 03       		.byte	0x3
 973 04e9 9C01     		.2byte	0x19c
 974 04eb 97050000 		.4byte	0x597
 975 04ef 0001     		.2byte	0x100
 976 04f1 0A       		.uleb128 0xa
 977 04f2 FB140000 		.4byte	.LASF183
 978 04f6 03       		.byte	0x3
 979 04f7 9D01     		.2byte	0x19d
 980 04f9 82050000 		.4byte	0x582
 981 04fd 2001     		.2byte	0x120
 982 04ff 0A       		.uleb128 0xa
 983 0500 92120000 		.4byte	.LASF184
 984 0504 03       		.byte	0x3
 985 0505 9E01     		.2byte	0x19e
 986 0507 9C050000 		.4byte	0x59c
 987 050b 8001     		.2byte	0x180
 988 050d 0A       		.uleb128 0xa
 989 050e 05150000 		.4byte	.LASF185
 990 0512 03       		.byte	0x3
 991 0513 9F01     		.2byte	0x19f
 992 0515 82050000 		.4byte	0x582
 993 0519 A001     		.2byte	0x1a0
 994 051b 0A       		.uleb128 0xa
 995 051c 881B0000 		.4byte	.LASF186
 996 0520 03       		.byte	0x3
 997 0521 A001     		.2byte	0x1a0
 998 0523 A1050000 		.4byte	0x5a1
 999 0527 0002     		.2byte	0x200
 1000 0529 0A       		.uleb128 0xa
 1001 052a 0F150000 		.4byte	.LASF187
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 85


 1002 052e 03       		.byte	0x3
 1003 052f A101     		.2byte	0x1a1
 1004 0531 A6050000 		.4byte	0x5a6
 1005 0535 2002     		.2byte	0x220
 1006 0537 0B       		.uleb128 0xb
 1007 0538 495000   		.ascii	"IP\000"
 1008 053b 03       		.byte	0x3
 1009 053c A201     		.2byte	0x1a2
 1010 053e CB050000 		.4byte	0x5cb
 1011 0542 0003     		.2byte	0x300
 1012 0544 0A       		.uleb128 0xa
 1013 0545 19150000 		.4byte	.LASF188
 1014 0549 03       		.byte	0x3
 1015 054a A301     		.2byte	0x1a3
 1016 054c D0050000 		.4byte	0x5d0
 1017 0550 F003     		.2byte	0x3f0
 1018 0552 0A       		.uleb128 0xa
 1019 0553 54140000 		.4byte	.LASF189
 1020 0557 03       		.byte	0x3
 1021 0558 A401     		.2byte	0x1a4
 1022 055a 78050000 		.4byte	0x578
 1023 055e 000E     		.2byte	0xe00
 1024 0560 00       		.byte	0
 1025 0561 0C       		.uleb128 0xc
 1026 0562 78050000 		.4byte	0x578
 1027 0566 71050000 		.4byte	0x571
 1028 056a 0D       		.uleb128 0xd
 1029 056b 71050000 		.4byte	0x571
 1030 056f 07       		.byte	0x7
 1031 0570 00       		.byte	0
 1032 0571 05       		.uleb128 0x5
 1033 0572 04       		.byte	0x4
 1034 0573 07       		.byte	0x7
 1035 0574 C1140000 		.4byte	.LASF190
 1036 0578 0E       		.uleb128 0xe
 1037 0579 9A040000 		.4byte	0x49a
 1038 057d 0E       		.uleb128 0xe
 1039 057e 61050000 		.4byte	0x561
 1040 0582 0C       		.uleb128 0xc
 1041 0583 9A040000 		.4byte	0x49a
 1042 0587 92050000 		.4byte	0x592
 1043 058b 0D       		.uleb128 0xd
 1044 058c 71050000 		.4byte	0x571
 1045 0590 17       		.byte	0x17
 1046 0591 00       		.byte	0
 1047 0592 0E       		.uleb128 0xe
 1048 0593 61050000 		.4byte	0x561
 1049 0597 0E       		.uleb128 0xe
 1050 0598 61050000 		.4byte	0x561
 1051 059c 0E       		.uleb128 0xe
 1052 059d 61050000 		.4byte	0x561
 1053 05a1 0E       		.uleb128 0xe
 1054 05a2 61050000 		.4byte	0x561
 1055 05a6 0C       		.uleb128 0xc
 1056 05a7 9A040000 		.4byte	0x49a
 1057 05ab B6050000 		.4byte	0x5b6
 1058 05af 0D       		.uleb128 0xd
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 86


 1059 05b0 71050000 		.4byte	0x571
 1060 05b4 37       		.byte	0x37
 1061 05b5 00       		.byte	0
 1062 05b6 0C       		.uleb128 0xc
 1063 05b7 C6050000 		.4byte	0x5c6
 1064 05bb C6050000 		.4byte	0x5c6
 1065 05bf 0D       		.uleb128 0xd
 1066 05c0 71050000 		.4byte	0x571
 1067 05c4 EF       		.byte	0xef
 1068 05c5 00       		.byte	0
 1069 05c6 0E       		.uleb128 0xe
 1070 05c7 6E040000 		.4byte	0x46e
 1071 05cb 0E       		.uleb128 0xe
 1072 05cc B6050000 		.4byte	0x5b6
 1073 05d0 0C       		.uleb128 0xc
 1074 05d1 9A040000 		.4byte	0x49a
 1075 05d5 E1050000 		.4byte	0x5e1
 1076 05d9 0F       		.uleb128 0xf
 1077 05da 71050000 		.4byte	0x571
 1078 05de 8302     		.2byte	0x283
 1079 05e0 00       		.byte	0
 1080 05e1 10       		.uleb128 0x10
 1081 05e2 EB170000 		.4byte	.LASF191
 1082 05e6 03       		.byte	0x3
 1083 05e7 A501     		.2byte	0x1a5
 1084 05e9 A5040000 		.4byte	0x4a5
 1085 05ed 11       		.uleb128 0x11
 1086 05ee 78050000 		.4byte	0x578
 1087 05f2 0C       		.uleb128 0xc
 1088 05f3 ED050000 		.4byte	0x5ed
 1089 05f7 02060000 		.4byte	0x602
 1090 05fb 0D       		.uleb128 0xd
 1091 05fc 71050000 		.4byte	0x571
 1092 0600 0F       		.byte	0xf
 1093 0601 00       		.byte	0
 1094 0602 12       		.uleb128 0x12
 1095 0603 80       		.byte	0x80
 1096 0604 08       		.byte	0x8
 1097 0605 22       		.byte	0x22
 1098 0606 D6060000 		.4byte	0x6d6
 1099 060a 13       		.uleb128 0x13
 1100 060b 4F555400 		.ascii	"OUT\000"
 1101 060f 08       		.byte	0x8
 1102 0610 23       		.byte	0x23
 1103 0611 78050000 		.4byte	0x578
 1104 0615 00       		.byte	0
 1105 0616 14       		.uleb128 0x14
 1106 0617 F8070000 		.4byte	.LASF192
 1107 061b 08       		.byte	0x8
 1108 061c 24       		.byte	0x24
 1109 061d 78050000 		.4byte	0x578
 1110 0621 04       		.byte	0x4
 1111 0622 14       		.uleb128 0x14
 1112 0623 78070000 		.4byte	.LASF193
 1113 0627 08       		.byte	0x8
 1114 0628 25       		.byte	0x25
 1115 0629 78050000 		.4byte	0x578
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 87


 1116 062d 08       		.byte	0x8
 1117 062e 14       		.uleb128 0x14
 1118 062f AF170000 		.4byte	.LASF194
 1119 0633 08       		.byte	0x8
 1120 0634 26       		.byte	0x26
 1121 0635 78050000 		.4byte	0x578
 1122 0639 0C       		.byte	0xc
 1123 063a 13       		.uleb128 0x13
 1124 063b 494E00   		.ascii	"IN\000"
 1125 063e 08       		.byte	0x8
 1126 063f 27       		.byte	0x27
 1127 0640 ED050000 		.4byte	0x5ed
 1128 0644 10       		.byte	0x10
 1129 0645 14       		.uleb128 0x14
 1130 0646 73070000 		.4byte	.LASF195
 1131 064a 08       		.byte	0x8
 1132 064b 28       		.byte	0x28
 1133 064c 78050000 		.4byte	0x578
 1134 0650 14       		.byte	0x14
 1135 0651 14       		.uleb128 0x14
 1136 0652 6F110000 		.4byte	.LASF196
 1137 0656 08       		.byte	0x8
 1138 0657 29       		.byte	0x29
 1139 0658 78050000 		.4byte	0x578
 1140 065c 18       		.byte	0x18
 1141 065d 14       		.uleb128 0x14
 1142 065e 8E180000 		.4byte	.LASF197
 1143 0662 08       		.byte	0x8
 1144 0663 2A       		.byte	0x2a
 1145 0664 ED050000 		.4byte	0x5ed
 1146 0668 1C       		.byte	0x1c
 1147 0669 14       		.uleb128 0x14
 1148 066a B3040000 		.4byte	.LASF198
 1149 066e 08       		.byte	0x8
 1150 066f 2B       		.byte	0x2b
 1151 0670 78050000 		.4byte	0x578
 1152 0674 20       		.byte	0x20
 1153 0675 14       		.uleb128 0x14
 1154 0676 F4160000 		.4byte	.LASF199
 1155 067a 08       		.byte	0x8
 1156 067b 2C       		.byte	0x2c
 1157 067c 78050000 		.4byte	0x578
 1158 0680 24       		.byte	0x24
 1159 0681 13       		.uleb128 0x13
 1160 0682 43464700 		.ascii	"CFG\000"
 1161 0686 08       		.byte	0x8
 1162 0687 2D       		.byte	0x2d
 1163 0688 78050000 		.4byte	0x578
 1164 068c 28       		.byte	0x28
 1165 068d 14       		.uleb128 0x14
 1166 068e 7A060000 		.4byte	.LASF200
 1167 0692 08       		.byte	0x8
 1168 0693 2E       		.byte	0x2e
 1169 0694 78050000 		.4byte	0x578
 1170 0698 2C       		.byte	0x2c
 1171 0699 14       		.uleb128 0x14
 1172 069a 1E0A0000 		.4byte	.LASF201
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 88


 1173 069e 08       		.byte	0x8
 1174 069f 2F       		.byte	0x2f
 1175 06a0 78050000 		.4byte	0x578
 1176 06a4 30       		.byte	0x30
 1177 06a5 14       		.uleb128 0x14
 1178 06a6 151E0000 		.4byte	.LASF202
 1179 06aa 08       		.byte	0x8
 1180 06ab 30       		.byte	0x30
 1181 06ac 78050000 		.4byte	0x578
 1182 06b0 34       		.byte	0x34
 1183 06b1 14       		.uleb128 0x14
 1184 06b2 46000000 		.4byte	.LASF203
 1185 06b6 08       		.byte	0x8
 1186 06b7 31       		.byte	0x31
 1187 06b8 ED050000 		.4byte	0x5ed
 1188 06bc 38       		.byte	0x38
 1189 06bd 14       		.uleb128 0x14
 1190 06be 4C170000 		.4byte	.LASF204
 1191 06c2 08       		.byte	0x8
 1192 06c3 32       		.byte	0x32
 1193 06c4 78050000 		.4byte	0x578
 1194 06c8 3C       		.byte	0x3c
 1195 06c9 14       		.uleb128 0x14
 1196 06ca C91D0000 		.4byte	.LASF205
 1197 06ce 08       		.byte	0x8
 1198 06cf 33       		.byte	0x33
 1199 06d0 DB060000 		.4byte	0x6db
 1200 06d4 40       		.byte	0x40
 1201 06d5 00       		.byte	0
 1202 06d6 0E       		.uleb128 0xe
 1203 06d7 F2050000 		.4byte	0x5f2
 1204 06db 11       		.uleb128 0x11
 1205 06dc D6060000 		.4byte	0x6d6
 1206 06e0 06       		.uleb128 0x6
 1207 06e1 ED0C0000 		.4byte	.LASF206
 1208 06e5 08       		.byte	0x8
 1209 06e6 34       		.byte	0x34
 1210 06e7 02060000 		.4byte	0x602
 1211 06eb 15       		.uleb128 0x15
 1212 06ec 2440     		.2byte	0x4024
 1213 06ee 08       		.byte	0x8
 1214 06ef 39       		.byte	0x39
 1215 06f0 76070000 		.4byte	0x776
 1216 06f4 13       		.uleb128 0x13
 1217 06f5 50525400 		.ascii	"PRT\000"
 1218 06f9 08       		.byte	0x8
 1219 06fa 3A       		.byte	0x3a
 1220 06fb 76070000 		.4byte	0x776
 1221 06ff 00       		.byte	0
 1222 0700 16       		.uleb128 0x16
 1223 0701 5A000000 		.4byte	.LASF207
 1224 0705 08       		.byte	0x8
 1225 0706 3B       		.byte	0x3b
 1226 0707 ED050000 		.4byte	0x5ed
 1227 070b 0040     		.2byte	0x4000
 1228 070d 16       		.uleb128 0x16
 1229 070e 66000000 		.4byte	.LASF208
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 89


 1230 0712 08       		.byte	0x8
 1231 0713 3C       		.byte	0x3c
 1232 0714 ED050000 		.4byte	0x5ed
 1233 0718 0440     		.2byte	0x4004
 1234 071a 16       		.uleb128 0x16
 1235 071b 72000000 		.4byte	.LASF209
 1236 071f 08       		.byte	0x8
 1237 0720 3D       		.byte	0x3d
 1238 0721 ED050000 		.4byte	0x5ed
 1239 0725 0840     		.2byte	0x4008
 1240 0727 16       		.uleb128 0x16
 1241 0728 430F0000 		.4byte	.LASF210
 1242 072c 08       		.byte	0x8
 1243 072d 3E       		.byte	0x3e
 1244 072e ED050000 		.4byte	0x5ed
 1245 0732 0C40     		.2byte	0x400c
 1246 0734 16       		.uleb128 0x16
 1247 0735 4F000000 		.4byte	.LASF211
 1248 0739 08       		.byte	0x8
 1249 073a 3F       		.byte	0x3f
 1250 073b ED050000 		.4byte	0x5ed
 1251 073f 1040     		.2byte	0x4010
 1252 0741 16       		.uleb128 0x16
 1253 0742 370B0000 		.4byte	.LASF212
 1254 0746 08       		.byte	0x8
 1255 0747 40       		.byte	0x40
 1256 0748 78050000 		.4byte	0x578
 1257 074c 1440     		.2byte	0x4014
 1258 074e 16       		.uleb128 0x16
 1259 074f 421C0000 		.4byte	.LASF213
 1260 0753 08       		.byte	0x8
 1261 0754 41       		.byte	0x41
 1262 0755 78050000 		.4byte	0x578
 1263 0759 1840     		.2byte	0x4018
 1264 075b 16       		.uleb128 0x16
 1265 075c 1D020000 		.4byte	.LASF214
 1266 0760 08       		.byte	0x8
 1267 0761 42       		.byte	0x42
 1268 0762 ED050000 		.4byte	0x5ed
 1269 0766 1C40     		.2byte	0x401c
 1270 0768 16       		.uleb128 0x16
 1271 0769 C1130000 		.4byte	.LASF215
 1272 076d 08       		.byte	0x8
 1273 076e 43       		.byte	0x43
 1274 076f 78050000 		.4byte	0x578
 1275 0773 2040     		.2byte	0x4020
 1276 0775 00       		.byte	0
 1277 0776 0C       		.uleb128 0xc
 1278 0777 E0060000 		.4byte	0x6e0
 1279 077b 86070000 		.4byte	0x786
 1280 077f 0D       		.uleb128 0xd
 1281 0780 71050000 		.4byte	0x571
 1282 0784 7F       		.byte	0x7f
 1283 0785 00       		.byte	0
 1284 0786 06       		.uleb128 0x6
 1285 0787 4D070000 		.4byte	.LASF216
 1286 078b 08       		.byte	0x8
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 90


 1287 078c 44       		.byte	0x44
 1288 078d EB060000 		.4byte	0x6eb
 1289 0791 10       		.uleb128 0x10
 1290 0792 500C0000 		.4byte	.LASF217
 1291 0796 09       		.byte	0x9
 1292 0797 3106     		.2byte	0x631
 1293 0799 E0060000 		.4byte	0x6e0
 1294 079d 10       		.uleb128 0x10
 1295 079e 751A0000 		.4byte	.LASF218
 1296 07a2 09       		.byte	0x9
 1297 07a3 3206     		.2byte	0x632
 1298 07a5 86070000 		.4byte	0x786
 1299 07a9 05       		.uleb128 0x5
 1300 07aa 08       		.byte	0x8
 1301 07ab 04       		.byte	0x4
 1302 07ac 86130000 		.4byte	.LASF219
 1303 07b0 12       		.uleb128 0x12
 1304 07b1 B8       		.byte	0xb8
 1305 07b2 0A       		.byte	0xa
 1306 07b3 34       		.byte	0x34
 1307 07b4 C10B0000 		.4byte	0xbc1
 1308 07b8 14       		.uleb128 0x14
 1309 07b9 5D030000 		.4byte	.LASF220
 1310 07bd 0A       		.byte	0xa
 1311 07be 37       		.byte	0x37
 1312 07bf 9A040000 		.4byte	0x49a
 1313 07c3 00       		.byte	0
 1314 07c4 14       		.uleb128 0x14
 1315 07c5 C0010000 		.4byte	.LASF221
 1316 07c9 0A       		.byte	0xa
 1317 07ca 38       		.byte	0x38
 1318 07cb 9A040000 		.4byte	0x49a
 1319 07cf 04       		.byte	0x4
 1320 07d0 14       		.uleb128 0x14
 1321 07d1 A7010000 		.4byte	.LASF222
 1322 07d5 0A       		.byte	0xa
 1323 07d6 39       		.byte	0x39
 1324 07d7 9A040000 		.4byte	0x49a
 1325 07db 08       		.byte	0x8
 1326 07dc 14       		.uleb128 0x14
 1327 07dd 29090000 		.4byte	.LASF223
 1328 07e1 0A       		.byte	0xa
 1329 07e2 3A       		.byte	0x3a
 1330 07e3 9A040000 		.4byte	0x49a
 1331 07e7 0C       		.byte	0xc
 1332 07e8 14       		.uleb128 0x14
 1333 07e9 B8130000 		.4byte	.LASF224
 1334 07ed 0A       		.byte	0xa
 1335 07ee 3B       		.byte	0x3b
 1336 07ef 9A040000 		.4byte	0x49a
 1337 07f3 10       		.byte	0x10
 1338 07f4 14       		.uleb128 0x14
 1339 07f5 DA100000 		.4byte	.LASF225
 1340 07f9 0A       		.byte	0xa
 1341 07fa 3C       		.byte	0x3c
 1342 07fb 9A040000 		.4byte	0x49a
 1343 07ff 14       		.byte	0x14
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 91


 1344 0800 14       		.uleb128 0x14
 1345 0801 400B0000 		.4byte	.LASF226
 1346 0805 0A       		.byte	0xa
 1347 0806 3D       		.byte	0x3d
 1348 0807 9A040000 		.4byte	0x49a
 1349 080b 18       		.byte	0x18
 1350 080c 14       		.uleb128 0x14
 1351 080d 901D0000 		.4byte	.LASF227
 1352 0811 0A       		.byte	0xa
 1353 0812 3E       		.byte	0x3e
 1354 0813 9A040000 		.4byte	0x49a
 1355 0817 1C       		.byte	0x1c
 1356 0818 14       		.uleb128 0x14
 1357 0819 15100000 		.4byte	.LASF228
 1358 081d 0A       		.byte	0xa
 1359 081e 3F       		.byte	0x3f
 1360 081f 9A040000 		.4byte	0x49a
 1361 0823 20       		.byte	0x20
 1362 0824 14       		.uleb128 0x14
 1363 0825 2C100000 		.4byte	.LASF229
 1364 0829 0A       		.byte	0xa
 1365 082a 40       		.byte	0x40
 1366 082b 9A040000 		.4byte	0x49a
 1367 082f 24       		.byte	0x24
 1368 0830 14       		.uleb128 0x14
 1369 0831 08160000 		.4byte	.LASF230
 1370 0835 0A       		.byte	0xa
 1371 0836 43       		.byte	0x43
 1372 0837 6E040000 		.4byte	0x46e
 1373 083b 28       		.byte	0x28
 1374 083c 14       		.uleb128 0x14
 1375 083d D4150000 		.4byte	.LASF231
 1376 0841 0A       		.byte	0xa
 1377 0842 44       		.byte	0x44
 1378 0843 6E040000 		.4byte	0x46e
 1379 0847 29       		.byte	0x29
 1380 0848 14       		.uleb128 0x14
 1381 0849 85140000 		.4byte	.LASF232
 1382 084d 0A       		.byte	0xa
 1383 084e 45       		.byte	0x45
 1384 084f 6E040000 		.4byte	0x46e
 1385 0853 2A       		.byte	0x2a
 1386 0854 14       		.uleb128 0x14
 1387 0855 7E160000 		.4byte	.LASF233
 1388 0859 0A       		.byte	0xa
 1389 085a 46       		.byte	0x46
 1390 085b 6E040000 		.4byte	0x46e
 1391 085f 2B       		.byte	0x2b
 1392 0860 14       		.uleb128 0x14
 1393 0861 31160000 		.4byte	.LASF234
 1394 0865 0A       		.byte	0xa
 1395 0866 47       		.byte	0x47
 1396 0867 6E040000 		.4byte	0x46e
 1397 086b 2C       		.byte	0x2c
 1398 086c 14       		.uleb128 0x14
 1399 086d FD180000 		.4byte	.LASF235
 1400 0871 0A       		.byte	0xa
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 92


 1401 0872 48       		.byte	0x48
 1402 0873 6E040000 		.4byte	0x46e
 1403 0877 2D       		.byte	0x2d
 1404 0878 14       		.uleb128 0x14
 1405 0879 101F0000 		.4byte	.LASF236
 1406 087d 0A       		.byte	0xa
 1407 087e 49       		.byte	0x49
 1408 087f 6E040000 		.4byte	0x46e
 1409 0883 2E       		.byte	0x2e
 1410 0884 14       		.uleb128 0x14
 1411 0885 75030000 		.4byte	.LASF237
 1412 0889 0A       		.byte	0xa
 1413 088a 4A       		.byte	0x4a
 1414 088b 6E040000 		.4byte	0x46e
 1415 088f 2F       		.byte	0x2f
 1416 0890 14       		.uleb128 0x14
 1417 0891 50180000 		.4byte	.LASF238
 1418 0895 0A       		.byte	0xa
 1419 0896 4B       		.byte	0x4b
 1420 0897 6E040000 		.4byte	0x46e
 1421 089b 30       		.byte	0x30
 1422 089c 14       		.uleb128 0x14
 1423 089d DA110000 		.4byte	.LASF239
 1424 08a1 0A       		.byte	0xa
 1425 08a2 4E       		.byte	0x4e
 1426 08a3 6E040000 		.4byte	0x46e
 1427 08a7 31       		.byte	0x31
 1428 08a8 14       		.uleb128 0x14
 1429 08a9 951C0000 		.4byte	.LASF240
 1430 08ad 0A       		.byte	0xa
 1431 08ae 4F       		.byte	0x4f
 1432 08af 6E040000 		.4byte	0x46e
 1433 08b3 32       		.byte	0x32
 1434 08b4 14       		.uleb128 0x14
 1435 08b5 F01D0000 		.4byte	.LASF241
 1436 08b9 0A       		.byte	0xa
 1437 08ba 50       		.byte	0x50
 1438 08bb 6E040000 		.4byte	0x46e
 1439 08bf 33       		.byte	0x33
 1440 08c0 14       		.uleb128 0x14
 1441 08c1 120D0000 		.4byte	.LASF242
 1442 08c5 0A       		.byte	0xa
 1443 08c6 51       		.byte	0x51
 1444 08c7 6E040000 		.4byte	0x46e
 1445 08cb 34       		.byte	0x34
 1446 08cc 14       		.uleb128 0x14
 1447 08cd E9080000 		.4byte	.LASF243
 1448 08d1 0A       		.byte	0xa
 1449 08d2 52       		.byte	0x52
 1450 08d3 79040000 		.4byte	0x479
 1451 08d7 36       		.byte	0x36
 1452 08d8 14       		.uleb128 0x14
 1453 08d9 05050000 		.4byte	.LASF244
 1454 08dd 0A       		.byte	0xa
 1455 08de 53       		.byte	0x53
 1456 08df 79040000 		.4byte	0x479
 1457 08e3 38       		.byte	0x38
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 93


 1458 08e4 14       		.uleb128 0x14
 1459 08e5 0D110000 		.4byte	.LASF245
 1460 08e9 0A       		.byte	0xa
 1461 08ea 54       		.byte	0x54
 1462 08eb 79040000 		.4byte	0x479
 1463 08ef 3A       		.byte	0x3a
 1464 08f0 14       		.uleb128 0x14
 1465 08f1 4E030000 		.4byte	.LASF246
 1466 08f5 0A       		.byte	0xa
 1467 08f6 55       		.byte	0x55
 1468 08f7 6E040000 		.4byte	0x46e
 1469 08fb 3C       		.byte	0x3c
 1470 08fc 14       		.uleb128 0x14
 1471 08fd 6E0A0000 		.4byte	.LASF247
 1472 0901 0A       		.byte	0xa
 1473 0902 56       		.byte	0x56
 1474 0903 6E040000 		.4byte	0x46e
 1475 0907 3D       		.byte	0x3d
 1476 0908 14       		.uleb128 0x14
 1477 0909 59140000 		.4byte	.LASF248
 1478 090d 0A       		.byte	0xa
 1479 090e 57       		.byte	0x57
 1480 090f 6E040000 		.4byte	0x46e
 1481 0913 3E       		.byte	0x3e
 1482 0914 14       		.uleb128 0x14
 1483 0915 87090000 		.4byte	.LASF249
 1484 0919 0A       		.byte	0xa
 1485 091a 58       		.byte	0x58
 1486 091b 6E040000 		.4byte	0x46e
 1487 091f 3F       		.byte	0x3f
 1488 0920 14       		.uleb128 0x14
 1489 0921 7E020000 		.4byte	.LASF250
 1490 0925 0A       		.byte	0xa
 1491 0926 59       		.byte	0x59
 1492 0927 6E040000 		.4byte	0x46e
 1493 092b 40       		.byte	0x40
 1494 092c 14       		.uleb128 0x14
 1495 092d 3B120000 		.4byte	.LASF251
 1496 0931 0A       		.byte	0xa
 1497 0932 5A       		.byte	0x5a
 1498 0933 6E040000 		.4byte	0x46e
 1499 0937 41       		.byte	0x41
 1500 0938 14       		.uleb128 0x14
 1501 0939 B6070000 		.4byte	.LASF252
 1502 093d 0A       		.byte	0xa
 1503 093e 5B       		.byte	0x5b
 1504 093f 6E040000 		.4byte	0x46e
 1505 0943 42       		.byte	0x42
 1506 0944 14       		.uleb128 0x14
 1507 0945 450C0000 		.4byte	.LASF253
 1508 0949 0A       		.byte	0xa
 1509 094a 5C       		.byte	0x5c
 1510 094b 6E040000 		.4byte	0x46e
 1511 094f 43       		.byte	0x43
 1512 0950 14       		.uleb128 0x14
 1513 0951 EE0D0000 		.4byte	.LASF254
 1514 0955 0A       		.byte	0xa
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 94


 1515 0956 5D       		.byte	0x5d
 1516 0957 6E040000 		.4byte	0x46e
 1517 095b 44       		.byte	0x44
 1518 095c 14       		.uleb128 0x14
 1519 095d 8C160000 		.4byte	.LASF255
 1520 0961 0A       		.byte	0xa
 1521 0962 5E       		.byte	0x5e
 1522 0963 9A040000 		.4byte	0x49a
 1523 0967 48       		.byte	0x48
 1524 0968 14       		.uleb128 0x14
 1525 0969 BC040000 		.4byte	.LASF256
 1526 096d 0A       		.byte	0xa
 1527 096e 5F       		.byte	0x5f
 1528 096f 9A040000 		.4byte	0x49a
 1529 0973 4C       		.byte	0x4c
 1530 0974 14       		.uleb128 0x14
 1531 0975 D41B0000 		.4byte	.LASF257
 1532 0979 0A       		.byte	0xa
 1533 097a 60       		.byte	0x60
 1534 097b 6E040000 		.4byte	0x46e
 1535 097f 50       		.byte	0x50
 1536 0980 14       		.uleb128 0x14
 1537 0981 E30A0000 		.4byte	.LASF258
 1538 0985 0A       		.byte	0xa
 1539 0986 61       		.byte	0x61
 1540 0987 6E040000 		.4byte	0x46e
 1541 098b 51       		.byte	0x51
 1542 098c 14       		.uleb128 0x14
 1543 098d 77080000 		.4byte	.LASF259
 1544 0991 0A       		.byte	0xa
 1545 0992 62       		.byte	0x62
 1546 0993 6E040000 		.4byte	0x46e
 1547 0997 52       		.byte	0x52
 1548 0998 14       		.uleb128 0x14
 1549 0999 18130000 		.4byte	.LASF260
 1550 099d 0A       		.byte	0xa
 1551 099e 63       		.byte	0x63
 1552 099f 6E040000 		.4byte	0x46e
 1553 09a3 53       		.byte	0x53
 1554 09a4 14       		.uleb128 0x14
 1555 09a5 2F1B0000 		.4byte	.LASF261
 1556 09a9 0A       		.byte	0xa
 1557 09aa 64       		.byte	0x64
 1558 09ab 6E040000 		.4byte	0x46e
 1559 09af 54       		.byte	0x54
 1560 09b0 14       		.uleb128 0x14
 1561 09b1 190B0000 		.4byte	.LASF262
 1562 09b5 0A       		.byte	0xa
 1563 09b6 65       		.byte	0x65
 1564 09b7 6E040000 		.4byte	0x46e
 1565 09bb 55       		.byte	0x55
 1566 09bc 14       		.uleb128 0x14
 1567 09bd 6C190000 		.4byte	.LASF263
 1568 09c1 0A       		.byte	0xa
 1569 09c2 66       		.byte	0x66
 1570 09c3 6E040000 		.4byte	0x46e
 1571 09c7 56       		.byte	0x56
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 95


 1572 09c8 14       		.uleb128 0x14
 1573 09c9 991D0000 		.4byte	.LASF264
 1574 09cd 0A       		.byte	0xa
 1575 09ce 67       		.byte	0x67
 1576 09cf 6E040000 		.4byte	0x46e
 1577 09d3 57       		.byte	0x57
 1578 09d4 14       		.uleb128 0x14
 1579 09d5 500A0000 		.4byte	.LASF265
 1580 09d9 0A       		.byte	0xa
 1581 09da 68       		.byte	0x68
 1582 09db 6E040000 		.4byte	0x46e
 1583 09df 58       		.byte	0x58
 1584 09e0 14       		.uleb128 0x14
 1585 09e1 1D1E0000 		.4byte	.LASF266
 1586 09e5 0A       		.byte	0xa
 1587 09e6 69       		.byte	0x69
 1588 09e7 6E040000 		.4byte	0x46e
 1589 09eb 59       		.byte	0x59
 1590 09ec 14       		.uleb128 0x14
 1591 09ed 8A1C0000 		.4byte	.LASF267
 1592 09f1 0A       		.byte	0xa
 1593 09f2 6E       		.byte	0x6e
 1594 09f3 84040000 		.4byte	0x484
 1595 09f7 5A       		.byte	0x5a
 1596 09f8 14       		.uleb128 0x14
 1597 09f9 E8010000 		.4byte	.LASF268
 1598 09fd 0A       		.byte	0xa
 1599 09fe 6F       		.byte	0x6f
 1600 09ff 84040000 		.4byte	0x484
 1601 0a03 5C       		.byte	0x5c
 1602 0a04 14       		.uleb128 0x14
 1603 0a05 1D100000 		.4byte	.LASF269
 1604 0a09 0A       		.byte	0xa
 1605 0a0a 70       		.byte	0x70
 1606 0a0b 6E040000 		.4byte	0x46e
 1607 0a0f 5E       		.byte	0x5e
 1608 0a10 14       		.uleb128 0x14
 1609 0a11 BF1C0000 		.4byte	.LASF270
 1610 0a15 0A       		.byte	0xa
 1611 0a16 71       		.byte	0x71
 1612 0a17 6E040000 		.4byte	0x46e
 1613 0a1b 5F       		.byte	0x5f
 1614 0a1c 14       		.uleb128 0x14
 1615 0a1d 5E0C0000 		.4byte	.LASF271
 1616 0a21 0A       		.byte	0xa
 1617 0a22 72       		.byte	0x72
 1618 0a23 6E040000 		.4byte	0x46e
 1619 0a27 60       		.byte	0x60
 1620 0a28 14       		.uleb128 0x14
 1621 0a29 BC0E0000 		.4byte	.LASF272
 1622 0a2d 0A       		.byte	0xa
 1623 0a2e 73       		.byte	0x73
 1624 0a2f 9A040000 		.4byte	0x49a
 1625 0a33 64       		.byte	0x64
 1626 0a34 14       		.uleb128 0x14
 1627 0a35 371F0000 		.4byte	.LASF273
 1628 0a39 0A       		.byte	0xa
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 96


 1629 0a3a 76       		.byte	0x76
 1630 0a3b 84040000 		.4byte	0x484
 1631 0a3f 68       		.byte	0x68
 1632 0a40 14       		.uleb128 0x14
 1633 0a41 D6130000 		.4byte	.LASF274
 1634 0a45 0A       		.byte	0xa
 1635 0a46 77       		.byte	0x77
 1636 0a47 84040000 		.4byte	0x484
 1637 0a4b 6A       		.byte	0x6a
 1638 0a4c 14       		.uleb128 0x14
 1639 0a4d FE100000 		.4byte	.LASF275
 1640 0a51 0A       		.byte	0xa
 1641 0a52 78       		.byte	0x78
 1642 0a53 84040000 		.4byte	0x484
 1643 0a57 6C       		.byte	0x6c
 1644 0a58 14       		.uleb128 0x14
 1645 0a59 66040000 		.4byte	.LASF276
 1646 0a5d 0A       		.byte	0xa
 1647 0a5e 79       		.byte	0x79
 1648 0a5f 84040000 		.4byte	0x484
 1649 0a63 6E       		.byte	0x6e
 1650 0a64 14       		.uleb128 0x14
 1651 0a65 2F0F0000 		.4byte	.LASF277
 1652 0a69 0A       		.byte	0xa
 1653 0a6a 7B       		.byte	0x7b
 1654 0a6b 6E040000 		.4byte	0x46e
 1655 0a6f 70       		.byte	0x70
 1656 0a70 14       		.uleb128 0x14
 1657 0a71 39060000 		.4byte	.LASF278
 1658 0a75 0A       		.byte	0xa
 1659 0a76 7C       		.byte	0x7c
 1660 0a77 6E040000 		.4byte	0x46e
 1661 0a7b 71       		.byte	0x71
 1662 0a7c 14       		.uleb128 0x14
 1663 0a7d 9D040000 		.4byte	.LASF279
 1664 0a81 0A       		.byte	0xa
 1665 0a82 7D       		.byte	0x7d
 1666 0a83 6E040000 		.4byte	0x46e
 1667 0a87 72       		.byte	0x72
 1668 0a88 14       		.uleb128 0x14
 1669 0a89 9C020000 		.4byte	.LASF280
 1670 0a8d 0A       		.byte	0xa
 1671 0a8e 7E       		.byte	0x7e
 1672 0a8f 6E040000 		.4byte	0x46e
 1673 0a93 73       		.byte	0x73
 1674 0a94 14       		.uleb128 0x14
 1675 0a95 E9140000 		.4byte	.LASF281
 1676 0a99 0A       		.byte	0xa
 1677 0a9a 80       		.byte	0x80
 1678 0a9b 84040000 		.4byte	0x484
 1679 0a9f 74       		.byte	0x74
 1680 0aa0 14       		.uleb128 0x14
 1681 0aa1 2A130000 		.4byte	.LASF282
 1682 0aa5 0A       		.byte	0xa
 1683 0aa6 81       		.byte	0x81
 1684 0aa7 84040000 		.4byte	0x484
 1685 0aab 76       		.byte	0x76
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 97


 1686 0aac 14       		.uleb128 0x14
 1687 0aad 800F0000 		.4byte	.LASF283
 1688 0ab1 0A       		.byte	0xa
 1689 0ab2 82       		.byte	0x82
 1690 0ab3 84040000 		.4byte	0x484
 1691 0ab7 78       		.byte	0x78
 1692 0ab8 14       		.uleb128 0x14
 1693 0ab9 9E080000 		.4byte	.LASF284
 1694 0abd 0A       		.byte	0xa
 1695 0abe 83       		.byte	0x83
 1696 0abf 84040000 		.4byte	0x484
 1697 0ac3 7A       		.byte	0x7a
 1698 0ac4 14       		.uleb128 0x14
 1699 0ac5 6B0F0000 		.4byte	.LASF285
 1700 0ac9 0A       		.byte	0xa
 1701 0aca 86       		.byte	0x86
 1702 0acb 6E040000 		.4byte	0x46e
 1703 0acf 7C       		.byte	0x7c
 1704 0ad0 14       		.uleb128 0x14
 1705 0ad1 E51B0000 		.4byte	.LASF286
 1706 0ad5 0A       		.byte	0xa
 1707 0ad6 87       		.byte	0x87
 1708 0ad7 6E040000 		.4byte	0x46e
 1709 0adb 7D       		.byte	0x7d
 1710 0adc 14       		.uleb128 0x14
 1711 0add 14080000 		.4byte	.LASF287
 1712 0ae1 0A       		.byte	0xa
 1713 0ae2 88       		.byte	0x88
 1714 0ae3 6E040000 		.4byte	0x46e
 1715 0ae7 7E       		.byte	0x7e
 1716 0ae8 14       		.uleb128 0x14
 1717 0ae9 5A070000 		.4byte	.LASF288
 1718 0aed 0A       		.byte	0xa
 1719 0aee 89       		.byte	0x89
 1720 0aef 6E040000 		.4byte	0x46e
 1721 0af3 7F       		.byte	0x7f
 1722 0af4 14       		.uleb128 0x14
 1723 0af5 B3080000 		.4byte	.LASF289
 1724 0af9 0A       		.byte	0xa
 1725 0afa 8A       		.byte	0x8a
 1726 0afb 6E040000 		.4byte	0x46e
 1727 0aff 80       		.byte	0x80
 1728 0b00 14       		.uleb128 0x14
 1729 0b01 08010000 		.4byte	.LASF290
 1730 0b05 0A       		.byte	0xa
 1731 0b06 8D       		.byte	0x8d
 1732 0b07 9A040000 		.4byte	0x49a
 1733 0b0b 84       		.byte	0x84
 1734 0b0c 14       		.uleb128 0x14
 1735 0b0d 5C180000 		.4byte	.LASF291
 1736 0b11 0A       		.byte	0xa
 1737 0b12 8E       		.byte	0x8e
 1738 0b13 9A040000 		.4byte	0x49a
 1739 0b17 88       		.byte	0x88
 1740 0b18 14       		.uleb128 0x14
 1741 0b19 72090000 		.4byte	.LASF292
 1742 0b1d 0A       		.byte	0xa
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 98


 1743 0b1e 8F       		.byte	0x8f
 1744 0b1f 9A040000 		.4byte	0x49a
 1745 0b23 8C       		.byte	0x8c
 1746 0b24 14       		.uleb128 0x14
 1747 0b25 AE190000 		.4byte	.LASF293
 1748 0b29 0A       		.byte	0xa
 1749 0b2a 90       		.byte	0x90
 1750 0b2b 9A040000 		.4byte	0x49a
 1751 0b2f 90       		.byte	0x90
 1752 0b30 14       		.uleb128 0x14
 1753 0b31 B7170000 		.4byte	.LASF294
 1754 0b35 0A       		.byte	0xa
 1755 0b36 91       		.byte	0x91
 1756 0b37 9A040000 		.4byte	0x49a
 1757 0b3b 94       		.byte	0x94
 1758 0b3c 14       		.uleb128 0x14
 1759 0b3d 4E060000 		.4byte	.LASF295
 1760 0b41 0A       		.byte	0xa
 1761 0b42 92       		.byte	0x92
 1762 0b43 9A040000 		.4byte	0x49a
 1763 0b47 98       		.byte	0x98
 1764 0b48 14       		.uleb128 0x14
 1765 0b49 B6180000 		.4byte	.LASF296
 1766 0b4d 0A       		.byte	0xa
 1767 0b4e 93       		.byte	0x93
 1768 0b4f 9A040000 		.4byte	0x49a
 1769 0b53 9C       		.byte	0x9c
 1770 0b54 14       		.uleb128 0x14
 1771 0b55 2F0C0000 		.4byte	.LASF297
 1772 0b59 0A       		.byte	0xa
 1773 0b5a 94       		.byte	0x94
 1774 0b5b 9A040000 		.4byte	0x49a
 1775 0b5f A0       		.byte	0xa0
 1776 0b60 14       		.uleb128 0x14
 1777 0b61 3B180000 		.4byte	.LASF298
 1778 0b65 0A       		.byte	0xa
 1779 0b66 95       		.byte	0x95
 1780 0b67 84040000 		.4byte	0x484
 1781 0b6b A4       		.byte	0xa4
 1782 0b6c 14       		.uleb128 0x14
 1783 0b6d CA140000 		.4byte	.LASF299
 1784 0b71 0A       		.byte	0xa
 1785 0b72 96       		.byte	0x96
 1786 0b73 84040000 		.4byte	0x484
 1787 0b77 A6       		.byte	0xa6
 1788 0b78 14       		.uleb128 0x14
 1789 0b79 52190000 		.4byte	.LASF300
 1790 0b7d 0A       		.byte	0xa
 1791 0b7e 97       		.byte	0x97
 1792 0b7f 84040000 		.4byte	0x484
 1793 0b83 A8       		.byte	0xa8
 1794 0b84 14       		.uleb128 0x14
 1795 0b85 F90F0000 		.4byte	.LASF301
 1796 0b89 0A       		.byte	0xa
 1797 0b8a 98       		.byte	0x98
 1798 0b8b 84040000 		.4byte	0x484
 1799 0b8f AA       		.byte	0xaa
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 99


 1800 0b90 14       		.uleb128 0x14
 1801 0b91 CA040000 		.4byte	.LASF302
 1802 0b95 0A       		.byte	0xa
 1803 0b96 99       		.byte	0x99
 1804 0b97 84040000 		.4byte	0x484
 1805 0b9b AC       		.byte	0xac
 1806 0b9c 14       		.uleb128 0x14
 1807 0b9d 78120000 		.4byte	.LASF303
 1808 0ba1 0A       		.byte	0xa
 1809 0ba2 9A       		.byte	0x9a
 1810 0ba3 84040000 		.4byte	0x484
 1811 0ba7 AE       		.byte	0xae
 1812 0ba8 14       		.uleb128 0x14
 1813 0ba9 E8040000 		.4byte	.LASF304
 1814 0bad 0A       		.byte	0xa
 1815 0bae 9D       		.byte	0x9d
 1816 0baf 84040000 		.4byte	0x484
 1817 0bb3 B0       		.byte	0xb0
 1818 0bb4 14       		.uleb128 0x14
 1819 0bb5 7F1A0000 		.4byte	.LASF305
 1820 0bb9 0A       		.byte	0xa
 1821 0bba 9E       		.byte	0x9e
 1822 0bbb 9A040000 		.4byte	0x49a
 1823 0bbf B4       		.byte	0xb4
 1824 0bc0 00       		.byte	0
 1825 0bc1 06       		.uleb128 0x6
 1826 0bc2 0C1D0000 		.4byte	.LASF306
 1827 0bc6 0A       		.byte	0xa
 1828 0bc7 9F       		.byte	0x9f
 1829 0bc8 B0070000 		.4byte	0x7b0
 1830 0bcc 10       		.uleb128 0x10
 1831 0bcd CD1B0000 		.4byte	.LASF307
 1832 0bd1 0B       		.byte	0xb
 1833 0bd2 F601     		.2byte	0x1f6
 1834 0bd4 D80B0000 		.4byte	0xbd8
 1835 0bd8 05       		.uleb128 0x5
 1836 0bd9 01       		.byte	0x1
 1837 0bda 08       		.byte	0x8
 1838 0bdb 690D0000 		.4byte	.LASF308
 1839 0bdf 05       		.uleb128 0x5
 1840 0be0 04       		.byte	0x4
 1841 0be1 04       		.byte	0x4
 1842 0be2 5E190000 		.4byte	.LASF309
 1843 0be6 05       		.uleb128 0x5
 1844 0be7 08       		.byte	0x8
 1845 0be8 04       		.byte	0x4
 1846 0be9 891D0000 		.4byte	.LASF310
 1847 0bed 10       		.uleb128 0x10
 1848 0bee 831D0000 		.4byte	.LASF311
 1849 0bf2 0B       		.byte	0xb
 1850 0bf3 EA03     		.2byte	0x3ea
 1851 0bf5 6E040000 		.4byte	0x46e
 1852 0bf9 17       		.uleb128 0x17
 1853 0bfa 08       		.byte	0x8
 1854 0bfb 0C       		.byte	0xc
 1855 0bfc 2D01     		.2byte	0x12d
 1856 0bfe 1D0C0000 		.4byte	0xc1d
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 100


 1857 0c02 09       		.uleb128 0x9
 1858 0c03 5C1F0000 		.4byte	.LASF312
 1859 0c07 0C       		.byte	0xc
 1860 0c08 2E01     		.2byte	0x12e
 1861 0c0a ED030000 		.4byte	0x3ed
 1862 0c0e 00       		.byte	0
 1863 0c0f 09       		.uleb128 0x9
 1864 0c10 CC180000 		.4byte	.LASF313
 1865 0c14 0C       		.byte	0xc
 1866 0c15 3201     		.2byte	0x132
 1867 0c17 9A040000 		.4byte	0x49a
 1868 0c1b 04       		.byte	0x4
 1869 0c1c 00       		.byte	0
 1870 0c1d 10       		.uleb128 0x10
 1871 0c1e B0010000 		.4byte	.LASF314
 1872 0c22 0C       		.byte	0xc
 1873 0c23 3301     		.2byte	0x133
 1874 0c25 F90B0000 		.4byte	0xbf9
 1875 0c29 18       		.uleb128 0x18
 1876 0c2a 04       		.byte	0x4
 1877 0c2b 05       		.uleb128 0x5
 1878 0c2c 01       		.byte	0x1
 1879 0c2d 02       		.byte	0x2
 1880 0c2e 090B0000 		.4byte	.LASF315
 1881 0c32 19       		.uleb128 0x19
 1882 0c33 01       		.byte	0x1
 1883 0c34 0A040000 		.4byte	0x40a
 1884 0c38 0D       		.byte	0xd
 1885 0c39 2402     		.2byte	0x224
 1886 0c3b 4C0C0000 		.4byte	0xc4c
 1887 0c3f 04       		.uleb128 0x4
 1888 0c40 E51E0000 		.4byte	.LASF316
 1889 0c44 00       		.byte	0
 1890 0c45 04       		.uleb128 0x4
 1891 0c46 F6040000 		.4byte	.LASF317
 1892 0c4a 01       		.byte	0x1
 1893 0c4b 00       		.byte	0
 1894 0c4c 10       		.uleb128 0x10
 1895 0c4d 171B0000 		.4byte	.LASF318
 1896 0c51 0D       		.byte	0xd
 1897 0c52 2702     		.2byte	0x227
 1898 0c54 320C0000 		.4byte	0xc32
 1899 0c58 10       		.uleb128 0x10
 1900 0c59 3A020000 		.4byte	.LASF319
 1901 0c5d 0D       		.byte	0xd
 1902 0c5e 3902     		.2byte	0x239
 1903 0c60 640C0000 		.4byte	0xc64
 1904 0c64 1A       		.uleb128 0x1a
 1905 0c65 04       		.byte	0x4
 1906 0c66 6A0C0000 		.4byte	0xc6a
 1907 0c6a 1B       		.uleb128 0x1b
 1908 0c6b 750C0000 		.4byte	0xc75
 1909 0c6f 1C       		.uleb128 0x1c
 1910 0c70 9A040000 		.4byte	0x49a
 1911 0c74 00       		.byte	0
 1912 0c75 10       		.uleb128 0x10
 1913 0c76 2A050000 		.4byte	.LASF320
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 101


 1914 0c7a 0D       		.byte	0xd
 1915 0c7b 4402     		.2byte	0x244
 1916 0c7d 810C0000 		.4byte	0xc81
 1917 0c81 1A       		.uleb128 0x1a
 1918 0c82 04       		.byte	0x4
 1919 0c83 870C0000 		.4byte	0xc87
 1920 0c87 1D       		.uleb128 0x1d
 1921 0c88 4C0C0000 		.4byte	0xc4c
 1922 0c8c 960C0000 		.4byte	0xc96
 1923 0c90 1C       		.uleb128 0x1c
 1924 0c91 9A040000 		.4byte	0x49a
 1925 0c95 00       		.byte	0
 1926 0c96 1E       		.uleb128 0x1e
 1927 0c97 22060000 		.4byte	.LASF344
 1928 0c9b 4C       		.byte	0x4c
 1929 0c9c 0D       		.byte	0xd
 1930 0c9d C302     		.2byte	0x2c3
 1931 0c9f B50D0000 		.4byte	0xdb5
 1932 0ca3 09       		.uleb128 0x9
 1933 0ca4 2D0B0000 		.4byte	.LASF321
 1934 0ca8 0D       		.byte	0xd
 1935 0ca9 C602     		.2byte	0x2c6
 1936 0cab 2B0C0000 		.4byte	0xc2b
 1937 0caf 00       		.byte	0
 1938 0cb0 09       		.uleb128 0x9
 1939 0cb1 A9100000 		.4byte	.LASF322
 1940 0cb5 0D       		.byte	0xd
 1941 0cb6 C702     		.2byte	0x2c7
 1942 0cb8 2B0C0000 		.4byte	0xc2b
 1943 0cbc 01       		.byte	0x1
 1944 0cbd 09       		.uleb128 0x9
 1945 0cbe 601B0000 		.4byte	.LASF323
 1946 0cc2 0D       		.byte	0xd
 1947 0cc3 C902     		.2byte	0x2c9
 1948 0cc5 78050000 		.4byte	0x578
 1949 0cc9 04       		.byte	0x4
 1950 0cca 09       		.uleb128 0x9
 1951 0ccb 3B010000 		.4byte	.LASF324
 1952 0ccf 0D       		.byte	0xd
 1953 0cd0 CB02     		.2byte	0x2cb
 1954 0cd2 78050000 		.4byte	0x578
 1955 0cd6 08       		.byte	0x8
 1956 0cd7 09       		.uleb128 0x9
 1957 0cd8 86120000 		.4byte	.LASF325
 1958 0cdc 0D       		.byte	0xd
 1959 0cdd CC02     		.2byte	0x2cc
 1960 0cdf 2B0C0000 		.4byte	0xc2b
 1961 0ce3 0C       		.byte	0xc
 1962 0ce4 09       		.uleb128 0x9
 1963 0ce5 E4100000 		.4byte	.LASF326
 1964 0ce9 0D       		.byte	0xd
 1965 0cea CD02     		.2byte	0x2cd
 1966 0cec 2B0C0000 		.4byte	0xc2b
 1967 0cf0 0D       		.byte	0xd
 1968 0cf1 09       		.uleb128 0x9
 1969 0cf2 CD020000 		.4byte	.LASF327
 1970 0cf6 0D       		.byte	0xd
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 102


 1971 0cf7 CF02     		.2byte	0x2cf
 1972 0cf9 B50D0000 		.4byte	0xdb5
 1973 0cfd 10       		.byte	0x10
 1974 0cfe 09       		.uleb128 0x9
 1975 0cff FF0D0000 		.4byte	.LASF328
 1976 0d03 0D       		.byte	0xd
 1977 0d04 D002     		.2byte	0x2d0
 1978 0d06 9A040000 		.4byte	0x49a
 1979 0d0a 14       		.byte	0x14
 1980 0d0b 09       		.uleb128 0x9
 1981 0d0c 790A0000 		.4byte	.LASF329
 1982 0d10 0D       		.byte	0xd
 1983 0d11 D102     		.2byte	0x2d1
 1984 0d13 78050000 		.4byte	0x578
 1985 0d17 18       		.byte	0x18
 1986 0d18 09       		.uleb128 0x9
 1987 0d19 DE0C0000 		.4byte	.LASF330
 1988 0d1d 0D       		.byte	0xd
 1989 0d1e D202     		.2byte	0x2d2
 1990 0d20 78050000 		.4byte	0x578
 1991 0d24 1C       		.byte	0x1c
 1992 0d25 09       		.uleb128 0x9
 1993 0d26 641F0000 		.4byte	.LASF331
 1994 0d2a 0D       		.byte	0xd
 1995 0d2b D402     		.2byte	0x2d4
 1996 0d2d 78050000 		.4byte	0x578
 1997 0d31 20       		.byte	0x20
 1998 0d32 09       		.uleb128 0x9
 1999 0d33 8D040000 		.4byte	.LASF332
 2000 0d37 0D       		.byte	0xd
 2001 0d38 D502     		.2byte	0x2d5
 2002 0d3a BB0D0000 		.4byte	0xdbb
 2003 0d3e 24       		.byte	0x24
 2004 0d3f 09       		.uleb128 0x9
 2005 0d40 AC060000 		.4byte	.LASF333
 2006 0d44 0D       		.byte	0xd
 2007 0d45 D702     		.2byte	0x2d7
 2008 0d47 B50D0000 		.4byte	0xdb5
 2009 0d4b 28       		.byte	0x28
 2010 0d4c 09       		.uleb128 0x9
 2011 0d4d 31090000 		.4byte	.LASF334
 2012 0d51 0D       		.byte	0xd
 2013 0d52 D802     		.2byte	0x2d8
 2014 0d54 9A040000 		.4byte	0x49a
 2015 0d58 2C       		.byte	0x2c
 2016 0d59 09       		.uleb128 0x9
 2017 0d5a EB060000 		.4byte	.LASF335
 2018 0d5e 0D       		.byte	0xd
 2019 0d5f D902     		.2byte	0x2d9
 2020 0d61 78050000 		.4byte	0x578
 2021 0d65 30       		.byte	0x30
 2022 0d66 09       		.uleb128 0x9
 2023 0d67 1E0F0000 		.4byte	.LASF336
 2024 0d6b 0D       		.byte	0xd
 2025 0d6c DA02     		.2byte	0x2da
 2026 0d6e 78050000 		.4byte	0x578
 2027 0d72 34       		.byte	0x34
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 103


 2028 0d73 09       		.uleb128 0x9
 2029 0d74 67030000 		.4byte	.LASF337
 2030 0d78 0D       		.byte	0xd
 2031 0d79 DC02     		.2byte	0x2dc
 2032 0d7b B50D0000 		.4byte	0xdb5
 2033 0d7f 38       		.byte	0x38
 2034 0d80 09       		.uleb128 0x9
 2035 0d81 3D130000 		.4byte	.LASF338
 2036 0d85 0D       		.byte	0xd
 2037 0d86 DD02     		.2byte	0x2dd
 2038 0d88 9A040000 		.4byte	0x49a
 2039 0d8c 3C       		.byte	0x3c
 2040 0d8d 09       		.uleb128 0x9
 2041 0d8e 4B120000 		.4byte	.LASF339
 2042 0d92 0D       		.byte	0xd
 2043 0d93 DE02     		.2byte	0x2de
 2044 0d95 78050000 		.4byte	0x578
 2045 0d99 40       		.byte	0x40
 2046 0d9a 09       		.uleb128 0x9
 2047 0d9b F50A0000 		.4byte	.LASF340
 2048 0d9f 0D       		.byte	0xd
 2049 0da0 E402     		.2byte	0x2e4
 2050 0da2 580C0000 		.4byte	0xc58
 2051 0da6 44       		.byte	0x44
 2052 0da7 09       		.uleb128 0x9
 2053 0da8 B9030000 		.4byte	.LASF341
 2054 0dac 0D       		.byte	0xd
 2055 0dad EB02     		.2byte	0x2eb
 2056 0daf 750C0000 		.4byte	0xc75
 2057 0db3 48       		.byte	0x48
 2058 0db4 00       		.byte	0
 2059 0db5 1A       		.uleb128 0x1a
 2060 0db6 04       		.byte	0x4
 2061 0db7 6E040000 		.4byte	0x46e
 2062 0dbb 0E       		.uleb128 0xe
 2063 0dbc 2B0C0000 		.4byte	0xc2b
 2064 0dc0 10       		.uleb128 0x10
 2065 0dc1 FC1D0000 		.4byte	.LASF342
 2066 0dc5 0D       		.byte	0xd
 2067 0dc6 EE02     		.2byte	0x2ee
 2068 0dc8 960C0000 		.4byte	0xc96
 2069 0dcc 10       		.uleb128 0x10
 2070 0dcd 7E000000 		.4byte	.LASF343
 2071 0dd1 0E       		.byte	0xe
 2072 0dd2 F201     		.2byte	0x1f2
 2073 0dd4 640C0000 		.4byte	0xc64
 2074 0dd8 1E       		.uleb128 0x1e
 2075 0dd9 F1000000 		.4byte	.LASF345
 2076 0ddd 24       		.byte	0x24
 2077 0dde 0E       		.byte	0xe
 2078 0ddf 7402     		.2byte	0x274
 2079 0de1 5B0E0000 		.4byte	0xe5b
 2080 0de5 09       		.uleb128 0x9
 2081 0de6 EC0E0000 		.4byte	.LASF346
 2082 0dea 0E       		.byte	0xe
 2083 0deb 7702     		.2byte	0x277
 2084 0ded 78050000 		.4byte	0x578
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 104


 2085 0df1 00       		.byte	0
 2086 0df2 09       		.uleb128 0x9
 2087 0df3 2F0A0000 		.4byte	.LASF347
 2088 0df7 0E       		.byte	0xe
 2089 0df8 7902     		.2byte	0x279
 2090 0dfa 290C0000 		.4byte	0xc29
 2091 0dfe 04       		.byte	0x4
 2092 0dff 09       		.uleb128 0x9
 2093 0e00 1F090000 		.4byte	.LASF348
 2094 0e04 0E       		.byte	0xe
 2095 0e05 7A02     		.2byte	0x27a
 2096 0e07 9A040000 		.4byte	0x49a
 2097 0e0b 08       		.byte	0x8
 2098 0e0c 09       		.uleb128 0x9
 2099 0e0d 750E0000 		.4byte	.LASF349
 2100 0e11 0E       		.byte	0xe
 2101 0e12 7B02     		.2byte	0x27b
 2102 0e14 78050000 		.4byte	0x578
 2103 0e18 0C       		.byte	0xc
 2104 0e19 09       		.uleb128 0x9
 2105 0e1a 07130000 		.4byte	.LASF350
 2106 0e1e 0E       		.byte	0xe
 2107 0e1f 7D02     		.2byte	0x27d
 2108 0e21 290C0000 		.4byte	0xc29
 2109 0e25 10       		.byte	0x10
 2110 0e26 09       		.uleb128 0x9
 2111 0e27 0F0B0000 		.4byte	.LASF351
 2112 0e2b 0E       		.byte	0xe
 2113 0e2c 7E02     		.2byte	0x27e
 2114 0e2e 9A040000 		.4byte	0x49a
 2115 0e32 14       		.byte	0x14
 2116 0e33 09       		.uleb128 0x9
 2117 0e34 DA020000 		.4byte	.LASF352
 2118 0e38 0E       		.byte	0xe
 2119 0e39 7F02     		.2byte	0x27f
 2120 0e3b 78050000 		.4byte	0x578
 2121 0e3f 18       		.byte	0x18
 2122 0e40 09       		.uleb128 0x9
 2123 0e41 F50A0000 		.4byte	.LASF340
 2124 0e45 0E       		.byte	0xe
 2125 0e46 8502     		.2byte	0x285
 2126 0e48 CC0D0000 		.4byte	0xdcc
 2127 0e4c 1C       		.byte	0x1c
 2128 0e4d 09       		.uleb128 0x9
 2129 0e4e 5D1D0000 		.4byte	.LASF353
 2130 0e52 0E       		.byte	0xe
 2131 0e53 8802     		.2byte	0x288
 2132 0e55 9A040000 		.4byte	0x49a
 2133 0e59 20       		.byte	0x20
 2134 0e5a 00       		.byte	0
 2135 0e5b 10       		.uleb128 0x10
 2136 0e5c 22110000 		.4byte	.LASF354
 2137 0e60 0E       		.byte	0xe
 2138 0e61 8B02     		.2byte	0x28b
 2139 0e63 D80D0000 		.4byte	0xdd8
 2140 0e67 10       		.uleb128 0x10
 2141 0e68 B10F0000 		.4byte	.LASF355
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 105


 2142 0e6c 0F       		.byte	0xf
 2143 0e6d D901     		.2byte	0x1d9
 2144 0e6f 640C0000 		.4byte	0xc64
 2145 0e73 1E       		.uleb128 0x1e
 2146 0e74 E0070000 		.4byte	.LASF356
 2147 0e78 38       		.byte	0x38
 2148 0e79 0F       		.byte	0xf
 2149 0e7a 7502     		.2byte	0x275
 2150 0e7c 370F0000 		.4byte	0xf37
 2151 0e80 09       		.uleb128 0x9
 2152 0e81 9E010000 		.4byte	.LASF357
 2153 0e85 0F       		.byte	0xf
 2154 0e86 7802     		.2byte	0x278
 2155 0e88 78050000 		.4byte	0x578
 2156 0e8c 00       		.byte	0
 2157 0e8d 09       		.uleb128 0x9
 2158 0e8e 260A0000 		.4byte	.LASF358
 2159 0e92 0F       		.byte	0xf
 2160 0e93 7902     		.2byte	0x279
 2161 0e95 78050000 		.4byte	0x578
 2162 0e99 04       		.byte	0x4
 2163 0e9a 09       		.uleb128 0x9
 2164 0e9b 7C130000 		.4byte	.LASF359
 2165 0e9f 0F       		.byte	0xf
 2166 0ea0 7B02     		.2byte	0x27b
 2167 0ea2 290C0000 		.4byte	0xc29
 2168 0ea6 08       		.byte	0x8
 2169 0ea7 09       		.uleb128 0x9
 2170 0ea8 F3030000 		.4byte	.LASF360
 2171 0eac 0F       		.byte	0xf
 2172 0ead 7C02     		.2byte	0x27c
 2173 0eaf 9A040000 		.4byte	0x49a
 2174 0eb3 0C       		.byte	0xc
 2175 0eb4 09       		.uleb128 0x9
 2176 0eb5 3B110000 		.4byte	.LASF361
 2177 0eb9 0F       		.byte	0xf
 2178 0eba 7D02     		.2byte	0x27d
 2179 0ebc 78050000 		.4byte	0x578
 2180 0ec0 10       		.byte	0x10
 2181 0ec1 09       		.uleb128 0x9
 2182 0ec2 850D0000 		.4byte	.LASF362
 2183 0ec6 0F       		.byte	0xf
 2184 0ec7 7E02     		.2byte	0x27e
 2185 0ec9 78050000 		.4byte	0x578
 2186 0ecd 14       		.byte	0x14
 2187 0ece 09       		.uleb128 0x9
 2188 0ecf 2F0A0000 		.4byte	.LASF347
 2189 0ed3 0F       		.byte	0xf
 2190 0ed4 8002     		.2byte	0x280
 2191 0ed6 290C0000 		.4byte	0xc29
 2192 0eda 18       		.byte	0x18
 2193 0edb 09       		.uleb128 0x9
 2194 0edc 1F090000 		.4byte	.LASF348
 2195 0ee0 0F       		.byte	0xf
 2196 0ee1 8102     		.2byte	0x281
 2197 0ee3 9A040000 		.4byte	0x49a
 2198 0ee7 1C       		.byte	0x1c
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 106


 2199 0ee8 09       		.uleb128 0x9
 2200 0ee9 750E0000 		.4byte	.LASF349
 2201 0eed 0F       		.byte	0xf
 2202 0eee 8202     		.2byte	0x282
 2203 0ef0 78050000 		.4byte	0x578
 2204 0ef4 20       		.byte	0x20
 2205 0ef5 09       		.uleb128 0x9
 2206 0ef6 07130000 		.4byte	.LASF350
 2207 0efa 0F       		.byte	0xf
 2208 0efb 8402     		.2byte	0x284
 2209 0efd 290C0000 		.4byte	0xc29
 2210 0f01 24       		.byte	0x24
 2211 0f02 09       		.uleb128 0x9
 2212 0f03 0F0B0000 		.4byte	.LASF351
 2213 0f07 0F       		.byte	0xf
 2214 0f08 8502     		.2byte	0x285
 2215 0f0a 9A040000 		.4byte	0x49a
 2216 0f0e 28       		.byte	0x28
 2217 0f0f 09       		.uleb128 0x9
 2218 0f10 D6160000 		.4byte	.LASF363
 2219 0f14 0F       		.byte	0xf
 2220 0f15 8602     		.2byte	0x286
 2221 0f17 78050000 		.4byte	0x578
 2222 0f1b 2C       		.byte	0x2c
 2223 0f1c 09       		.uleb128 0x9
 2224 0f1d F50A0000 		.4byte	.LASF340
 2225 0f21 0F       		.byte	0xf
 2226 0f22 8B02     		.2byte	0x28b
 2227 0f24 670E0000 		.4byte	0xe67
 2228 0f28 30       		.byte	0x30
 2229 0f29 09       		.uleb128 0x9
 2230 0f2a 5D1D0000 		.4byte	.LASF353
 2231 0f2e 0F       		.byte	0xf
 2232 0f2f 8E02     		.2byte	0x28e
 2233 0f31 9A040000 		.4byte	0x49a
 2234 0f35 34       		.byte	0x34
 2235 0f36 00       		.byte	0
 2236 0f37 10       		.uleb128 0x10
 2237 0f38 9C070000 		.4byte	.LASF364
 2238 0f3c 0F       		.byte	0xf
 2239 0f3d 9102     		.2byte	0x291
 2240 0f3f 730E0000 		.4byte	0xe73
 2241 0f43 1F       		.uleb128 0x1f
 2242 0f44 A31C0000 		.4byte	.LASF365
 2243 0f48 4C       		.byte	0x4c
 2244 0f49 10       		.byte	0x10
 2245 0f4a 2F       		.byte	0x2f
 2246 0f4b 34100000 		.4byte	0x1034
 2247 0f4f 14       		.uleb128 0x14
 2248 0f50 6B1C0000 		.4byte	.LASF366
 2249 0f54 10       		.byte	0x10
 2250 0f55 31       		.byte	0x31
 2251 0f56 9A040000 		.4byte	0x49a
 2252 0f5a 00       		.byte	0
 2253 0f5b 14       		.uleb128 0x14
 2254 0f5c 310E0000 		.4byte	.LASF367
 2255 0f60 10       		.byte	0x10
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 107


 2256 0f61 33       		.byte	0x33
 2257 0f62 9A040000 		.4byte	0x49a
 2258 0f66 04       		.byte	0x4
 2259 0f67 14       		.uleb128 0x14
 2260 0f68 CE130000 		.4byte	.LASF368
 2261 0f6c 10       		.byte	0x10
 2262 0f6d 34       		.byte	0x34
 2263 0f6e 9A040000 		.4byte	0x49a
 2264 0f72 08       		.byte	0x8
 2265 0f73 14       		.uleb128 0x14
 2266 0f74 B3160000 		.4byte	.LASF369
 2267 0f78 10       		.byte	0x10
 2268 0f79 35       		.byte	0x35
 2269 0f7a 9A040000 		.4byte	0x49a
 2270 0f7e 0C       		.byte	0xc
 2271 0f7f 14       		.uleb128 0x14
 2272 0f80 08070000 		.4byte	.LASF370
 2273 0f84 10       		.byte	0x10
 2274 0f85 37       		.byte	0x37
 2275 0f86 9A040000 		.4byte	0x49a
 2276 0f8a 10       		.byte	0x10
 2277 0f8b 14       		.uleb128 0x14
 2278 0f8c 46050000 		.4byte	.LASF371
 2279 0f90 10       		.byte	0x10
 2280 0f91 38       		.byte	0x38
 2281 0f92 9A040000 		.4byte	0x49a
 2282 0f96 14       		.byte	0x14
 2283 0f97 14       		.uleb128 0x14
 2284 0f98 4F050000 		.4byte	.LASF372
 2285 0f9c 10       		.byte	0x10
 2286 0f9d 39       		.byte	0x39
 2287 0f9e 9A040000 		.4byte	0x49a
 2288 0fa2 18       		.byte	0x18
 2289 0fa3 14       		.uleb128 0x14
 2290 0fa4 C2150000 		.4byte	.LASF373
 2291 0fa8 10       		.byte	0x10
 2292 0fa9 3A       		.byte	0x3a
 2293 0faa 2B0C0000 		.4byte	0xc2b
 2294 0fae 1C       		.byte	0x1c
 2295 0faf 14       		.uleb128 0x14
 2296 0fb0 B1150000 		.4byte	.LASF374
 2297 0fb4 10       		.byte	0x10
 2298 0fb5 3C       		.byte	0x3c
 2299 0fb6 9A040000 		.4byte	0x49a
 2300 0fba 20       		.byte	0x20
 2301 0fbb 14       		.uleb128 0x14
 2302 0fbc B9090000 		.4byte	.LASF375
 2303 0fc0 10       		.byte	0x10
 2304 0fc1 3D       		.byte	0x3d
 2305 0fc2 9A040000 		.4byte	0x49a
 2306 0fc6 24       		.byte	0x24
 2307 0fc7 14       		.uleb128 0x14
 2308 0fc8 230D0000 		.4byte	.LASF376
 2309 0fcc 10       		.byte	0x10
 2310 0fcd 3F       		.byte	0x3f
 2311 0fce 9A040000 		.4byte	0x49a
 2312 0fd2 28       		.byte	0x28
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 108


 2313 0fd3 14       		.uleb128 0x14
 2314 0fd4 5F110000 		.4byte	.LASF377
 2315 0fd8 10       		.byte	0x10
 2316 0fd9 40       		.byte	0x40
 2317 0fda 9A040000 		.4byte	0x49a
 2318 0fde 2C       		.byte	0x2c
 2319 0fdf 14       		.uleb128 0x14
 2320 0fe0 00080000 		.4byte	.LASF378
 2321 0fe4 10       		.byte	0x10
 2322 0fe5 42       		.byte	0x42
 2323 0fe6 9A040000 		.4byte	0x49a
 2324 0fea 30       		.byte	0x30
 2325 0feb 14       		.uleb128 0x14
 2326 0fec 93090000 		.4byte	.LASF379
 2327 0ff0 10       		.byte	0x10
 2328 0ff1 43       		.byte	0x43
 2329 0ff2 9A040000 		.4byte	0x49a
 2330 0ff6 34       		.byte	0x34
 2331 0ff7 14       		.uleb128 0x14
 2332 0ff8 F9020000 		.4byte	.LASF380
 2333 0ffc 10       		.byte	0x10
 2334 0ffd 45       		.byte	0x45
 2335 0ffe 9A040000 		.4byte	0x49a
 2336 1002 38       		.byte	0x38
 2337 1003 14       		.uleb128 0x14
 2338 1004 B7000000 		.4byte	.LASF381
 2339 1008 10       		.byte	0x10
 2340 1009 46       		.byte	0x46
 2341 100a 9A040000 		.4byte	0x49a
 2342 100e 3C       		.byte	0x3c
 2343 100f 14       		.uleb128 0x14
 2344 1010 E9030000 		.4byte	.LASF382
 2345 1014 10       		.byte	0x10
 2346 1015 48       		.byte	0x48
 2347 1016 9A040000 		.4byte	0x49a
 2348 101a 40       		.byte	0x40
 2349 101b 14       		.uleb128 0x14
 2350 101c 22160000 		.4byte	.LASF383
 2351 1020 10       		.byte	0x10
 2352 1021 49       		.byte	0x49
 2353 1022 9A040000 		.4byte	0x49a
 2354 1026 44       		.byte	0x44
 2355 1027 14       		.uleb128 0x14
 2356 1028 100E0000 		.4byte	.LASF384
 2357 102c 10       		.byte	0x10
 2358 102d 4B       		.byte	0x4b
 2359 102e 9A040000 		.4byte	0x49a
 2360 1032 48       		.byte	0x48
 2361 1033 00       		.byte	0
 2362 1034 06       		.uleb128 0x6
 2363 1035 67140000 		.4byte	.LASF385
 2364 1039 10       		.byte	0x10
 2365 103a 4C       		.byte	0x4c
 2366 103b 430F0000 		.4byte	0xf43
 2367 103f 1A       		.uleb128 0x1a
 2368 1040 04       		.byte	0x4
 2369 1041 91070000 		.4byte	0x791
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 109


 2370 1045 06       		.uleb128 0x6
 2371 1046 9E100000 		.4byte	.LASF386
 2372 104a 11       		.byte	0x11
 2373 104b 38       		.byte	0x38
 2374 104c 39040000 		.4byte	0x439
 2375 1050 06       		.uleb128 0x6
 2376 1051 FC060000 		.4byte	.LASF387
 2377 1055 11       		.byte	0x11
 2378 1056 39       		.byte	0x39
 2379 1057 4B040000 		.4byte	0x44b
 2380 105b 06       		.uleb128 0x6
 2381 105c 0D130000 		.4byte	.LASF388
 2382 1060 11       		.byte	0x11
 2383 1061 3F       		.byte	0x3f
 2384 1062 9A040000 		.4byte	0x49a
 2385 1066 06       		.uleb128 0x6
 2386 1067 7E0E0000 		.4byte	.LASF389
 2387 106b 12       		.byte	0x12
 2388 106c 2E       		.byte	0x2e
 2389 106d 290C0000 		.4byte	0xc29
 2390 1071 06       		.uleb128 0x6
 2391 1072 51160000 		.4byte	.LASF390
 2392 1076 13       		.byte	0x13
 2393 1077 25       		.byte	0x25
 2394 1078 66100000 		.4byte	0x1066
 2395 107c 02       		.uleb128 0x2
 2396 107d 01       		.byte	0x1
 2397 107e 0A040000 		.4byte	0x40a
 2398 1082 14       		.byte	0x14
 2399 1083 20       		.byte	0x20
 2400 1084 A1100000 		.4byte	0x10a1
 2401 1088 04       		.uleb128 0x4
 2402 1089 0E0F0000 		.4byte	.LASF391
 2403 108d 00       		.byte	0
 2404 108e 04       		.uleb128 0x4
 2405 108f C3190000 		.4byte	.LASF392
 2406 1093 01       		.byte	0x1
 2407 1094 04       		.uleb128 0x4
 2408 1095 5D010000 		.4byte	.LASF393
 2409 1099 02       		.byte	0x2
 2410 109a 04       		.uleb128 0x4
 2411 109b 011C0000 		.4byte	.LASF394
 2412 109f 03       		.byte	0x3
 2413 10a0 00       		.byte	0
 2414 10a1 06       		.uleb128 0x6
 2415 10a2 4D1E0000 		.4byte	.LASF395
 2416 10a6 14       		.byte	0x14
 2417 10a7 27       		.byte	0x27
 2418 10a8 7C100000 		.4byte	0x107c
 2419 10ac 20       		.uleb128 0x20
 2420 10ad D51C0000 		.4byte	.LASF396
 2421 10b1 03       		.byte	0x3
 2422 10b2 EE06     		.2byte	0x6ee
 2423 10b4 03       		.byte	0x3
 2424 10b5 C6100000 		.4byte	0x10c6
 2425 10b9 21       		.uleb128 0x21
 2426 10ba C7080000 		.4byte	.LASF398
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 110


 2427 10be 03       		.byte	0x3
 2428 10bf EE06     		.2byte	0x6ee
 2429 10c1 ED030000 		.4byte	0x3ed
 2430 10c5 00       		.byte	0
 2431 10c6 20       		.uleb128 0x20
 2432 10c7 19070000 		.4byte	.LASF397
 2433 10cb 02       		.byte	0x2
 2434 10cc 3E06     		.2byte	0x63e
 2435 10ce 03       		.byte	0x3
 2436 10cf EC100000 		.4byte	0x10ec
 2437 10d3 21       		.uleb128 0x21
 2438 10d4 C2070000 		.4byte	.LASF399
 2439 10d8 02       		.byte	0x2
 2440 10d9 3E06     		.2byte	0x63e
 2441 10db 3F100000 		.4byte	0x103f
 2442 10df 21       		.uleb128 0x21
 2443 10e0 F21A0000 		.4byte	.LASF400
 2444 10e4 02       		.byte	0x2
 2445 10e5 3E06     		.2byte	0x63e
 2446 10e7 9A040000 		.4byte	0x49a
 2447 10eb 00       		.byte	0
 2448 10ec 22       		.uleb128 0x22
 2449 10ed 381D0000 		.4byte	.LASF427
 2450 10f1 04       		.byte	0x4
 2451 10f2 81       		.byte	0x81
 2452 10f3 03       		.byte	0x3
 2453 10f4 20       		.uleb128 0x20
 2454 10f5 8B020000 		.4byte	.LASF401
 2455 10f9 03       		.byte	0x3
 2456 10fa 9506     		.2byte	0x695
 2457 10fc 03       		.byte	0x3
 2458 10fd 0E110000 		.4byte	0x110e
 2459 1101 21       		.uleb128 0x21
 2460 1102 C7080000 		.4byte	.LASF398
 2461 1106 03       		.byte	0x3
 2462 1107 9506     		.2byte	0x695
 2463 1109 ED030000 		.4byte	0x3ed
 2464 110d 00       		.byte	0
 2465 110e 23       		.uleb128 0x23
 2466 110f 20030000 		.4byte	.LASF428
 2467 1113 01       		.byte	0x1
 2468 1114 8E       		.byte	0x8e
 2469 1115 00000000 		.4byte	.LFB660
 2470 1119 50000000 		.4byte	.LFE660-.LFB660
 2471 111d 01       		.uleb128 0x1
 2472 111e 9C       		.byte	0x9c
 2473 111f 8B110000 		.4byte	0x118b
 2474 1123 24       		.uleb128 0x24
 2475 1124 C6100000 		.4byte	0x10c6
 2476 1128 14000000 		.4byte	.LBB14
 2477 112c 0A000000 		.4byte	.LBE14-.LBB14
 2478 1130 01       		.byte	0x1
 2479 1131 96       		.byte	0x96
 2480 1132 49110000 		.4byte	0x1149
 2481 1136 25       		.uleb128 0x25
 2482 1137 DF100000 		.4byte	0x10df
 2483 113b 00000000 		.4byte	.LLST0
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 111


 2484 113f 25       		.uleb128 0x25
 2485 1140 D3100000 		.4byte	0x10d3
 2486 1144 14000000 		.4byte	.LLST1
 2487 1148 00       		.byte	0
 2488 1149 24       		.uleb128 0x24
 2489 114a AC100000 		.4byte	0x10ac
 2490 114e 24000000 		.4byte	.LBB16
 2491 1152 2C000000 		.4byte	.LBE16-.LBB16
 2492 1156 01       		.byte	0x1
 2493 1157 97       		.byte	0x97
 2494 1158 66110000 		.4byte	0x1166
 2495 115c 25       		.uleb128 0x25
 2496 115d B9100000 		.4byte	0x10b9
 2497 1161 2C000000 		.4byte	.LLST2
 2498 1165 00       		.byte	0
 2499 1166 26       		.uleb128 0x26
 2500 1167 0C000000 		.4byte	.LVL0
 2501 116b 20140000 		.4byte	0x1420
 2502 116f 79110000 		.4byte	0x1179
 2503 1173 27       		.uleb128 0x27
 2504 1174 01       		.uleb128 0x1
 2505 1175 51       		.byte	0x51
 2506 1176 01       		.uleb128 0x1
 2507 1177 30       		.byte	0x30
 2508 1178 00       		.byte	0
 2509 1179 28       		.uleb128 0x28
 2510 117a 14000000 		.4byte	.LVL1
 2511 117e 2C140000 		.4byte	0x142c
 2512 1182 27       		.uleb128 0x27
 2513 1183 01       		.uleb128 0x1
 2514 1184 50       		.byte	0x50
 2515 1185 03       		.uleb128 0x3
 2516 1186 0A       		.byte	0xa
 2517 1187 E803     		.2byte	0x3e8
 2518 1189 00       		.byte	0
 2519 118a 00       		.byte	0
 2520 118b 29       		.uleb128 0x29
 2521 118c E7160000 		.4byte	.LASF429
 2522 1190 01       		.byte	0x1
 2523 1191 9C       		.byte	0x9c
 2524 1192 00000000 		.4byte	.LFB661
 2525 1196 44000000 		.4byte	.LFE661-.LFB661
 2526 119a 01       		.uleb128 0x1
 2527 119b 9C       		.byte	0x9c
 2528 119c 00120000 		.4byte	0x1200
 2529 11a0 2A       		.uleb128 0x2a
 2530 11a1 61726700 		.ascii	"arg\000"
 2531 11a5 01       		.byte	0x1
 2532 11a6 9C       		.byte	0x9c
 2533 11a7 290C0000 		.4byte	0xc29
 2534 11ab 3F000000 		.4byte	.LLST3
 2535 11af 2B       		.uleb128 0x2b
 2536 11b0 11180000 		.4byte	.LASF430
 2537 11b4 01       		.byte	0x1
 2538 11b5 9E       		.byte	0x9e
 2539 11b6 A1100000 		.4byte	0x10a1
 2540 11ba 02       		.uleb128 0x2
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 112


 2541 11bb 91       		.byte	0x91
 2542 11bc 77       		.sleb128 -9
 2543 11bd 26       		.uleb128 0x26
 2544 11be 16000000 		.4byte	.LVL8
 2545 11c2 38140000 		.4byte	0x1438
 2546 11c6 D1110000 		.4byte	0x11d1
 2547 11ca 27       		.uleb128 0x27
 2548 11cb 01       		.uleb128 0x1
 2549 11cc 51       		.byte	0x51
 2550 11cd 02       		.uleb128 0x2
 2551 11ce 09       		.byte	0x9
 2552 11cf FF       		.byte	0xff
 2553 11d0 00       		.byte	0
 2554 11d1 26       		.uleb128 0x26
 2555 11d2 2E000000 		.4byte	.LVL9
 2556 11d6 44140000 		.4byte	0x1444
 2557 11da EF110000 		.4byte	0x11ef
 2558 11de 27       		.uleb128 0x27
 2559 11df 01       		.uleb128 0x1
 2560 11e0 51       		.byte	0x51
 2561 11e1 02       		.uleb128 0x2
 2562 11e2 91       		.byte	0x91
 2563 11e3 77       		.sleb128 -9
 2564 11e4 27       		.uleb128 0x27
 2565 11e5 01       		.uleb128 0x1
 2566 11e6 52       		.byte	0x52
 2567 11e7 01       		.uleb128 0x1
 2568 11e8 30       		.byte	0x30
 2569 11e9 27       		.uleb128 0x27
 2570 11ea 01       		.uleb128 0x1
 2571 11eb 53       		.byte	0x53
 2572 11ec 01       		.uleb128 0x1
 2573 11ed 30       		.byte	0x30
 2574 11ee 00       		.byte	0
 2575 11ef 28       		.uleb128 0x28
 2576 11f0 3A000000 		.4byte	.LVL10
 2577 11f4 50140000 		.4byte	0x1450
 2578 11f8 27       		.uleb128 0x27
 2579 11f9 01       		.uleb128 0x1
 2580 11fa 50       		.byte	0x50
 2581 11fb 02       		.uleb128 0x2
 2582 11fc 08       		.byte	0x8
 2583 11fd 64       		.byte	0x64
 2584 11fe 00       		.byte	0
 2585 11ff 00       		.byte	0
 2586 1200 2C       		.uleb128 0x2c
 2587 1201 EC1C0000 		.4byte	.LASF431
 2588 1205 01       		.byte	0x1
 2589 1206 B4       		.byte	0xb4
 2590 1207 60040000 		.4byte	0x460
 2591 120b 00000000 		.4byte	.LFB662
 2592 120f E0000000 		.4byte	.LFE662-.LFB662
 2593 1213 01       		.uleb128 0x1
 2594 1214 9C       		.byte	0x9c
 2595 1215 8C130000 		.4byte	0x138c
 2596 1219 2D       		.uleb128 0x2d
 2597 121a EC100000 		.4byte	0x10ec
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 113


 2598 121e 12000000 		.4byte	.LBB18
 2599 1222 02000000 		.4byte	.LBE18-.LBB18
 2600 1226 01       		.byte	0x1
 2601 1227 B9       		.byte	0xb9
 2602 1228 24       		.uleb128 0x24
 2603 1229 AC100000 		.4byte	0x10ac
 2604 122d 34000000 		.4byte	.LBB20
 2605 1231 16000000 		.4byte	.LBE20-.LBB20
 2606 1235 01       		.byte	0x1
 2607 1236 CC       		.byte	0xcc
 2608 1237 45120000 		.4byte	0x1245
 2609 123b 25       		.uleb128 0x25
 2610 123c B9100000 		.4byte	0x10b9
 2611 1240 60000000 		.4byte	.LLST4
 2612 1244 00       		.byte	0
 2613 1245 24       		.uleb128 0x24
 2614 1246 F4100000 		.4byte	0x10f4
 2615 124a 4A000000 		.4byte	.LBB22
 2616 124e 16000000 		.4byte	.LBE22-.LBB22
 2617 1252 01       		.byte	0x1
 2618 1253 CD       		.byte	0xcd
 2619 1254 62120000 		.4byte	0x1262
 2620 1258 25       		.uleb128 0x25
 2621 1259 01110000 		.4byte	0x1101
 2622 125d 73000000 		.4byte	.LLST5
 2623 1261 00       		.byte	0
 2624 1262 26       		.uleb128 0x26
 2625 1263 0E000000 		.4byte	.LVL11
 2626 1267 5C140000 		.4byte	0x145c
 2627 126b 7F120000 		.4byte	0x127f
 2628 126f 27       		.uleb128 0x27
 2629 1270 01       		.uleb128 0x1
 2630 1271 50       		.byte	0x50
 2631 1272 01       		.uleb128 0x1
 2632 1273 31       		.byte	0x31
 2633 1274 27       		.uleb128 0x27
 2634 1275 01       		.uleb128 0x1
 2635 1276 51       		.byte	0x51
 2636 1277 01       		.uleb128 0x1
 2637 1278 30       		.byte	0x30
 2638 1279 27       		.uleb128 0x27
 2639 127a 01       		.uleb128 0x1
 2640 127b 52       		.byte	0x52
 2641 127c 01       		.uleb128 0x1
 2642 127d 33       		.byte	0x33
 2643 127e 00       		.byte	0
 2644 127f 2E       		.uleb128 0x2e
 2645 1280 18000000 		.4byte	.LVL12
 2646 1284 68140000 		.4byte	0x1468
 2647 1288 26       		.uleb128 0x26
 2648 1289 22000000 		.4byte	.LVL13
 2649 128d 5C140000 		.4byte	0x145c
 2650 1291 A5120000 		.4byte	0x12a5
 2651 1295 27       		.uleb128 0x27
 2652 1296 01       		.uleb128 0x1
 2653 1297 50       		.byte	0x50
 2654 1298 01       		.uleb128 0x1
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 114


 2655 1299 3A       		.byte	0x3a
 2656 129a 27       		.uleb128 0x27
 2657 129b 01       		.uleb128 0x1
 2658 129c 51       		.byte	0x51
 2659 129d 01       		.uleb128 0x1
 2660 129e 31       		.byte	0x31
 2661 129f 27       		.uleb128 0x27
 2662 12a0 01       		.uleb128 0x1
 2663 12a1 52       		.byte	0x52
 2664 12a2 01       		.uleb128 0x1
 2665 12a3 30       		.byte	0x30
 2666 12a4 00       		.byte	0
 2667 12a5 26       		.uleb128 0x26
 2668 12a6 30000000 		.4byte	.LVL14
 2669 12aa 73140000 		.4byte	0x1473
 2670 12ae C2120000 		.4byte	0x12c2
 2671 12b2 27       		.uleb128 0x27
 2672 12b3 01       		.uleb128 0x1
 2673 12b4 50       		.byte	0x50
 2674 12b5 02       		.uleb128 0x2
 2675 12b6 74       		.byte	0x74
 2676 12b7 00       		.sleb128 0
 2677 12b8 27       		.uleb128 0x27
 2678 12b9 01       		.uleb128 0x1
 2679 12ba 51       		.byte	0x51
 2680 12bb 05       		.uleb128 0x5
 2681 12bc 03       		.byte	0x3
 2682 12bd 00000000 		.4byte	isr_bouton
 2683 12c1 00       		.byte	0
 2684 12c2 26       		.uleb128 0x26
 2685 12c3 74000000 		.4byte	.LVL19
 2686 12c7 7F140000 		.4byte	0x147f
 2687 12cb F2120000 		.4byte	0x12f2
 2688 12cf 27       		.uleb128 0x27
 2689 12d0 01       		.uleb128 0x1
 2690 12d1 51       		.byte	0x51
 2691 12d2 05       		.uleb128 0x5
 2692 12d3 03       		.byte	0x3
 2693 12d4 00000000 		.4byte	.LC0
 2694 12d8 27       		.uleb128 0x27
 2695 12d9 01       		.uleb128 0x1
 2696 12da 52       		.byte	0x52
 2697 12db 02       		.uleb128 0x2
 2698 12dc 08       		.byte	0x8
 2699 12dd 80       		.byte	0x80
 2700 12de 27       		.uleb128 0x27
 2701 12df 01       		.uleb128 0x1
 2702 12e0 53       		.byte	0x53
 2703 12e1 02       		.uleb128 0x2
 2704 12e2 74       		.byte	0x74
 2705 12e3 00       		.sleb128 0
 2706 12e4 27       		.uleb128 0x27
 2707 12e5 02       		.uleb128 0x2
 2708 12e6 7D       		.byte	0x7d
 2709 12e7 00       		.sleb128 0
 2710 12e8 01       		.uleb128 0x1
 2711 12e9 3A       		.byte	0x3a
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 115


 2712 12ea 27       		.uleb128 0x27
 2713 12eb 02       		.uleb128 0x2
 2714 12ec 7D       		.byte	0x7d
 2715 12ed 04       		.sleb128 4
 2716 12ee 02       		.uleb128 0x2
 2717 12ef 74       		.byte	0x74
 2718 12f0 00       		.sleb128 0
 2719 12f1 00       		.byte	0
 2720 12f2 26       		.uleb128 0x26
 2721 12f3 88000000 		.4byte	.LVL20
 2722 12f7 7F140000 		.4byte	0x147f
 2723 12fb 23130000 		.4byte	0x1323
 2724 12ff 27       		.uleb128 0x27
 2725 1300 01       		.uleb128 0x1
 2726 1301 51       		.byte	0x51
 2727 1302 05       		.uleb128 0x5
 2728 1303 03       		.byte	0x3
 2729 1304 0C000000 		.4byte	.LC1
 2730 1308 27       		.uleb128 0x27
 2731 1309 01       		.uleb128 0x1
 2732 130a 52       		.byte	0x52
 2733 130b 03       		.uleb128 0x3
 2734 130c 0A       		.byte	0xa
 2735 130d 0004     		.2byte	0x400
 2736 130f 27       		.uleb128 0x27
 2737 1310 01       		.uleb128 0x1
 2738 1311 53       		.byte	0x53
 2739 1312 02       		.uleb128 0x2
 2740 1313 74       		.byte	0x74
 2741 1314 00       		.sleb128 0
 2742 1315 27       		.uleb128 0x27
 2743 1316 02       		.uleb128 0x2
 2744 1317 7D       		.byte	0x7d
 2745 1318 00       		.sleb128 0
 2746 1319 01       		.uleb128 0x1
 2747 131a 35       		.byte	0x35
 2748 131b 27       		.uleb128 0x27
 2749 131c 02       		.uleb128 0x2
 2750 131d 7D       		.byte	0x7d
 2751 131e 04       		.sleb128 4
 2752 131f 02       		.uleb128 0x2
 2753 1320 74       		.byte	0x74
 2754 1321 00       		.sleb128 0
 2755 1322 00       		.byte	0
 2756 1323 26       		.uleb128 0x26
 2757 1324 9A000000 		.4byte	.LVL21
 2758 1328 7F140000 		.4byte	0x147f
 2759 132c 5C130000 		.4byte	0x135c
 2760 1330 27       		.uleb128 0x27
 2761 1331 01       		.uleb128 0x1
 2762 1332 50       		.byte	0x50
 2763 1333 05       		.uleb128 0x5
 2764 1334 03       		.byte	0x3
 2765 1335 00000000 		.4byte	Task_Bouton2
 2766 1339 27       		.uleb128 0x27
 2767 133a 01       		.uleb128 0x1
 2768 133b 51       		.byte	0x51
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 116


 2769 133c 05       		.uleb128 0x5
 2770 133d 03       		.byte	0x3
 2771 133e 14000000 		.4byte	.LC2
 2772 1342 27       		.uleb128 0x27
 2773 1343 01       		.uleb128 0x1
 2774 1344 52       		.byte	0x52
 2775 1345 02       		.uleb128 0x2
 2776 1346 08       		.byte	0x8
 2777 1347 80       		.byte	0x80
 2778 1348 27       		.uleb128 0x27
 2779 1349 01       		.uleb128 0x1
 2780 134a 53       		.byte	0x53
 2781 134b 02       		.uleb128 0x2
 2782 134c 74       		.byte	0x74
 2783 134d 00       		.sleb128 0
 2784 134e 27       		.uleb128 0x27
 2785 134f 02       		.uleb128 0x2
 2786 1350 7D       		.byte	0x7d
 2787 1351 00       		.sleb128 0
 2788 1352 01       		.uleb128 0x1
 2789 1353 34       		.byte	0x34
 2790 1354 27       		.uleb128 0x27
 2791 1355 02       		.uleb128 0x2
 2792 1356 7D       		.byte	0x7d
 2793 1357 04       		.sleb128 4
 2794 1358 02       		.uleb128 0x2
 2795 1359 74       		.byte	0x74
 2796 135a 00       		.sleb128 0
 2797 135b 00       		.byte	0
 2798 135c 2E       		.uleb128 0x2e
 2799 135d 9E000000 		.4byte	.LVL22
 2800 1361 8B140000 		.4byte	0x148b
 2801 1365 26       		.uleb128 0x26
 2802 1366 A6000000 		.4byte	.LVL23
 2803 136a 97140000 		.4byte	0x1497
 2804 136e 82130000 		.4byte	0x1382
 2805 1372 27       		.uleb128 0x27
 2806 1373 01       		.uleb128 0x1
 2807 1374 50       		.byte	0x50
 2808 1375 05       		.uleb128 0x5
 2809 1376 03       		.byte	0x3
 2810 1377 24000000 		.4byte	.LC3
 2811 137b 27       		.uleb128 0x27
 2812 137c 01       		.uleb128 0x1
 2813 137d 51       		.byte	0x51
 2814 137e 02       		.uleb128 0x2
 2815 137f 08       		.byte	0x8
 2816 1380 E3       		.byte	0xe3
 2817 1381 00       		.byte	0
 2818 1382 2E       		.uleb128 0x2e
 2819 1383 AA000000 		.4byte	.LVL24
 2820 1387 A3140000 		.4byte	0x14a3
 2821 138b 00       		.byte	0
 2822 138c 2F       		.uleb128 0x2f
 2823 138d 15160000 		.4byte	.LASF402
 2824 1391 03       		.byte	0x3
 2825 1392 0108     		.2byte	0x801
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 117


 2826 1394 98130000 		.4byte	0x1398
 2827 1398 0E       		.uleb128 0xe
 2828 1399 8F040000 		.4byte	0x48f
 2829 139d 30       		.uleb128 0x30
 2830 139e D0000000 		.4byte	.LASF403
 2831 13a2 0A       		.byte	0xa
 2832 13a3 A7       		.byte	0xa7
 2833 13a4 A8130000 		.4byte	0x13a8
 2834 13a8 1A       		.uleb128 0x1a
 2835 13a9 04       		.byte	0x4
 2836 13aa AE130000 		.4byte	0x13ae
 2837 13ae 11       		.uleb128 0x11
 2838 13af C10B0000 		.4byte	0xbc1
 2839 13b3 30       		.uleb128 0x30
 2840 13b4 CB110000 		.4byte	.LASF404
 2841 13b8 15       		.byte	0x15
 2842 13b9 19       		.byte	0x19
 2843 13ba BE130000 		.4byte	0x13be
 2844 13be 11       		.uleb128 0x11
 2845 13bf 1D0C0000 		.4byte	0xc1d
 2846 13c3 30       		.uleb128 0x30
 2847 13c4 48010000 		.4byte	.LASF405
 2848 13c8 16       		.byte	0x16
 2849 13c9 5E       		.byte	0x5e
 2850 13ca 5B0E0000 		.4byte	0xe5b
 2851 13ce 30       		.uleb128 0x30
 2852 13cf E40F0000 		.4byte	.LASF406
 2853 13d3 17       		.byte	0x17
 2854 13d4 1F       		.byte	0x1f
 2855 13d5 D9130000 		.4byte	0x13d9
 2856 13d9 11       		.uleb128 0x11
 2857 13da 34100000 		.4byte	0x1034
 2858 13de 30       		.uleb128 0x30
 2859 13df E5110000 		.4byte	.LASF407
 2860 13e3 18       		.byte	0x18
 2861 13e4 7F       		.byte	0x7f
 2862 13e5 C00D0000 		.4byte	0xdc0
 2863 13e9 30       		.uleb128 0x30
 2864 13ea F1010000 		.4byte	.LASF408
 2865 13ee 19       		.byte	0x19
 2866 13ef 7F       		.byte	0x7f
 2867 13f0 C00D0000 		.4byte	0xdc0
 2868 13f4 30       		.uleb128 0x30
 2869 13f5 7A0C0000 		.4byte	.LASF409
 2870 13f9 1A       		.byte	0x1a
 2871 13fa 87       		.byte	0x87
 2872 13fb 370F0000 		.4byte	0xf37
 2873 13ff 30       		.uleb128 0x30
 2874 1400 F61B0000 		.4byte	.LASF410
 2875 1404 14       		.byte	0x14
 2876 1405 2C       		.byte	0x2c
 2877 1406 66100000 		.4byte	0x1066
 2878 140a 31       		.uleb128 0x31
 2879 140b BC0A0000 		.4byte	.LASF411
 2880 140f 01       		.byte	0x1
 2881 1410 2A       		.byte	0x2a
 2882 1411 1B140000 		.4byte	0x141b
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 118


 2883 1415 05       		.uleb128 0x5
 2884 1416 03       		.byte	0x3
 2885 1417 00000000 		.4byte	bouton_semph
 2886 141b 0E       		.uleb128 0xe
 2887 141c 71100000 		.4byte	0x1071
 2888 1420 32       		.uleb128 0x32
 2889 1421 DC0D0000 		.4byte	.LASF412
 2890 1425 DC0D0000 		.4byte	.LASF412
 2891 1429 12       		.byte	0x12
 2892 142a 0E05     		.2byte	0x50e
 2893 142c 32       		.uleb128 0x32
 2894 142d C7070000 		.4byte	.LASF413
 2895 1431 C7070000 		.4byte	.LASF413
 2896 1435 0B       		.byte	0xb
 2897 1436 8903     		.2byte	0x389
 2898 1438 32       		.uleb128 0x32
 2899 1439 16000000 		.4byte	.LASF414
 2900 143d 16000000 		.4byte	.LASF414
 2901 1441 12       		.byte	0x12
 2902 1442 8805     		.2byte	0x588
 2903 1444 32       		.uleb128 0x32
 2904 1445 1D0C0000 		.4byte	.LASF415
 2905 1449 1D0C0000 		.4byte	.LASF415
 2906 144d 12       		.byte	0x12
 2907 144e 8802     		.2byte	0x288
 2908 1450 32       		.uleb128 0x32
 2909 1451 FE0A0000 		.4byte	.LASF416
 2910 1455 FE0A0000 		.4byte	.LASF416
 2911 1459 1B       		.byte	0x1b
 2912 145a ED02     		.2byte	0x2ed
 2913 145c 32       		.uleb128 0x32
 2914 145d D00F0000 		.4byte	.LASF417
 2915 1461 D00F0000 		.4byte	.LASF417
 2916 1465 12       		.byte	0x12
 2917 1466 D605     		.2byte	0x5d6
 2918 1468 33       		.uleb128 0x33
 2919 1469 DD030000 		.4byte	.LASF418
 2920 146d DD030000 		.4byte	.LASF418
 2921 1471 1C       		.byte	0x1c
 2922 1472 49       		.byte	0x49
 2923 1473 32       		.uleb128 0x32
 2924 1474 F6080000 		.4byte	.LASF419
 2925 1478 F6080000 		.4byte	.LASF419
 2926 147c 0C       		.byte	0xc
 2927 147d 6601     		.2byte	0x166
 2928 147f 32       		.uleb128 0x32
 2929 1480 7C1B0000 		.4byte	.LASF420
 2930 1484 7C1B0000 		.4byte	.LASF420
 2931 1488 1B       		.byte	0x1b
 2932 1489 4101     		.2byte	0x141
 2933 148b 32       		.uleb128 0x32
 2934 148c 9A190000 		.4byte	.LASF421
 2935 1490 9A190000 		.4byte	.LASF421
 2936 1494 1B       		.byte	0x1b
 2937 1495 8E04     		.2byte	0x48e
 2938 1497 32       		.uleb128 0x32
 2939 1498 6E0D0000 		.4byte	.LASF422
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 119


 2940 149c 6E0D0000 		.4byte	.LASF422
 2941 14a0 0B       		.byte	0xb
 2942 14a1 9203     		.2byte	0x392
 2943 14a3 33       		.uleb128 0x33
 2944 14a4 D8040000 		.4byte	.LASF423
 2945 14a8 D8040000 		.4byte	.LASF423
 2946 14ac 1D       		.byte	0x1d
 2947 14ad 56       		.byte	0x56
 2948 14ae 00       		.byte	0
 2949              		.section	.debug_abbrev,"",%progbits
 2950              	.Ldebug_abbrev0:
 2951 0000 01       		.uleb128 0x1
 2952 0001 11       		.uleb128 0x11
 2953 0002 01       		.byte	0x1
 2954 0003 25       		.uleb128 0x25
 2955 0004 0E       		.uleb128 0xe
 2956 0005 13       		.uleb128 0x13
 2957 0006 0B       		.uleb128 0xb
 2958 0007 03       		.uleb128 0x3
 2959 0008 0E       		.uleb128 0xe
 2960 0009 1B       		.uleb128 0x1b
 2961 000a 0E       		.uleb128 0xe
 2962 000b 55       		.uleb128 0x55
 2963 000c 17       		.uleb128 0x17
 2964 000d 11       		.uleb128 0x11
 2965 000e 01       		.uleb128 0x1
 2966 000f 10       		.uleb128 0x10
 2967 0010 17       		.uleb128 0x17
 2968 0011 00       		.byte	0
 2969 0012 00       		.byte	0
 2970 0013 02       		.uleb128 0x2
 2971 0014 04       		.uleb128 0x4
 2972 0015 01       		.byte	0x1
 2973 0016 0B       		.uleb128 0xb
 2974 0017 0B       		.uleb128 0xb
 2975 0018 49       		.uleb128 0x49
 2976 0019 13       		.uleb128 0x13
 2977 001a 3A       		.uleb128 0x3a
 2978 001b 0B       		.uleb128 0xb
 2979 001c 3B       		.uleb128 0x3b
 2980 001d 0B       		.uleb128 0xb
 2981 001e 01       		.uleb128 0x1
 2982 001f 13       		.uleb128 0x13
 2983 0020 00       		.byte	0
 2984 0021 00       		.byte	0
 2985 0022 03       		.uleb128 0x3
 2986 0023 28       		.uleb128 0x28
 2987 0024 00       		.byte	0
 2988 0025 03       		.uleb128 0x3
 2989 0026 0E       		.uleb128 0xe
 2990 0027 1C       		.uleb128 0x1c
 2991 0028 0D       		.uleb128 0xd
 2992 0029 00       		.byte	0
 2993 002a 00       		.byte	0
 2994 002b 04       		.uleb128 0x4
 2995 002c 28       		.uleb128 0x28
 2996 002d 00       		.byte	0
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 120


 2997 002e 03       		.uleb128 0x3
 2998 002f 0E       		.uleb128 0xe
 2999 0030 1C       		.uleb128 0x1c
 3000 0031 0B       		.uleb128 0xb
 3001 0032 00       		.byte	0
 3002 0033 00       		.byte	0
 3003 0034 05       		.uleb128 0x5
 3004 0035 24       		.uleb128 0x24
 3005 0036 00       		.byte	0
 3006 0037 0B       		.uleb128 0xb
 3007 0038 0B       		.uleb128 0xb
 3008 0039 3E       		.uleb128 0x3e
 3009 003a 0B       		.uleb128 0xb
 3010 003b 03       		.uleb128 0x3
 3011 003c 0E       		.uleb128 0xe
 3012 003d 00       		.byte	0
 3013 003e 00       		.byte	0
 3014 003f 06       		.uleb128 0x6
 3015 0040 16       		.uleb128 0x16
 3016 0041 00       		.byte	0
 3017 0042 03       		.uleb128 0x3
 3018 0043 0E       		.uleb128 0xe
 3019 0044 3A       		.uleb128 0x3a
 3020 0045 0B       		.uleb128 0xb
 3021 0046 3B       		.uleb128 0x3b
 3022 0047 0B       		.uleb128 0xb
 3023 0048 49       		.uleb128 0x49
 3024 0049 13       		.uleb128 0x13
 3025 004a 00       		.byte	0
 3026 004b 00       		.byte	0
 3027 004c 07       		.uleb128 0x7
 3028 004d 24       		.uleb128 0x24
 3029 004e 00       		.byte	0
 3030 004f 0B       		.uleb128 0xb
 3031 0050 0B       		.uleb128 0xb
 3032 0051 3E       		.uleb128 0x3e
 3033 0052 0B       		.uleb128 0xb
 3034 0053 03       		.uleb128 0x3
 3035 0054 08       		.uleb128 0x8
 3036 0055 00       		.byte	0
 3037 0056 00       		.byte	0
 3038 0057 08       		.uleb128 0x8
 3039 0058 13       		.uleb128 0x13
 3040 0059 01       		.byte	0x1
 3041 005a 0B       		.uleb128 0xb
 3042 005b 05       		.uleb128 0x5
 3043 005c 3A       		.uleb128 0x3a
 3044 005d 0B       		.uleb128 0xb
 3045 005e 3B       		.uleb128 0x3b
 3046 005f 05       		.uleb128 0x5
 3047 0060 01       		.uleb128 0x1
 3048 0061 13       		.uleb128 0x13
 3049 0062 00       		.byte	0
 3050 0063 00       		.byte	0
 3051 0064 09       		.uleb128 0x9
 3052 0065 0D       		.uleb128 0xd
 3053 0066 00       		.byte	0
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 121


 3054 0067 03       		.uleb128 0x3
 3055 0068 0E       		.uleb128 0xe
 3056 0069 3A       		.uleb128 0x3a
 3057 006a 0B       		.uleb128 0xb
 3058 006b 3B       		.uleb128 0x3b
 3059 006c 05       		.uleb128 0x5
 3060 006d 49       		.uleb128 0x49
 3061 006e 13       		.uleb128 0x13
 3062 006f 38       		.uleb128 0x38
 3063 0070 0B       		.uleb128 0xb
 3064 0071 00       		.byte	0
 3065 0072 00       		.byte	0
 3066 0073 0A       		.uleb128 0xa
 3067 0074 0D       		.uleb128 0xd
 3068 0075 00       		.byte	0
 3069 0076 03       		.uleb128 0x3
 3070 0077 0E       		.uleb128 0xe
 3071 0078 3A       		.uleb128 0x3a
 3072 0079 0B       		.uleb128 0xb
 3073 007a 3B       		.uleb128 0x3b
 3074 007b 05       		.uleb128 0x5
 3075 007c 49       		.uleb128 0x49
 3076 007d 13       		.uleb128 0x13
 3077 007e 38       		.uleb128 0x38
 3078 007f 05       		.uleb128 0x5
 3079 0080 00       		.byte	0
 3080 0081 00       		.byte	0
 3081 0082 0B       		.uleb128 0xb
 3082 0083 0D       		.uleb128 0xd
 3083 0084 00       		.byte	0
 3084 0085 03       		.uleb128 0x3
 3085 0086 08       		.uleb128 0x8
 3086 0087 3A       		.uleb128 0x3a
 3087 0088 0B       		.uleb128 0xb
 3088 0089 3B       		.uleb128 0x3b
 3089 008a 05       		.uleb128 0x5
 3090 008b 49       		.uleb128 0x49
 3091 008c 13       		.uleb128 0x13
 3092 008d 38       		.uleb128 0x38
 3093 008e 05       		.uleb128 0x5
 3094 008f 00       		.byte	0
 3095 0090 00       		.byte	0
 3096 0091 0C       		.uleb128 0xc
 3097 0092 01       		.uleb128 0x1
 3098 0093 01       		.byte	0x1
 3099 0094 49       		.uleb128 0x49
 3100 0095 13       		.uleb128 0x13
 3101 0096 01       		.uleb128 0x1
 3102 0097 13       		.uleb128 0x13
 3103 0098 00       		.byte	0
 3104 0099 00       		.byte	0
 3105 009a 0D       		.uleb128 0xd
 3106 009b 21       		.uleb128 0x21
 3107 009c 00       		.byte	0
 3108 009d 49       		.uleb128 0x49
 3109 009e 13       		.uleb128 0x13
 3110 009f 2F       		.uleb128 0x2f
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 122


 3111 00a0 0B       		.uleb128 0xb
 3112 00a1 00       		.byte	0
 3113 00a2 00       		.byte	0
 3114 00a3 0E       		.uleb128 0xe
 3115 00a4 35       		.uleb128 0x35
 3116 00a5 00       		.byte	0
 3117 00a6 49       		.uleb128 0x49
 3118 00a7 13       		.uleb128 0x13
 3119 00a8 00       		.byte	0
 3120 00a9 00       		.byte	0
 3121 00aa 0F       		.uleb128 0xf
 3122 00ab 21       		.uleb128 0x21
 3123 00ac 00       		.byte	0
 3124 00ad 49       		.uleb128 0x49
 3125 00ae 13       		.uleb128 0x13
 3126 00af 2F       		.uleb128 0x2f
 3127 00b0 05       		.uleb128 0x5
 3128 00b1 00       		.byte	0
 3129 00b2 00       		.byte	0
 3130 00b3 10       		.uleb128 0x10
 3131 00b4 16       		.uleb128 0x16
 3132 00b5 00       		.byte	0
 3133 00b6 03       		.uleb128 0x3
 3134 00b7 0E       		.uleb128 0xe
 3135 00b8 3A       		.uleb128 0x3a
 3136 00b9 0B       		.uleb128 0xb
 3137 00ba 3B       		.uleb128 0x3b
 3138 00bb 05       		.uleb128 0x5
 3139 00bc 49       		.uleb128 0x49
 3140 00bd 13       		.uleb128 0x13
 3141 00be 00       		.byte	0
 3142 00bf 00       		.byte	0
 3143 00c0 11       		.uleb128 0x11
 3144 00c1 26       		.uleb128 0x26
 3145 00c2 00       		.byte	0
 3146 00c3 49       		.uleb128 0x49
 3147 00c4 13       		.uleb128 0x13
 3148 00c5 00       		.byte	0
 3149 00c6 00       		.byte	0
 3150 00c7 12       		.uleb128 0x12
 3151 00c8 13       		.uleb128 0x13
 3152 00c9 01       		.byte	0x1
 3153 00ca 0B       		.uleb128 0xb
 3154 00cb 0B       		.uleb128 0xb
 3155 00cc 3A       		.uleb128 0x3a
 3156 00cd 0B       		.uleb128 0xb
 3157 00ce 3B       		.uleb128 0x3b
 3158 00cf 0B       		.uleb128 0xb
 3159 00d0 01       		.uleb128 0x1
 3160 00d1 13       		.uleb128 0x13
 3161 00d2 00       		.byte	0
 3162 00d3 00       		.byte	0
 3163 00d4 13       		.uleb128 0x13
 3164 00d5 0D       		.uleb128 0xd
 3165 00d6 00       		.byte	0
 3166 00d7 03       		.uleb128 0x3
 3167 00d8 08       		.uleb128 0x8
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 123


 3168 00d9 3A       		.uleb128 0x3a
 3169 00da 0B       		.uleb128 0xb
 3170 00db 3B       		.uleb128 0x3b
 3171 00dc 0B       		.uleb128 0xb
 3172 00dd 49       		.uleb128 0x49
 3173 00de 13       		.uleb128 0x13
 3174 00df 38       		.uleb128 0x38
 3175 00e0 0B       		.uleb128 0xb
 3176 00e1 00       		.byte	0
 3177 00e2 00       		.byte	0
 3178 00e3 14       		.uleb128 0x14
 3179 00e4 0D       		.uleb128 0xd
 3180 00e5 00       		.byte	0
 3181 00e6 03       		.uleb128 0x3
 3182 00e7 0E       		.uleb128 0xe
 3183 00e8 3A       		.uleb128 0x3a
 3184 00e9 0B       		.uleb128 0xb
 3185 00ea 3B       		.uleb128 0x3b
 3186 00eb 0B       		.uleb128 0xb
 3187 00ec 49       		.uleb128 0x49
 3188 00ed 13       		.uleb128 0x13
 3189 00ee 38       		.uleb128 0x38
 3190 00ef 0B       		.uleb128 0xb
 3191 00f0 00       		.byte	0
 3192 00f1 00       		.byte	0
 3193 00f2 15       		.uleb128 0x15
 3194 00f3 13       		.uleb128 0x13
 3195 00f4 01       		.byte	0x1
 3196 00f5 0B       		.uleb128 0xb
 3197 00f6 05       		.uleb128 0x5
 3198 00f7 3A       		.uleb128 0x3a
 3199 00f8 0B       		.uleb128 0xb
 3200 00f9 3B       		.uleb128 0x3b
 3201 00fa 0B       		.uleb128 0xb
 3202 00fb 01       		.uleb128 0x1
 3203 00fc 13       		.uleb128 0x13
 3204 00fd 00       		.byte	0
 3205 00fe 00       		.byte	0
 3206 00ff 16       		.uleb128 0x16
 3207 0100 0D       		.uleb128 0xd
 3208 0101 00       		.byte	0
 3209 0102 03       		.uleb128 0x3
 3210 0103 0E       		.uleb128 0xe
 3211 0104 3A       		.uleb128 0x3a
 3212 0105 0B       		.uleb128 0xb
 3213 0106 3B       		.uleb128 0x3b
 3214 0107 0B       		.uleb128 0xb
 3215 0108 49       		.uleb128 0x49
 3216 0109 13       		.uleb128 0x13
 3217 010a 38       		.uleb128 0x38
 3218 010b 05       		.uleb128 0x5
 3219 010c 00       		.byte	0
 3220 010d 00       		.byte	0
 3221 010e 17       		.uleb128 0x17
 3222 010f 13       		.uleb128 0x13
 3223 0110 01       		.byte	0x1
 3224 0111 0B       		.uleb128 0xb
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 124


 3225 0112 0B       		.uleb128 0xb
 3226 0113 3A       		.uleb128 0x3a
 3227 0114 0B       		.uleb128 0xb
 3228 0115 3B       		.uleb128 0x3b
 3229 0116 05       		.uleb128 0x5
 3230 0117 01       		.uleb128 0x1
 3231 0118 13       		.uleb128 0x13
 3232 0119 00       		.byte	0
 3233 011a 00       		.byte	0
 3234 011b 18       		.uleb128 0x18
 3235 011c 0F       		.uleb128 0xf
 3236 011d 00       		.byte	0
 3237 011e 0B       		.uleb128 0xb
 3238 011f 0B       		.uleb128 0xb
 3239 0120 00       		.byte	0
 3240 0121 00       		.byte	0
 3241 0122 19       		.uleb128 0x19
 3242 0123 04       		.uleb128 0x4
 3243 0124 01       		.byte	0x1
 3244 0125 0B       		.uleb128 0xb
 3245 0126 0B       		.uleb128 0xb
 3246 0127 49       		.uleb128 0x49
 3247 0128 13       		.uleb128 0x13
 3248 0129 3A       		.uleb128 0x3a
 3249 012a 0B       		.uleb128 0xb
 3250 012b 3B       		.uleb128 0x3b
 3251 012c 05       		.uleb128 0x5
 3252 012d 01       		.uleb128 0x1
 3253 012e 13       		.uleb128 0x13
 3254 012f 00       		.byte	0
 3255 0130 00       		.byte	0
 3256 0131 1A       		.uleb128 0x1a
 3257 0132 0F       		.uleb128 0xf
 3258 0133 00       		.byte	0
 3259 0134 0B       		.uleb128 0xb
 3260 0135 0B       		.uleb128 0xb
 3261 0136 49       		.uleb128 0x49
 3262 0137 13       		.uleb128 0x13
 3263 0138 00       		.byte	0
 3264 0139 00       		.byte	0
 3265 013a 1B       		.uleb128 0x1b
 3266 013b 15       		.uleb128 0x15
 3267 013c 01       		.byte	0x1
 3268 013d 27       		.uleb128 0x27
 3269 013e 19       		.uleb128 0x19
 3270 013f 01       		.uleb128 0x1
 3271 0140 13       		.uleb128 0x13
 3272 0141 00       		.byte	0
 3273 0142 00       		.byte	0
 3274 0143 1C       		.uleb128 0x1c
 3275 0144 05       		.uleb128 0x5
 3276 0145 00       		.byte	0
 3277 0146 49       		.uleb128 0x49
 3278 0147 13       		.uleb128 0x13
 3279 0148 00       		.byte	0
 3280 0149 00       		.byte	0
 3281 014a 1D       		.uleb128 0x1d
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 125


 3282 014b 15       		.uleb128 0x15
 3283 014c 01       		.byte	0x1
 3284 014d 27       		.uleb128 0x27
 3285 014e 19       		.uleb128 0x19
 3286 014f 49       		.uleb128 0x49
 3287 0150 13       		.uleb128 0x13
 3288 0151 01       		.uleb128 0x1
 3289 0152 13       		.uleb128 0x13
 3290 0153 00       		.byte	0
 3291 0154 00       		.byte	0
 3292 0155 1E       		.uleb128 0x1e
 3293 0156 13       		.uleb128 0x13
 3294 0157 01       		.byte	0x1
 3295 0158 03       		.uleb128 0x3
 3296 0159 0E       		.uleb128 0xe
 3297 015a 0B       		.uleb128 0xb
 3298 015b 0B       		.uleb128 0xb
 3299 015c 3A       		.uleb128 0x3a
 3300 015d 0B       		.uleb128 0xb
 3301 015e 3B       		.uleb128 0x3b
 3302 015f 05       		.uleb128 0x5
 3303 0160 01       		.uleb128 0x1
 3304 0161 13       		.uleb128 0x13
 3305 0162 00       		.byte	0
 3306 0163 00       		.byte	0
 3307 0164 1F       		.uleb128 0x1f
 3308 0165 13       		.uleb128 0x13
 3309 0166 01       		.byte	0x1
 3310 0167 03       		.uleb128 0x3
 3311 0168 0E       		.uleb128 0xe
 3312 0169 0B       		.uleb128 0xb
 3313 016a 0B       		.uleb128 0xb
 3314 016b 3A       		.uleb128 0x3a
 3315 016c 0B       		.uleb128 0xb
 3316 016d 3B       		.uleb128 0x3b
 3317 016e 0B       		.uleb128 0xb
 3318 016f 01       		.uleb128 0x1
 3319 0170 13       		.uleb128 0x13
 3320 0171 00       		.byte	0
 3321 0172 00       		.byte	0
 3322 0173 20       		.uleb128 0x20
 3323 0174 2E       		.uleb128 0x2e
 3324 0175 01       		.byte	0x1
 3325 0176 03       		.uleb128 0x3
 3326 0177 0E       		.uleb128 0xe
 3327 0178 3A       		.uleb128 0x3a
 3328 0179 0B       		.uleb128 0xb
 3329 017a 3B       		.uleb128 0x3b
 3330 017b 05       		.uleb128 0x5
 3331 017c 27       		.uleb128 0x27
 3332 017d 19       		.uleb128 0x19
 3333 017e 20       		.uleb128 0x20
 3334 017f 0B       		.uleb128 0xb
 3335 0180 01       		.uleb128 0x1
 3336 0181 13       		.uleb128 0x13
 3337 0182 00       		.byte	0
 3338 0183 00       		.byte	0
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 126


 3339 0184 21       		.uleb128 0x21
 3340 0185 05       		.uleb128 0x5
 3341 0186 00       		.byte	0
 3342 0187 03       		.uleb128 0x3
 3343 0188 0E       		.uleb128 0xe
 3344 0189 3A       		.uleb128 0x3a
 3345 018a 0B       		.uleb128 0xb
 3346 018b 3B       		.uleb128 0x3b
 3347 018c 05       		.uleb128 0x5
 3348 018d 49       		.uleb128 0x49
 3349 018e 13       		.uleb128 0x13
 3350 018f 00       		.byte	0
 3351 0190 00       		.byte	0
 3352 0191 22       		.uleb128 0x22
 3353 0192 2E       		.uleb128 0x2e
 3354 0193 00       		.byte	0
 3355 0194 03       		.uleb128 0x3
 3356 0195 0E       		.uleb128 0xe
 3357 0196 3A       		.uleb128 0x3a
 3358 0197 0B       		.uleb128 0xb
 3359 0198 3B       		.uleb128 0x3b
 3360 0199 0B       		.uleb128 0xb
 3361 019a 27       		.uleb128 0x27
 3362 019b 19       		.uleb128 0x19
 3363 019c 20       		.uleb128 0x20
 3364 019d 0B       		.uleb128 0xb
 3365 019e 00       		.byte	0
 3366 019f 00       		.byte	0
 3367 01a0 23       		.uleb128 0x23
 3368 01a1 2E       		.uleb128 0x2e
 3369 01a2 01       		.byte	0x1
 3370 01a3 3F       		.uleb128 0x3f
 3371 01a4 19       		.uleb128 0x19
 3372 01a5 03       		.uleb128 0x3
 3373 01a6 0E       		.uleb128 0xe
 3374 01a7 3A       		.uleb128 0x3a
 3375 01a8 0B       		.uleb128 0xb
 3376 01a9 3B       		.uleb128 0x3b
 3377 01aa 0B       		.uleb128 0xb
 3378 01ab 27       		.uleb128 0x27
 3379 01ac 19       		.uleb128 0x19
 3380 01ad 11       		.uleb128 0x11
 3381 01ae 01       		.uleb128 0x1
 3382 01af 12       		.uleb128 0x12
 3383 01b0 06       		.uleb128 0x6
 3384 01b1 40       		.uleb128 0x40
 3385 01b2 18       		.uleb128 0x18
 3386 01b3 9742     		.uleb128 0x2117
 3387 01b5 19       		.uleb128 0x19
 3388 01b6 01       		.uleb128 0x1
 3389 01b7 13       		.uleb128 0x13
 3390 01b8 00       		.byte	0
 3391 01b9 00       		.byte	0
 3392 01ba 24       		.uleb128 0x24
 3393 01bb 1D       		.uleb128 0x1d
 3394 01bc 01       		.byte	0x1
 3395 01bd 31       		.uleb128 0x31
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 127


 3396 01be 13       		.uleb128 0x13
 3397 01bf 11       		.uleb128 0x11
 3398 01c0 01       		.uleb128 0x1
 3399 01c1 12       		.uleb128 0x12
 3400 01c2 06       		.uleb128 0x6
 3401 01c3 58       		.uleb128 0x58
 3402 01c4 0B       		.uleb128 0xb
 3403 01c5 59       		.uleb128 0x59
 3404 01c6 0B       		.uleb128 0xb
 3405 01c7 01       		.uleb128 0x1
 3406 01c8 13       		.uleb128 0x13
 3407 01c9 00       		.byte	0
 3408 01ca 00       		.byte	0
 3409 01cb 25       		.uleb128 0x25
 3410 01cc 05       		.uleb128 0x5
 3411 01cd 00       		.byte	0
 3412 01ce 31       		.uleb128 0x31
 3413 01cf 13       		.uleb128 0x13
 3414 01d0 02       		.uleb128 0x2
 3415 01d1 17       		.uleb128 0x17
 3416 01d2 00       		.byte	0
 3417 01d3 00       		.byte	0
 3418 01d4 26       		.uleb128 0x26
 3419 01d5 898201   		.uleb128 0x4109
 3420 01d8 01       		.byte	0x1
 3421 01d9 11       		.uleb128 0x11
 3422 01da 01       		.uleb128 0x1
 3423 01db 31       		.uleb128 0x31
 3424 01dc 13       		.uleb128 0x13
 3425 01dd 01       		.uleb128 0x1
 3426 01de 13       		.uleb128 0x13
 3427 01df 00       		.byte	0
 3428 01e0 00       		.byte	0
 3429 01e1 27       		.uleb128 0x27
 3430 01e2 8A8201   		.uleb128 0x410a
 3431 01e5 00       		.byte	0
 3432 01e6 02       		.uleb128 0x2
 3433 01e7 18       		.uleb128 0x18
 3434 01e8 9142     		.uleb128 0x2111
 3435 01ea 18       		.uleb128 0x18
 3436 01eb 00       		.byte	0
 3437 01ec 00       		.byte	0
 3438 01ed 28       		.uleb128 0x28
 3439 01ee 898201   		.uleb128 0x4109
 3440 01f1 01       		.byte	0x1
 3441 01f2 11       		.uleb128 0x11
 3442 01f3 01       		.uleb128 0x1
 3443 01f4 31       		.uleb128 0x31
 3444 01f5 13       		.uleb128 0x13
 3445 01f6 00       		.byte	0
 3446 01f7 00       		.byte	0
 3447 01f8 29       		.uleb128 0x29
 3448 01f9 2E       		.uleb128 0x2e
 3449 01fa 01       		.byte	0x1
 3450 01fb 3F       		.uleb128 0x3f
 3451 01fc 19       		.uleb128 0x19
 3452 01fd 03       		.uleb128 0x3
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 128


 3453 01fe 0E       		.uleb128 0xe
 3454 01ff 3A       		.uleb128 0x3a
 3455 0200 0B       		.uleb128 0xb
 3456 0201 3B       		.uleb128 0x3b
 3457 0202 0B       		.uleb128 0xb
 3458 0203 27       		.uleb128 0x27
 3459 0204 19       		.uleb128 0x19
 3460 0205 8701     		.uleb128 0x87
 3461 0207 19       		.uleb128 0x19
 3462 0208 11       		.uleb128 0x11
 3463 0209 01       		.uleb128 0x1
 3464 020a 12       		.uleb128 0x12
 3465 020b 06       		.uleb128 0x6
 3466 020c 40       		.uleb128 0x40
 3467 020d 18       		.uleb128 0x18
 3468 020e 9742     		.uleb128 0x2117
 3469 0210 19       		.uleb128 0x19
 3470 0211 01       		.uleb128 0x1
 3471 0212 13       		.uleb128 0x13
 3472 0213 00       		.byte	0
 3473 0214 00       		.byte	0
 3474 0215 2A       		.uleb128 0x2a
 3475 0216 05       		.uleb128 0x5
 3476 0217 00       		.byte	0
 3477 0218 03       		.uleb128 0x3
 3478 0219 08       		.uleb128 0x8
 3479 021a 3A       		.uleb128 0x3a
 3480 021b 0B       		.uleb128 0xb
 3481 021c 3B       		.uleb128 0x3b
 3482 021d 0B       		.uleb128 0xb
 3483 021e 49       		.uleb128 0x49
 3484 021f 13       		.uleb128 0x13
 3485 0220 02       		.uleb128 0x2
 3486 0221 17       		.uleb128 0x17
 3487 0222 00       		.byte	0
 3488 0223 00       		.byte	0
 3489 0224 2B       		.uleb128 0x2b
 3490 0225 34       		.uleb128 0x34
 3491 0226 00       		.byte	0
 3492 0227 03       		.uleb128 0x3
 3493 0228 0E       		.uleb128 0xe
 3494 0229 3A       		.uleb128 0x3a
 3495 022a 0B       		.uleb128 0xb
 3496 022b 3B       		.uleb128 0x3b
 3497 022c 0B       		.uleb128 0xb
 3498 022d 49       		.uleb128 0x49
 3499 022e 13       		.uleb128 0x13
 3500 022f 02       		.uleb128 0x2
 3501 0230 18       		.uleb128 0x18
 3502 0231 00       		.byte	0
 3503 0232 00       		.byte	0
 3504 0233 2C       		.uleb128 0x2c
 3505 0234 2E       		.uleb128 0x2e
 3506 0235 01       		.byte	0x1
 3507 0236 3F       		.uleb128 0x3f
 3508 0237 19       		.uleb128 0x19
 3509 0238 03       		.uleb128 0x3
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 129


 3510 0239 0E       		.uleb128 0xe
 3511 023a 3A       		.uleb128 0x3a
 3512 023b 0B       		.uleb128 0xb
 3513 023c 3B       		.uleb128 0x3b
 3514 023d 0B       		.uleb128 0xb
 3515 023e 27       		.uleb128 0x27
 3516 023f 19       		.uleb128 0x19
 3517 0240 49       		.uleb128 0x49
 3518 0241 13       		.uleb128 0x13
 3519 0242 8701     		.uleb128 0x87
 3520 0244 19       		.uleb128 0x19
 3521 0245 11       		.uleb128 0x11
 3522 0246 01       		.uleb128 0x1
 3523 0247 12       		.uleb128 0x12
 3524 0248 06       		.uleb128 0x6
 3525 0249 40       		.uleb128 0x40
 3526 024a 18       		.uleb128 0x18
 3527 024b 9742     		.uleb128 0x2117
 3528 024d 19       		.uleb128 0x19
 3529 024e 01       		.uleb128 0x1
 3530 024f 13       		.uleb128 0x13
 3531 0250 00       		.byte	0
 3532 0251 00       		.byte	0
 3533 0252 2D       		.uleb128 0x2d
 3534 0253 1D       		.uleb128 0x1d
 3535 0254 00       		.byte	0
 3536 0255 31       		.uleb128 0x31
 3537 0256 13       		.uleb128 0x13
 3538 0257 11       		.uleb128 0x11
 3539 0258 01       		.uleb128 0x1
 3540 0259 12       		.uleb128 0x12
 3541 025a 06       		.uleb128 0x6
 3542 025b 58       		.uleb128 0x58
 3543 025c 0B       		.uleb128 0xb
 3544 025d 59       		.uleb128 0x59
 3545 025e 0B       		.uleb128 0xb
 3546 025f 00       		.byte	0
 3547 0260 00       		.byte	0
 3548 0261 2E       		.uleb128 0x2e
 3549 0262 898201   		.uleb128 0x4109
 3550 0265 00       		.byte	0
 3551 0266 11       		.uleb128 0x11
 3552 0267 01       		.uleb128 0x1
 3553 0268 31       		.uleb128 0x31
 3554 0269 13       		.uleb128 0x13
 3555 026a 00       		.byte	0
 3556 026b 00       		.byte	0
 3557 026c 2F       		.uleb128 0x2f
 3558 026d 34       		.uleb128 0x34
 3559 026e 00       		.byte	0
 3560 026f 03       		.uleb128 0x3
 3561 0270 0E       		.uleb128 0xe
 3562 0271 3A       		.uleb128 0x3a
 3563 0272 0B       		.uleb128 0xb
 3564 0273 3B       		.uleb128 0x3b
 3565 0274 05       		.uleb128 0x5
 3566 0275 49       		.uleb128 0x49
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 130


 3567 0276 13       		.uleb128 0x13
 3568 0277 3F       		.uleb128 0x3f
 3569 0278 19       		.uleb128 0x19
 3570 0279 3C       		.uleb128 0x3c
 3571 027a 19       		.uleb128 0x19
 3572 027b 00       		.byte	0
 3573 027c 00       		.byte	0
 3574 027d 30       		.uleb128 0x30
 3575 027e 34       		.uleb128 0x34
 3576 027f 00       		.byte	0
 3577 0280 03       		.uleb128 0x3
 3578 0281 0E       		.uleb128 0xe
 3579 0282 3A       		.uleb128 0x3a
 3580 0283 0B       		.uleb128 0xb
 3581 0284 3B       		.uleb128 0x3b
 3582 0285 0B       		.uleb128 0xb
 3583 0286 49       		.uleb128 0x49
 3584 0287 13       		.uleb128 0x13
 3585 0288 3F       		.uleb128 0x3f
 3586 0289 19       		.uleb128 0x19
 3587 028a 3C       		.uleb128 0x3c
 3588 028b 19       		.uleb128 0x19
 3589 028c 00       		.byte	0
 3590 028d 00       		.byte	0
 3591 028e 31       		.uleb128 0x31
 3592 028f 34       		.uleb128 0x34
 3593 0290 00       		.byte	0
 3594 0291 03       		.uleb128 0x3
 3595 0292 0E       		.uleb128 0xe
 3596 0293 3A       		.uleb128 0x3a
 3597 0294 0B       		.uleb128 0xb
 3598 0295 3B       		.uleb128 0x3b
 3599 0296 0B       		.uleb128 0xb
 3600 0297 49       		.uleb128 0x49
 3601 0298 13       		.uleb128 0x13
 3602 0299 3F       		.uleb128 0x3f
 3603 029a 19       		.uleb128 0x19
 3604 029b 02       		.uleb128 0x2
 3605 029c 18       		.uleb128 0x18
 3606 029d 00       		.byte	0
 3607 029e 00       		.byte	0
 3608 029f 32       		.uleb128 0x32
 3609 02a0 2E       		.uleb128 0x2e
 3610 02a1 00       		.byte	0
 3611 02a2 3F       		.uleb128 0x3f
 3612 02a3 19       		.uleb128 0x19
 3613 02a4 3C       		.uleb128 0x3c
 3614 02a5 19       		.uleb128 0x19
 3615 02a6 6E       		.uleb128 0x6e
 3616 02a7 0E       		.uleb128 0xe
 3617 02a8 03       		.uleb128 0x3
 3618 02a9 0E       		.uleb128 0xe
 3619 02aa 3A       		.uleb128 0x3a
 3620 02ab 0B       		.uleb128 0xb
 3621 02ac 3B       		.uleb128 0x3b
 3622 02ad 05       		.uleb128 0x5
 3623 02ae 00       		.byte	0
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 131


 3624 02af 00       		.byte	0
 3625 02b0 33       		.uleb128 0x33
 3626 02b1 2E       		.uleb128 0x2e
 3627 02b2 00       		.byte	0
 3628 02b3 3F       		.uleb128 0x3f
 3629 02b4 19       		.uleb128 0x19
 3630 02b5 3C       		.uleb128 0x3c
 3631 02b6 19       		.uleb128 0x19
 3632 02b7 6E       		.uleb128 0x6e
 3633 02b8 0E       		.uleb128 0xe
 3634 02b9 03       		.uleb128 0x3
 3635 02ba 0E       		.uleb128 0xe
 3636 02bb 3A       		.uleb128 0x3a
 3637 02bc 0B       		.uleb128 0xb
 3638 02bd 3B       		.uleb128 0x3b
 3639 02be 0B       		.uleb128 0xb
 3640 02bf 00       		.byte	0
 3641 02c0 00       		.byte	0
 3642 02c1 00       		.byte	0
 3643              		.section	.debug_loc,"",%progbits
 3644              	.Ldebug_loc0:
 3645              	.LLST0:
 3646 0000 14000000 		.4byte	.LVL1
 3647 0004 1E000000 		.4byte	.LVL2
 3648 0008 0200     		.2byte	0x2
 3649 000a 34       		.byte	0x34
 3650 000b 9F       		.byte	0x9f
 3651 000c 00000000 		.4byte	0
 3652 0010 00000000 		.4byte	0
 3653              	.LLST1:
 3654 0014 14000000 		.4byte	.LVL1
 3655 0018 1E000000 		.4byte	.LVL2
 3656 001c 0600     		.2byte	0x6
 3657 001e 0C       		.byte	0xc
 3658 001f 00003240 		.4byte	0x40320000
 3659 0023 9F       		.byte	0x9f
 3660 0024 00000000 		.4byte	0
 3661 0028 00000000 		.4byte	0
 3662              	.LLST2:
 3663 002c 24000000 		.4byte	.LVL3
 3664 0030 2E000000 		.4byte	.LVL4
 3665 0034 0100     		.2byte	0x1
 3666 0036 53       		.byte	0x53
 3667 0037 00000000 		.4byte	0
 3668 003b 00000000 		.4byte	0
 3669              	.LLST3:
 3670 003f 00000000 		.4byte	.LVL6
 3671 0043 0A000000 		.4byte	.LVL7
 3672 0047 0100     		.2byte	0x1
 3673 0049 50       		.byte	0x50
 3674 004a 0A000000 		.4byte	.LVL7
 3675 004e 44000000 		.4byte	.LFE661
 3676 0052 0400     		.2byte	0x4
 3677 0054 F3       		.byte	0xf3
 3678 0055 01       		.uleb128 0x1
 3679 0056 50       		.byte	0x50
 3680 0057 9F       		.byte	0x9f
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 132


 3681 0058 00000000 		.4byte	0
 3682 005c 00000000 		.4byte	0
 3683              	.LLST4:
 3684 0060 34000000 		.4byte	.LVL15
 3685 0064 4A000000 		.4byte	.LVL16
 3686 0068 0100     		.2byte	0x1
 3687 006a 53       		.byte	0x53
 3688 006b 00000000 		.4byte	0
 3689 006f 00000000 		.4byte	0
 3690              	.LLST5:
 3691 0073 4A000000 		.4byte	.LVL16
 3692 0077 54000000 		.4byte	.LVL17
 3693 007b 0100     		.2byte	0x1
 3694 007d 53       		.byte	0x53
 3695 007e 54000000 		.4byte	.LVL17
 3696 0082 60000000 		.4byte	.LVL18
 3697 0086 0200     		.2byte	0x2
 3698 0088 74       		.byte	0x74
 3699 0089 00       		.sleb128 0
 3700 008a 00000000 		.4byte	0
 3701 008e 00000000 		.4byte	0
 3702              		.section	.debug_aranges,"",%progbits
 3703 0000 2C000000 		.4byte	0x2c
 3704 0004 0200     		.2byte	0x2
 3705 0006 00000000 		.4byte	.Ldebug_info0
 3706 000a 04       		.byte	0x4
 3707 000b 00       		.byte	0
 3708 000c 0000     		.2byte	0
 3709 000e 0000     		.2byte	0
 3710 0010 00000000 		.4byte	.LFB660
 3711 0014 50000000 		.4byte	.LFE660-.LFB660
 3712 0018 00000000 		.4byte	.LFB661
 3713 001c 44000000 		.4byte	.LFE661-.LFB661
 3714 0020 00000000 		.4byte	.LFB662
 3715 0024 E0000000 		.4byte	.LFE662-.LFB662
 3716 0028 00000000 		.4byte	0
 3717 002c 00000000 		.4byte	0
 3718              		.section	.debug_ranges,"",%progbits
 3719              	.Ldebug_ranges0:
 3720 0000 00000000 		.4byte	.LFB660
 3721 0004 50000000 		.4byte	.LFE660
 3722 0008 00000000 		.4byte	.LFB661
 3723 000c 44000000 		.4byte	.LFE661
 3724 0010 00000000 		.4byte	.LFB662
 3725 0014 E0000000 		.4byte	.LFE662
 3726 0018 00000000 		.4byte	0
 3727 001c 00000000 		.4byte	0
 3728              		.section	.debug_line,"",%progbits
 3729              	.Ldebug_line0:
 3730 0000 94050000 		.section	.debug_str,"MS",%progbits,1
 3730      02001405 
 3730      00000201 
 3730      FB0E0D00 
 3730      01010101 
 3731              	.LASF137:
 3732 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3732      696E7465 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 133


 3732      72727570 
 3732      74735F35 
 3732      5F495251 
 3733              	.LASF414:
 3734 0016 78517565 		.ascii	"xQueueSemaphoreTake\000"
 3734      75655365 
 3734      6D617068 
 3734      6F726554 
 3734      616B6500 
 3735              	.LASF62:
 3736 002a 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 3736      735F696E 
 3736      74657272 
 3736      75707473 
 3736      5F647730 
 3737              	.LASF203:
 3738 0046 52455345 		.ascii	"RESERVED\000"
 3738      52564544 
 3738      00
 3739              	.LASF211:
 3740 004f 5644445F 		.ascii	"VDD_ACTIVE\000"
 3740      41435449 
 3740      564500
 3741              	.LASF207:
 3742 005a 494E5452 		.ascii	"INTR_CAUSE0\000"
 3742      5F434155 
 3742      53453000 
 3743              	.LASF208:
 3744 0066 494E5452 		.ascii	"INTR_CAUSE1\000"
 3744      5F434155 
 3744      53453100 
 3745              	.LASF209:
 3746 0072 494E5452 		.ascii	"INTR_CAUSE2\000"
 3746      5F434155 
 3746      53453200 
 3747              	.LASF343:
 3748 007e 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 3748      625F7363 
 3748      625F7370 
 3748      695F6861 
 3748      6E646C65 
 3749              	.LASF123:
 3750 009c 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 3750      6D5F315F 
 3750      696E7465 
 3750      72727570 
 3750      74735F31 
 3751              	.LASF381:
 3752 00b7 73746F70 		.ascii	"stopInputMode\000"
 3752      496E7075 
 3752      744D6F64 
 3752      6500
 3753              	.LASF425:
 3754 00c5 6D61696E 		.ascii	"main_cm4.c\000"
 3754      5F636D34 
 3754      2E6300
 3755              	.LASF403:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 134


 3756 00d0 63795F64 		.ascii	"cy_device\000"
 3756      65766963 
 3756      6500
 3757              	.LASF142:
 3758 00da 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 3758      696E7465 
 3758      72727570 
 3758      74735F31 
 3758      305F4952 
 3759              	.LASF345:
 3760 00f1 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 3760      74635F73 
 3760      63625F73 
 3760      70695F63 
 3760      6F6E7465 
 3761              	.LASF290:
 3762 0108 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 3762      73436D30 
 3762      436C6F63 
 3762      6B43746C 
 3762      4F666673 
 3763              	.LASF67:
 3764 011f 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 3764      735F696E 
 3764      74657272 
 3764      75707473 
 3764      5F647730 
 3765              	.LASF324:
 3766 013b 6D617374 		.ascii	"masterStatus\000"
 3766      65725374 
 3766      61747573 
 3766      00
 3767              	.LASF405:
 3768 0148 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 3768      494E4B5F 
 3768      5350494D 
 3768      5F636F6E 
 3768      74657874 
 3769              	.LASF393:
 3770 015d 42555454 		.ascii	"BUTTON2_TOUCHED\000"
 3770      4F4E325F 
 3770      544F5543 
 3770      48454400 
 3771              	.LASF54:
 3772 016d 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 3772      335F696E 
 3772      74657272 
 3772      7570745F 
 3772      4952516E 
 3773              	.LASF84:
 3774 0182 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 3774      735F696E 
 3774      74657272 
 3774      75707473 
 3774      5F647731 
 3775              	.LASF357:
 3776 019e 74785374 		.ascii	"txStatus\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 135


 3776      61747573 
 3776      00
 3777              	.LASF222:
 3778 01a7 70657269 		.ascii	"periBase\000"
 3778      42617365 
 3778      00
 3779              	.LASF314:
 3780 01b0 63795F73 		.ascii	"cy_stc_sysint_t\000"
 3780      74635F73 
 3780      7973696E 
 3780      745F7400 
 3781              	.LASF221:
 3782 01c0 666C6173 		.ascii	"flashcBase\000"
 3782      68634261 
 3782      736500
 3783              	.LASF90:
 3784 01cb 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 3784      735F696E 
 3784      74657272 
 3784      75707473 
 3784      5F647731 
 3785              	.LASF268:
 3786 01e8 64774368 		.ascii	"dwChSize\000"
 3786      53697A65 
 3786      00
 3787              	.LASF408:
 3788 01f1 4932435F 		.ascii	"I2C_MAX_context\000"
 3788      4D41585F 
 3788      636F6E74 
 3788      65787400 
 3789              	.LASF39:
 3790 0201 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3790      735F696E 
 3790      74657272 
 3790      75707473 
 3790      5F697063 
 3791              	.LASF214:
 3792 021d 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 3792      494E5452 
 3792      5F4D4153 
 3792      4B454400 
 3793              	.LASF172:
 3794 022d 756E7369 		.ascii	"unsigned int\000"
 3794      676E6564 
 3794      20696E74 
 3794      00
 3795              	.LASF319:
 3796 023a 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 3796      625F7363 
 3796      625F6932 
 3796      635F6861 
 3796      6E646C65 
 3797              	.LASF46:
 3798 0258 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 3798      735F696E 
 3798      74657272 
 3798      75707473 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 136


 3798      5F697063 
 3799              	.LASF177:
 3800 0275 75696E74 		.ascii	"uint32_t\000"
 3800      33325F74 
 3800      00
 3801              	.LASF250:
 3802 027e 736D6966 		.ascii	"smifDeviceNr\000"
 3802      44657669 
 3802      63654E72 
 3802      00
 3803              	.LASF401:
 3804 028b 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 3804      49435F45 
 3804      6E61626C 
 3804      65495251 
 3804      00
 3805              	.LASF280:
 3806 029c 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 3806      44697643 
 3806      6D645061 
 3806      54797065 
 3806      53656C50 
 3807              	.LASF115:
 3808 02b3 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 3808      6D5F315F 
 3808      696E7465 
 3808      72727570 
 3808      74735F37 
 3809              	.LASF327:
 3810 02cd 6D617374 		.ascii	"masterBuffer\000"
 3810      65724275 
 3810      66666572 
 3810      00
 3811              	.LASF352:
 3812 02da 74784275 		.ascii	"txBufIdx\000"
 3812      66496478 
 3812      00
 3813              	.LASF140:
 3814 02e3 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3814      696E7465 
 3814      72727570 
 3814      74735F38 
 3814      5F495251 
 3815              	.LASF380:
 3816 02f9 73746172 		.ascii	"startInput\000"
 3816      74496E70 
 3816      757400
 3817              	.LASF76:
 3818 0304 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 3818      735F696E 
 3818      74657272 
 3818      75707473 
 3818      5F647731 
 3819              	.LASF428:
 3820 0320 6973725F 		.ascii	"isr_bouton\000"
 3820      626F7574 
 3820      6F6E00
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 137


 3821              	.LASF166:
 3822 032b 5F5F696E 		.ascii	"__int32_t\000"
 3822      7433325F 
 3822      7400
 3823              	.LASF33:
 3824 0335 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 3824      5F696E74 
 3824      65727275 
 3824      70745F63 
 3824      7462735F 
 3825              	.LASF246:
 3826 034e 73727373 		.ascii	"srssNumClkpath\000"
 3826      4E756D43 
 3826      6C6B7061 
 3826      746800
 3827              	.LASF220:
 3828 035d 63707573 		.ascii	"cpussBase\000"
 3828      73426173 
 3828      6500
 3829              	.LASF337:
 3830 0367 736C6176 		.ascii	"slaveRxBuffer\000"
 3830      65527842 
 3830      75666665 
 3830      7200
 3831              	.LASF237:
 3832 0375 70657269 		.ascii	"periVersion\000"
 3832      56657273 
 3832      696F6E00 
 3833              	.LASF30:
 3834 0381 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 3834      5F696E74 
 3834      65727275 
 3834      70745F6D 
 3834      63776474 
 3835              	.LASF12:
 3836 039d 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 3836      5F696E74 
 3836      65727275 
 3836      7074735F 
 3836      6770696F 
 3837              	.LASF341:
 3838 03b9 63624164 		.ascii	"cbAddr\000"
 3838      647200
 3839              	.LASF73:
 3840 03c0 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 3840      735F696E 
 3840      74657272 
 3840      75707473 
 3840      5F647730 
 3841              	.LASF418:
 3842 03dd 44697370 		.ascii	"DisplayInit\000"
 3842      6C617949 
 3842      6E697400 
 3843              	.LASF382:
 3844 03e9 73746F70 		.ascii	"stopInput\000"
 3844      496E7075 
 3844      7400
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 138


 3845              	.LASF360:
 3846 03f3 72785269 		.ascii	"rxRingBufSize\000"
 3846      6E674275 
 3846      6653697A 
 3846      6500
 3847              	.LASF25:
 3848 0401 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 3848      5F696E74 
 3848      65727275 
 3848      70745F67 
 3848      70696F5F 
 3849              	.LASF149:
 3850 041a 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3850      6F73735F 
 3850      696E7465 
 3850      72727570 
 3850      745F6932 
 3851              	.LASF129:
 3852 0435 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 3852      6D5F315F 
 3852      696E7465 
 3852      72727570 
 3852      74735F32 
 3853              	.LASF27:
 3854 0450 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3854      6D705F69 
 3854      6E746572 
 3854      72757074 
 3854      5F495251 
 3855              	.LASF276:
 3856 0466 70657269 		.ascii	"periTrGrSize\000"
 3856      54724772 
 3856      53697A65 
 3856      00
 3857              	.LASF107:
 3858 0473 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 3858      6D5F305F 
 3858      696E7465 
 3858      72727570 
 3858      74735F37 
 3859              	.LASF332:
 3860 048d 736C6176 		.ascii	"slaveRdBufEmpty\000"
 3860      65526442 
 3860      7566456D 
 3860      70747900 
 3861              	.LASF279:
 3862 049d 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 3862      44697643 
 3862      6D645061 
 3862      44697653 
 3862      656C506F 
 3863              	.LASF198:
 3864 04b3 494E5452 		.ascii	"INTR_SET\000"
 3864      5F534554 
 3864      00
 3865              	.LASF256:
 3866 04bc 63727970 		.ascii	"cryptoMemSize\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 139


 3866      746F4D65 
 3866      6D53697A 
 3866      6500
 3867              	.LASF302:
 3868 04ca 63707573 		.ascii	"cpussRam1Ctl0\000"
 3868      7352616D 
 3868      3143746C 
 3868      3000
 3869              	.LASF423:
 3870 04d8 43617053 		.ascii	"CapSense_IsBusy\000"
 3870      656E7365 
 3870      5F497342 
 3870      75737900 
 3871              	.LASF304:
 3872 04e8 69706353 		.ascii	"ipcStructSize\000"
 3872      74727563 
 3872      7453697A 
 3872      6500
 3873              	.LASF317:
 3874 04f6 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 3874      43425F49 
 3874      32435F4E 
 3874      414B00
 3875              	.LASF244:
 3876 0505 63707573 		.ascii	"cpussFmIrq\000"
 3876      73466D49 
 3876      727100
 3877              	.LASF102:
 3878 0510 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 3878      6D5F305F 
 3878      696E7465 
 3878      72727570 
 3878      74735F32 
 3879              	.LASF320:
 3880 052a 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 3880      625F7363 
 3880      625F6932 
 3880      635F6861 
 3880      6E646C65 
 3881              	.LASF371:
 3882 0546 636F6D70 		.ascii	"compare0\000"
 3882      61726530 
 3882      00
 3883              	.LASF372:
 3884 054f 636F6D70 		.ascii	"compare1\000"
 3884      61726531 
 3884      00
 3885              	.LASF424:
 3886 0558 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3886      43313120 
 3886      352E342E 
 3886      31203230 
 3886      31363036 
 3887 058b 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 3887      20726576 
 3887      6973696F 
 3887      6E203233 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 140


 3887      37373135 
 3888 05be 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 3888      70202D6D 
 3888      6670753D 
 3888      66707634 
 3888      2D73702D 
 3889 05f1 65637469 		.ascii	"ections -ffat-lto-objects\000"
 3889      6F6E7320 
 3889      2D666661 
 3889      742D6C74 
 3889      6F2D6F62 
 3890              	.LASF146:
 3891 060b 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 3891      696E7465 
 3891      72727570 
 3891      74735F31 
 3891      345F4952 
 3892              	.LASF344:
 3893 0622 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 3893      74635F73 
 3893      63625F69 
 3893      32635F63 
 3893      6F6E7465 
 3894              	.LASF278:
 3895 0639 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 3895      44697643 
 3895      6D645479 
 3895      70655365 
 3895      6C506F73 
 3896              	.LASF295:
 3897 064e 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 3897      73547269 
 3897      6D52616D 
 3897      43746C4F 
 3897      66667365 
 3898              	.LASF139:
 3899 0664 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 3899      696E7465 
 3899      72727570 
 3899      74735F37 
 3899      5F495251 
 3900              	.LASF200:
 3901 067a 4346475F 		.ascii	"CFG_IN\000"
 3901      494E00
 3902              	.LASF28:
 3903 0681 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 3903      385F696E 
 3903      74657272 
 3903      7570745F 
 3903      4952516E 
 3904              	.LASF3:
 3905 0696 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 3905      72794D61 
 3905      6E616765 
 3905      6D656E74 
 3905      5F495251 
 3906              	.LASF333:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 141


 3907 06ac 736C6176 		.ascii	"slaveTxBuffer\000"
 3907      65547842 
 3907      75666665 
 3907      7200
 3908              	.LASF125:
 3909 06ba 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 3909      6D5F315F 
 3909      696E7465 
 3909      72727570 
 3909      74735F31 
 3910              	.LASF134:
 3911 06d5 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 3911      696E7465 
 3911      72727570 
 3911      74735F32 
 3911      5F495251 
 3912              	.LASF335:
 3913 06eb 736C6176 		.ascii	"slaveTxBufferIdx\000"
 3913      65547842 
 3913      75666665 
 3913      72496478 
 3913      00
 3914              	.LASF387:
 3915 06fc 55426173 		.ascii	"UBaseType_t\000"
 3915      65547970 
 3915      655F7400 
 3916              	.LASF370:
 3917 0708 636F6D70 		.ascii	"compareOrCapture\000"
 3917      6172654F 
 3917      72436170 
 3917      74757265 
 3917      00
 3918              	.LASF397:
 3919 0719 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 3919      50494F5F 
 3919      436C6561 
 3919      72496E74 
 3919      65727275 
 3920              	.LASF23:
 3921 0730 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 3921      5F696E74 
 3921      65727275 
 3921      7074735F 
 3921      6770696F 
 3922              	.LASF216:
 3923 074d 4750494F 		.ascii	"GPIO_V1_Type\000"
 3923      5F56315F 
 3923      54797065 
 3923      00
 3924              	.LASF288:
 3925 075a 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 3925      50727443 
 3925      66674F75 
 3925      744F6666 
 3925      73657400 
 3926              	.LASF178:
 3927 076e 49534552 		.ascii	"ISER\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 142


 3927      00
 3928              	.LASF195:
 3929 0773 494E5452 		.ascii	"INTR\000"
 3929      00
 3930              	.LASF193:
 3931 0778 4F55545F 		.ascii	"OUT_SET\000"
 3931      53455400 
 3932              	.LASF64:
 3933 0780 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3933      735F696E 
 3933      74657272 
 3933      75707473 
 3933      5F647730 
 3934              	.LASF364:
 3935 079c 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 3935      74635F73 
 3935      63625F75 
 3935      6172745F 
 3935      636F6E74 
 3936              	.LASF252:
 3937 07b6 65704D6F 		.ascii	"epMonitorNr\000"
 3937      6E69746F 
 3937      724E7200 
 3938              	.LASF399:
 3939 07c2 62617365 		.ascii	"base\000"
 3939      00
 3940              	.LASF413:
 3941 07c7 43795F53 		.ascii	"Cy_SysLib_Delay\000"
 3941      79734C69 
 3941      625F4465 
 3941      6C617900 
 3942              	.LASF181:
 3943 07d7 52534552 		.ascii	"RSERVED1\000"
 3943      56454431 
 3943      00
 3944              	.LASF356:
 3945 07e0 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
 3945      74635F73 
 3945      63625F75 
 3945      6172745F 
 3945      636F6E74 
 3946              	.LASF192:
 3947 07f8 4F55545F 		.ascii	"OUT_CLR\000"
 3947      434C5200 
 3948              	.LASF378:
 3949 0800 72656C6F 		.ascii	"reloadInput\000"
 3949      6164496E 
 3949      70757400 
 3950              	.LASF174:
 3951 080c 696E7431 		.ascii	"int16_t\000"
 3951      365F7400 
 3952              	.LASF287:
 3953 0814 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 3953      50727443 
 3953      6667496E 
 3953      4F666673 
 3953      657400
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 143


 3954              	.LASF87:
 3955 0827 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 3955      735F696E 
 3955      74657272 
 3955      75707473 
 3955      5F647731 
 3956              	.LASF154:
 3957 0844 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 3957      696E7465 
 3957      72727570 
 3957      745F6D65 
 3957      645F4952 
 3958              	.LASF16:
 3959 085b 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3959      5F696E74 
 3959      65727275 
 3959      7074735F 
 3959      6770696F 
 3960              	.LASF259:
 3961 0877 666C6173 		.ascii	"flashWriteDelay\000"
 3961      68577269 
 3961      74654465 
 3961      6C617900 
 3962              	.LASF171:
 3963 0887 6C6F6E67 		.ascii	"long long unsigned int\000"
 3963      206C6F6E 
 3963      6720756E 
 3963      7369676E 
 3963      65642069 
 3964              	.LASF284:
 3965 089e 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 3965      44697632 
 3965      345F3543 
 3965      746C4F66 
 3965      66736574 
 3966              	.LASF289:
 3967 08b3 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 3967      50727443 
 3967      66675369 
 3967      6F4F6666 
 3967      73657400 
 3968              	.LASF398:
 3969 08c7 4952516E 		.ascii	"IRQn\000"
 3969      00
 3970              	.LASF48:
 3971 08cc 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 3971      735F696E 
 3971      74657272 
 3971      75707473 
 3971      5F697063 
 3972              	.LASF243:
 3973 08e9 63707573 		.ascii	"cpussIpc0Irq\000"
 3973      73497063 
 3973      30497271 
 3973      00
 3974              	.LASF419:
 3975 08f6 43795F53 		.ascii	"Cy_SysInt_Init\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 144


 3975      7973496E 
 3975      745F496E 
 3975      697400
 3976              	.LASF117:
 3977 0905 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 3977      6D5F315F 
 3977      696E7465 
 3977      72727570 
 3977      74735F39 
 3978              	.LASF348:
 3979 091f 72784275 		.ascii	"rxBufSize\000"
 3979      6653697A 
 3979      6500
 3980              	.LASF223:
 3981 0929 75646242 		.ascii	"udbBase\000"
 3981      61736500 
 3982              	.LASF334:
 3983 0931 736C6176 		.ascii	"slaveTxBufferSize\000"
 3983      65547842 
 3983      75666665 
 3983      7253697A 
 3983      6500
 3984              	.LASF51:
 3985 0943 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 3985      305F696E 
 3985      74657272 
 3985      7570745F 
 3985      4952516E 
 3986              	.LASF112:
 3987 0958 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 3987      6D5F315F 
 3987      696E7465 
 3987      72727570 
 3987      74735F34 
 3988              	.LASF292:
 3989 0972 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3989      73436D34 
 3989      53746174 
 3989      75734F66 
 3989      66736574 
 3990              	.LASF249:
 3991 0987 70657269 		.ascii	"periClockNr\000"
 3991      436C6F63 
 3991      6B4E7200 
 3992              	.LASF379:
 3993 0993 73746172 		.ascii	"startInputMode\000"
 3993      74496E70 
 3993      75744D6F 
 3993      646500
 3994              	.LASF151:
 3995 09a2 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 3995      696C655F 
 3995      696E7465 
 3995      72727570 
 3995      745F4952 
 3996              	.LASF375:
 3997 09b9 63617074 		.ascii	"captureInputMode\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 145


 3997      75726549 
 3997      6E707574 
 3997      4D6F6465 
 3997      00
 3998              	.LASF21:
 3999 09ca 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 3999      5F696E74 
 3999      65727275 
 3999      7074735F 
 3999      6770696F 
 4000              	.LASF120:
 4001 09e7 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4001      6D5F315F 
 4001      696E7465 
 4001      72727570 
 4001      74735F31 
 4002              	.LASF43:
 4003 0a02 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4003      735F696E 
 4003      74657272 
 4003      75707473 
 4003      5F697063 
 4004              	.LASF201:
 4005 0a1e 4346475F 		.ascii	"CFG_OUT\000"
 4005      4F555400 
 4006              	.LASF358:
 4007 0a26 72785374 		.ascii	"rxStatus\000"
 4007      61747573 
 4007      00
 4008              	.LASF347:
 4009 0a2f 72784275 		.ascii	"rxBuf\000"
 4009      6600
 4010              	.LASF131:
 4011 0a35 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 4011      6D5F315F 
 4011      696E7465 
 4011      72727570 
 4011      74735F32 
 4012              	.LASF265:
 4013 0a50 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 4013      6843746C 
 4013      4D61696E 
 4013      57733346 
 4013      72657100 
 4014              	.LASF160:
 4015 0a64 4952516E 		.ascii	"IRQn_Type\000"
 4015      5F547970 
 4015      6500
 4016              	.LASF247:
 4017 0a6e 73727373 		.ascii	"srssNumPll\000"
 4017      4E756D50 
 4017      6C6C00
 4018              	.LASF329:
 4019 0a79 6D617374 		.ascii	"masterBufferIdx\000"
 4019      65724275 
 4019      66666572 
 4019      49647800 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 146


 4020              	.LASF143:
 4021 0a89 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 4021      696E7465 
 4021      72727570 
 4021      74735F31 
 4021      315F4952 
 4022              	.LASF37:
 4023 0aa0 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4023      735F696E 
 4023      74657272 
 4023      75707473 
 4023      5F697063 
 4024              	.LASF411:
 4025 0abc 626F7574 		.ascii	"bouton_semph\000"
 4025      6F6E5F73 
 4025      656D7068 
 4025      00
 4026              	.LASF104:
 4027 0ac9 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 4027      6D5F305F 
 4027      696E7465 
 4027      72727570 
 4027      74735F34 
 4028              	.LASF258:
 4029 0ae3 666C6173 		.ascii	"flashPipeRequired\000"
 4029      68506970 
 4029      65526571 
 4029      75697265 
 4029      6400
 4030              	.LASF340:
 4031 0af5 63624576 		.ascii	"cbEvents\000"
 4031      656E7473 
 4031      00
 4032              	.LASF416:
 4033 0afe 76546173 		.ascii	"vTaskDelay\000"
 4033      6B44656C 
 4033      617900
 4034              	.LASF315:
 4035 0b09 5F426F6F 		.ascii	"_Bool\000"
 4035      6C00
 4036              	.LASF351:
 4037 0b0f 74784275 		.ascii	"txBufSize\000"
 4037      6653697A 
 4037      6500
 4038              	.LASF262:
 4039 0b19 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 4039      6843746C 
 4039      4D61696E 
 4039      57733046 
 4039      72657100 
 4040              	.LASF321:
 4041 0b2d 75736552 		.ascii	"useRxFifo\000"
 4041      78466966 
 4041      6F00
 4042              	.LASF212:
 4043 0b37 5644445F 		.ascii	"VDD_INTR\000"
 4043      494E5452 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 147


 4043      00
 4044              	.LASF226:
 4045 0b40 6770696F 		.ascii	"gpioBase\000"
 4045      42617365 
 4045      00
 4046              	.LASF156:
 4047 0b49 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4047      5F696E74 
 4047      65727275 
 4047      70745F64 
 4047      6163735F 
 4048              	.LASF109:
 4049 0b62 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 4049      6D5F315F 
 4049      696E7465 
 4049      72727570 
 4049      74735F31 
 4050              	.LASF136:
 4051 0b7c 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4051      696E7465 
 4051      72727570 
 4051      74735F34 
 4051      5F495251 
 4052              	.LASF61:
 4053 0b92 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4053      735F696E 
 4053      74657272 
 4053      75707473 
 4053      5F647730 
 4054              	.LASF150:
 4055 0bae 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 4055      6F73735F 
 4055      696E7465 
 4055      72727570 
 4055      745F7064 
 4056              	.LASF70:
 4057 0bc9 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 4057      735F696E 
 4057      74657272 
 4057      75707473 
 4057      5F647730 
 4058              	.LASF122:
 4059 0be6 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4059      6D5F315F 
 4059      696E7465 
 4059      72727570 
 4059      74735F31 
 4060              	.LASF19:
 4061 0c01 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 4061      5F696E74 
 4061      65727275 
 4061      7074735F 
 4061      6770696F 
 4062              	.LASF415:
 4063 0c1d 78517565 		.ascii	"xQueueGenericSend\000"
 4063      75654765 
 4063      6E657269 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 148


 4063      6353656E 
 4063      6400
 4064              	.LASF297:
 4065 0c2f 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 4065      73537973 
 4065      5469636B 
 4065      43746C4F 
 4065      66667365 
 4066              	.LASF253:
 4067 0c45 75646250 		.ascii	"udbPresent\000"
 4067      72657365 
 4067      6E7400
 4068              	.LASF217:
 4069 0c50 4750494F 		.ascii	"GPIO_PRT_Type\000"
 4069      5F505254 
 4069      5F547970 
 4069      6500
 4070              	.LASF271:
 4071 0c5e 64775374 		.ascii	"dwStatusChIdxPos\000"
 4071      61747573 
 4071      43684964 
 4071      78506F73 
 4071      00
 4072              	.LASF164:
 4073 0c6f 5F5F7569 		.ascii	"__uint16_t\000"
 4073      6E743136 
 4073      5F7400
 4074              	.LASF409:
 4075 0c7a 55415254 		.ascii	"UART_1_context\000"
 4075      5F315F63 
 4075      6F6E7465 
 4075      787400
 4076              	.LASF66:
 4077 0c89 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 4077      735F696E 
 4077      74657272 
 4077      75707473 
 4077      5F647730 
 4078              	.LASF14:
 4079 0ca5 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 4079      5F696E74 
 4079      65727275 
 4079      7074735F 
 4079      6770696F 
 4080              	.LASF20:
 4081 0cc1 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 4081      5F696E74 
 4081      65727275 
 4081      7074735F 
 4081      6770696F 
 4082              	.LASF330:
 4083 0cde 6D617374 		.ascii	"masterNumBytes\000"
 4083      65724E75 
 4083      6D427974 
 4083      657300
 4084              	.LASF206:
 4085 0ced 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 149


 4085      5F505254 
 4085      5F56315F 
 4085      54797065 
 4085      00
 4086              	.LASF32:
 4087 0cfe 73727373 		.ascii	"srss_interrupt_IRQn\000"
 4087      5F696E74 
 4087      65727275 
 4087      70745F49 
 4087      52516E00 
 4088              	.LASF242:
 4089 0d12 63707573 		.ascii	"cpussFlashPaSize\000"
 4089      73466C61 
 4089      73685061 
 4089      53697A65 
 4089      00
 4090              	.LASF376:
 4091 0d23 63617074 		.ascii	"captureInput\000"
 4091      75726549 
 4091      6E707574 
 4091      00
 4092              	.LASF83:
 4093 0d30 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 4093      735F696E 
 4093      74657272 
 4093      75707473 
 4093      5F647731 
 4094              	.LASF89:
 4095 0d4c 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 4095      735F696E 
 4095      74657272 
 4095      75707473 
 4095      5F647731 
 4096              	.LASF308:
 4097 0d69 63686172 		.ascii	"char\000"
 4097      00
 4098              	.LASF422:
 4099 0d6e 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 4099      79734C69 
 4099      625F4173 
 4099      73657274 
 4099      4661696C 
 4100              	.LASF362:
 4101 0d85 72785269 		.ascii	"rxRingBufTail\000"
 4101      6E674275 
 4101      66546169 
 4101      6C00
 4102              	.LASF41:
 4103 0d93 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 4103      735F696E 
 4103      74657272 
 4103      75707473 
 4103      5F697063 
 4104              	.LASF157:
 4105 0daf 756E636F 		.ascii	"unconnected_IRQn\000"
 4105      6E6E6563 
 4105      7465645F 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 150


 4105      4952516E 
 4105      00
 4106              	.LASF78:
 4107 0dc0 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 4107      735F696E 
 4107      74657272 
 4107      75707473 
 4107      5F647731 
 4108              	.LASF412:
 4109 0ddc 78517565 		.ascii	"xQueueGiveFromISR\000"
 4109      75654769 
 4109      76654672 
 4109      6F6D4953 
 4109      5200
 4110              	.LASF254:
 4111 0dee 73797350 		.ascii	"sysPmSimoPresent\000"
 4111      6D53696D 
 4111      6F507265 
 4111      73656E74 
 4111      00
 4112              	.LASF328:
 4113 0dff 6D617374 		.ascii	"masterBufferSize\000"
 4113      65724275 
 4113      66666572 
 4113      53697A65 
 4113      00
 4114              	.LASF384:
 4115 0e10 636F756E 		.ascii	"countInput\000"
 4115      74496E70 
 4115      757400
 4116              	.LASF155:
 4117 0e1b 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 4117      696E7465 
 4117      72727570 
 4117      745F6C6F 
 4117      5F495251 
 4118              	.LASF367:
 4119 0e31 636C6F63 		.ascii	"clockPrescaler\000"
 4119      6B507265 
 4119      7363616C 
 4119      657200
 4120              	.LASF45:
 4121 0e40 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 4121      735F696E 
 4121      74657272 
 4121      75707473 
 4121      5F697063 
 4122              	.LASF95:
 4123 0e5d 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 4123      735F696E 
 4123      74657272 
 4123      7570745F 
 4123      666D5F49 
 4124              	.LASF349:
 4125 0e75 72784275 		.ascii	"rxBufIdx\000"
 4125      66496478 
 4125      00
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 151


 4126              	.LASF389:
 4127 0e7e 51756575 		.ascii	"QueueHandle_t\000"
 4127      6548616E 
 4127      646C655F 
 4127      7400
 4128              	.LASF114:
 4129 0e8c 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 4129      6D5F315F 
 4129      696E7465 
 4129      72727570 
 4129      74735F36 
 4130              	.LASF141:
 4131 0ea6 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 4131      696E7465 
 4131      72727570 
 4131      74735F39 
 4131      5F495251 
 4132              	.LASF272:
 4133 0ebc 64775374 		.ascii	"dwStatusChIdxMsk\000"
 4133      61747573 
 4133      43684964 
 4133      784D736B 
 4133      00
 4134              	.LASF145:
 4135 0ecd 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4135      696E7465 
 4135      72727570 
 4135      74735F31 
 4135      335F4952 
 4136              	.LASF173:
 4137 0ee4 75696E74 		.ascii	"uint8_t\000"
 4137      385F7400 
 4138              	.LASF346:
 4139 0eec 73746174 		.ascii	"status\000"
 4139      757300
 4140              	.LASF127:
 4141 0ef3 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 4141      6D5F315F 
 4141      696E7465 
 4141      72727570 
 4141      74735F31 
 4142              	.LASF391:
 4143 0f0e 42555454 		.ascii	"BUTTON0_TOUCHED\000"
 4143      4F4E305F 
 4143      544F5543 
 4143      48454400 
 4144              	.LASF336:
 4145 0f1e 736C6176 		.ascii	"slaveTxBufferCnt\000"
 4145      65547842 
 4145      75666665 
 4145      72436E74 
 4145      00
 4146              	.LASF277:
 4147 0f2f 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 4147      44697643 
 4147      6D644469 
 4147      7653656C 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 152


 4147      4D736B00 
 4148              	.LASF210:
 4149 0f43 494E5452 		.ascii	"INTR_CAUSE3\000"
 4149      5F434155 
 4149      53453300 
 4150              	.LASF29:
 4151 0f4f 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 4151      5F696E74 
 4151      65727275 
 4151      70745F6D 
 4151      63776474 
 4152              	.LASF285:
 4153 0f6b 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 4153      50727449 
 4153      6E747243 
 4153      66674F66 
 4153      66736574 
 4154              	.LASF283:
 4155 0f80 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 4155      44697631 
 4155      365F3543 
 4155      746C4F66 
 4155      66736574 
 4156              	.LASF40:
 4157 0f95 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 4157      735F696E 
 4157      74657272 
 4157      75707473 
 4157      5F697063 
 4158              	.LASF355:
 4159 0fb1 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 4159      625F7363 
 4159      625F7561 
 4159      72745F68 
 4159      616E646C 
 4160              	.LASF417:
 4161 0fd0 78517565 		.ascii	"xQueueGenericCreate\000"
 4161      75654765 
 4161      6E657269 
 4161      63437265 
 4161      61746500 
 4162              	.LASF406:
 4163 0fe4 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 4163      494E4B5F 
 4163      54696D65 
 4163      725F636F 
 4163      6E666967 
 4164              	.LASF301:
 4165 0ff9 63707573 		.ascii	"cpussRam0Ctl0\000"
 4165      7352616D 
 4165      3043746C 
 4165      3000
 4166              	.LASF170:
 4167 1007 6C6F6E67 		.ascii	"long long int\000"
 4167      206C6F6E 
 4167      6720696E 
 4167      7400
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 153


 4168              	.LASF228:
 4169 1015 69706342 		.ascii	"ipcBase\000"
 4169      61736500 
 4170              	.LASF269:
 4171 101d 64774368 		.ascii	"dwChCtlPrioPos\000"
 4171      43746C50 
 4171      72696F50 
 4171      6F7300
 4172              	.LASF229:
 4173 102c 63727970 		.ascii	"cryptoBase\000"
 4173      746F4261 
 4173      736500
 4174              	.LASF42:
 4175 1037 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 4175      735F696E 
 4175      74657272 
 4175      75707473 
 4175      5F697063 
 4176              	.LASF35:
 4177 1053 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 4177      735F696E 
 4177      74657272 
 4177      75707473 
 4177      5F697063 
 4178              	.LASF101:
 4179 106f 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 4179      6D5F305F 
 4179      696E7465 
 4179      72727570 
 4179      74735F31 
 4180              	.LASF56:
 4181 1089 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 4181      355F696E 
 4181      74657272 
 4181      7570745F 
 4181      4952516E 
 4182              	.LASF386:
 4183 109e 42617365 		.ascii	"BaseType_t\000"
 4183      54797065 
 4183      5F7400
 4184              	.LASF322:
 4185 10a9 75736554 		.ascii	"useTxFifo\000"
 4185      78466966 
 4185      6F00
 4186              	.LASF50:
 4187 10b3 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 4187      735F696E 
 4187      74657272 
 4187      75707473 
 4187      5F697063 
 4188              	.LASF163:
 4189 10d0 5F5F696E 		.ascii	"__int16_t\000"
 4189      7431365F 
 4189      7400
 4190              	.LASF225:
 4191 10da 6873696F 		.ascii	"hsiomBase\000"
 4191      6D426173 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 154


 4191      6500
 4192              	.LASF326:
 4193 10e4 6D617374 		.ascii	"masterRdDir\000"
 4193      65725264 
 4193      44697200 
 4194              	.LASF4:
 4195 10f0 42757346 		.ascii	"BusFault_IRQn\000"
 4195      61756C74 
 4195      5F495251 
 4195      6E00
 4196              	.LASF275:
 4197 10fe 70657269 		.ascii	"periTrGrOffset\000"
 4197      54724772 
 4197      4F666673 
 4197      657400
 4198              	.LASF245:
 4199 110d 63707573 		.ascii	"cpussNotConnectedIrq\000"
 4199      734E6F74 
 4199      436F6E6E 
 4199      65637465 
 4199      64497271 
 4200              	.LASF354:
 4201 1122 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 4201      74635F73 
 4201      63625F73 
 4201      70695F63 
 4201      6F6E7465 
 4202              	.LASF361:
 4203 113b 72785269 		.ascii	"rxRingBufHead\000"
 4203      6E674275 
 4203      66486561 
 4203      6400
 4204              	.LASF133:
 4205 1149 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 4205      696E7465 
 4205      72727570 
 4205      74735F31 
 4205      5F495251 
 4206              	.LASF377:
 4207 115f 72656C6F 		.ascii	"reloadInputMode\000"
 4207      6164496E 
 4207      7075744D 
 4207      6F646500 
 4208              	.LASF196:
 4209 116f 494E5452 		.ascii	"INTR_MASK\000"
 4209      5F4D4153 
 4209      4B00
 4210              	.LASF8:
 4211 1179 50656E64 		.ascii	"PendSV_IRQn\000"
 4211      53565F49 
 4211      52516E00 
 4212              	.LASF153:
 4213 1185 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 4213      696E7465 
 4213      72727570 
 4213      745F6869 
 4213      5F495251 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 155


 4214              	.LASF52:
 4215 119b 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 4215      315F696E 
 4215      74657272 
 4215      7570745F 
 4215      4952516E 
 4216              	.LASF119:
 4217 11b0 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 4217      6D5F315F 
 4217      696E7465 
 4217      72727570 
 4217      74735F31 
 4218              	.LASF404:
 4219 11cb 426F7574 		.ascii	"Bouton_ISR_cfg\000"
 4219      6F6E5F49 
 4219      53525F63 
 4219      666700
 4220              	.LASF239:
 4221 11da 63707573 		.ascii	"cpussIpcNr\000"
 4221      73497063 
 4221      4E7200
 4222              	.LASF407:
 4223 11e5 4932435F 		.ascii	"I2C_BMI_context\000"
 4223      424D495F 
 4223      636F6E74 
 4223      65787400 
 4224              	.LASF158:
 4225 11f5 73686F72 		.ascii	"short int\000"
 4225      7420696E 
 4225      7400
 4226              	.LASF96:
 4227 11ff 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 4227      735F696E 
 4227      74657272 
 4227      75707473 
 4227      5F636D30 
 4228              	.LASF85:
 4229 121f 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 4229      735F696E 
 4229      74657272 
 4229      75707473 
 4229      5F647731 
 4230              	.LASF251:
 4231 123b 70617373 		.ascii	"passSarChannels\000"
 4231      53617243 
 4231      68616E6E 
 4231      656C7300 
 4232              	.LASF339:
 4233 124b 736C6176 		.ascii	"slaveRxBufferIdx\000"
 4233      65527842 
 4233      75666665 
 4233      72496478 
 4233      00
 4234              	.LASF63:
 4235 125c 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 4235      735F696E 
 4235      74657272 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 156


 4235      75707473 
 4235      5F647730 
 4236              	.LASF303:
 4237 1278 63707573 		.ascii	"cpussRam2Ctl0\000"
 4237      7352616D 
 4237      3243746C 
 4237      3000
 4238              	.LASF325:
 4239 1286 6D617374 		.ascii	"masterPause\000"
 4239      65725061 
 4239      75736500 
 4240              	.LASF184:
 4241 1292 49435052 		.ascii	"ICPR\000"
 4241      00
 4242              	.LASF72:
 4243 1297 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 4243      735F696E 
 4243      74657272 
 4243      75707473 
 4243      5F647730 
 4244              	.LASF80:
 4245 12b4 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 4245      735F696E 
 4245      74657272 
 4245      75707473 
 4245      5F647731 
 4246              	.LASF86:
 4247 12d0 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 4247      735F696E 
 4247      74657272 
 4247      75707473 
 4247      5F647731 
 4248              	.LASF106:
 4249 12ed 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 4249      6D5F305F 
 4249      696E7465 
 4249      72727570 
 4249      74735F36 
 4250              	.LASF350:
 4251 1307 74784275 		.ascii	"txBuf\000"
 4251      6600
 4252              	.LASF388:
 4253 130d 5469636B 		.ascii	"TickType_t\000"
 4253      54797065 
 4253      5F7400
 4254              	.LASF260:
 4255 1318 666C6173 		.ascii	"flashProgramDelay\000"
 4255      6850726F 
 4255      6772616D 
 4255      44656C61 
 4255      7900
 4256              	.LASF282:
 4257 132a 70657269 		.ascii	"periDiv16CtlOffset\000"
 4257      44697631 
 4257      3643746C 
 4257      4F666673 
 4257      657400
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 157


 4258              	.LASF338:
 4259 133d 736C6176 		.ascii	"slaveRxBufferSize\000"
 4259      65527842 
 4259      75666665 
 4259      7253697A 
 4259      6500
 4260              	.LASF116:
 4261 134f 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 4261      6D5F315F 
 4261      696E7465 
 4261      72727570 
 4261      74735F38 
 4262              	.LASF165:
 4263 1369 73686F72 		.ascii	"short unsigned int\000"
 4263      7420756E 
 4263      7369676E 
 4263      65642069 
 4263      6E7400
 4264              	.LASF359:
 4265 137c 72785269 		.ascii	"rxRingBuf\000"
 4265      6E674275 
 4265      6600
 4266              	.LASF219:
 4267 1386 6C6F6E67 		.ascii	"long double\000"
 4267      20646F75 
 4267      626C6500 
 4268              	.LASF75:
 4269 1392 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 4269      735F696E 
 4269      74657272 
 4269      75707473 
 4269      5F647730 
 4270              	.LASF175:
 4271 13af 75696E74 		.ascii	"uint16_t\000"
 4271      31365F74 
 4271      00
 4272              	.LASF224:
 4273 13b8 70726F74 		.ascii	"protBase\000"
 4273      42617365 
 4273      00
 4274              	.LASF215:
 4275 13c1 5644445F 		.ascii	"VDD_INTR_SET\000"
 4275      494E5452 
 4275      5F534554 
 4275      00
 4276              	.LASF368:
 4277 13ce 72756E4D 		.ascii	"runMode\000"
 4277      6F646500 
 4278              	.LASF274:
 4279 13d6 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 4279      5472436D 
 4279      64477253 
 4279      656C4D73 
 4279      6B00
 4280              	.LASF99:
 4281 13e8 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 4281      735F696E 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 158


 4281      74657272 
 4281      75707473 
 4281      5F636D34 
 4282              	.LASF36:
 4283 1408 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 4283      735F696E 
 4283      74657272 
 4283      75707473 
 4283      5F697063 
 4284              	.LASF111:
 4285 1424 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 4285      6D5F315F 
 4285      696E7465 
 4285      72727570 
 4285      74735F33 
 4286              	.LASF138:
 4287 143e 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 4287      696E7465 
 4287      72727570 
 4287      74735F36 
 4287      5F495251 
 4288              	.LASF189:
 4289 1454 53544952 		.ascii	"STIR\000"
 4289      00
 4290              	.LASF248:
 4291 1459 73727373 		.ascii	"srssNumHfroot\000"
 4291      4E756D48 
 4291      66726F6F 
 4291      7400
 4292              	.LASF385:
 4293 1467 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 4293      74635F74 
 4293      6370776D 
 4293      5F636F75 
 4293      6E746572 
 4294              	.LASF232:
 4295 1485 64775665 		.ascii	"dwVersion\000"
 4295      7273696F 
 4295      6E00
 4296              	.LASF124:
 4297 148f 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 4297      6D5F315F 
 4297      696E7465 
 4297      72727570 
 4297      74735F31 
 4298              	.LASF147:
 4299 14aa 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 4299      696E7465 
 4299      72727570 
 4299      74735F31 
 4299      355F4952 
 4300              	.LASF190:
 4301 14c1 73697A65 		.ascii	"sizetype\000"
 4301      74797065 
 4301      00
 4302              	.LASF299:
 4303 14ca 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 159


 4303      73436D34 
 4303      4E6D6943 
 4303      746C4F66 
 4303      66736574 
 4304              	.LASF179:
 4305 14df 52455345 		.ascii	"RESERVED0\000"
 4305      52564544 
 4305      3000
 4306              	.LASF281:
 4307 14e9 70657269 		.ascii	"periDiv8CtlOffset\000"
 4307      44697638 
 4307      43746C4F 
 4307      66667365 
 4307      7400
 4308              	.LASF183:
 4309 14fb 52455345 		.ascii	"RESERVED2\000"
 4309      52564544 
 4309      3200
 4310              	.LASF185:
 4311 1505 52455345 		.ascii	"RESERVED3\000"
 4311      52564544 
 4311      3300
 4312              	.LASF187:
 4313 150f 52455345 		.ascii	"RESERVED4\000"
 4313      52564544 
 4313      3400
 4314              	.LASF188:
 4315 1519 52455345 		.ascii	"RESERVED5\000"
 4315      52564544 
 4315      3500
 4316              	.LASF426:
 4317 1523 433A5C55 		.ascii	"C:\\Users\\marie\\Documents\\Polytechnique\\Session"
 4317      73657273 
 4317      5C6D6172 
 4317      69655C44 
 4317      6F63756D 
 4318 1551 20342028 		.ascii	" 4 (hiver 2021)\\GBM2100 Projets\\GBM2100.cydsn\000"
 4318      68697665 
 4318      72203230 
 4318      3231295C 
 4318      47424D32 
 4319              	.LASF22:
 4320 157f 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 4320      5F696E74 
 4320      65727275 
 4320      7074735F 
 4320      6770696F 
 4321              	.LASF34:
 4322 159c 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 4322      735F696E 
 4322      74657272 
 4322      7570745F 
 4322      4952516E 
 4323              	.LASF374:
 4324 15b1 696E7465 		.ascii	"interruptSources\000"
 4324      72727570 
 4324      74536F75 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 160


 4324      72636573 
 4324      00
 4325              	.LASF373:
 4326 15c2 656E6162 		.ascii	"enableCompareSwap\000"
 4326      6C65436F 
 4326      6D706172 
 4326      65537761 
 4326      7000
 4327              	.LASF231:
 4328 15d4 63727970 		.ascii	"cryptoVersion\000"
 4328      746F5665 
 4328      7273696F 
 4328      6E00
 4329              	.LASF167:
 4330 15e2 6C6F6E67 		.ascii	"long int\000"
 4330      20696E74 
 4330      00
 4331              	.LASF91:
 4332 15eb 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 4332      735F696E 
 4332      74657272 
 4332      75707473 
 4332      5F647731 
 4333              	.LASF230:
 4334 1608 63707573 		.ascii	"cpussVersion\000"
 4334      73566572 
 4334      73696F6E 
 4334      00
 4335              	.LASF402:
 4336 1615 49544D5F 		.ascii	"ITM_RxBuffer\000"
 4336      52784275 
 4336      66666572 
 4336      00
 4337              	.LASF383:
 4338 1622 636F756E 		.ascii	"countInputMode\000"
 4338      74496E70 
 4338      75744D6F 
 4338      646500
 4339              	.LASF234:
 4340 1631 6770696F 		.ascii	"gpioVersion\000"
 4340      56657273 
 4340      696F6E00 
 4341              	.LASF1:
 4342 163d 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 4342      61736B61 
 4342      626C6549 
 4342      6E745F49 
 4342      52516E00 
 4343              	.LASF390:
 4344 1651 53656D61 		.ascii	"SemaphoreHandle_t\000"
 4344      70686F72 
 4344      6548616E 
 4344      646C655F 
 4344      7400
 4345              	.LASF128:
 4346 1663 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 4346      6D5F315F 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 161


 4346      696E7465 
 4346      72727570 
 4346      74735F32 
 4347              	.LASF233:
 4348 167e 666C6173 		.ascii	"flashcVersion\000"
 4348      68635665 
 4348      7273696F 
 4348      6E00
 4349              	.LASF255:
 4350 168c 70726F74 		.ascii	"protBusMasterMask\000"
 4350      4275734D 
 4350      61737465 
 4350      724D6173 
 4350      6B00
 4351              	.LASF57:
 4352 169e 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 4352      365F696E 
 4352      74657272 
 4352      7570745F 
 4352      4952516E 
 4353              	.LASF369:
 4354 16b3 636F756E 		.ascii	"countDirection\000"
 4354      74446972 
 4354      65637469 
 4354      6F6E00
 4355              	.LASF152:
 4356 16c2 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 4356      5F696E74 
 4356      65727275 
 4356      70745F49 
 4356      52516E00 
 4357              	.LASF363:
 4358 16d6 74784C65 		.ascii	"txLeftToTransmit\000"
 4358      6674546F 
 4358      5472616E 
 4358      736D6974 
 4358      00
 4359              	.LASF429:
 4360 16e7 5461736B 		.ascii	"Task_Bouton2\000"
 4360      5F426F75 
 4360      746F6E32 
 4360      00
 4361              	.LASF199:
 4362 16f4 494E5452 		.ascii	"INTR_CFG\000"
 4362      5F434647 
 4362      00
 4363              	.LASF47:
 4364 16fd 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 4364      735F696E 
 4364      74657272 
 4364      75707473 
 4364      5F697063 
 4365              	.LASF24:
 4366 171a 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 4366      5F696E74 
 4366      65727275 
 4366      7074735F 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 162


 4366      6770696F 
 4367              	.LASF55:
 4368 1737 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 4368      345F696E 
 4368      74657272 
 4368      7570745F 
 4368      4952516E 
 4369              	.LASF204:
 4370 174c 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 4370      494E5F47 
 4370      50494F35 
 4370      5600
 4371              	.LASF15:
 4372 175a 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 4372      5F696E74 
 4372      65727275 
 4372      7074735F 
 4372      6770696F 
 4373              	.LASF88:
 4374 1776 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 4374      735F696E 
 4374      74657272 
 4374      75707473 
 4374      5F647731 
 4375              	.LASF18:
 4376 1793 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 4376      5F696E74 
 4376      65727275 
 4376      7074735F 
 4376      6770696F 
 4377              	.LASF194:
 4378 17af 4F55545F 		.ascii	"OUT_INV\000"
 4378      494E5600 
 4379              	.LASF294:
 4380 17b7 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 4380      73436D34 
 4380      50777243 
 4380      746C4F66 
 4380      66736574 
 4381              	.LASF161:
 4382 17cc 5F5F7569 		.ascii	"__uint8_t\000"
 4382      6E74385F 
 4382      7400
 4383              	.LASF53:
 4384 17d6 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 4384      325F696E 
 4384      74657272 
 4384      7570745F 
 4384      4952516E 
 4385              	.LASF191:
 4386 17eb 4E564943 		.ascii	"NVIC_Type\000"
 4386      5F547970 
 4386      6500
 4387              	.LASF13:
 4388 17f5 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 4388      5F696E74 
 4388      65727275 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 163


 4388      7074735F 
 4388      6770696F 
 4389              	.LASF430:
 4390 1811 63757272 		.ascii	"currentTouch\000"
 4390      656E7454 
 4390      6F756368 
 4390      00
 4391              	.LASF74:
 4392 181e 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 4392      735F696E 
 4392      74657272 
 4392      75707473 
 4392      5F647730 
 4393              	.LASF298:
 4394 183b 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 4394      73436D30 
 4394      4E6D6943 
 4394      746C4F66 
 4394      66736574 
 4395              	.LASF238:
 4396 1850 70726F74 		.ascii	"protVersion\000"
 4396      56657273 
 4396      696F6E00 
 4397              	.LASF291:
 4398 185c 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 4398      73436D34 
 4398      436C6F63 
 4398      6B43746C 
 4398      4F666673 
 4399              	.LASF130:
 4400 1873 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 4400      6D5F315F 
 4400      696E7465 
 4400      72727570 
 4400      74735F32 
 4401              	.LASF197:
 4402 188e 494E5452 		.ascii	"INTR_MASKED\000"
 4402      5F4D4153 
 4402      4B454400 
 4403              	.LASF60:
 4404 189a 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 4404      735F696E 
 4404      74657272 
 4404      75707473 
 4404      5F647730 
 4405              	.LASF296:
 4406 18b6 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 4406      73547269 
 4406      6D526F6D 
 4406      43746C4F 
 4406      66667365 
 4407              	.LASF313:
 4408 18cc 696E7472 		.ascii	"intrPriority\000"
 4408      5072696F 
 4408      72697479 
 4408      00
 4409              	.LASF144:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 164


 4410 18d9 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 4410      696E7465 
 4410      72727570 
 4410      74735F31 
 4410      325F4952 
 4411              	.LASF9:
 4412 18f0 53797354 		.ascii	"SysTick_IRQn\000"
 4412      69636B5F 
 4412      4952516E 
 4412      00
 4413              	.LASF235:
 4414 18fd 6873696F 		.ascii	"hsiomVersion\000"
 4414      6D566572 
 4414      73696F6E 
 4414      00
 4415              	.LASF77:
 4416 190a 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 4416      735F696E 
 4416      74657272 
 4416      75707473 
 4416      5F647731 
 4417              	.LASF169:
 4418 1926 6C6F6E67 		.ascii	"long unsigned int\000"
 4418      20756E73 
 4418      69676E65 
 4418      6420696E 
 4418      7400
 4419              	.LASF103:
 4420 1938 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 4420      6D5F305F 
 4420      696E7465 
 4420      72727570 
 4420      74735F33 
 4421              	.LASF300:
 4422 1952 63707573 		.ascii	"cpussRomCtl\000"
 4422      73526F6D 
 4422      43746C00 
 4423              	.LASF309:
 4424 195e 666C6F61 		.ascii	"float\000"
 4424      7400
 4425              	.LASF176:
 4426 1964 696E7433 		.ascii	"int32_t\000"
 4426      325F7400 
 4427              	.LASF263:
 4428 196c 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 4428      6843746C 
 4428      4D61696E 
 4428      57733146 
 4428      72657100 
 4429              	.LASF113:
 4430 1980 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 4430      6D5F315F 
 4430      696E7465 
 4430      72727570 
 4430      74735F35 
 4431              	.LASF421:
 4432 199a 76546173 		.ascii	"vTaskStartScheduler\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 165


 4432      6B537461 
 4432      72745363 
 4432      68656475 
 4432      6C657200 
 4433              	.LASF293:
 4434 19ae 63707573 		.ascii	"cpussCm0StatusOffset\000"
 4434      73436D30 
 4434      53746174 
 4434      75734F66 
 4434      66736574 
 4435              	.LASF392:
 4436 19c3 42555454 		.ascii	"BUTTON1_TOUCHED\000"
 4436      4F4E315F 
 4436      544F5543 
 4436      48454400 
 4437              	.LASF126:
 4438 19d3 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 4438      6D5F315F 
 4438      696E7465 
 4438      72727570 
 4438      74735F31 
 4439              	.LASF7:
 4440 19ee 44656275 		.ascii	"DebugMonitor_IRQn\000"
 4440      674D6F6E 
 4440      69746F72 
 4440      5F495251 
 4440      6E00
 4441              	.LASF17:
 4442 1a00 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4442      5F696E74 
 4442      65727275 
 4442      7074735F 
 4442      6770696F 
 4443              	.LASF5:
 4444 1a1c 55736167 		.ascii	"UsageFault_IRQn\000"
 4444      65466175 
 4444      6C745F49 
 4444      52516E00 
 4445              	.LASF108:
 4446 1a2c 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 4446      6D5F315F 
 4446      696E7465 
 4446      72727570 
 4446      74735F30 
 4447              	.LASF135:
 4448 1a46 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 4448      696E7465 
 4448      72727570 
 4448      74735F33 
 4448      5F495251 
 4449              	.LASF162:
 4450 1a5c 756E7369 		.ascii	"unsigned char\000"
 4450      676E6564 
 4450      20636861 
 4450      7200
 4451              	.LASF168:
 4452 1a6a 5F5F7569 		.ascii	"__uint32_t\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 166


 4452      6E743332 
 4452      5F7400
 4453              	.LASF218:
 4454 1a75 4750494F 		.ascii	"GPIO_Type\000"
 4454      5F547970 
 4454      6500
 4455              	.LASF305:
 4456 1a7f 6970634C 		.ascii	"ipcLockStatusOffset\000"
 4456      6F636B53 
 4456      74617475 
 4456      734F6666 
 4456      73657400 
 4457              	.LASF121:
 4458 1a93 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 4458      6D5F315F 
 4458      696E7465 
 4458      72727570 
 4458      74735F31 
 4459              	.LASF6:
 4460 1aae 53564361 		.ascii	"SVCall_IRQn\000"
 4460      6C6C5F49 
 4460      52516E00 
 4461              	.LASF11:
 4462 1aba 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 4462      5F696E74 
 4462      65727275 
 4462      7074735F 
 4462      6770696F 
 4463              	.LASF69:
 4464 1ad6 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4464      735F696E 
 4464      74657272 
 4464      75707473 
 4464      5F647730 
 4465              	.LASF400:
 4466 1af2 70696E4E 		.ascii	"pinNum\000"
 4466      756D00
 4467              	.LASF92:
 4468 1af9 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 4468      735F696E 
 4468      74657272 
 4468      75707473 
 4468      5F666175 
 4469              	.LASF318:
 4470 1b17 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 4470      6E5F7363 
 4470      625F6932 
 4470      635F636F 
 4470      6D6D616E 
 4471              	.LASF261:
 4472 1b2f 666C6173 		.ascii	"flashEraseDelay\000"
 4472      68457261 
 4472      73654465 
 4472      6C617900 
 4473              	.LASF65:
 4474 1b3f 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 4474      735F696E 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 167


 4474      74657272 
 4474      75707473 
 4474      5F647730 
 4475              	.LASF180:
 4476 1b5b 49434552 		.ascii	"ICER\000"
 4476      00
 4477              	.LASF323:
 4478 1b60 73746174 		.ascii	"state\000"
 4478      6500
 4479              	.LASF132:
 4480 1b66 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 4480      696E7465 
 4480      72727570 
 4480      74735F30 
 4480      5F495251 
 4481              	.LASF420:
 4482 1b7c 78546173 		.ascii	"xTaskCreate\000"
 4482      6B437265 
 4482      61746500 
 4483              	.LASF186:
 4484 1b88 49414252 		.ascii	"IABR\000"
 4484      00
 4485              	.LASF26:
 4486 1b8d 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 4486      5F696E74 
 4486      65727275 
 4486      70745F76 
 4486      64645F49 
 4487              	.LASF49:
 4488 1ba5 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 4488      735F696E 
 4488      74657272 
 4488      75707473 
 4488      5F697063 
 4489              	.LASF0:
 4490 1bc2 52657365 		.ascii	"Reset_IRQn\000"
 4490      745F4952 
 4490      516E00
 4491              	.LASF307:
 4492 1bcd 63686172 		.ascii	"char_t\000"
 4492      5F7400
 4493              	.LASF257:
 4494 1bd4 666C6173 		.ascii	"flashRwwRequired\000"
 4494      68527777 
 4494      52657175 
 4494      69726564 
 4494      00
 4495              	.LASF286:
 4496 1be5 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 4496      50727443 
 4496      66674F66 
 4496      66736574 
 4496      00
 4497              	.LASF410:
 4498 1bf6 746F7563 		.ascii	"touchDataQ\000"
 4498      68446174 
 4498      615100
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 168


 4499              	.LASF394:
 4500 1c01 4E4F5F54 		.ascii	"NO_TOUCH\000"
 4500      4F554348 
 4500      00
 4501              	.LASF81:
 4502 1c0a 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 4502      735F696E 
 4502      74657272 
 4502      75707473 
 4502      5F647731 
 4503              	.LASF68:
 4504 1c26 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 4504      735F696E 
 4504      74657272 
 4504      75707473 
 4504      5F647730 
 4505              	.LASF213:
 4506 1c42 5644445F 		.ascii	"VDD_INTR_MASK\000"
 4506      494E5452 
 4506      5F4D4153 
 4506      4B00
 4507              	.LASF2:
 4508 1c50 48617264 		.ascii	"HardFault_IRQn\000"
 4508      4661756C 
 4508      745F4952 
 4508      516E00
 4509              	.LASF159:
 4510 1c5f 7369676E 		.ascii	"signed char\000"
 4510      65642063 
 4510      68617200 
 4511              	.LASF366:
 4512 1c6b 70657269 		.ascii	"period\000"
 4512      6F6400
 4513              	.LASF148:
 4514 1c72 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 4514      5F696E74 
 4514      65727275 
 4514      70745F73 
 4514      61725F49 
 4515              	.LASF267:
 4516 1c8a 64774368 		.ascii	"dwChOffset\000"
 4516      4F666673 
 4516      657400
 4517              	.LASF240:
 4518 1c95 63707573 		.ascii	"cpussIpcIrqNr\000"
 4518      73497063 
 4518      4972714E 
 4518      7200
 4519              	.LASF365:
 4520 1ca3 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 4520      74635F74 
 4520      6370776D 
 4520      5F636F75 
 4520      6E746572 
 4521              	.LASF270:
 4522 1cbf 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 4522      43746C50 
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 169


 4522      7265656D 
 4522      70746162 
 4522      6C65506F 
 4523              	.LASF396:
 4524 1cd5 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 4524      49435F43 
 4524      6C656172 
 4524      50656E64 
 4524      696E6749 
 4525              	.LASF431:
 4526 1cec 6D61696E 		.ascii	"main\000"
 4526      00
 4527              	.LASF118:
 4528 1cf1 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 4528      6D5F315F 
 4528      696E7465 
 4528      72727570 
 4528      74735F31 
 4529              	.LASF306:
 4530 1d0c 63795F73 		.ascii	"cy_stc_device_t\000"
 4530      74635F64 
 4530      65766963 
 4530      655F7400 
 4531              	.LASF44:
 4532 1d1c 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 4532      735F696E 
 4532      74657272 
 4532      75707473 
 4532      5F697063 
 4533              	.LASF427:
 4534 1d38 5F5F656E 		.ascii	"__enable_irq\000"
 4534      61626C65 
 4534      5F697271 
 4534      00
 4535              	.LASF182:
 4536 1d45 49535052 		.ascii	"ISPR\000"
 4536      00
 4537              	.LASF59:
 4538 1d4a 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 4538      696E7465 
 4538      72727570 
 4538      745F4952 
 4538      516E00
 4539              	.LASF353:
 4540 1d5d 696E6974 		.ascii	"initKey\000"
 4540      4B657900 
 4541              	.LASF93:
 4542 1d65 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 4542      735F696E 
 4542      74657272 
 4542      75707473 
 4542      5F666175 
 4543              	.LASF311:
 4544 1d83 75696E74 		.ascii	"uint8\000"
 4544      3800
 4545              	.LASF310:
 4546 1d89 646F7562 		.ascii	"double\000"
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 170


 4546      6C6500
 4547              	.LASF227:
 4548 1d90 70617373 		.ascii	"passBase\000"
 4548      42617365 
 4548      00
 4549              	.LASF264:
 4550 1d99 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 4550      6843746C 
 4550      4D61696E 
 4550      57733246 
 4550      72657100 
 4551              	.LASF10:
 4552 1dad 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 4552      5F696E74 
 4552      65727275 
 4552      7074735F 
 4552      6770696F 
 4553              	.LASF205:
 4554 1dc9 52455345 		.ascii	"RESERVED1\000"
 4554      52564544 
 4554      3100
 4555              	.LASF71:
 4556 1dd3 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 4556      735F696E 
 4556      74657272 
 4556      75707473 
 4556      5F647730 
 4557              	.LASF241:
 4558 1df0 63707573 		.ascii	"cpussDwChNr\000"
 4558      73447743 
 4558      684E7200 
 4559              	.LASF342:
 4560 1dfc 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 4560      74635F73 
 4560      63625F69 
 4560      32635F63 
 4560      6F6E7465 
 4561              	.LASF202:
 4562 1e15 4346475F 		.ascii	"CFG_SIO\000"
 4562      53494F00 
 4563              	.LASF266:
 4564 1e1d 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 4564      6843746C 
 4564      4D61696E 
 4564      57733446 
 4564      72657100 
 4565              	.LASF79:
 4566 1e31 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 4566      735F696E 
 4566      74657272 
 4566      75707473 
 4566      5F647731 
 4567              	.LASF395:
 4568 1e4d 746F7563 		.ascii	"touch_data_t\000"
 4568      685F6461 
 4568      74615F74 
 4568      00
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 171


 4569              	.LASF105:
 4570 1e5a 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 4570      6D5F305F 
 4570      696E7465 
 4570      72727570 
 4570      74735F35 
 4571              	.LASF31:
 4572 1e74 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4572      5F696E74 
 4572      65727275 
 4572      70745F62 
 4572      61636B75 
 4573              	.LASF94:
 4574 1e8f 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 4574      735F696E 
 4574      74657272 
 4574      7570745F 
 4574      63727970 
 4575              	.LASF97:
 4576 1eab 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4576      735F696E 
 4576      74657272 
 4576      75707473 
 4576      5F636D30 
 4577              	.LASF100:
 4578 1ecb 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 4578      6D5F305F 
 4578      696E7465 
 4578      72727570 
 4578      74735F30 
 4579              	.LASF316:
 4580 1ee5 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 4580      43425F49 
 4580      32435F41 
 4580      434B00
 4581              	.LASF82:
 4582 1ef4 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 4582      735F696E 
 4582      74657272 
 4582      75707473 
 4582      5F647731 
 4583              	.LASF236:
 4584 1f10 69706356 		.ascii	"ipcVersion\000"
 4584      65727369 
 4584      6F6E00
 4585              	.LASF38:
 4586 1f1b 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 4586      735F696E 
 4586      74657272 
 4586      75707473 
 4586      5F697063 
 4587              	.LASF273:
 4588 1f37 70657269 		.ascii	"periTrCmdOffset\000"
 4588      5472436D 
 4588      644F6666 
 4588      73657400 
 4589              	.LASF58:
ARM GAS  C:\Users\marie\AppData\Local\Temp\ccxZ72G5.s 			page 172


 4590 1f47 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 4590      375F696E 
 4590      74657272 
 4590      7570745F 
 4590      4952516E 
 4591              	.LASF312:
 4592 1f5c 696E7472 		.ascii	"intrSrc\000"
 4592      53726300 
 4593              	.LASF331:
 4594 1f64 736C6176 		.ascii	"slaveStatus\000"
 4594      65537461 
 4594      74757300 
 4595              	.LASF98:
 4596 1f70 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 4596      735F696E 
 4596      74657272 
 4596      75707473 
 4596      5F636D34 
 4597              	.LASF110:
 4598 1f90 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 4598      6D5F315F 
 4598      696E7465 
 4598      72727570 
 4598      74735F32 
 4599              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
