<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>5-1 basic_master(下) | 冰蒂斯のformula</title><meta name="author" content="冰蒂斯"><meta name="copyright" content="冰蒂斯"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="1.前言首先回顾一下之前的内容。首先在《5-1 basic_master(上)》介绍了 AXI master的四种发送数据的模式，分别是： 吞吐量较小的 Single beat 、不需要接收resp信号便能发生request的Single beat pipelined、连续发射数据的 Bursting, single channel，以及最复杂的目前不需要掌握的  Bursting, multip">
<meta property="og:type" content="article">
<meta property="og:title" content="5-1 basic_master(下)">
<meta property="og:url" content="http://more_study@163.com/2023/11/23/5-1-2-basic-master/index.html">
<meta property="og:site_name" content="冰蒂斯のformula">
<meta property="og:description" content="1.前言首先回顾一下之前的内容。首先在《5-1 basic_master(上)》介绍了 AXI master的四种发送数据的模式，分别是： 吞吐量较小的 Single beat 、不需要接收resp信号便能发生request的Single beat pipelined、连续发射数据的 Bursting, single channel，以及最复杂的目前不需要掌握的  Bursting, multip">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://more_study@163.com/img/chainsaw_makima04.jpg">
<meta property="article:published_time" content="2023-11-23T12:50:12.000Z">
<meta property="article:modified_time" content="2023-11-28T09:09:51.742Z">
<meta property="article:author" content="冰蒂斯">
<meta property="article:tag" content="AXI">
<meta property="article:tag" content="master">
<meta property="article:tag" content="wishbone">
<meta property="article:tag" content="bridge">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://more_study@163.com/img/chainsaw_makima04.jpg"><link rel="shortcut icon" href="/img/bloodborn_lib.png"><link rel="canonical" href="http://more_study@163.com/2023/11/23/5-1-2-basic-master/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '5-1 basic_master(下)',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-11-28 17:09:51'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><meta name="generator" content="Hexo 7.0.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/head.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">22</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">11</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">8</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/reze.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="冰蒂斯のformula"><span class="site-name">冰蒂斯のformula</span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">5-1 basic_master(下)</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-11-23T12:50:12.000Z" title="发表于 2023-11-23 20:50:12">2023-11-23</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-11-28T09:09:51.742Z" title="更新于 2023-11-28 17:09:51">2023-11-28</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/AXI/">AXI</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/AXI/master/">master</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="5-1 basic_master(下)"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="1-前言"><a href="#1-前言" class="headerlink" title="1.前言"></a>1.前言</h1><p>首先回顾一下之前的内容。首先在<strong>《5-1 basic_master(上)》</strong>介绍了 AXI master的四种发送数据的模式，分别是： 吞吐量较小的 <code>Single beat</code> 、不需要接收<code>resp</code>信号便能发生<code>request</code>的<code>Single beat pipelined</code>、连续发射数据的 <code>Bursting, single channel</code>，以及最复杂的目前不需要掌握的  <code>Bursting, multiple channel</code>。在第三个大节中对如何实现 <code>axi-master</code>（其实是将<em>wb bus</em> 信号转化为 <em>axil</em> 信号作为粗略的介绍）</p>
<p>在<strong>《5-1 basic_master(中)》</strong>对如何实现<em>wb2axi</em> 作了较为详细的阐述。不过该代码中实际展示的信号还有<em>axi</em> 的信号，可以会使得阅读者较为疑惑，just ignore the signals that only belongs to axi protocol.</p>
<p>在本章节内容中会对 <code>wb2axi </code>的 <code>formal property</code>的相关代码和实现的波形图进行展示。据我所知这里的验证使用了 <code>faxi-master</code>以及 <code>fwb-slave</code>。前者我在第三篇文章中就对其进行了阐述，后者暂时没有了解，这里建议会略。</p>
<p>本小结的内容布置如下：</p>
<ul>
<li>主要对 <em>wb2axi</em> 的 <em>formal property</em> 进行解释。<ul>
<li>加深读者对于 <em>axi_master</em> 信号以及相关的时序逻辑的了解；</li>
<li>为读者提供一个 <code>bridge</code>将自己的信号行为逻辑转换为 <em>axi_master</em> ；</li>
<li>本博文不会展示  <code>faxi-master</code>以及 <code>fwb-slave</code>的内容；</li>
</ul>
</li>
<li>在 <code>cover property</code>的部分进行解释。<ul>
<li>解释该部分的 <code>cover</code>检测的是何种 <code>formal property</code>；</li>
<li>对于难以理解的部分，或者重要部分，我会加入图文进行说明；</li>
</ul>
</li>
<li>如果有额外的时间，我将自己写一个 <code>cover property</code>来进行一个长时序的逻辑功能验证；</li>
</ul>
<blockquote>
<p>Filename:    wbm2axisp.v (Wishbone master to AXI slave, pipelined)</p>
<p>Purpose: </p>
<p>The B4 Wishbone SPEC allows transactions at a speed as fast as one per clock.  The AXI bus allows transactions at a speed of  one read and one write transaction per clock.  </p>
<p>These capabilities work by allowing requests to <strong>take place prior to responses</strong>, such that the requests might go out at once per clock and take several clocks, and the responses may start coming back several clocks later.  In other  words, <strong>both protocols allow multiple transactions to be “in flight” at the same time.</strong>  Current wishbone to AXI converters, however, handle only one transaction at a time: initiating the transaction, and then waiting for the transaction to complete before initiating the next.</p>
<p>The purpose of this core is to maintain the speed of both buses, while  transiting from the Wishbone (as master) to the AXI bus (as slave) and back again.</p>
</blockquote>
<p>我会直接步入<em>axi</em> 的正题。其实代码在讲解前面还有 <code>Register/net declarations</code>以及 <code>WISHBONE formal property</code>。相关的代码写在前面只是为了综合起或者仿真器能够快速识别，不需要一次性了解，后面什么时候需要什么时候进行查看。有关 <code>wishbone</code>的部分不用细看，暂时不是主要任务。</p>
<h1 id="2-param-IO-wire"><a href="#2-param-IO-wire" class="headerlink" title="2. param &amp; IO &amp; wire"></a>2. param &amp; IO &amp; wire</h1><blockquote>
<p>Filename: wbm2axisp.v (Wishbone master to AXI slave, pipelined)</p>
<p>Purpose:</p>
<p>The B4 Wishbone SPEC allows transactions at a speed as fast as one per clock. The AXI bus allows transactions at a speed of one read and one write transaction per clock.</p>
<p>These capabilities work by allowing requests to <strong>take place prior to responses</strong>, such that the requests might go out at once per clock and take several clocks, and the responses may start coming back several clocks later. In other words, <strong>both protocols allow multiple transactions to be “in flight” at the same time.</strong> Current wishbone to AXI converters, however, handle only one transaction at a time: initiating the transaction, and then waiting for the transaction to complete before initiating the next.</p>
</blockquote>
<p>The purpose of this core is to maintain the speed of both buses, while transiting from the Wishbone (as master) to the AXI bus (as slave) and back again.</p>
<h2 id="2-0-parametr"><a href="#2-0-parametr" class="headerlink" title="2.0 parametr"></a>2.0 parametr</h2><p>Just some code：这里的大段和小端问题都可以暂时忽略掉，这个设计对 AXI master的主要设计没有太大影响；</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// &#123;&#123;&#123;</span></span><br><span class="line"><span class="keyword">parameter</span> C_AXI_DATA_WIDTH	= <span class="number">128</span>,<span class="comment">// Width of the AXI R&amp;W data</span></span><br><span class="line"><span class="keyword">parameter</span> C_AXI_ADDR_WIDTH	=  <span class="number">28</span>,	<span class="comment">// AXI Address width (log wordsize)</span></span><br><span class="line"><span class="keyword">parameter</span> C_AXI_ID_WIDTH	=   <span class="number">1</span>,</span><br><span class="line"><span class="keyword">parameter</span> DW			=  <span class="number">32</span>,	<span class="comment">// Wishbone data width</span></span><br><span class="line"><span class="keyword">parameter</span> AW			=  <span class="number">26</span>,	<span class="comment">// Wishbone address width (log wordsize)</span></span><br><span class="line"><span class="keyword">parameter</span> [C_AXI_ID_WIDTH-<span class="number">1</span>:<span class="number">0</span>] AXI_WRITE_ID = <span class="number">1&#x27;b0</span>,</span><br><span class="line"><span class="keyword">parameter</span> [C_AXI_ID_WIDTH-<span class="number">1</span>:<span class="number">0</span>] AXI_READ_ID  = <span class="number">1&#x27;b1</span>,</span><br><span class="line"><span class="comment">//</span></span><br><span class="line"><span class="comment">// OPT_LITTLE_ENDIAN controls which word has the greatest address</span></span><br><span class="line"><span class="comment">// when the bus size is adjusted.  If OPT_LITTLE_ENDIAN is true,</span></span><br><span class="line"><span class="comment">// the biggest address is in the most significant word(s), otherwise</span></span><br><span class="line"><span class="comment">// the least significant word(s).  This parameter is ignored if</span></span><br><span class="line"><span class="comment">// C_AXI_DATA_WIDTH == DW.</span></span><br><span class="line"><span class="keyword">parameter</span> [<span class="number">0</span>:<span class="number">0</span>]			OPT_LITTLE_ENDIAN = <span class="number">1&#x27;b1</span>,</span><br><span class="line"><span class="keyword">parameter</span> LGFIFO		=   <span class="number">6</span></span><br><span class="line"><span class="comment">// &#125;&#125;&#125;</span></span><br></pre></td></tr></table></figure>

<h2 id="2-1-signals-of-AXI"><a href="#2-1-signals-of-AXI" class="headerlink" title="2.1 signals of AXI"></a>2.1 signals of AXI</h2><p>该部分还是对 <code>parameter</code>、 <code>axi</code>信号的重复，如果对相关信号比较熟悉可以直接忽略。如果不熟悉也不要紧，慢慢就熟悉了，不要死记硬背。</p>
<p>这里需要注意的一点是 axi bus signal type，是 <code>reg</code>还是 <code>wire</code>。按照协议相关信号都需要被 <code>registered</code>！！！</p>
<blockquote>
<p>AXI write address channel signals</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// axi-lite signal</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">reg</span>			o_axi_awvalid,	<span class="comment">// Write address valid</span></span><br><span class="line"><span class="keyword">input</span>	<span class="keyword">wire</span>			i_axi_awready, <span class="comment">// Slave is ready to accept</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">reg</span>	[C_AXI_ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>]	o_axi_awaddr,	<span class="comment">// Write address</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">2</span>:<span class="number">0</span>]		o_axi_awprot,	<span class="comment">// Write Protection type</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// axi full signal</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">7</span>:<span class="number">0</span>]		o_axi_awlen,	<span class="comment">// Write Burst Length</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[C_AXI_ID_WIDTH-<span class="number">1</span>:<span class="number">0</span>]	o_axi_awid,	<span class="comment">// Write ID</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">2</span>:<span class="number">0</span>]		o_axi_awsize,	<span class="comment">// Write Burst size</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">1</span>:<span class="number">0</span>]		o_axi_awburst,	<span class="comment">// Write Burst type</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">0</span>:<span class="number">0</span>]		o_axi_awlock,	<span class="comment">// Write lock type</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">3</span>:<span class="number">0</span>]		o_axi_awcache,	<span class="comment">// Write Cache type</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">3</span>:<span class="number">0</span>]		o_axi_awqos,	<span class="comment">// Write Quality of Svc</span></span><br></pre></td></tr></table></figure>

<blockquote>
<p>AXI write data channel signals</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// axi-lite signal</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">reg</span>			o_axi_wvalid,	<span class="comment">// Write valid</span></span><br><span class="line"><span class="keyword">input</span>	<span class="keyword">wire</span>			i_axi_wready,  <span class="comment">// Write data ready</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">reg</span>	[C_AXI_DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>]	o_axi_wdata,	<span class="comment">// Write data</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">reg</span>	[C_AXI_DATA_WIDTH/<span class="number">8</span>-<span class="number">1</span>:<span class="number">0</span>] o_axi_wstrb,	<span class="comment">// Write strobes</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// axi full signal</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>			o_axi_wlast,	<span class="comment">// Last write transaction</span></span><br></pre></td></tr></table></figure>

<blockquote>
<p>AXI write response channel signals</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// axi-lite signal</span></span><br><span class="line"><span class="keyword">input</span>	<span class="keyword">wire</span>			i_axi_bvalid,  <span class="comment">// Write reponse valid</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>			o_axi_bready,  <span class="comment">// Response ready</span></span><br><span class="line"><span class="keyword">input</span>	<span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]		i_axi_bresp,	<span class="comment">// Write response</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// axi full signal</span></span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [C_AXI_ID_WIDTH-<span class="number">1</span>:<span class="number">0</span>]	i_axi_bid,	<span class="comment">// Response ID</span></span><br></pre></td></tr></table></figure>

<blockquote>
<p>AXI read address channel signals</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// axi-lite signal</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">reg</span>			o_axi_arvalid,	<span class="comment">// Read address valid</span></span><br><span class="line"><span class="keyword">input</span>	<span class="keyword">wire</span>			i_axi_arready,	<span class="comment">// Read address ready</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">2</span>:<span class="number">0</span>]		o_axi_arprot,	<span class="comment">// Read Protection type</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">reg</span>	[C_AXI_ADDR_WIDTH-<span class="number">1</span>:<span class="number">0</span>]	o_axi_araddr,	<span class="comment">// Read address</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// axi full signal</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">7</span>:<span class="number">0</span>]		o_axi_arlen,	<span class="comment">// Read Burst Length</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">2</span>:<span class="number">0</span>]		o_axi_arsize,	<span class="comment">// Read Burst size</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">1</span>:<span class="number">0</span>]		o_axi_arburst,	<span class="comment">// Read Burst type</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">0</span>:<span class="number">0</span>]		o_axi_arlock,	<span class="comment">// Read lock type</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">3</span>:<span class="number">0</span>]		o_axi_arcache,	<span class="comment">// Read Cache type</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[C_AXI_ID_WIDTH-<span class="number">1</span>:<span class="number">0</span>]	o_axi_arid,	<span class="comment">// Read ID</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>	[<span class="number">3</span>:<span class="number">0</span>]		o_axi_arqos,	<span class="comment">// Read Protection type</span></span><br></pre></td></tr></table></figure>

<blockquote>
<p>AXI read data channel signals</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// axi-lite signal</span></span><br><span class="line"><span class="keyword">input</span>	<span class="keyword">wire</span>						i_axi_rvalid,  <span class="comment">// Read reponse valid</span></span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">wire</span>						o_axi_rready,  <span class="comment">// Read Response ready</span></span><br><span class="line"><span class="keyword">input</span> 	<span class="keyword">wire</span> [C_AXI_DATA_WIDTH-<span class="number">1</span>:<span class="number">0</span>] i_axi_rdata,    <span class="comment">// Read data</span></span><br><span class="line"><span class="keyword">input</span>	<span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]					i_axi_rresp,   <span class="comment">// Read response</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// axi full signal</span></span><br><span class="line"><span class="keyword">input</span> <span class="keyword">wire</span> [C_AXI_ID_WIDTH-<span class="number">1</span>:<span class="number">0</span>]	i_axi_rid,     <span class="comment">// Response ID</span></span><br><span class="line"><span class="keyword">input</span>	<span class="keyword">wire</span>			i_axi_rlast,    <span class="comment">// Read last</span></span><br></pre></td></tr></table></figure>

<h2 id="2-2-signals-of-WB"><a href="#2-2-signals-of-WB" class="headerlink" title="2.2 signals of WB"></a>2.2 signals of WB</h2><p>关于 wb 的协议，初学者可能并不清楚？分明就是冲着AXI协议来的，为什么又要花费额外的时间进行 <code>WB</code>的信号相关学习。我也是这么想的，那就暂时忽略他们，需要用的时候查一下相关手册就行了。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// We&#x27;ll share the clock and the reset</span></span><br><span class="line"><span class="keyword">input</span>	<span class="keyword">wire</span>			i_wb_cyc,</span><br><span class="line"><span class="keyword">input</span>	<span class="keyword">wire</span>			i_wb_stb,</span><br><span class="line"><span class="keyword">input</span>	<span class="keyword">wire</span>			i_wb_we,</span><br><span class="line"><span class="keyword">input</span>	<span class="keyword">wire</span>	[(AW-<span class="number">1</span>):<span class="number">0</span>]	i_wb_addr,</span><br><span class="line"><span class="keyword">input</span>	<span class="keyword">wire</span>	[(DW-<span class="number">1</span>):<span class="number">0</span>]	i_wb_data,</span><br><span class="line"><span class="keyword">input</span>	<span class="keyword">wire</span>	[(DW/<span class="number">8</span>-<span class="number">1</span>):<span class="number">0</span>]	i_wb_sel,</span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">reg</span>			o_wb_stall,</span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">reg</span>			o_wb_ack,</span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">reg</span>	[(DW-<span class="number">1</span>):<span class="number">0</span>]	o_wb_data,</span><br><span class="line"><span class="keyword">output</span>	<span class="keyword">reg</span>			o_wb_err</span><br></pre></td></tr></table></figure>

<h2 id="2-3-localparam"><a href="#2-3-localparam" class="headerlink" title="2.3 localparam"></a>2.3 localparam</h2><blockquote>
<p>Localparameter declarations, initial parameter consistency check</p>
</blockquote>
<p>这些<em>localparam</em>用于检测写的相关代码位宽参数等，是否符合逻辑。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">localparam</span>	LG_AXI_DW	= <span class="built_in">$clog2</span>(C_AXI_DATA_WIDTH);</span><br><span class="line"><span class="keyword">localparam</span>	LG_WB_DW	= <span class="built_in">$clog2</span>(DW);</span><br><span class="line"><span class="comment">// localparam	FIFOLN = (1&lt;&lt;LGFIFO);</span></span><br><span class="line"><span class="keyword">localparam</span>	SUBW = LG_AXI_DW-LG_WB_DW;</span><br></pre></td></tr></table></figure>

<p>提醒这里 <code>SUBW</code>的使用目的：AXI address base on byte ， WB address based on bus width。代表了 WB address一位的变化，AXI address 应该变化的最高位。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// The various address widths must be properly related.  We&#x27;ll insist</span></span><br><span class="line"><span class="comment">// upon that relationship here.</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">	<span class="comment">// This design can&#x27;t (currently) handle WB widths wider than</span></span><br><span class="line">	<span class="comment">// the AXI width it is driving.  It can only handle widths</span></span><br><span class="line">	<span class="comment">// mismatches in the other direction</span></span><br><span class="line">	<span class="keyword">if</span> (C_AXI_DATA_WIDTH &lt; DW)</span><br><span class="line">		<span class="built_in">$stop</span>;</span><br><span class="line">	<span class="keyword">if</span> (DW == <span class="number">8</span> &amp;&amp; AW != C_AXI_ADDR_WIDTH)</span><br><span class="line">		<span class="built_in">$stop</span>;</span><br><span class="line"></span><br><span class="line">	<span class="comment">// There must be a definitive relationship between the address</span></span><br><span class="line">	<span class="comment">// widths of the AXI and WB, and that width is dependent upon</span></span><br><span class="line">	<span class="comment">// the WB data width</span></span><br><span class="line">	<span class="keyword">if</span> (C_AXI_ADDR_WIDTH != AW + <span class="built_in">$clog2</span>(DW)-<span class="number">3</span>)</span><br><span class="line">		<span class="built_in">$stop</span>;</span><br><span class="line">     </span><br><span class="line">     	<span class="comment">// WB axi的data width 必须满足一定的倍数关系</span></span><br><span class="line">	<span class="keyword">if</span> (	  (C_AXI_DATA_WIDTH / DW !=<span class="number">32</span>)</span><br><span class="line">		&amp;&amp;(C_AXI_DATA_WIDTH / DW !=<span class="number">16</span>)</span><br><span class="line">		&amp;&amp;(C_AXI_DATA_WIDTH / DW != <span class="number">8</span>)</span><br><span class="line">		&amp;&amp;(C_AXI_DATA_WIDTH / DW != <span class="number">4</span>)</span><br><span class="line">		&amp;&amp;(C_AXI_DATA_WIDTH / DW != <span class="number">2</span>)</span><br><span class="line">		&amp;&amp;(C_AXI_DATA_WIDTH      != DW))</span><br><span class="line">		<span class="built_in">$stop</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="comment">// &#125;&#125;&#125;</span></span><br></pre></td></tr></table></figure>

<h2 id="2-4-something-unchanged"><a href="#2-4-something-unchanged" class="headerlink" title="2.4 something unchanged"></a>2.4 something unchanged</h2><p>虽然这里是 axi 信号，其实是使用了 AXI bus 实现了 AXI-lite的功能。只要将其中的一部分信号设置为 <code>constant</code>即可。需要设置的信号以及其对应的axi-lite的参数。</p>
<blockquote>
<p>AW W channel</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">localparam</span>	DWSIZE = <span class="built_in">$clog2</span>(DW)-<span class="number">3</span>;</span><br><span class="line"><span class="keyword">assign</span> o_axi_awid    = AXI_WRITE_ID;</span><br><span class="line"><span class="keyword">assign</span> o_axi_awlen   = <span class="number">8&#x27;h0</span>;	<span class="comment">// Burst length is one</span></span><br><span class="line"><span class="keyword">assign</span> o_axi_awsize  = DWSIZE[<span class="number">2</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> o_axi_wlast   = <span class="number">1</span>;</span><br><span class="line"><span class="keyword">assign</span> o_axi_awburst = <span class="number">2&#x27;b01</span>;	<span class="comment">// Incrementing address (ignored)</span></span><br><span class="line"><span class="keyword">assign</span> o_axi_awlock  = <span class="number">1&#x27;b0</span>;	<span class="comment">// Normal signaling</span></span><br><span class="line"><span class="keyword">assign</span> o_axi_arlock  = <span class="number">1&#x27;b0</span>;	<span class="comment">// Normal signaling</span></span><br><span class="line"><span class="keyword">assign</span> o_axi_awcache = <span class="number">4&#x27;h3</span>;	<span class="comment">// Normal: no cache, modifiable</span></span><br></pre></td></tr></table></figure>

<blockquote>
<p>AR R channel</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> o_axi_arid    = AXI_READ_ID;</span><br><span class="line"><span class="keyword">assign</span> o_axi_arlen   = <span class="number">8&#x27;h0</span>;	<span class="comment">// Burst length is one</span></span><br><span class="line"><span class="keyword">assign</span> o_axi_arsize  = DWSIZE[<span class="number">2</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">assign</span> o_axi_arburst = <span class="number">2&#x27;b01</span>;	<span class="comment">// Incrementing address (ignored)</span></span><br><span class="line"><span class="keyword">assign</span> o_axi_arcache = <span class="number">4&#x27;h3</span>;	<span class="comment">// Normal: no cache, modifiable</span></span><br><span class="line"><span class="keyword">assign</span> o_axi_awprot  = <span class="number">3&#x27;b010</span>;	<span class="comment">// Unpriviledged, unsecure, data access</span></span><br><span class="line"><span class="keyword">assign</span> o_axi_arprot  = <span class="number">3&#x27;b010</span>;	<span class="comment">// Unpriviledged, unsecure, data access</span></span><br><span class="line"><span class="keyword">assign</span> o_axi_awqos   = <span class="number">4&#x27;h0</span>;	<span class="comment">// Lowest quality of service (unused)</span></span><br><span class="line"><span class="keyword">assign</span> o_axi_arqos   = <span class="number">4&#x27;h0</span>;	<span class="comment">// Lowest quality of service (unused)</span></span><br></pre></td></tr></table></figure>

<h1 id="3-Bridge"><a href="#3-Bridge" class="headerlink" title="3. Bridge"></a>3. Bridge</h1></article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://more_study@163.com">冰蒂斯</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://more_study@163.com/2023/11/23/5-1-2-basic-master/">http://more_study@163.com/2023/11/23/5-1-2-basic-master/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://more_study@163.com" target="_blank">冰蒂斯のformula</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/AXI/">AXI</a><a class="post-meta__tags" href="/tags/master/">master</a><a class="post-meta__tags" href="/tags/wishbone/">wishbone</a><a class="post-meta__tags" href="/tags/bridge/">bridge</a></div><div class="post_share"><div class="social-share" data-image="/img/chainsaw_makima04.jpg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2023/11/25/axi-master-full/" title="axi(full)master(上)"><img class="cover" src="/img/chainsaw_makima04.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">axi(full)master(上)</div></div></a></div><div class="next-post pull-right"><a href="/2023/11/18/Property-slave/" title="Property-axil-slave"><img class="cover" src="/img/chainsaw_power01.jpg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">Property-axil-slave</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2023/11/15/5-1-1-basic-master/" title="5-1 basic_master(中)"><img class="cover" src="/img/chainsaw_makima04.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-15</div><div class="title">5-1 basic_master(中)</div></div></a></div><div><a href="/2023/11/13/5-1-basic-master/" title="5-1 basic_master(上)"><img class="cover" src="/img/chainsaw_makima04.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-13</div><div class="title">5-1 basic_master(上)</div></div></a></div><div><a href="/2023/11/18/Property-master/" title="Property_axil-master"><img class="cover" src="/img/chainsaw_makima04.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-18</div><div class="title">Property_axil-master</div></div></a></div><div><a href="/2023/12/06/MM2S/" title="MM2S"><img class="cover" src="/img/chainsaw_red.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-06</div><div class="title">MM2S</div></div></a></div><div><a href="/2023/12/03/axi-master-fulllast/" title="axi_(full)master(下)"><img class="cover" src="/img/chainsaw_makima04.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-12-03</div><div class="title">axi_(full)master(下)</div></div></a></div><div><a href="/2023/11/25/axi-master-full/" title="axi(full)master(上)"><img class="cover" src="/img/chainsaw_makima04.jpg" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-11-25</div><div class="title">axi(full)master(上)</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/head.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">冰蒂斯</div><div class="author-info__description">螺旋上升的人生,也是多线程的人生</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">22</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">11</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">8</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="/more_study@163.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#1-%E5%89%8D%E8%A8%80"><span class="toc-number">1.</span> <span class="toc-text">1.前言</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#2-param-IO-wire"><span class="toc-number">2.</span> <span class="toc-text">2. param &amp; IO &amp; wire</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#2-0-parametr"><span class="toc-number">2.1.</span> <span class="toc-text">2.0 parametr</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-1-signals-of-AXI"><span class="toc-number">2.2.</span> <span class="toc-text">2.1 signals of AXI</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-2-signals-of-WB"><span class="toc-number">2.3.</span> <span class="toc-text">2.2 signals of WB</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-3-localparam"><span class="toc-number">2.4.</span> <span class="toc-text">2.3 localparam</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-4-something-unchanged"><span class="toc-number">2.5.</span> <span class="toc-text">2.4 something unchanged</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#3-Bridge"><span class="toc-number">3.</span> <span class="toc-text">3. Bridge</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/01/11/AXI-Master-bursting/" title="difficult of AXI Master Bursting"><img src="/img/chainsaw_makima04.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="difficult of AXI Master Bursting"/></a><div class="content"><a class="title" href="/2024/01/11/AXI-Master-bursting/" title="difficult of AXI Master Bursting">difficult of AXI Master Bursting</a><time datetime="2024-01-11T08:52:33.000Z" title="发表于 2024-01-11 16:52:33">2024-01-11</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/01/10/Plan-XJY/" title="Plan_XJY"><img src="/img/chainsaw_power01.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Plan_XJY"/></a><div class="content"><a class="title" href="/2024/01/10/Plan-XJY/" title="Plan_XJY">Plan_XJY</a><time datetime="2024-01-10T07:46:33.000Z" title="发表于 2024-01-10 15:46:33">2024-01-10</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/01/07/skid-buffer/" title="skid_buffer"><img src="/img/chainsaw_power01.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="skid_buffer"/></a><div class="content"><a class="title" href="/2024/01/07/skid-buffer/" title="skid_buffer">skid_buffer</a><time datetime="2024-01-07T12:48:03.000Z" title="发表于 2024-01-07 20:48:03">2024-01-07</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/01/06/how2blog/" title="how2blog"><img src="/img/reze.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="how2blog"/></a><div class="content"><a class="title" href="/2024/01/06/how2blog/" title="how2blog">how2blog</a><time datetime="2024-01-06T14:34:23.000Z" title="发表于 2024-01-06 22:34:23">2024-01-06</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2023/12/27/S2MM/" title="S2MM"><img src="/img/chainsaw_red.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="S2MM"/></a><div class="content"><a class="title" href="/2023/12/27/S2MM/" title="S2MM">S2MM</a><time datetime="2023-12-27T05:57:36.000Z" title="发表于 2023-12-27 13:57:36">2023-12-27</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2024 By 冰蒂斯</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>