<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_2_xadc_wiz_0_0_synth_1" LaunchDir="C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/zynq_fpga.runs/design_2_xadc_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_xbar_2_synth_1" LaunchDir="C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/zynq_fpga.runs/design_2_xbar_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_gpio_0_0_synth_1" LaunchDir="C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/zynq_fpga.runs/design_2_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_bram_0_0_synth_1" LaunchDir="C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/zynq_fpga.runs/design_2_bram_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_auto_pc_0_synth_1" LaunchDir="C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/zynq_fpga.runs/design_2_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_smartconnect_0_0_synth_1" LaunchDir="C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/zynq_fpga.runs/design_2_smartconnect_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_uart_0_0_synth_1" LaunchDir="C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/zynq_fpga.runs/design_2_uart_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_bram_ctrl_0_0_synth_1" LaunchDir="C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/zynq_fpga.runs/design_2_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_full2lite_conver_0_0_synth_1" LaunchDir="C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/zynq_fpga.runs/design_2_axi_full2lite_conver_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_proc_sys_reset_0_0_synth_1" LaunchDir="C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/zynq_fpga.runs/design_2_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_cpu_0_0_synth_1" LaunchDir="C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/zynq_fpga.runs/design_2_cpu_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_crossbar_wrap_0_0_synth_1" LaunchDir="C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/zynq_fpga.runs/design_2_crossbar_wrap_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_processing_system7_0_0_synth_1" LaunchDir="C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/zynq_fpga.runs/design_2_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/zynq_fpga.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_2_xadc_wiz_0_0_synth_1"/>
		<Parent Id="design_2_xbar_2_synth_1"/>
		<Parent Id="design_2_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_2_bram_0_0_synth_1"/>
		<Parent Id="design_2_auto_pc_0_synth_1"/>
		<Parent Id="design_2_smartconnect_0_0_synth_1"/>
		<Parent Id="design_2_uart_0_0_synth_1"/>
		<Parent Id="design_2_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_2_axi_full2lite_conver_0_0_synth_1"/>
		<Parent Id="design_2_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_2_cpu_0_0_synth_1"/>
		<Parent Id="design_2_crossbar_wrap_0_0_synth_1"/>
		<Parent Id="design_2_processing_system7_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/n/Desktop/PDP2023/fpga/zynq_fpga/zynq_fpga.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_2_xadc_wiz_0_0_synth_1"/>
		<Parent Id="design_2_xbar_2_synth_1"/>
		<Parent Id="design_2_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_2_bram_0_0_synth_1"/>
		<Parent Id="design_2_auto_pc_0_synth_1"/>
		<Parent Id="design_2_smartconnect_0_0_synth_1"/>
		<Parent Id="design_2_uart_0_0_synth_1"/>
		<Parent Id="design_2_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_2_axi_full2lite_conver_0_0_synth_1"/>
		<Parent Id="design_2_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="design_2_cpu_0_0_synth_1"/>
		<Parent Id="design_2_crossbar_wrap_0_0_synth_1"/>
		<Parent Id="design_2_processing_system7_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

