Vivado Simulator 2018.2
Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Loading timesets for 'ddr4_example_test.uut2.mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model.LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
ddr4_example_test.uut2.mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model:Configured as x16 4G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: ddr4_example_test.uut1.uut1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[0].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0011111. Instance: ddr4_example_test.uut1.uut1.inst.u_ddr4_mem_intfc.u_mig_ddr4_phy.inst.u_ddr_iob.genByte[1].u_ddr_iob_byte.genblk1.genVref.u_hpio_vref
