

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3'
================================================================
* Date:           Sun Sep 15 03:58:25 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.409 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      349|      349|  3.490 us|  3.490 us|  349|  349|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_2_VITIS_LOOP_63_3  |      347|      347|         6|          2|          2|   172|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    201|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        4|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|     94|    -|
|Register         |        -|   -|    301|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        4|   1|    301|    359|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        4|   1|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------------+--------------------------------------+---------------------+
    |                 Instance                |                Module                |      Expression     |
    +-----------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_6ns_6ns_6ns_6ns_12_4_1_U1  |ama_addmuladd_6ns_6ns_6ns_6ns_12_4_1  |  (i0 + i1) * i2 + i3|
    +-----------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |layer1_weights_U  |neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_layer1_weights_ROM_AUbkb  |        4|  0|   0|    0|  2752|   15|     1|        41280|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                                                  |        4|  0|   0|    0|  2752|   15|     1|        41280|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln62_2_fu_867_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln62_fu_879_p2       |         +|   0|  0|  71|          64|           1|
    |add_ln63_fu_911_p2       |         +|   0|  0|  14|           6|           1|
    |icmp_ln62_fu_861_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln63_fu_885_p2      |      icmp|   0|  0|  14|           6|           6|
    |select_ln62_1_fu_899_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln62_fu_891_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 201|          95|          84|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  13|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |i_fu_214                          |   9|          2|   64|        128|
    |indvar_flatten_fu_218             |   9|          2|    8|         16|
    |j_fu_210                          |   9|          2|    6|         12|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  94|         21|   85|        171|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln62_2_reg_975                |   8|   0|    8|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_214                          |  64|   0|   64|          0|
    |icmp_ln62_reg_971                 |   1|   0|    1|          0|
    |icmp_ln62_reg_971_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_218             |   8|   0|    8|          0|
    |j_fu_210                          |   6|   0|    6|          0|
    |select_ln62_1_reg_986             |  64|   0|   64|          0|
    |select_ln62_reg_980               |   6|   0|    6|          0|
    |trunc_ln62_reg_1034               |   6|   0|    6|          0|
    |select_ln62_1_reg_986             |  64|  32|   64|          0|
    |select_ln62_reg_980               |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 301|  64|  243|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+--------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3|  return value|
|layer1_weight_tile_address0     |  out|    2|   ap_memory|                                       layer1_weight_tile|         array|
|layer1_weight_tile_ce0          |  out|    1|   ap_memory|                                       layer1_weight_tile|         array|
|layer1_weight_tile_we0          |  out|    1|   ap_memory|                                       layer1_weight_tile|         array|
|layer1_weight_tile_d0           |  out|   15|   ap_memory|                                       layer1_weight_tile|         array|
|trunc_ln                        |   in|    6|     ap_none|                                                 trunc_ln|        scalar|
|layer1_weight_tile_42_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_42|         array|
|layer1_weight_tile_42_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_42|         array|
|layer1_weight_tile_42_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_42|         array|
|layer1_weight_tile_42_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_42|         array|
|layer1_weight_tile_41_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_41|         array|
|layer1_weight_tile_41_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_41|         array|
|layer1_weight_tile_41_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_41|         array|
|layer1_weight_tile_41_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_41|         array|
|layer1_weight_tile_40_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_40|         array|
|layer1_weight_tile_40_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_40|         array|
|layer1_weight_tile_40_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_40|         array|
|layer1_weight_tile_40_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_40|         array|
|layer1_weight_tile_39_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_39|         array|
|layer1_weight_tile_39_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_39|         array|
|layer1_weight_tile_39_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_39|         array|
|layer1_weight_tile_39_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_39|         array|
|layer1_weight_tile_38_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_38|         array|
|layer1_weight_tile_38_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_38|         array|
|layer1_weight_tile_38_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_38|         array|
|layer1_weight_tile_38_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_38|         array|
|layer1_weight_tile_37_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_37|         array|
|layer1_weight_tile_37_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_37|         array|
|layer1_weight_tile_37_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_37|         array|
|layer1_weight_tile_37_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_37|         array|
|layer1_weight_tile_36_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_36|         array|
|layer1_weight_tile_36_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_36|         array|
|layer1_weight_tile_36_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_36|         array|
|layer1_weight_tile_36_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_36|         array|
|layer1_weight_tile_35_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_35|         array|
|layer1_weight_tile_35_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_35|         array|
|layer1_weight_tile_35_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_35|         array|
|layer1_weight_tile_35_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_35|         array|
|layer1_weight_tile_34_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_34|         array|
|layer1_weight_tile_34_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_34|         array|
|layer1_weight_tile_34_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_34|         array|
|layer1_weight_tile_34_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_34|         array|
|layer1_weight_tile_33_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_33|         array|
|layer1_weight_tile_33_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_33|         array|
|layer1_weight_tile_33_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_33|         array|
|layer1_weight_tile_33_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_33|         array|
|layer1_weight_tile_32_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_32|         array|
|layer1_weight_tile_32_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_32|         array|
|layer1_weight_tile_32_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_32|         array|
|layer1_weight_tile_32_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_32|         array|
|layer1_weight_tile_31_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_31|         array|
|layer1_weight_tile_31_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_31|         array|
|layer1_weight_tile_31_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_31|         array|
|layer1_weight_tile_31_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_31|         array|
|layer1_weight_tile_30_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_30|         array|
|layer1_weight_tile_30_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_30|         array|
|layer1_weight_tile_30_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_30|         array|
|layer1_weight_tile_30_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_30|         array|
|layer1_weight_tile_29_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_29|         array|
|layer1_weight_tile_29_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_29|         array|
|layer1_weight_tile_29_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_29|         array|
|layer1_weight_tile_29_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_29|         array|
|layer1_weight_tile_28_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_28|         array|
|layer1_weight_tile_28_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_28|         array|
|layer1_weight_tile_28_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_28|         array|
|layer1_weight_tile_28_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_28|         array|
|layer1_weight_tile_27_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_27|         array|
|layer1_weight_tile_27_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_27|         array|
|layer1_weight_tile_27_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_27|         array|
|layer1_weight_tile_27_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_27|         array|
|layer1_weight_tile_26_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_26|         array|
|layer1_weight_tile_26_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_26|         array|
|layer1_weight_tile_26_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_26|         array|
|layer1_weight_tile_26_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_26|         array|
|layer1_weight_tile_25_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_25|         array|
|layer1_weight_tile_25_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_25|         array|
|layer1_weight_tile_25_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_25|         array|
|layer1_weight_tile_25_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_25|         array|
|layer1_weight_tile_24_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_24|         array|
|layer1_weight_tile_24_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_24|         array|
|layer1_weight_tile_24_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_24|         array|
|layer1_weight_tile_24_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_24|         array|
|layer1_weight_tile_23_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_23|         array|
|layer1_weight_tile_23_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_23|         array|
|layer1_weight_tile_23_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_23|         array|
|layer1_weight_tile_23_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_23|         array|
|layer1_weight_tile_22_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_22|         array|
|layer1_weight_tile_22_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_22|         array|
|layer1_weight_tile_22_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_22|         array|
|layer1_weight_tile_22_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_22|         array|
|layer1_weight_tile_21_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_21|         array|
|layer1_weight_tile_21_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_21|         array|
|layer1_weight_tile_21_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_21|         array|
|layer1_weight_tile_21_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_21|         array|
|layer1_weight_tile_20_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_20|         array|
|layer1_weight_tile_20_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_20|         array|
|layer1_weight_tile_20_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_20|         array|
|layer1_weight_tile_20_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_20|         array|
|layer1_weight_tile_19_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_19|         array|
|layer1_weight_tile_19_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_19|         array|
|layer1_weight_tile_19_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_19|         array|
|layer1_weight_tile_19_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_19|         array|
|layer1_weight_tile_18_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_18|         array|
|layer1_weight_tile_18_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_18|         array|
|layer1_weight_tile_18_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_18|         array|
|layer1_weight_tile_18_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_18|         array|
|layer1_weight_tile_17_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_17|         array|
|layer1_weight_tile_17_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_17|         array|
|layer1_weight_tile_17_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_17|         array|
|layer1_weight_tile_17_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_17|         array|
|layer1_weight_tile_16_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_16|         array|
|layer1_weight_tile_16_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_16|         array|
|layer1_weight_tile_16_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_16|         array|
|layer1_weight_tile_16_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_16|         array|
|layer1_weight_tile_15_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_15|         array|
|layer1_weight_tile_15_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_15|         array|
|layer1_weight_tile_15_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_15|         array|
|layer1_weight_tile_15_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_15|         array|
|layer1_weight_tile_14_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_14|         array|
|layer1_weight_tile_14_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_14|         array|
|layer1_weight_tile_14_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_14|         array|
|layer1_weight_tile_14_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_14|         array|
|layer1_weight_tile_13_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_13|         array|
|layer1_weight_tile_13_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_13|         array|
|layer1_weight_tile_13_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_13|         array|
|layer1_weight_tile_13_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_13|         array|
|layer1_weight_tile_12_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_12|         array|
|layer1_weight_tile_12_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_12|         array|
|layer1_weight_tile_12_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_12|         array|
|layer1_weight_tile_12_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_12|         array|
|layer1_weight_tile_11_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_11|         array|
|layer1_weight_tile_11_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_11|         array|
|layer1_weight_tile_11_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_11|         array|
|layer1_weight_tile_11_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_11|         array|
|layer1_weight_tile_10_address0  |  out|    2|   ap_memory|                                    layer1_weight_tile_10|         array|
|layer1_weight_tile_10_ce0       |  out|    1|   ap_memory|                                    layer1_weight_tile_10|         array|
|layer1_weight_tile_10_we0       |  out|    1|   ap_memory|                                    layer1_weight_tile_10|         array|
|layer1_weight_tile_10_d0        |  out|   15|   ap_memory|                                    layer1_weight_tile_10|         array|
|layer1_weight_tile_9_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_9|         array|
|layer1_weight_tile_9_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_9|         array|
|layer1_weight_tile_9_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_9|         array|
|layer1_weight_tile_9_d0         |  out|   15|   ap_memory|                                     layer1_weight_tile_9|         array|
|layer1_weight_tile_8_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_8|         array|
|layer1_weight_tile_8_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_8|         array|
|layer1_weight_tile_8_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_8|         array|
|layer1_weight_tile_8_d0         |  out|   15|   ap_memory|                                     layer1_weight_tile_8|         array|
|layer1_weight_tile_7_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_7|         array|
|layer1_weight_tile_7_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_7|         array|
|layer1_weight_tile_7_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_7|         array|
|layer1_weight_tile_7_d0         |  out|   15|   ap_memory|                                     layer1_weight_tile_7|         array|
|layer1_weight_tile_6_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_6|         array|
|layer1_weight_tile_6_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_6|         array|
|layer1_weight_tile_6_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_6|         array|
|layer1_weight_tile_6_d0         |  out|   15|   ap_memory|                                     layer1_weight_tile_6|         array|
|layer1_weight_tile_5_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_5|         array|
|layer1_weight_tile_5_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_5|         array|
|layer1_weight_tile_5_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_5|         array|
|layer1_weight_tile_5_d0         |  out|   15|   ap_memory|                                     layer1_weight_tile_5|         array|
|layer1_weight_tile_4_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_4|         array|
|layer1_weight_tile_4_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_4|         array|
|layer1_weight_tile_4_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_4|         array|
|layer1_weight_tile_4_d0         |  out|   15|   ap_memory|                                     layer1_weight_tile_4|         array|
|layer1_weight_tile_3_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_3|         array|
|layer1_weight_tile_3_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_3|         array|
|layer1_weight_tile_3_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_3|         array|
|layer1_weight_tile_3_d0         |  out|   15|   ap_memory|                                     layer1_weight_tile_3|         array|
|layer1_weight_tile_2_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_2|         array|
|layer1_weight_tile_2_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_2|         array|
|layer1_weight_tile_2_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_2|         array|
|layer1_weight_tile_2_d0         |  out|   15|   ap_memory|                                     layer1_weight_tile_2|         array|
|layer1_weight_tile_1_address0   |  out|    2|   ap_memory|                                     layer1_weight_tile_1|         array|
|layer1_weight_tile_1_ce0        |  out|    1|   ap_memory|                                     layer1_weight_tile_1|         array|
|layer1_weight_tile_1_we0        |  out|    1|   ap_memory|                                     layer1_weight_tile_1|         array|
|layer1_weight_tile_1_d0         |  out|   15|   ap_memory|                                     layer1_weight_tile_1|         array|
+--------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %trunc_ln"   --->   Operation 12 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln0 = store i64 0, i64 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.54>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [nn.cpp:62]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.11ns)   --->   "%icmp_ln62 = icmp_eq  i8 %indvar_flatten_load, i8 172" [nn.cpp:62]   --->   Operation 18 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 172, i64 172, i64 172"   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.11ns)   --->   "%add_ln62_2 = add i8 %indvar_flatten_load, i8 1" [nn.cpp:62]   --->   Operation 20 'add' 'add_ln62_2' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc52, void %for.cond56.preheader.exitStub" [nn.cpp:62]   --->   Operation 21 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [nn.cpp:63]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i64 %i" [nn.cpp:62]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.56ns)   --->   "%add_ln62 = add i64 %i_load, i64 1" [nn.cpp:62]   --->   Operation 24 'add' 'add_ln62' <Predicate = (!icmp_ln62)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.94ns)   --->   "%icmp_ln63 = icmp_eq  i6 %j_load, i6 43" [nn.cpp:63]   --->   Operation 25 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.66ns)   --->   "%select_ln62 = select i1 %icmp_ln63, i6 0, i6 %j_load" [nn.cpp:62]   --->   Operation 26 'select' 'select_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.98ns)   --->   "%select_ln62_1 = select i1 %icmp_ln63, i64 %add_ln62, i64 %i_load" [nn.cpp:62]   --->   Operation 27 'select' 'select_ln62_1' <Predicate = (!icmp_ln62)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 28 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.89ns)   --->   "%switch_ln65 = switch i6 %select_ln62, void %arrayidx516.case.42, i6 0, void %arrayidx516.case.0, i6 1, void %arrayidx516.case.1, i6 2, void %arrayidx516.case.2, i6 3, void %arrayidx516.case.3, i6 4, void %arrayidx516.case.4, i6 5, void %arrayidx516.case.5, i6 6, void %arrayidx516.case.6, i6 7, void %arrayidx516.case.7, i6 8, void %arrayidx516.case.8, i6 9, void %arrayidx516.case.9, i6 10, void %arrayidx516.case.10, i6 11, void %arrayidx516.case.11, i6 12, void %arrayidx516.case.12, i6 13, void %arrayidx516.case.13, i6 14, void %arrayidx516.case.14, i6 15, void %arrayidx516.case.15, i6 16, void %arrayidx516.case.16, i6 17, void %arrayidx516.case.17, i6 18, void %arrayidx516.case.18, i6 19, void %arrayidx516.case.19, i6 20, void %arrayidx516.case.20, i6 21, void %arrayidx516.case.21, i6 22, void %arrayidx516.case.22, i6 23, void %arrayidx516.case.23, i6 24, void %arrayidx516.case.24, i6 25, void %arrayidx516.case.25, i6 26, void %arrayidx516.case.26, i6 27, void %arrayidx516.case.27, i6 28, void %arrayidx516.case.28, i6 29, void %arrayidx516.case.29, i6 30, void %arrayidx516.case.30, i6 31, void %arrayidx516.case.31, i6 32, void %arrayidx516.case.32, i6 33, void %arrayidx516.case.33, i6 34, void %arrayidx516.case.34, i6 35, void %arrayidx516.case.35, i6 36, void %arrayidx516.case.36, i6 37, void %arrayidx516.case.37, i6 38, void %arrayidx516.case.38, i6 39, void %arrayidx516.case.39, i6 40, void %arrayidx516.case.40, i6 41, void %arrayidx516.case.41" [nn.cpp:65]   --->   Operation 29 'switch' 'switch_ln65' <Predicate = (!icmp_ln62)> <Delay = 1.89>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 30 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 41)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 31 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 40)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 32 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 39)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 33 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 38)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 34 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 37)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 35 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 36)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 36 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 35)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 37 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 34)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 38 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 33)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 39 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 32)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 40 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 31)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 41 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 30)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 42 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 29)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 43 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 28)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 44 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 27)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 45 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 26)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 46 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 25)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 47 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 24)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 48 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 23)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 49 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 22)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 50 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 21)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 51 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 20)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 52 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 19)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 53 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 18)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 54 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 17)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 55 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 16)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 56 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 15)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 57 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 14)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 58 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 13)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 59 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 12)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 60 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 11)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 61 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 10)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 62 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 9)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 63 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 64 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 7)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 65 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 6)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 66 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 5)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 67 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 4)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 68 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 69 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 70 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 71 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 == 0)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 72 'br' 'br_ln65' <Predicate = (!icmp_ln62 & select_ln62 != 0 & select_ln62 != 1 & select_ln62 != 2 & select_ln62 != 3 & select_ln62 != 4 & select_ln62 != 5 & select_ln62 != 6 & select_ln62 != 7 & select_ln62 != 8 & select_ln62 != 9 & select_ln62 != 10 & select_ln62 != 11 & select_ln62 != 12 & select_ln62 != 13 & select_ln62 != 14 & select_ln62 != 15 & select_ln62 != 16 & select_ln62 != 17 & select_ln62 != 18 & select_ln62 != 19 & select_ln62 != 20 & select_ln62 != 21 & select_ln62 != 22 & select_ln62 != 23 & select_ln62 != 24 & select_ln62 != 25 & select_ln62 != 26 & select_ln62 != 27 & select_ln62 != 28 & select_ln62 != 29 & select_ln62 != 30 & select_ln62 != 31 & select_ln62 != 32 & select_ln62 != 33 & select_ln62 != 34 & select_ln62 != 35 & select_ln62 != 36 & select_ln62 != 37 & select_ln62 != 38 & select_ln62 != 39 & select_ln62 != 40 & select_ln62 != 41)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 73 [1/1] (2.45ns) (grouped into DSP with root node add_ln65)   --->   "%add_ln62_1 = add i6 %trunc_ln62, i6 %trunc_ln_read" [nn.cpp:62]   --->   Operation 73 'add' 'add_ln62_1' <Predicate = (!icmp_ln62)> <Delay = 2.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into DSP with root node add_ln65)   --->   "%zext_ln65 = zext i6 %add_ln62_1" [nn.cpp:65]   --->   Operation 74 'zext' 'zext_ln65' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 75 [3/3] (1.45ns) (grouped into DSP with root node add_ln65)   --->   "%mul_ln65 = mul i12 %zext_ln65, i12 43" [nn.cpp:65]   --->   Operation 75 'mul' 'mul_ln65' <Predicate = (!icmp_ln62)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (1.94ns)   --->   "%add_ln63 = add i6 %select_ln62, i6 1" [nn.cpp:63]   --->   Operation 76 'add' 'add_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.61ns)   --->   "%store_ln63 = store i8 %add_ln62_2, i8 %indvar_flatten" [nn.cpp:63]   --->   Operation 77 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.61>
ST_3 : Operation 78 [1/1] (1.61ns)   --->   "%store_ln63 = store i64 %select_ln62_1, i64 %i" [nn.cpp:63]   --->   Operation 78 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.61>
ST_3 : Operation 79 [1/1] (1.61ns)   --->   "%store_ln63 = store i6 %add_ln63, i6 %j" [nn.cpp:63]   --->   Operation 79 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.61>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc" [nn.cpp:63]   --->   Operation 80 'br' 'br_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 81 [2/3] (1.45ns) (grouped into DSP with root node add_ln65)   --->   "%mul_ln65 = mul i12 %zext_ln65, i12 43" [nn.cpp:65]   --->   Operation 81 'mul' 'mul_ln65' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 82 [1/3] (0.00ns) (grouped into DSP with root node add_ln65)   --->   "%mul_ln65 = mul i12 %zext_ln65, i12 43" [nn.cpp:65]   --->   Operation 82 'mul' 'mul_ln65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i6 %select_ln62" [nn.cpp:65]   --->   Operation 83 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln65 = add i12 %mul_ln65, i12 %zext_ln65_1" [nn.cpp:65]   --->   Operation 84 'add' 'add_ln65' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 179 'ret' 'ret_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.35>
ST_6 : Operation 85 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln65 = add i12 %mul_ln65, i12 %zext_ln65_1" [nn.cpp:65]   --->   Operation 85 'add' 'add_ln65' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i12 %add_ln65" [nn.cpp:65]   --->   Operation 86 'zext' 'zext_ln65_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%layer1_weights_addr = getelementptr i15 %layer1_weights, i64 0, i64 %zext_ln65_2" [nn.cpp:65]   --->   Operation 87 'getelementptr' 'layer1_weights_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (3.25ns)   --->   "%layer1_weights_load = load i12 %layer1_weights_addr" [nn.cpp:65]   --->   Operation 88 'load' 'layer1_weights_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 2752> <ROM>

State 7 <SV = 6> <Delay = 5.40>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_62_2_VITIS_LOOP_63_3_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_10" [nn.cpp:64]   --->   Operation 90 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_52" [nn.cpp:63]   --->   Operation 91 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/2] (3.25ns)   --->   "%layer1_weights_load = load i12 %layer1_weights_addr" [nn.cpp:65]   --->   Operation 92 'load' 'layer1_weights_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 2752> <ROM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%layer1_weight_tile_41_addr = getelementptr i15 %layer1_weight_tile_41, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 93 'getelementptr' 'layer1_weight_tile_41_addr' <Predicate = (select_ln62 == 41)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_41_addr" [nn.cpp:65]   --->   Operation 94 'store' 'store_ln65' <Predicate = (select_ln62 == 41)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%layer1_weight_tile_40_addr = getelementptr i15 %layer1_weight_tile_40, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 95 'getelementptr' 'layer1_weight_tile_40_addr' <Predicate = (select_ln62 == 40)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_40_addr" [nn.cpp:65]   --->   Operation 96 'store' 'store_ln65' <Predicate = (select_ln62 == 40)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%layer1_weight_tile_39_addr = getelementptr i15 %layer1_weight_tile_39, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 97 'getelementptr' 'layer1_weight_tile_39_addr' <Predicate = (select_ln62 == 39)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_39_addr" [nn.cpp:65]   --->   Operation 98 'store' 'store_ln65' <Predicate = (select_ln62 == 39)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%layer1_weight_tile_38_addr = getelementptr i15 %layer1_weight_tile_38, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 99 'getelementptr' 'layer1_weight_tile_38_addr' <Predicate = (select_ln62 == 38)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_38_addr" [nn.cpp:65]   --->   Operation 100 'store' 'store_ln65' <Predicate = (select_ln62 == 38)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%layer1_weight_tile_37_addr = getelementptr i15 %layer1_weight_tile_37, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 101 'getelementptr' 'layer1_weight_tile_37_addr' <Predicate = (select_ln62 == 37)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_37_addr" [nn.cpp:65]   --->   Operation 102 'store' 'store_ln65' <Predicate = (select_ln62 == 37)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%layer1_weight_tile_36_addr = getelementptr i15 %layer1_weight_tile_36, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 103 'getelementptr' 'layer1_weight_tile_36_addr' <Predicate = (select_ln62 == 36)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_36_addr" [nn.cpp:65]   --->   Operation 104 'store' 'store_ln65' <Predicate = (select_ln62 == 36)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%layer1_weight_tile_35_addr = getelementptr i15 %layer1_weight_tile_35, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 105 'getelementptr' 'layer1_weight_tile_35_addr' <Predicate = (select_ln62 == 35)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_35_addr" [nn.cpp:65]   --->   Operation 106 'store' 'store_ln65' <Predicate = (select_ln62 == 35)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%layer1_weight_tile_34_addr = getelementptr i15 %layer1_weight_tile_34, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 107 'getelementptr' 'layer1_weight_tile_34_addr' <Predicate = (select_ln62 == 34)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_34_addr" [nn.cpp:65]   --->   Operation 108 'store' 'store_ln65' <Predicate = (select_ln62 == 34)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%layer1_weight_tile_33_addr = getelementptr i15 %layer1_weight_tile_33, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 109 'getelementptr' 'layer1_weight_tile_33_addr' <Predicate = (select_ln62 == 33)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_33_addr" [nn.cpp:65]   --->   Operation 110 'store' 'store_ln65' <Predicate = (select_ln62 == 33)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%layer1_weight_tile_32_addr = getelementptr i15 %layer1_weight_tile_32, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 111 'getelementptr' 'layer1_weight_tile_32_addr' <Predicate = (select_ln62 == 32)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_32_addr" [nn.cpp:65]   --->   Operation 112 'store' 'store_ln65' <Predicate = (select_ln62 == 32)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%layer1_weight_tile_31_addr = getelementptr i15 %layer1_weight_tile_31, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 113 'getelementptr' 'layer1_weight_tile_31_addr' <Predicate = (select_ln62 == 31)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_31_addr" [nn.cpp:65]   --->   Operation 114 'store' 'store_ln65' <Predicate = (select_ln62 == 31)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%layer1_weight_tile_30_addr = getelementptr i15 %layer1_weight_tile_30, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 115 'getelementptr' 'layer1_weight_tile_30_addr' <Predicate = (select_ln62 == 30)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_30_addr" [nn.cpp:65]   --->   Operation 116 'store' 'store_ln65' <Predicate = (select_ln62 == 30)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%layer1_weight_tile_29_addr = getelementptr i15 %layer1_weight_tile_29, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 117 'getelementptr' 'layer1_weight_tile_29_addr' <Predicate = (select_ln62 == 29)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_29_addr" [nn.cpp:65]   --->   Operation 118 'store' 'store_ln65' <Predicate = (select_ln62 == 29)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%layer1_weight_tile_28_addr = getelementptr i15 %layer1_weight_tile_28, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 119 'getelementptr' 'layer1_weight_tile_28_addr' <Predicate = (select_ln62 == 28)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_28_addr" [nn.cpp:65]   --->   Operation 120 'store' 'store_ln65' <Predicate = (select_ln62 == 28)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%layer1_weight_tile_27_addr = getelementptr i15 %layer1_weight_tile_27, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 121 'getelementptr' 'layer1_weight_tile_27_addr' <Predicate = (select_ln62 == 27)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_27_addr" [nn.cpp:65]   --->   Operation 122 'store' 'store_ln65' <Predicate = (select_ln62 == 27)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%layer1_weight_tile_26_addr = getelementptr i15 %layer1_weight_tile_26, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 123 'getelementptr' 'layer1_weight_tile_26_addr' <Predicate = (select_ln62 == 26)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_26_addr" [nn.cpp:65]   --->   Operation 124 'store' 'store_ln65' <Predicate = (select_ln62 == 26)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%layer1_weight_tile_25_addr = getelementptr i15 %layer1_weight_tile_25, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 125 'getelementptr' 'layer1_weight_tile_25_addr' <Predicate = (select_ln62 == 25)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_25_addr" [nn.cpp:65]   --->   Operation 126 'store' 'store_ln65' <Predicate = (select_ln62 == 25)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%layer1_weight_tile_24_addr = getelementptr i15 %layer1_weight_tile_24, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 127 'getelementptr' 'layer1_weight_tile_24_addr' <Predicate = (select_ln62 == 24)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_24_addr" [nn.cpp:65]   --->   Operation 128 'store' 'store_ln65' <Predicate = (select_ln62 == 24)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%layer1_weight_tile_23_addr = getelementptr i15 %layer1_weight_tile_23, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 129 'getelementptr' 'layer1_weight_tile_23_addr' <Predicate = (select_ln62 == 23)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_23_addr" [nn.cpp:65]   --->   Operation 130 'store' 'store_ln65' <Predicate = (select_ln62 == 23)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%layer1_weight_tile_22_addr = getelementptr i15 %layer1_weight_tile_22, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 131 'getelementptr' 'layer1_weight_tile_22_addr' <Predicate = (select_ln62 == 22)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_22_addr" [nn.cpp:65]   --->   Operation 132 'store' 'store_ln65' <Predicate = (select_ln62 == 22)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%layer1_weight_tile_21_addr = getelementptr i15 %layer1_weight_tile_21, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 133 'getelementptr' 'layer1_weight_tile_21_addr' <Predicate = (select_ln62 == 21)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_21_addr" [nn.cpp:65]   --->   Operation 134 'store' 'store_ln65' <Predicate = (select_ln62 == 21)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%layer1_weight_tile_20_addr = getelementptr i15 %layer1_weight_tile_20, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 135 'getelementptr' 'layer1_weight_tile_20_addr' <Predicate = (select_ln62 == 20)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_20_addr" [nn.cpp:65]   --->   Operation 136 'store' 'store_ln65' <Predicate = (select_ln62 == 20)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%layer1_weight_tile_19_addr = getelementptr i15 %layer1_weight_tile_19, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 137 'getelementptr' 'layer1_weight_tile_19_addr' <Predicate = (select_ln62 == 19)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_19_addr" [nn.cpp:65]   --->   Operation 138 'store' 'store_ln65' <Predicate = (select_ln62 == 19)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%layer1_weight_tile_18_addr = getelementptr i15 %layer1_weight_tile_18, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 139 'getelementptr' 'layer1_weight_tile_18_addr' <Predicate = (select_ln62 == 18)> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_18_addr" [nn.cpp:65]   --->   Operation 140 'store' 'store_ln65' <Predicate = (select_ln62 == 18)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%layer1_weight_tile_17_addr = getelementptr i15 %layer1_weight_tile_17, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 141 'getelementptr' 'layer1_weight_tile_17_addr' <Predicate = (select_ln62 == 17)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_17_addr" [nn.cpp:65]   --->   Operation 142 'store' 'store_ln65' <Predicate = (select_ln62 == 17)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%layer1_weight_tile_16_addr = getelementptr i15 %layer1_weight_tile_16, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 143 'getelementptr' 'layer1_weight_tile_16_addr' <Predicate = (select_ln62 == 16)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_16_addr" [nn.cpp:65]   --->   Operation 144 'store' 'store_ln65' <Predicate = (select_ln62 == 16)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%layer1_weight_tile_15_addr = getelementptr i15 %layer1_weight_tile_15, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 145 'getelementptr' 'layer1_weight_tile_15_addr' <Predicate = (select_ln62 == 15)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_15_addr" [nn.cpp:65]   --->   Operation 146 'store' 'store_ln65' <Predicate = (select_ln62 == 15)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%layer1_weight_tile_14_addr = getelementptr i15 %layer1_weight_tile_14, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 147 'getelementptr' 'layer1_weight_tile_14_addr' <Predicate = (select_ln62 == 14)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_14_addr" [nn.cpp:65]   --->   Operation 148 'store' 'store_ln65' <Predicate = (select_ln62 == 14)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%layer1_weight_tile_13_addr = getelementptr i15 %layer1_weight_tile_13, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 149 'getelementptr' 'layer1_weight_tile_13_addr' <Predicate = (select_ln62 == 13)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_13_addr" [nn.cpp:65]   --->   Operation 150 'store' 'store_ln65' <Predicate = (select_ln62 == 13)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%layer1_weight_tile_12_addr = getelementptr i15 %layer1_weight_tile_12, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 151 'getelementptr' 'layer1_weight_tile_12_addr' <Predicate = (select_ln62 == 12)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_12_addr" [nn.cpp:65]   --->   Operation 152 'store' 'store_ln65' <Predicate = (select_ln62 == 12)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%layer1_weight_tile_11_addr = getelementptr i15 %layer1_weight_tile_11, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 153 'getelementptr' 'layer1_weight_tile_11_addr' <Predicate = (select_ln62 == 11)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_11_addr" [nn.cpp:65]   --->   Operation 154 'store' 'store_ln65' <Predicate = (select_ln62 == 11)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%layer1_weight_tile_10_addr = getelementptr i15 %layer1_weight_tile_10, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 155 'getelementptr' 'layer1_weight_tile_10_addr' <Predicate = (select_ln62 == 10)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_10_addr" [nn.cpp:65]   --->   Operation 156 'store' 'store_ln65' <Predicate = (select_ln62 == 10)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%layer1_weight_tile_9_addr = getelementptr i15 %layer1_weight_tile_9, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 157 'getelementptr' 'layer1_weight_tile_9_addr' <Predicate = (select_ln62 == 9)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_9_addr" [nn.cpp:65]   --->   Operation 158 'store' 'store_ln65' <Predicate = (select_ln62 == 9)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%layer1_weight_tile_8_addr = getelementptr i15 %layer1_weight_tile_8, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 159 'getelementptr' 'layer1_weight_tile_8_addr' <Predicate = (select_ln62 == 8)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_8_addr" [nn.cpp:65]   --->   Operation 160 'store' 'store_ln65' <Predicate = (select_ln62 == 8)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%layer1_weight_tile_7_addr = getelementptr i15 %layer1_weight_tile_7, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 161 'getelementptr' 'layer1_weight_tile_7_addr' <Predicate = (select_ln62 == 7)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_7_addr" [nn.cpp:65]   --->   Operation 162 'store' 'store_ln65' <Predicate = (select_ln62 == 7)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%layer1_weight_tile_6_addr = getelementptr i15 %layer1_weight_tile_6, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 163 'getelementptr' 'layer1_weight_tile_6_addr' <Predicate = (select_ln62 == 6)> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_6_addr" [nn.cpp:65]   --->   Operation 164 'store' 'store_ln65' <Predicate = (select_ln62 == 6)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%layer1_weight_tile_5_addr = getelementptr i15 %layer1_weight_tile_5, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 165 'getelementptr' 'layer1_weight_tile_5_addr' <Predicate = (select_ln62 == 5)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_5_addr" [nn.cpp:65]   --->   Operation 166 'store' 'store_ln65' <Predicate = (select_ln62 == 5)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%layer1_weight_tile_4_addr = getelementptr i15 %layer1_weight_tile_4, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 167 'getelementptr' 'layer1_weight_tile_4_addr' <Predicate = (select_ln62 == 4)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_4_addr" [nn.cpp:65]   --->   Operation 168 'store' 'store_ln65' <Predicate = (select_ln62 == 4)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%layer1_weight_tile_3_addr = getelementptr i15 %layer1_weight_tile_3, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 169 'getelementptr' 'layer1_weight_tile_3_addr' <Predicate = (select_ln62 == 3)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_3_addr" [nn.cpp:65]   --->   Operation 170 'store' 'store_ln65' <Predicate = (select_ln62 == 3)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%layer1_weight_tile_2_addr = getelementptr i15 %layer1_weight_tile_2, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 171 'getelementptr' 'layer1_weight_tile_2_addr' <Predicate = (select_ln62 == 2)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_2_addr" [nn.cpp:65]   --->   Operation 172 'store' 'store_ln65' <Predicate = (select_ln62 == 2)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%layer1_weight_tile_1_addr = getelementptr i15 %layer1_weight_tile_1, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 173 'getelementptr' 'layer1_weight_tile_1_addr' <Predicate = (select_ln62 == 1)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_1_addr" [nn.cpp:65]   --->   Operation 174 'store' 'store_ln65' <Predicate = (select_ln62 == 1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%layer1_weight_tile_addr = getelementptr i15 %layer1_weight_tile, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 175 'getelementptr' 'layer1_weight_tile_addr' <Predicate = (select_ln62 == 0)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_addr" [nn.cpp:65]   --->   Operation 176 'store' 'store_ln65' <Predicate = (select_ln62 == 0)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%layer1_weight_tile_42_addr = getelementptr i15 %layer1_weight_tile_42, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 177 'getelementptr' 'layer1_weight_tile_42_addr' <Predicate = (select_ln62 == 63) | (select_ln62 == 62) | (select_ln62 == 61) | (select_ln62 == 60) | (select_ln62 == 59) | (select_ln62 == 58) | (select_ln62 == 57) | (select_ln62 == 56) | (select_ln62 == 55) | (select_ln62 == 54) | (select_ln62 == 53) | (select_ln62 == 52) | (select_ln62 == 51) | (select_ln62 == 50) | (select_ln62 == 49) | (select_ln62 == 48) | (select_ln62 == 47) | (select_ln62 == 46) | (select_ln62 == 45) | (select_ln62 == 44) | (select_ln62 == 43) | (select_ln62 == 42)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (2.15ns)   --->   "%store_ln65 = store i15 %layer1_weights_load, i2 %layer1_weight_tile_42_addr" [nn.cpp:65]   --->   Operation 178 'store' 'store_ln65' <Predicate = (select_ln62 == 63) | (select_ln62 == 62) | (select_ln62 == 61) | (select_ln62 == 60) | (select_ln62 == 59) | (select_ln62 == 58) | (select_ln62 == 57) | (select_ln62 == 56) | (select_ln62 == 55) | (select_ln62 == 54) | (select_ln62 == 53) | (select_ln62 == 52) | (select_ln62 == 51) | (select_ln62 == 50) | (select_ln62 == 49) | (select_ln62 == 48) | (select_ln62 == 47) | (select_ln62 == 46) | (select_ln62 == 45) | (select_ln62 == 44) | (select_ln62 == 43) | (select_ln62 == 42)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 4> <RAM>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer1_weight_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer1_weight_tile_42]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_41]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_40]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_39]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_37]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_36]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_35]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_33]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_32]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weight_tile_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                          (alloca           ) [ 01110000]
i                          (alloca           ) [ 01110000]
indvar_flatten             (alloca           ) [ 01110000]
trunc_ln_read              (read             ) [ 01110000]
store_ln0                  (store            ) [ 00000000]
store_ln0                  (store            ) [ 00000000]
store_ln0                  (store            ) [ 00000000]
br_ln0                     (br               ) [ 00000000]
indvar_flatten_load        (load             ) [ 00000000]
icmp_ln62                  (icmp             ) [ 01111100]
speclooptripcount_ln0      (speclooptripcount) [ 00000000]
add_ln62_2                 (add              ) [ 01010000]
br_ln62                    (br               ) [ 00000000]
j_load                     (load             ) [ 00000000]
i_load                     (load             ) [ 00000000]
add_ln62                   (add              ) [ 00000000]
icmp_ln63                  (icmp             ) [ 00000000]
select_ln62                (select           ) [ 01111111]
select_ln62_1              (select           ) [ 01111111]
trunc_ln62                 (trunc            ) [ 01010000]
switch_ln65                (switch           ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
br_ln65                    (br               ) [ 00000000]
add_ln62_1                 (add              ) [ 00000000]
zext_ln65                  (zext             ) [ 01101100]
add_ln63                   (add              ) [ 00000000]
store_ln63                 (store            ) [ 00000000]
store_ln63                 (store            ) [ 00000000]
store_ln63                 (store            ) [ 00000000]
br_ln63                    (br               ) [ 00000000]
mul_ln65                   (mul              ) [ 00100010]
zext_ln65_1                (zext             ) [ 00100010]
add_ln65                   (add              ) [ 00000000]
zext_ln65_2                (zext             ) [ 00000000]
layer1_weights_addr        (getelementptr    ) [ 01000001]
specloopname_ln0           (specloopname     ) [ 00000000]
specpipeline_ln64          (specpipeline     ) [ 00000000]
specloopname_ln63          (specloopname     ) [ 00000000]
layer1_weights_load        (load             ) [ 00000000]
layer1_weight_tile_41_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_40_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_39_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_38_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_37_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_36_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_35_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_34_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_33_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_32_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_31_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_30_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_29_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_28_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_27_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_26_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_25_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_24_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_23_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_22_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_21_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_20_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_19_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_18_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_17_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_16_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_15_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_14_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_13_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_12_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_11_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_10_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_9_addr  (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_8_addr  (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_7_addr  (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_6_addr  (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_5_addr  (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_4_addr  (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_3_addr  (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_2_addr  (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_1_addr  (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_addr    (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
layer1_weight_tile_42_addr (getelementptr    ) [ 00000000]
store_ln65                 (store            ) [ 00000000]
ret_ln0                    (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer1_weight_tile">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer1_weight_tile_42">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_42"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer1_weight_tile_41">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_41"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer1_weight_tile_40">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_40"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer1_weight_tile_39">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_39"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer1_weight_tile_38">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_38"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer1_weight_tile_37">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_37"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer1_weight_tile_36">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_36"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer1_weight_tile_35">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_35"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer1_weight_tile_34">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_34"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer1_weight_tile_33">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_33"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer1_weight_tile_32">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_32"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer1_weight_tile_31">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_31"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer1_weight_tile_30">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_30"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer1_weight_tile_29">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_29"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer1_weight_tile_28">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_28"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer1_weight_tile_27">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_27"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer1_weight_tile_26">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_26"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer1_weight_tile_25">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_25"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer1_weight_tile_24">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_24"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer1_weight_tile_23">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_23"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer1_weight_tile_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_22"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer1_weight_tile_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_21"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer1_weight_tile_20">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_20"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer1_weight_tile_19">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="layer1_weight_tile_18">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer1_weight_tile_17">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer1_weight_tile_16">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer1_weight_tile_15">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="layer1_weight_tile_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer1_weight_tile_13">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer1_weight_tile_12">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="layer1_weight_tile_11">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="layer1_weight_tile_10">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="layer1_weight_tile_9">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="layer1_weight_tile_8">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="layer1_weight_tile_7">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="layer1_weight_tile_6">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="layer1_weight_tile_5">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="layer1_weight_tile_4">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="layer1_weight_tile_3">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="layer1_weight_tile_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="layer1_weight_tile_1">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weight_tile_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="layer1_weights">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_62_2_VITIS_LOOP_63_3_str"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="210" class="1004" name="j_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="indvar_flatten_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="0"/>
<pin id="225" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="layer1_weights_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="15" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="12" slack="0"/>
<pin id="232" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weights_addr/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="0"/>
<pin id="237" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer1_weights_load/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="layer1_weight_tile_41_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="15" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="64" slack="5"/>
<pin id="245" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_41_addr/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln65_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="15" slack="0"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="layer1_weight_tile_40_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="15" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="64" slack="5"/>
<pin id="259" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_40_addr/7 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln65_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="0"/>
<pin id="264" dir="0" index="1" bw="15" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="layer1_weight_tile_39_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="15" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="64" slack="5"/>
<pin id="273" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_39_addr/7 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln65_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="15" slack="0"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="layer1_weight_tile_38_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="15" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="64" slack="5"/>
<pin id="287" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_38_addr/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln65_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="0"/>
<pin id="292" dir="0" index="1" bw="15" slack="0"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="layer1_weight_tile_37_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="15" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="64" slack="5"/>
<pin id="301" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_37_addr/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln65_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="15" slack="0"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="layer1_weight_tile_36_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="15" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="64" slack="5"/>
<pin id="315" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_36_addr/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln65_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="0" index="1" bw="15" slack="0"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="layer1_weight_tile_35_addr_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="15" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="64" slack="5"/>
<pin id="329" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_35_addr/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln65_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="15" slack="0"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="layer1_weight_tile_34_addr_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="15" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="64" slack="5"/>
<pin id="343" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_34_addr/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln65_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="15" slack="0"/>
<pin id="349" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="350" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="layer1_weight_tile_33_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="15" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="64" slack="5"/>
<pin id="357" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_33_addr/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln65_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="15" slack="0"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="layer1_weight_tile_32_addr_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="15" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="64" slack="5"/>
<pin id="371" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_32_addr/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln65_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="0" index="1" bw="15" slack="0"/>
<pin id="377" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="layer1_weight_tile_31_addr_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="15" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="64" slack="5"/>
<pin id="385" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_31_addr/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln65_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="0" index="1" bw="15" slack="0"/>
<pin id="391" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="layer1_weight_tile_30_addr_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="15" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="64" slack="5"/>
<pin id="399" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_30_addr/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="store_ln65_access_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="15" slack="0"/>
<pin id="405" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="layer1_weight_tile_29_addr_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="15" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="64" slack="5"/>
<pin id="413" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_29_addr/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln65_access_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="15" slack="0"/>
<pin id="419" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="layer1_weight_tile_28_addr_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="15" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="64" slack="5"/>
<pin id="427" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_28_addr/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln65_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="0"/>
<pin id="432" dir="0" index="1" bw="15" slack="0"/>
<pin id="433" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="437" class="1004" name="layer1_weight_tile_27_addr_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="15" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="64" slack="5"/>
<pin id="441" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_27_addr/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="store_ln65_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="0"/>
<pin id="446" dir="0" index="1" bw="15" slack="0"/>
<pin id="447" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="451" class="1004" name="layer1_weight_tile_26_addr_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="15" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="64" slack="5"/>
<pin id="455" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_26_addr/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln65_access_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="15" slack="0"/>
<pin id="461" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="layer1_weight_tile_25_addr_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="15" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="64" slack="5"/>
<pin id="469" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_25_addr/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="store_ln65_access_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="0" index="1" bw="15" slack="0"/>
<pin id="475" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="476" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="layer1_weight_tile_24_addr_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="15" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="64" slack="5"/>
<pin id="483" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_24_addr/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln65_access_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="2" slack="0"/>
<pin id="488" dir="0" index="1" bw="15" slack="0"/>
<pin id="489" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="layer1_weight_tile_23_addr_gep_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="15" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="0" index="2" bw="64" slack="5"/>
<pin id="497" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_23_addr/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln65_access_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="0" index="1" bw="15" slack="0"/>
<pin id="503" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="507" class="1004" name="layer1_weight_tile_22_addr_gep_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="15" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="0" index="2" bw="64" slack="5"/>
<pin id="511" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_22_addr/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="store_ln65_access_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="2" slack="0"/>
<pin id="516" dir="0" index="1" bw="15" slack="0"/>
<pin id="517" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="layer1_weight_tile_21_addr_gep_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="15" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="0" index="2" bw="64" slack="5"/>
<pin id="525" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_21_addr/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln65_access_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="0" index="1" bw="15" slack="0"/>
<pin id="531" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="layer1_weight_tile_20_addr_gep_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="15" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="64" slack="5"/>
<pin id="539" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_20_addr/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln65_access_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="0" index="1" bw="15" slack="0"/>
<pin id="545" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="layer1_weight_tile_19_addr_gep_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="15" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="0" index="2" bw="64" slack="5"/>
<pin id="553" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_19_addr/7 "/>
</bind>
</comp>

<comp id="556" class="1004" name="store_ln65_access_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="2" slack="0"/>
<pin id="558" dir="0" index="1" bw="15" slack="0"/>
<pin id="559" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="layer1_weight_tile_18_addr_gep_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="15" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="0" index="2" bw="64" slack="5"/>
<pin id="567" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_18_addr/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln65_access_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="0"/>
<pin id="572" dir="0" index="1" bw="15" slack="0"/>
<pin id="573" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="layer1_weight_tile_17_addr_gep_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="15" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="64" slack="5"/>
<pin id="581" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_17_addr/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="store_ln65_access_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="15" slack="0"/>
<pin id="587" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="588" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="591" class="1004" name="layer1_weight_tile_16_addr_gep_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="15" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="0" index="2" bw="64" slack="5"/>
<pin id="595" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_16_addr/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln65_access_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="0" index="1" bw="15" slack="0"/>
<pin id="601" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="602" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="layer1_weight_tile_15_addr_gep_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="15" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="0" index="2" bw="64" slack="5"/>
<pin id="609" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_15_addr/7 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln65_access_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="0"/>
<pin id="614" dir="0" index="1" bw="15" slack="0"/>
<pin id="615" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="616" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="layer1_weight_tile_14_addr_gep_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="15" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="0" index="2" bw="64" slack="5"/>
<pin id="623" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_14_addr/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="store_ln65_access_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="2" slack="0"/>
<pin id="628" dir="0" index="1" bw="15" slack="0"/>
<pin id="629" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="630" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="layer1_weight_tile_13_addr_gep_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="15" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="0" index="2" bw="64" slack="5"/>
<pin id="637" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_13_addr/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="store_ln65_access_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="2" slack="0"/>
<pin id="642" dir="0" index="1" bw="15" slack="0"/>
<pin id="643" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="644" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="layer1_weight_tile_12_addr_gep_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="15" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="0" index="2" bw="64" slack="5"/>
<pin id="651" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_12_addr/7 "/>
</bind>
</comp>

<comp id="654" class="1004" name="store_ln65_access_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="2" slack="0"/>
<pin id="656" dir="0" index="1" bw="15" slack="0"/>
<pin id="657" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="658" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="layer1_weight_tile_11_addr_gep_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="15" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="0" index="2" bw="64" slack="5"/>
<pin id="665" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_11_addr/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="store_ln65_access_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="2" slack="0"/>
<pin id="670" dir="0" index="1" bw="15" slack="0"/>
<pin id="671" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="672" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="675" class="1004" name="layer1_weight_tile_10_addr_gep_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="15" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="0" index="2" bw="64" slack="5"/>
<pin id="679" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_10_addr/7 "/>
</bind>
</comp>

<comp id="682" class="1004" name="store_ln65_access_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="2" slack="0"/>
<pin id="684" dir="0" index="1" bw="15" slack="0"/>
<pin id="685" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="686" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="layer1_weight_tile_9_addr_gep_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="15" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="0" index="2" bw="64" slack="5"/>
<pin id="693" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_9_addr/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="store_ln65_access_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="2" slack="0"/>
<pin id="698" dir="0" index="1" bw="15" slack="0"/>
<pin id="699" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="700" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="703" class="1004" name="layer1_weight_tile_8_addr_gep_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="15" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="0" index="2" bw="64" slack="5"/>
<pin id="707" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_8_addr/7 "/>
</bind>
</comp>

<comp id="710" class="1004" name="store_ln65_access_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="2" slack="0"/>
<pin id="712" dir="0" index="1" bw="15" slack="0"/>
<pin id="713" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="714" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="717" class="1004" name="layer1_weight_tile_7_addr_gep_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="15" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="0" index="2" bw="64" slack="5"/>
<pin id="721" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_7_addr/7 "/>
</bind>
</comp>

<comp id="724" class="1004" name="store_ln65_access_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="2" slack="0"/>
<pin id="726" dir="0" index="1" bw="15" slack="0"/>
<pin id="727" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="728" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="731" class="1004" name="layer1_weight_tile_6_addr_gep_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="15" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="0" index="2" bw="64" slack="5"/>
<pin id="735" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_6_addr/7 "/>
</bind>
</comp>

<comp id="738" class="1004" name="store_ln65_access_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="2" slack="0"/>
<pin id="740" dir="0" index="1" bw="15" slack="0"/>
<pin id="741" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="742" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="745" class="1004" name="layer1_weight_tile_5_addr_gep_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="15" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="0" index="2" bw="64" slack="5"/>
<pin id="749" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_5_addr/7 "/>
</bind>
</comp>

<comp id="752" class="1004" name="store_ln65_access_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="2" slack="0"/>
<pin id="754" dir="0" index="1" bw="15" slack="0"/>
<pin id="755" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="756" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="759" class="1004" name="layer1_weight_tile_4_addr_gep_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="15" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="0"/>
<pin id="762" dir="0" index="2" bw="64" slack="5"/>
<pin id="763" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_4_addr/7 "/>
</bind>
</comp>

<comp id="766" class="1004" name="store_ln65_access_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="2" slack="0"/>
<pin id="768" dir="0" index="1" bw="15" slack="0"/>
<pin id="769" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="770" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="773" class="1004" name="layer1_weight_tile_3_addr_gep_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="15" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="0" index="2" bw="64" slack="5"/>
<pin id="777" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_3_addr/7 "/>
</bind>
</comp>

<comp id="780" class="1004" name="store_ln65_access_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="2" slack="0"/>
<pin id="782" dir="0" index="1" bw="15" slack="0"/>
<pin id="783" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="784" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="787" class="1004" name="layer1_weight_tile_2_addr_gep_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="15" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="0" index="2" bw="64" slack="5"/>
<pin id="791" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_2_addr/7 "/>
</bind>
</comp>

<comp id="794" class="1004" name="store_ln65_access_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="2" slack="0"/>
<pin id="796" dir="0" index="1" bw="15" slack="0"/>
<pin id="797" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="798" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="801" class="1004" name="layer1_weight_tile_1_addr_gep_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="15" slack="0"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="0" index="2" bw="64" slack="5"/>
<pin id="805" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_1_addr/7 "/>
</bind>
</comp>

<comp id="808" class="1004" name="store_ln65_access_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="2" slack="0"/>
<pin id="810" dir="0" index="1" bw="15" slack="0"/>
<pin id="811" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="812" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="815" class="1004" name="layer1_weight_tile_addr_gep_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="15" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="0" index="2" bw="64" slack="5"/>
<pin id="819" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_addr/7 "/>
</bind>
</comp>

<comp id="822" class="1004" name="store_ln65_access_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="2" slack="0"/>
<pin id="824" dir="0" index="1" bw="15" slack="0"/>
<pin id="825" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="826" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="829" class="1004" name="layer1_weight_tile_42_addr_gep_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="15" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="0" index="2" bw="64" slack="5"/>
<pin id="833" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer1_weight_tile_42_addr/7 "/>
</bind>
</comp>

<comp id="836" class="1004" name="store_ln65_access_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="2" slack="0"/>
<pin id="838" dir="0" index="1" bw="15" slack="0"/>
<pin id="839" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="840" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/7 "/>
</bind>
</comp>

<comp id="843" class="1004" name="store_ln0_store_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="8" slack="0"/>
<pin id="846" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="848" class="1004" name="store_ln0_store_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="64" slack="0"/>
<pin id="851" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="853" class="1004" name="store_ln0_store_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="6" slack="0"/>
<pin id="856" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="858" class="1004" name="indvar_flatten_load_load_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="1"/>
<pin id="860" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="861" class="1004" name="icmp_ln62_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="0" index="1" bw="8" slack="0"/>
<pin id="864" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln62_2_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_2/2 "/>
</bind>
</comp>

<comp id="873" class="1004" name="j_load_load_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="6" slack="1"/>
<pin id="875" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="876" class="1004" name="i_load_load_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="64" slack="1"/>
<pin id="878" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln62_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="64" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/2 "/>
</bind>
</comp>

<comp id="885" class="1004" name="icmp_ln63_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="6" slack="0"/>
<pin id="887" dir="0" index="1" bw="6" slack="0"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/2 "/>
</bind>
</comp>

<comp id="891" class="1004" name="select_ln62_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="6" slack="0"/>
<pin id="894" dir="0" index="2" bw="6" slack="0"/>
<pin id="895" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62/2 "/>
</bind>
</comp>

<comp id="899" class="1004" name="select_ln62_1_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="64" slack="0"/>
<pin id="902" dir="0" index="2" bw="64" slack="0"/>
<pin id="903" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62_1/2 "/>
</bind>
</comp>

<comp id="907" class="1004" name="trunc_ln62_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="64" slack="0"/>
<pin id="909" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/2 "/>
</bind>
</comp>

<comp id="911" class="1004" name="add_ln63_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="6" slack="1"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/3 "/>
</bind>
</comp>

<comp id="916" class="1004" name="store_ln63_store_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="1"/>
<pin id="918" dir="0" index="1" bw="8" slack="2"/>
<pin id="919" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="920" class="1004" name="store_ln63_store_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="64" slack="1"/>
<pin id="922" dir="0" index="1" bw="64" slack="2"/>
<pin id="923" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="924" class="1004" name="store_ln63_store_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="6" slack="0"/>
<pin id="926" dir="0" index="1" bw="6" slack="2"/>
<pin id="927" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/3 "/>
</bind>
</comp>

<comp id="929" class="1004" name="zext_ln65_1_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="6" slack="3"/>
<pin id="931" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/5 "/>
</bind>
</comp>

<comp id="932" class="1004" name="zext_ln65_2_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="12" slack="0"/>
<pin id="934" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_2/6 "/>
</bind>
</comp>

<comp id="936" class="1007" name="grp_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="6" slack="1"/>
<pin id="938" dir="0" index="1" bw="6" slack="1"/>
<pin id="939" dir="0" index="2" bw="6" slack="0"/>
<pin id="940" dir="0" index="3" bw="6" slack="0"/>
<pin id="941" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln62_1/3 zext_ln65/3 mul_ln65/3 add_ln65/5 "/>
</bind>
</comp>

<comp id="945" class="1005" name="j_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="6" slack="0"/>
<pin id="947" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="952" class="1005" name="i_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="64" slack="0"/>
<pin id="954" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="959" class="1005" name="indvar_flatten_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="0"/>
<pin id="961" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="966" class="1005" name="trunc_ln_read_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="6" slack="2"/>
<pin id="968" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="971" class="1005" name="icmp_ln62_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="1"/>
<pin id="973" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln62 "/>
</bind>
</comp>

<comp id="975" class="1005" name="add_ln62_2_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="1"/>
<pin id="977" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_2 "/>
</bind>
</comp>

<comp id="980" class="1005" name="select_ln62_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="6" slack="1"/>
<pin id="982" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln62 "/>
</bind>
</comp>

<comp id="986" class="1005" name="select_ln62_1_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="64" slack="1"/>
<pin id="988" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln62_1 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="trunc_ln62_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="6" slack="1"/>
<pin id="1036" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln62 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="zext_ln65_1_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="12" slack="1"/>
<pin id="1041" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln65_1 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="layer1_weights_addr_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="12" slack="1"/>
<pin id="1046" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="layer1_weights_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="213"><net_src comp="90" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="90" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="90" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="92" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="2" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="88" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="96" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="96" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="235" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="260"><net_src comp="8" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="96" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="235" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="10" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="96" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="235" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="269" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="288"><net_src comp="12" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="96" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="235" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="96" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="235" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="16" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="96" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="235" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="18" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="96" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="235" pin="3"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="325" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="344"><net_src comp="20" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="96" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="235" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="339" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="96" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="235" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="353" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="372"><net_src comp="24" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="96" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="235" pin="3"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="386"><net_src comp="26" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="96" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="235" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="381" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="400"><net_src comp="28" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="96" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="235" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="395" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="414"><net_src comp="30" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="96" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="235" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="409" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="428"><net_src comp="32" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="96" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="235" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="423" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="442"><net_src comp="34" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="96" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="449"><net_src comp="235" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="437" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="456"><net_src comp="36" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="96" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="463"><net_src comp="235" pin="3"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="451" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="470"><net_src comp="38" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="96" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="235" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="478"><net_src comp="465" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="484"><net_src comp="40" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="96" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="235" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="492"><net_src comp="479" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="498"><net_src comp="42" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="96" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="235" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="506"><net_src comp="493" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="512"><net_src comp="44" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="96" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="519"><net_src comp="235" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="520"><net_src comp="507" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="526"><net_src comp="46" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="96" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="533"><net_src comp="235" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="534"><net_src comp="521" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="540"><net_src comp="48" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="96" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="547"><net_src comp="235" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="535" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="554"><net_src comp="50" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="96" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="561"><net_src comp="235" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="562"><net_src comp="549" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="568"><net_src comp="52" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="96" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="575"><net_src comp="235" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="576"><net_src comp="563" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="582"><net_src comp="54" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="96" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="589"><net_src comp="235" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="590"><net_src comp="577" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="596"><net_src comp="56" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="96" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="603"><net_src comp="235" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="604"><net_src comp="591" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="610"><net_src comp="58" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="96" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="617"><net_src comp="235" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="618"><net_src comp="605" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="624"><net_src comp="60" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="96" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="631"><net_src comp="235" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="632"><net_src comp="619" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="638"><net_src comp="62" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="96" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="645"><net_src comp="235" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="646"><net_src comp="633" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="652"><net_src comp="64" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="96" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="659"><net_src comp="235" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="660"><net_src comp="647" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="666"><net_src comp="66" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="96" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="673"><net_src comp="235" pin="3"/><net_sink comp="668" pin=1"/></net>

<net id="674"><net_src comp="661" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="680"><net_src comp="68" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="96" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="687"><net_src comp="235" pin="3"/><net_sink comp="682" pin=1"/></net>

<net id="688"><net_src comp="675" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="694"><net_src comp="70" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="96" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="701"><net_src comp="235" pin="3"/><net_sink comp="696" pin=1"/></net>

<net id="702"><net_src comp="689" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="708"><net_src comp="72" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="96" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="715"><net_src comp="235" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="716"><net_src comp="703" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="722"><net_src comp="74" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="96" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="729"><net_src comp="235" pin="3"/><net_sink comp="724" pin=1"/></net>

<net id="730"><net_src comp="717" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="736"><net_src comp="76" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="96" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="743"><net_src comp="235" pin="3"/><net_sink comp="738" pin=1"/></net>

<net id="744"><net_src comp="731" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="750"><net_src comp="78" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="96" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="757"><net_src comp="235" pin="3"/><net_sink comp="752" pin=1"/></net>

<net id="758"><net_src comp="745" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="764"><net_src comp="80" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="96" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="771"><net_src comp="235" pin="3"/><net_sink comp="766" pin=1"/></net>

<net id="772"><net_src comp="759" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="778"><net_src comp="82" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="96" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="785"><net_src comp="235" pin="3"/><net_sink comp="780" pin=1"/></net>

<net id="786"><net_src comp="773" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="792"><net_src comp="84" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="793"><net_src comp="96" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="799"><net_src comp="235" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="800"><net_src comp="787" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="806"><net_src comp="86" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="96" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="813"><net_src comp="235" pin="3"/><net_sink comp="808" pin=1"/></net>

<net id="814"><net_src comp="801" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="820"><net_src comp="0" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="821"><net_src comp="96" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="827"><net_src comp="235" pin="3"/><net_sink comp="822" pin=1"/></net>

<net id="828"><net_src comp="815" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="834"><net_src comp="4" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="96" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="841"><net_src comp="235" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="842"><net_src comp="829" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="847"><net_src comp="94" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="852"><net_src comp="96" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="857"><net_src comp="98" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="865"><net_src comp="858" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="100" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="858" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="106" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="883"><net_src comp="876" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="108" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="873" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="110" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="896"><net_src comp="885" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="98" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="873" pin="1"/><net_sink comp="891" pin=2"/></net>

<net id="904"><net_src comp="885" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="879" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="876" pin="1"/><net_sink comp="899" pin=2"/></net>

<net id="910"><net_src comp="899" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="112" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="928"><net_src comp="911" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="935"><net_src comp="932" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="942"><net_src comp="194" pin="0"/><net_sink comp="936" pin=2"/></net>

<net id="943"><net_src comp="929" pin="1"/><net_sink comp="936" pin=3"/></net>

<net id="944"><net_src comp="936" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="948"><net_src comp="210" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="951"><net_src comp="945" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="955"><net_src comp="214" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="958"><net_src comp="952" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="962"><net_src comp="218" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="965"><net_src comp="959" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="969"><net_src comp="222" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="974"><net_src comp="861" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="867" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="983"><net_src comp="891" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="985"><net_src comp="980" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="989"><net_src comp="899" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="992"><net_src comp="986" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="993"><net_src comp="986" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="994"><net_src comp="986" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="995"><net_src comp="986" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="996"><net_src comp="986" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="997"><net_src comp="986" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="998"><net_src comp="986" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="999"><net_src comp="986" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1000"><net_src comp="986" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1001"><net_src comp="986" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1002"><net_src comp="986" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1003"><net_src comp="986" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1004"><net_src comp="986" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1005"><net_src comp="986" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="1006"><net_src comp="986" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1007"><net_src comp="986" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="1008"><net_src comp="986" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1009"><net_src comp="986" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="1010"><net_src comp="986" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="1011"><net_src comp="986" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="1012"><net_src comp="986" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="1013"><net_src comp="986" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="1014"><net_src comp="986" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="1015"><net_src comp="986" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="1016"><net_src comp="986" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="1017"><net_src comp="986" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="1018"><net_src comp="986" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="1019"><net_src comp="986" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="1020"><net_src comp="986" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="1021"><net_src comp="986" pin="1"/><net_sink comp="661" pin=2"/></net>

<net id="1022"><net_src comp="986" pin="1"/><net_sink comp="675" pin=2"/></net>

<net id="1023"><net_src comp="986" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="1024"><net_src comp="986" pin="1"/><net_sink comp="703" pin=2"/></net>

<net id="1025"><net_src comp="986" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="1026"><net_src comp="986" pin="1"/><net_sink comp="731" pin=2"/></net>

<net id="1027"><net_src comp="986" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="1028"><net_src comp="986" pin="1"/><net_sink comp="759" pin=2"/></net>

<net id="1029"><net_src comp="986" pin="1"/><net_sink comp="773" pin=2"/></net>

<net id="1030"><net_src comp="986" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="1031"><net_src comp="986" pin="1"/><net_sink comp="801" pin=2"/></net>

<net id="1032"><net_src comp="986" pin="1"/><net_sink comp="815" pin=2"/></net>

<net id="1033"><net_src comp="986" pin="1"/><net_sink comp="829" pin=2"/></net>

<net id="1037"><net_src comp="907" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1042"><net_src comp="929" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1047"><net_src comp="228" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="235" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer1_weight_tile | {7 }
	Port: layer1_weight_tile_42 | {7 }
	Port: layer1_weight_tile_41 | {7 }
	Port: layer1_weight_tile_40 | {7 }
	Port: layer1_weight_tile_39 | {7 }
	Port: layer1_weight_tile_38 | {7 }
	Port: layer1_weight_tile_37 | {7 }
	Port: layer1_weight_tile_36 | {7 }
	Port: layer1_weight_tile_35 | {7 }
	Port: layer1_weight_tile_34 | {7 }
	Port: layer1_weight_tile_33 | {7 }
	Port: layer1_weight_tile_32 | {7 }
	Port: layer1_weight_tile_31 | {7 }
	Port: layer1_weight_tile_30 | {7 }
	Port: layer1_weight_tile_29 | {7 }
	Port: layer1_weight_tile_28 | {7 }
	Port: layer1_weight_tile_27 | {7 }
	Port: layer1_weight_tile_26 | {7 }
	Port: layer1_weight_tile_25 | {7 }
	Port: layer1_weight_tile_24 | {7 }
	Port: layer1_weight_tile_23 | {7 }
	Port: layer1_weight_tile_22 | {7 }
	Port: layer1_weight_tile_21 | {7 }
	Port: layer1_weight_tile_20 | {7 }
	Port: layer1_weight_tile_19 | {7 }
	Port: layer1_weight_tile_18 | {7 }
	Port: layer1_weight_tile_17 | {7 }
	Port: layer1_weight_tile_16 | {7 }
	Port: layer1_weight_tile_15 | {7 }
	Port: layer1_weight_tile_14 | {7 }
	Port: layer1_weight_tile_13 | {7 }
	Port: layer1_weight_tile_12 | {7 }
	Port: layer1_weight_tile_11 | {7 }
	Port: layer1_weight_tile_10 | {7 }
	Port: layer1_weight_tile_9 | {7 }
	Port: layer1_weight_tile_8 | {7 }
	Port: layer1_weight_tile_7 | {7 }
	Port: layer1_weight_tile_6 | {7 }
	Port: layer1_weight_tile_5 | {7 }
	Port: layer1_weight_tile_4 | {7 }
	Port: layer1_weight_tile_3 | {7 }
	Port: layer1_weight_tile_2 | {7 }
	Port: layer1_weight_tile_1 | {7 }
	Port: layer1_weights | {}
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3 : trunc_ln | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3 : layer1_weights | {6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln62 : 1
		add_ln62_2 : 1
		br_ln62 : 2
		add_ln62 : 1
		icmp_ln63 : 1
		select_ln62 : 2
		select_ln62_1 : 2
		trunc_ln62 : 3
		switch_ln65 : 3
	State 3
		zext_ln65 : 1
		mul_ln65 : 2
		store_ln63 : 1
	State 4
	State 5
		add_ln65 : 1
	State 6
		zext_ln65_2 : 1
		layer1_weights_addr : 2
		layer1_weights_load : 3
	State 7
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1
		store_ln65 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |     add_ln62_2_fu_867     |    0    |    0    |    15   |
|    add   |      add_ln62_fu_879      |    0    |    0    |    71   |
|          |      add_ln63_fu_911      |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|  select  |     select_ln62_fu_891    |    0    |    0    |    6    |
|          |    select_ln62_1_fu_899   |    0    |    0    |    64   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln62_fu_861     |    0    |    0    |    15   |
|          |      icmp_ln63_fu_885     |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
| addmuladd|         grp_fu_936        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   read   | trunc_ln_read_read_fu_222 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln62_fu_907     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |     zext_ln65_1_fu_929    |    0    |    0    |    0    |
|          |     zext_ln65_2_fu_932    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   199   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln62_2_reg_975     |    8   |
|          i_reg_952         |   64   |
|      icmp_ln62_reg_971     |    1   |
|   indvar_flatten_reg_959   |    8   |
|          j_reg_945         |    6   |
|layer1_weights_addr_reg_1044|   12   |
|    select_ln62_1_reg_986   |   64   |
|     select_ln62_reg_980    |    6   |
|     trunc_ln62_reg_1034    |    6   |
|    trunc_ln_read_reg_966   |    6   |
|    zext_ln65_1_reg_1039    |   12   |
+----------------------------+--------+
|            Total           |   193  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_235 |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_936    |  p1  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   36   ||   3.22  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   199  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   193  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   193  |   217  |
+-----------+--------+--------+--------+--------+
