****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 27 23:49:36 2023
****************************************


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0918     1.0918
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/CLK (DFFARX2_HVT)
                                                     0.1273                     0.0000     1.0918 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/Q (DFFARX2_HVT)
                                                     0.2960   1.0000            1.6574 &   2.7491 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[22] (net)
                               2   5.8819 
  I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 (AO22X1_RVT)
                                            0.0358   0.2960   1.0000   0.0241   0.0243 &   2.7734 r
  I_SDRAM_TOP/I_SDRAM_IF/U13017/Y (AO22X1_RVT)       0.1225   1.0000            0.3469 &   3.1203 r
  I_SDRAM_TOP/I_SDRAM_IF/n11082 (net)
                               1   2.1634 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53766/A (NBUFFX2_RVT)
                                            0.0190   0.1225   1.0000   0.0129   0.0130 &   3.1333 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53766/Y (NBUFFX2_RVT)
                                                     0.1241   1.0000            0.1952 &   3.3285 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1   5.8446 
  ZBUF_4_inst_53732/A (NBUFFX2_LVT)         0.0152   0.1241   1.0000   0.0106   0.0109 &   3.3394 r
  ZBUF_4_inst_53732/Y (NBUFFX2_LVT)                  0.1087   1.0000            0.1379 &   3.4773 r
  sd_DQ_out[22] (net)          1  11.3179 
  sd_DQ_out[22] (out)                       0.0000   0.1087   1.0000   0.0000   0.0002 &   3.4775 r
  data arrival time                                                                        3.4775

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -3.4775
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7004


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0919     1.0919
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/CLK (DFFARX1_HVT)
                                                     0.1272                     0.0000     1.0919 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/Q (DFFARX1_HVT)
                                                     0.1993   1.0000            1.3517 &   2.4436 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[2] (net)
                               1   1.1830 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53668/A (NBUFFX2_HVT)
                                            0.0660   0.1993   1.0000   0.0476   0.0476 &   2.4912 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53668/Y (NBUFFX2_HVT)
                                                     0.2479   1.0000            0.4004 &   2.8916 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_12 (net)
                               2   6.6152 
  I_SDRAM_TOP/I_SDRAM_IF/U13037/A4 (AO22X1_RVT)
                                            0.0301   0.2479   1.0000   0.0209   0.0212 &   2.9127 r
  I_SDRAM_TOP/I_SDRAM_IF/U13037/Y (AO22X1_RVT)       0.0906   1.0000            0.2971 &   3.2099 r
  I_SDRAM_TOP/I_SDRAM_IF/n11060 (net)
                               1   0.7565 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53770/A (NBUFFX2_LVT)
                                            0.0078   0.0906   1.0000   0.0054   0.0054 &   3.2153 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53770/Y (NBUFFX2_LVT)
                                                     0.0779   1.0000            0.1098 &   3.3250 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1   7.2796 
  ZBUF_4_inst_53761/A (NBUFFX2_LVT)         0.0108   0.0779   1.0000   0.0076   0.0081 &   3.3331 r
  ZBUF_4_inst_53761/Y (NBUFFX2_LVT)                  0.1052   1.0000            0.1226 &   3.4557 r
  sd_DQ_out[2] (net)           1  11.1711 
  sd_DQ_out[2] (out)                        0.0000   0.1052   1.0000   0.0000   0.0002 &   3.4559 r
  data arrival time                                                                        3.4559

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -3.4559
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6788


  Startpoint: occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK
               (internal path startpoint clocked by SYS_2x_CLK)
  Endpoint: occ_int2/fast_clk_0_clkgt/u_icg
               (falling clock gating-check end-point clocked by SYS_2x_CLK)
  Last common pin: cts_dlydt_32422/Y
  Path Group: **clock_gating_default**
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.3070     1.3070
  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/CLK (DFFARX1_LVT)
                                                     0.0776                     0.0000     1.3070 r
  occ_int2/U_clk_control_i_0/fast_clk_enable_l_reg/Q (DFFARX1_LVT)
                                                     0.0393   1.0000            0.2501 &   1.5571 f
  occ_int2/U_clk_control_i_0/fast_clk_enable (net)
                               1   0.9363 
  occ_int2/U_gf_mux_0/ctmTdsLR_1_24113/A2 (AO21X1_LVT)
                                            0.0000   0.0393   1.0000   0.0000   0.0000 &   1.5571 f
  occ_int2/U_gf_mux_0/ctmTdsLR_1_24113/Y (AO21X1_LVT)
                                                     0.0425   1.0000            0.1274 &   1.6845 f
  occ_int2/U_gf_mux_0/fast_gate (net)
                               1   0.8655 
  occ_int2/fast_clk_0_clkgt/u_icg/EN (CGLNPRX2_LVT)
                                            0.0000   0.0425   1.0000   0.0000   0.0000 &   1.6845 f
  data arrival time                                                                        1.6845

  clock SYS_2x_CLK (fall edge)                                                  1.2000     1.2000
  clock network delay (propagated)                                              0.3086     1.5086
  clock reconvergence pessimism                                                 0.0238     1.5324
  clock uncertainty                                                            -0.1000     1.4324
  occ_int2/fast_clk_0_clkgt/u_icg/CLK (CGLNPRX2_LVT)                                       1.4324 f
  clock gating setup time                                     1.0000           -0.1874     1.2450
  data required time                                                                       1.2450
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.2450
  data arrival time                                                                       -1.6845
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4395


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0916     1.0916
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/CLK (DFFARX1_HVT)
                                                     0.1273                     0.0000     1.0916 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/Q (DFFARX1_HVT)
                                                     0.3185   1.0000            1.4450 &   2.5366 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[27] (net)
                               2   4.8676 
  I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 (AO22X1_RVT)
                                            0.0682   0.3185   1.0000   0.0478   0.0479 &   2.5845 r
  I_SDRAM_TOP/I_SDRAM_IF/U13012/Y (AO22X1_RVT)       0.1137   1.0000            0.3508 &   2.9353 r
  I_SDRAM_TOP/I_SDRAM_IF/n11073 (net)
                               1   1.7476 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53786/A (NBUFFX2_LVT)
                                            0.0169   0.1137   1.0000   0.0120   0.0120 &   2.9474 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53786/Y (NBUFFX2_LVT)
                                                     0.0717   1.0000            0.1118 &   3.0591 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1   6.0789 
  ZBUF_4_inst_53713/A (NBUFFX2_LVT)         0.0180   0.0717   1.0000   0.0129   0.0132 &   3.0723 r
  ZBUF_4_inst_53713/Y (NBUFFX2_LVT)                  0.1132   1.0000            0.1255 &   3.1979 r
  sd_DQ_out[27] (net)          1  12.3360 
  sd_DQ_out[27] (out)                       0.0000   0.1132   1.0000   0.0000   0.0005 &   3.1983 r
  data arrival time                                                                        3.1983

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -3.1983
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4212


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0918     1.0918
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFARX1_HVT)
                                                     0.1271                     0.0000     1.0918 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/Q (DFFARX1_HVT)
                                                     0.2675   1.0000            1.4094 &   2.5012 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   3.3018 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 (AO22X1_RVT)
                                            0.0567   0.2675   1.0000   0.0408   0.0408 &   2.5420 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X1_RVT)       0.1117   1.0000            0.3251 &   2.8671 r
  I_SDRAM_TOP/I_SDRAM_IF/n11084 (net)
                               1   1.6974 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53760/A (NBUFFX4_RVT)
                                            0.0157   0.1117   1.0000   0.0108   0.0108 &   2.8779 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53760/Y (NBUFFX4_RVT)
                                                     0.0999   1.0000            0.1820 &   3.0599 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1   7.8080 
  ZBUF_4_inst_53733/A (NBUFFX2_LVT)         0.0000   0.0999   1.0000   0.0000   0.0005 &   3.0604 r
  ZBUF_4_inst_53733/Y (NBUFFX2_LVT)                  0.1060   1.0000            0.1294 &   3.1898 r
  sd_DQ_out[30] (net)          1  11.1242 
  sd_DQ_out[30] (out)                       0.0000   0.1060   1.0000   0.0000   0.0002 &   3.1900 r
  data arrival time                                                                        3.1900

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -3.1900
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4129


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0921     1.0921
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/CLK (DFFARX1_HVT)
                                                     0.1272                     0.0000     1.0921 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/Q (DFFARX1_HVT)
                                                     0.3061   1.0000            1.4372 &   2.5292 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[10] (net)
                               2   4.4919 
  I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 (AO22X1_RVT)
                                            0.0833   0.3061   1.0000   0.0584   0.0585 &   2.5878 r
  I_SDRAM_TOP/I_SDRAM_IF/U13029/Y (AO22X1_RVT)       0.1050   1.0000            0.3381 &   2.9259 r
  I_SDRAM_TOP/I_SDRAM_IF/n11076 (net)
                               1   1.3859 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53768/A (NBUFFX2_LVT)
                                            0.0082   0.1050   1.0000   0.0057   0.0057 &   2.9316 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53768/Y (NBUFFX2_LVT)
                                                     0.0730   1.0000            0.1104 &   3.0420 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1   6.3925 
  ZBUF_4_inst_53738/A (NBUFFX2_LVT)         0.0076   0.0730   1.0000   0.0053   0.0056 &   3.0475 r
  ZBUF_4_inst_53738/Y (NBUFFX2_LVT)                  0.1034   1.0000            0.1202 &   3.1677 r
  sd_DQ_out[10] (net)          1  10.9673 
  sd_DQ_out[10] (out)                       0.0000   0.1034   1.0000   0.0000   0.0002 &   3.1679 r
  data arrival time                                                                        3.1679

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -3.1679
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3908


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0838     1.0838
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0838 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/Q (DFFARX1_HVT)
                                                     0.2484   1.0000            1.3766 &   2.4604 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[18] (net)
                               2   2.7087 
  I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 (AO22X1_RVT)
                                            0.0606   0.2484   1.0000   0.0415   0.0415 &   2.5019 r
  I_SDRAM_TOP/I_SDRAM_IF/U13021/Y (AO22X1_RVT)       0.0992   1.0000            0.3027 &   2.8046 r
  I_SDRAM_TOP/I_SDRAM_IF/n11083 (net)
                               1   1.0097 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53781/A (NBUFFX2_RVT)
                                            0.0000   0.0992   1.0000   0.0000   0.0000 &   2.8046 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53781/Y (NBUFFX2_RVT)
                                                     0.1117   1.0000            0.1737 &   2.9783 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1   4.8944 
  ZBUF_4_inst_53737/A (NBUFFX2_LVT)         0.0176   0.1117   1.0000   0.0122   0.0124 &   2.9907 r
  ZBUF_4_inst_53737/Y (NBUFFX2_LVT)                  0.1085   1.0000            0.1342 &   3.1249 r
  sd_DQ_out[18] (net)          1  11.3801 
  sd_DQ_out[18] (out)                       0.0000   0.1085   1.0000   0.0000   0.0003 &   3.1252 r
  data arrival time                                                                        3.1252

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -3.1252
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3481


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0918     1.0918
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/CLK (DFFARX1_HVT)
                                                     0.1271                     0.0000     1.0918 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/Q (DFFARX1_HVT)
                                                     0.2712   1.0000            1.4122 &   2.5040 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[26] (net)
                               2   3.4167 
  I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 (AO22X1_RVT)
                                            0.0626   0.2712   1.0000   0.0450   0.0451 &   2.5491 r
  I_SDRAM_TOP/I_SDRAM_IF/U13013/Y (AO22X1_RVT)       0.1145   1.0000            0.3288 &   2.8779 r
  I_SDRAM_TOP/I_SDRAM_IF/n11090 (net)
                               1   1.8040 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53774/A (NBUFFX2_LVT)
                                            0.0208   0.1145   1.0000   0.0149   0.0149 &   2.8928 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53774/Y (NBUFFX2_LVT)
                                                     0.0673   1.0000            0.1090 &   3.0019 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1   5.4162 
  ZBUF_4_inst_53735/A (NBUFFX2_LVT)         0.0000   0.0673   1.0000   0.0000   0.0003 &   3.0021 r
  ZBUF_4_inst_53735/Y (NBUFFX2_LVT)                  0.1095   1.0000            0.1221 &   3.1242 r
  sd_DQ_out[26] (net)          1  11.8507 
  sd_DQ_out[26] (out)                       0.0000   0.1095   1.0000   0.0000   0.0004 &   3.1246 r
  data arrival time                                                                        3.1246

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -3.1246
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3475


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0786     1.0786
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/CLK (DFFARX1_HVT)
                                                     0.0984                     0.0000     1.0786 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/Q (DFFARX1_HVT)
                                                     0.2481   1.0000            1.3733 &   2.4519 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[9] (net)
                               2   2.6975 
  I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 (AO22X1_RVT)
                                            0.0320   0.2481   1.0000   0.0223   0.0224 &   2.4743 r
  I_SDRAM_TOP/I_SDRAM_IF/U13030/Y (AO22X1_RVT)       0.1244   1.0000            0.3238 &   2.7981 r
  I_SDRAM_TOP/I_SDRAM_IF/n11059 (net)
                               1   2.2339 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_53797/A (NBUFFX2_LVT)
                                            0.0141   0.1244   1.0000   0.0098   0.0098 &   2.8079 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_53797/Y (NBUFFX2_LVT)
                                                     0.0747   1.0000            0.1166 &   2.9246 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1   6.4132 
  ZBUF_4_inst_53729/A (NBUFFX2_LVT)         0.0047   0.0747   1.0000   0.0033   0.0035 &   2.9281 r
  ZBUF_4_inst_53729/Y (NBUFFX2_LVT)                  0.1057   1.0000            0.1220 &   3.0501 r
  sd_DQ_out[9] (net)           1  11.2665 
  sd_DQ_out[9] (out)                        0.0000   0.1057   1.0000   0.0000   0.0002 &   3.0503 r
  data arrival time                                                                        3.0503

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -3.0503
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2732


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0504     1.0504
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/CLK (DFFARX1_HVT)
                                                     0.1038                     0.0000     1.0504 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/Q (DFFARX1_HVT)
                                                     0.2565   1.0000            1.3838 &   2.4342 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[12] (net)
                               2   2.9593 
  I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 (AO22X1_RVT)
                                            0.0508   0.2565   1.0000   0.0364   0.0365 &   2.4707 r
  I_SDRAM_TOP/I_SDRAM_IF/U13027/Y (AO22X1_RVT)       0.0963   1.0000            0.3084 &   2.7790 r
  I_SDRAM_TOP/I_SDRAM_IF/n11087 (net)
                               1   1.0705 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53785/A (NBUFFX2_LVT)
                                            0.0077   0.0963   1.0000   0.0054   0.0054 &   2.7844 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53785/Y (NBUFFX2_LVT)
                                                     0.0783   1.0000            0.1115 &   2.8960 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1   7.2695 
  ZBUF_4_inst_53726/A (NBUFFX2_LVT)         0.0066   0.0783   1.0000   0.0046   0.0049 &   2.9009 r
  ZBUF_4_inst_53726/Y (NBUFFX2_LVT)                  0.1107   1.0000            0.1260 &   3.0269 r
  sd_DQ_out[12] (net)          1  11.9479 
  sd_DQ_out[12] (out)                       0.0000   0.1107   1.0000   0.0000   0.0004 &   3.0272 r
  data arrival time                                                                        3.0272

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -3.0272
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2502


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0920     1.0920
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/CLK (DFFARX1_HVT)
                                                     0.1271                     0.0000     1.0920 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/Q (DFFARX1_HVT)
                                                     0.3231   1.0000            1.4478 &   2.5399 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[14] (net)
                               2   5.0087 
  I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 (AO22X1_LVT)
                                            0.0740   0.3231   1.0000   0.0499   0.0501 &   2.5899 r
  I_SDRAM_TOP/I_SDRAM_IF/U13025/Y (AO22X1_LVT)       0.1314   1.0000            0.2106 &   2.8005 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1   6.5349 
  ZBUF_4_inst_53734/A (NBUFFX2_LVT)         0.0126   0.1314   1.0000   0.0085   0.0088 &   2.8094 r
  ZBUF_4_inst_53734/Y (NBUFFX2_LVT)                  0.1097   1.0000            0.1401 &   2.9494 r
  sd_DQ_out[14] (net)          1  11.3952 
  sd_DQ_out[14] (out)                       0.0000   0.1097   1.0000   0.0000   0.0003 &   2.9497 r
  data arrival time                                                                        2.9497

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.9497
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1726


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0831     1.0831
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0831 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/Q (DFFARX1_HVT)
                                                     0.2697   1.0000            1.3932 &   2.4762 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[15] (net)
                               2   3.3703 
  I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 (AO22X1_LVT)
                                            0.0528   0.2697   1.0000   0.0357   0.0358 &   2.5120 r
  I_SDRAM_TOP/I_SDRAM_IF/U13024/Y (AO22X1_LVT)       0.1389   1.0000            0.2085 &   2.7205 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1   6.9509 
  ZBUF_4_inst_53710/A (NBUFFX2_LVT)         0.0644   0.1389   1.0000   0.0487   0.0490 &   2.7695 r
  ZBUF_4_inst_53710/Y (NBUFFX2_LVT)                  0.1169   1.0000            0.1456 &   2.9151 r
  sd_DQ_out[15] (net)          1  12.3513 
  sd_DQ_out[15] (out)                       0.0000   0.1169   1.0000   0.0000   0.0005 &   2.9156 r
  data arrival time                                                                        2.9156

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.9156
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1385


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0837     1.0837
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0837 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/Q (DFFARX1_HVT)
                                                     0.2960   1.0000            1.4128 &   2.4965 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[6] (net)
                               2   4.1867 
  I_SDRAM_TOP/I_SDRAM_IF/U13033/A4 (AO22X1_LVT)
                                            0.0553   0.2960   1.0000   0.0386   0.0387 &   2.5352 r
  I_SDRAM_TOP/I_SDRAM_IF/U13033/Y (AO22X1_LVT)       0.1333   1.0000            0.2082 &   2.7434 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1   6.5990 
  ZBUF_4_inst_53736/A (NBUFFX2_LVT)         0.0214   0.1333   1.0000   0.0153   0.0156 &   2.7590 r
  ZBUF_4_inst_53736/Y (NBUFFX2_LVT)                  0.1066   1.0000            0.1385 &   2.8975 r
  sd_DQ_out[6] (net)           1  10.9230 
  sd_DQ_out[6] (out)                        0.0000   0.1066   1.0000   0.0000   0.0002 &   2.8977 r
  data arrival time                                                                        2.8977

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.8977
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1206


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0836     1.0836
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0836 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/Q (DFFARX1_HVT)
                                                     0.3121   1.0000            1.4229 &   2.5066 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[16] (net)
                               2   4.6750 
  I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 (AO22X1_LVT)
                                            0.0595   0.3121   1.0000   0.0400   0.0401 &   2.5466 r
  I_SDRAM_TOP/I_SDRAM_IF/U13023/Y (AO22X1_LVT)       0.1142   1.0000            0.1965 &   2.7431 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1   5.0965 
  ZBUF_4_inst_53730/A (NBUFFX2_LVT)         0.0000   0.1142   1.0000   0.0000   0.0002 &   2.7434 r
  ZBUF_4_inst_53730/Y (NBUFFX2_LVT)                  0.1103   1.0000            0.1360 &   2.8793 r
  sd_DQ_out[16] (net)          1  11.6158 
  sd_DQ_out[16] (out)                       0.0000   0.1103   1.0000   0.0000   0.0003 &   2.8796 r
  data arrival time                                                                        2.8796

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.8796
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1026


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0918     1.0918
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/CLK (DFFARX1_HVT)
                                                     0.1271                     0.0000     1.0918 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/Q (DFFARX1_HVT)
                                                     0.2540   1.0000            1.3988 &   2.4905 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[0] (net)
                               2   2.8816 
  I_SDRAM_TOP/I_SDRAM_IF/U13039/A4 (AO22X1_LVT)
                                            0.0410   0.2540   1.0000   0.0293   0.0294 &   2.5199 r
  I_SDRAM_TOP/I_SDRAM_IF/U13039/Y (AO22X1_LVT)       0.1296   1.0000            0.2008 &   2.7207 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1   6.3013 
  ZBUF_4_inst_53731/A (NBUFFX2_LVT)         0.0133   0.1296   1.0000   0.0092   0.0095 &   2.7302 r
  ZBUF_4_inst_53731/Y (NBUFFX2_LVT)                  0.1083   1.0000            0.1390 &   2.8692 r
  sd_DQ_out[0] (net)           1  11.2154 
  sd_DQ_out[0] (out)                        0.0000   0.1083   1.0000   0.0000   0.0002 &   2.8694 r
  data arrival time                                                                        2.8694

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.8694
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0923


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0750     1.0750
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/CLK (DFFARX1_HVT)
                                                     0.0950                     0.0000     1.0750 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/Q (DFFARX1_HVT)
                                                     0.2577   1.0000            1.3784 &   2.4534 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[24] (net)
                               2   2.9973 
  I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 (AO22X1_LVT)
                                            0.0421   0.2577   1.0000   0.0303   0.0303 &   2.4837 r
  I_SDRAM_TOP/I_SDRAM_IF/U13015/Y (AO22X1_LVT)       0.1243   1.0000            0.1997 &   2.6834 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1   6.1141 
  ZBUF_4_inst_53719/A (NBUFFX2_LVT)         0.0400   0.1243   1.0000   0.0289   0.0292 &   2.7126 r
  ZBUF_4_inst_53719/Y (NBUFFX2_LVT)                  0.1138   1.0000            0.1410 &   2.8536 r
  sd_DQ_out[24] (net)          1  12.0444 
  sd_DQ_out[24] (out)                       0.0000   0.1138   1.0000   0.0000   0.0004 &   2.8540 r
  data arrival time                                                                        2.8540

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.8540
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0769


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0836     1.0836
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0836 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/Q (DFFARX1_HVT)
                                                     0.2615   1.0000            1.3868 &   2.4705 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[4] (net)
                               2   3.1169 
  I_SDRAM_TOP/I_SDRAM_IF/U13035/A4 (AO22X1_LVT)
                                            0.0471   0.2615   1.0000   0.0322   0.0322 &   2.5027 r
  I_SDRAM_TOP/I_SDRAM_IF/U13035/Y (AO22X1_LVT)       0.1176   1.0000            0.1952 &   2.6979 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1   5.5539 
  ZBUF_4_inst_53722/A (NBUFFX2_LVT)         0.0160   0.1176   1.0000   0.0112   0.0115 &   2.7093 r
  ZBUF_4_inst_53722/Y (NBUFFX2_LVT)                  0.1139   1.0000            0.1391 &   2.8485 r
  sd_DQ_out[4] (net)           1  12.0971 
  sd_DQ_out[4] (out)                        0.0000   0.1139   1.0000   0.0000   0.0004 &   2.8488 r
  data arrival time                                                                        2.8488

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.8488
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0717


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0831     1.0831
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0831 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/Q (DFFARX1_HVT)
                                                     0.2577   1.0000            1.3838 &   2.4669 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[31] (net)
                               2   2.9984 
  I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 (AO22X1_LVT)
                                            0.0000   0.2577   1.0000   0.0000   0.0000 &   2.4670 r
  I_SDRAM_TOP/I_SDRAM_IF/U13008/Y (AO22X1_LVT)       0.1380   1.0000            0.2082 &   2.6752 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1   7.0750 
  ZBUF_4_inst_53709/A (NBUFFX2_LVT)         0.0315   0.1380   1.0000   0.0221   0.0226 &   2.6978 r
  ZBUF_4_inst_53709/Y (NBUFFX2_LVT)                  0.1229   1.0000            0.1491 &   2.8468 r
  sd_DQ_out[31] (net)          1  13.2183 
  sd_DQ_out[31] (out)                       0.0000   0.1229   1.0000   0.0000   0.0006 &   2.8474 r
  data arrival time                                                                        2.8474

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.8474
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0703


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0915     1.0915
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_HVT)
                                                     0.1272                     0.0000     1.0915 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_HVT)
                                                     0.2298   1.0000            1.3799 &   2.4714 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   2.1279 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X1_LVT)
                                            0.0203   0.2298   1.0000   0.0140   0.0140 &   2.4855 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X1_LVT)       0.1365   1.0000            0.2002 &   2.6857 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1   6.8471 
  ZBUF_4_inst_53708/A (NBUFFX2_LVT)         0.0140   0.1365   1.0000   0.0097   0.0101 &   2.6958 r
  ZBUF_4_inst_53708/Y (NBUFFX2_LVT)                  0.1202   1.0000            0.1472 &   2.8430 r
  sd_DQ_out[19] (net)          1  12.8568 
  sd_DQ_out[19] (out)                       0.0000   0.1202   1.0000   0.0000   0.0006 &   2.8436 r
  data arrival time                                                                        2.8436

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.8436
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0665


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0837     1.0837
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0837 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/Q (DFFARX1_HVT)
                                                     0.2389   1.0000            1.3691 &   2.4528 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   2.4098 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 (AO22X1_LVT)
                                            0.0428   0.2389   1.0000   0.0290   0.0290 &   2.4819 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X1_LVT)       0.1177   1.0000            0.1895 &   2.6713 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1   5.4027 
  ZBUF_4_inst_53715/A (NBUFFX2_LVT)         0.0105   0.1177   1.0000   0.0073   0.0075 &   2.6788 r
  ZBUF_4_inst_53715/Y (NBUFFX2_LVT)                  0.1136   1.0000            0.1390 &   2.8179 r
  sd_DQ_out[23] (net)          1  12.0681 
  sd_DQ_out[23] (out)                       0.0000   0.1136   1.0000   0.0000   0.0004 &   2.8183 r
  data arrival time                                                                        2.8183

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.8183
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0412


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0505     1.0505
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/CLK (DFFARX1_HVT)
                                                     0.1035                     0.0000     1.0505 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/Q (DFFARX1_HVT)
                                                     0.2649   1.0000            1.3902 &   2.4406 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[28] (net)
                               2   3.2212 
  I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 (AO22X1_LVT)
                                            0.0497   0.2649   1.0000   0.0350   0.0350 &   2.4756 r
  I_SDRAM_TOP/I_SDRAM_IF/U13011/Y (AO22X1_LVT)       0.1185   1.0000            0.1964 &   2.6720 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1   5.6489 
  ZBUF_4_inst_53721/A (NBUFFX2_LVT)         0.0040   0.1185   1.0000   0.0028   0.0030 &   2.6750 r
  ZBUF_4_inst_53721/Y (NBUFFX2_LVT)                  0.1128   1.0000            0.1387 &   2.8138 r
  sd_DQ_out[28] (net)          1  11.9418 
  sd_DQ_out[28] (out)                       0.0000   0.1128   1.0000   0.0000   0.0003 &   2.8141 r
  data arrival time                                                                        2.8141

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.8141
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0370


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0787     1.0787
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/CLK (DFFARX1_HVT)
                                                     0.0984                     0.0000     1.0787 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/Q (DFFARX1_HVT)
                                                     0.2213   1.0000            1.3516 &   2.4303 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[21] (net)
                               2   1.8618 
  I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 (AO22X1_LVT)
                                            0.0191   0.2213   1.0000   0.0136   0.0136 &   2.4439 r
  I_SDRAM_TOP/I_SDRAM_IF/U13018/Y (AO22X1_LVT)       0.1333   1.0000            0.1976 &   2.6415 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1   6.7659 
  ZBUF_4_inst_53716/A (NBUFFX2_LVT)         0.0355   0.1333   1.0000   0.0256   0.0259 &   2.6674 r
  ZBUF_4_inst_53716/Y (NBUFFX2_LVT)                  0.1151   1.0000            0.1436 &   2.8111 r
  sd_DQ_out[21] (net)          1  12.1457 
  sd_DQ_out[21] (out)                       0.0000   0.1151   1.0000   0.0000   0.0004 &   2.8115 r
  data arrival time                                                                        2.8115

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.8115
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0344


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0503     1.0503
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/CLK (DFFARX1_HVT)
                                                     0.1036                     0.0000     1.0503 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/Q (DFFARX1_HVT)
                                                     0.2476   1.0000            1.3767 &   2.4270 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[11] (net)
                               2   2.6819 
  I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 (AO22X1_LVT)
                                            0.0436   0.2476   1.0000   0.0313   0.0313 &   2.4583 r
  I_SDRAM_TOP/I_SDRAM_IF/U13028/Y (AO22X1_LVT)       0.1230   1.0000            0.1965 &   2.6548 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1   5.9852 
  ZBUF_4_inst_53711/A (NBUFFX2_LVT)         0.0085   0.1230   1.0000   0.0059   0.0062 &   2.6611 r
  ZBUF_4_inst_53711/Y (NBUFFX2_LVT)                  0.1157   1.0000            0.1418 &   2.8028 r
  sd_DQ_out[11] (net)          1  12.3227 
  sd_DQ_out[11] (out)                       0.0000   0.1157   1.0000   0.0000   0.0005 &   2.8033 r
  data arrival time                                                                        2.8033

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.8033
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0262


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0837     1.0837
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_HVT)
                                                     0.1025                     0.0000     1.0837 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_HVT)
                                                     0.2529   1.0000            1.3801 &   2.4638 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   2.8476 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X1_LVT)
                                            0.0000   0.2529   1.0000   0.0000   0.0000 &   2.4638 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X1_LVT)       0.1107   1.0000            0.1889 &   2.6527 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1   4.9955 
  ZBUF_4_inst_53712/A (NBUFFX2_LVT)         0.0083   0.1107   1.0000   0.0058   0.0060 &   2.6587 r
  ZBUF_4_inst_53712/Y (NBUFFX2_LVT)                  0.1142   1.0000            0.1374 &   2.7961 r
  sd_DQ_out[3] (net)           1  12.2023 
  sd_DQ_out[3] (out)                        0.0000   0.1142   1.0000   0.0000   0.0004 &   2.7965 r
  data arrival time                                                                        2.7965

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.7965
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0194


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0750     1.0750
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/CLK (DFFARX1_HVT)
                                                     0.0950                     0.0000     1.0750 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/Q (DFFARX1_HVT)
                                                     0.2274   1.0000            1.3547 &   2.4297 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[20] (net)
                               2   2.0524 
  I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 (AO22X1_LVT)
                                            0.0000   0.2274   1.0000   0.0000   0.0000 &   2.4298 r
  I_SDRAM_TOP/I_SDRAM_IF/U13019/Y (AO22X1_LVT)       0.1355   1.0000            0.1996 &   2.6294 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1   6.8405 
  ZBUF_4_inst_53720/A (NBUFFX2_LVT)         0.0187   0.1355   1.0000   0.0128   0.0131 &   2.6425 r
  ZBUF_4_inst_53720/Y (NBUFFX2_LVT)                  0.1118   1.0000            0.1420 &   2.7845 r
  sd_DQ_out[20] (net)          1  11.6551 
  sd_DQ_out[20] (out)                       0.0000   0.1118   1.0000   0.0000   0.0003 &   2.7848 r
  data arrival time                                                                        2.7848

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.7848
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0077


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0787     1.0787
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/CLK (DFFARX1_HVT)
                                                     0.0986                     0.0000     1.0787 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/Q (DFFARX1_HVT)
                                                     0.2279   1.0000            1.3577 &   2.4364 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[13] (net)
                               2   2.0667 
  I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 (AO22X1_LVT)
                                            0.0214   0.2279   1.0000   0.0148   0.0148 &   2.4512 r
  I_SDRAM_TOP/I_SDRAM_IF/U13026/Y (AO22X1_LVT)       0.1170   1.0000            0.1877 &   2.6388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1   5.4735 
  ZBUF_4_inst_53727/A (NBUFFX2_LVT)         0.0079   0.1170   1.0000   0.0055   0.0057 &   2.6446 r
  ZBUF_4_inst_53727/Y (NBUFFX2_LVT)                  0.1119   1.0000            0.1378 &   2.7823 r
  sd_DQ_out[13] (net)          1  11.8287 
  sd_DQ_out[13] (out)                       0.0000   0.1119   1.0000   0.0000   0.0003 &   2.7827 r
  data arrival time                                                                        2.7827

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.7827
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0056


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0786     1.0786
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/CLK (DFFARX1_HVT)
                                                     0.0986                     0.0000     1.0786 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/Q (DFFARX1_HVT)
                                                     0.2190   1.0000            1.3496 &   2.4282 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[1] (net)
                               2   1.7906 
  I_SDRAM_TOP/I_SDRAM_IF/U13038/A4 (AO22X1_LVT)
                                            0.0418   0.2190   1.0000   0.0300   0.0300 &   2.4582 r
  I_SDRAM_TOP/I_SDRAM_IF/U13038/Y (AO22X1_LVT)       0.1157   1.0000            0.1851 &   2.6434 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1   5.4064 
  ZBUF_4_inst_53728/A (NBUFFX2_LVT)         0.0000   0.1157   1.0000   0.0000   0.0002 &   2.6436 r
  ZBUF_4_inst_53728/Y (NBUFFX2_LVT)                  0.1117   1.0000            0.1373 &   2.7809 r
  sd_DQ_out[1] (net)           1  11.8151 
  sd_DQ_out[1] (out)                        0.0000   0.1117   1.0000   0.0000   0.0004 &   2.7813 r
  data arrival time                                                                        2.7813

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.7813
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0042


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0787     1.0787
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/CLK (DFFARX1_HVT)
                                                     0.0986                     0.0000     1.0787 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/Q (DFFARX1_HVT)
                                                     0.2164   1.0000            1.3472 &   2.4259 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[25] (net)
                               2   1.7113 
  I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 (AO22X1_LVT)
                                            0.0240   0.2164   1.0000   0.0166   0.0166 &   2.4425 r
  I_SDRAM_TOP/I_SDRAM_IF/U13014/Y (AO22X1_LVT)       0.1309   1.0000            0.1946 &   2.6371 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1   6.5501 
  ZBUF_4_inst_53717/A (NBUFFX2_LVT)         0.0000   0.1309   1.0000   0.0000   0.0003 &   2.6374 r
  ZBUF_4_inst_53717/Y (NBUFFX2_LVT)                  0.1138   1.0000            0.1425 &   2.7799 r
  sd_DQ_out[25] (net)          1  11.9850 
  sd_DQ_out[25] (out)                       0.0000   0.1138   1.0000   0.0000   0.0004 &   2.7803 r
  data arrival time                                                                        2.7803

  clock SD_DDR_CLK (fall edge)                                                  3.0000     3.0000
  clock network delay (propagated)                                              0.5967     3.5967
  clock reconvergence pessimism                                                 0.0303     3.6271
  clock uncertainty                                                            -0.1000     3.5271
  output external delay                                                        -0.7500     2.7771
  data required time                                                                       2.7771
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.7771
  data arrival time                                                                       -2.7803
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0032


1
