v1
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[4],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_rd_addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|ddr2_wr_addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|clk[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a26~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a25~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10_OTERM75,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9_OTERM73,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9_OTERM71,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9_OTERM69,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10_OTERM67,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9_OTERM63,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9_OTERM61,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9_OTERM59,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|init_done_d0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|delayed_wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|delayed_wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|delayed_wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|delayed_wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|delayed_wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|delayed_wrptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|delayed_wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|delayed_wrptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|delayed_wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|delayed_wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|delayed_wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|delayed_wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|delayed_wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|delayed_wrptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|delayed_wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|delayed_wrptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll_lock_sync,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|phasedone_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|init_done_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|parity6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|local_ready_r1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|internal_phasestep,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|rdptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|rdptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|rdptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|rdptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|rdptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|rdptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|wrptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|rdptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|rdptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|rdptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|rdptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|rdptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|rdptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|wrptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,led_controller:u2_led_controller|cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|wr_fifo:wr_fifo_inst|dcfifo:dcfifo_component|dcfifo_glj1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|local_ready_r2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|wr_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|rd_fifo:rd_fifo_inst|dcfifo:dcfifo_component|dcfifo_3mj1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,ddr2_test:u5_ddr2_test|rd_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|local_read_req,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,hsc_ddr2_top:u4_hsc_ddr2_top|hsc_ddr2_fifoctl:u_hsc_ddr2_fifoctl|local_write_req,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|sys_rst_n,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|ddr2_controller_phy_alt_mem_phy_dgrb:dgrb|\trk_block:mmc_seq_value_r,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|reset_phy_clk_1x_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll1~PHASEDONE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|phs_shft_busy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ams,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|pll_internal_phasestep_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|cntr_22e:phasestep_counter|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|cntr_22e:phasestep_counter|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|cntr_8ge:pll_internal_phasestep|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|cntr_8ge:pll_internal_phasestep|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|cntr_8ge:pll_internal_phasestep|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|phasedone_state,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_2r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_3r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_2r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|ddr2_controller_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_28l3:auto_generated|internal_phasestep,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|pll_new_dir,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|scan_clk,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sys_ctrl:u1_sys_ctrl|rst_r2,Global Clock,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_clk_reset:clk|phy_internal_reset_n~0,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,hsc_ddr2_top:u4_hsc_ddr2_top|ddr2_controller:u_ddr2_controller|ddr2_controller_controller_phy:ddr2_controller_controller_phy_inst|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_controller_phy_alt_mem_phy:ddr2_controller_phy_alt_mem_phy_inst|ddr2_controller_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_controller_phy_alt_mem_phy_seq:seq_inst|seq_mem_clk_disable,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altera_internal_jtag~TCKUTAP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[245],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[244],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[243],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[242],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[241],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[240],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[239],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[238],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[237],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[236],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[235],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[234],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[233],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[232],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[231],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[230],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[229],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[228],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[227],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[226],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[225],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[224],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[223],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[222],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[221],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[220],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[219],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[218],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[217],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[216],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[215],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[214],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[213],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[212],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[211],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[210],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[209],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[208],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[207],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[206],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[205],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[204],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[203],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[202],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[201],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[200],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[199],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[198],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[197],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[196],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[195],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[194],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[193],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[192],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[191],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[190],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[189],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[188],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[187],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[186],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[185],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[184],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[183],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[182],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[181],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[180],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[179],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[178],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[177],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[176],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[175],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[174],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[173],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[172],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[171],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[170],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[169],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[168],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[167],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[166],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[165],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[164],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[163],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[162],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[161],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[160],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[159],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[158],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[157],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[156],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[155],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[154],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[153],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[152],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[151],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[150],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[149],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[148],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[147],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[146],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[145],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[144],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[143],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[142],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[141],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[140],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[139],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[138],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[137],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[136],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[135],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[134],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[133],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[132],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[131],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[130],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[129],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[128],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[127],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[124],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[123],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[121],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[112],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[111],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[107],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[103],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[102],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[100],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[230],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[229],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[259],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[269],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[272],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[275],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[278],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[279],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[280],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[282],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[283],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[286],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[311],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[313],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[329],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[328],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[332],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[330],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[331],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[335],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[333],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[334],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[338],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[336],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[337],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[339],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[340],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[347],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[345],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[346],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[350],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[348],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[349],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[353],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[351],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[361],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[365],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[363],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[364],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[366],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[367],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[371],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[369],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[370],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[374],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[372],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[373],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[376],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[380],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[378],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[379],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[383],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[381],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[382],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[386],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[384],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[385],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[389],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[387],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[388],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[392],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[390],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[391],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[395],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[393],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[394],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[398],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[396],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[397],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[401],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[399],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[400],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[404],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[402],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[403],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[407],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[405],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[406],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[410],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[408],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[409],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[413],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[411],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[412],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[416],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[414],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[415],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[419],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[417],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[418],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[422],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[420],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[421],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[425],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[424],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[428],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[426],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[431],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[429],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[430],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[434],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[432],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[433],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[437],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[435],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[436],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[440],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[438],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[439],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[443],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[441],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[442],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[446],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[444],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[445],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[449],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[447],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[448],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[452],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[450],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[451],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[455],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[453],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[454],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[458],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[456],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[457],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[461],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[459],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[460],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[464],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[462],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[463],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[467],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[465],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[466],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[470],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[468],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[469],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[473],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[471],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[472],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[476],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[474],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[475],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[479],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[477],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[478],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[482],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[480],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[481],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[485],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[483],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[484],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[488],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[486],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[487],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[491],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[489],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[490],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[494],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[492],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[493],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[497],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[495],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[496],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[500],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[498],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[499],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[503],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[501],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[502],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[506],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[504],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[505],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[509],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[507],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[508],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[512],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[510],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[511],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[515],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[513],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[514],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[518],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[516],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[517],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[521],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[519],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[520],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[524],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[522],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[523],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[527],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[525],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[526],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[530],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[528],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[529],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[533],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[531],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[532],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[536],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[534],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[535],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[539],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[537],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[538],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[542],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[540],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[541],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[545],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[543],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[544],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[548],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[546],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[547],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[551],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[549],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[550],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[554],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[552],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[553],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[557],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[555],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[556],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[560],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[558],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[559],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[563],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[561],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[562],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[566],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[564],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[565],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[569],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[567],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[568],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[572],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[570],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[571],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[575],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[573],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[574],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[578],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[576],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[577],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[581],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[579],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[580],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[582],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[587],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[585],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[590],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[588],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[589],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[593],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[591],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[592],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[596],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[594],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[595],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[599],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[597],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[598],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[602],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[600],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[601],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[605],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[603],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[604],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[608],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[606],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[607],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[611],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[609],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[610],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[614],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[612],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[613],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[617],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[615],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[616],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[620],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[618],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[619],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[623],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[621],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[622],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[626],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[624],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[625],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[629],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[627],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[628],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[632],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[630],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[631],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[635],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[633],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[634],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[638],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[636],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[637],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[641],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[639],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[640],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[644],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[642],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[643],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[647],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[645],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[646],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[650],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[648],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[649],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[653],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[651],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[652],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[656],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[654],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[655],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[659],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[657],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[658],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[662],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[660],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[661],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[665],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[663],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[664],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[668],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[666],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[667],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[671],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[669],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[670],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[674],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[672],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[673],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[677],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[675],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[676],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[680],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[678],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[679],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[683],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[681],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[682],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[686],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[684],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[685],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[689],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[687],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[688],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[692],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[690],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[691],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[695],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[693],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[694],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[698],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[696],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[697],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[701],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[699],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[700],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[704],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[702],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[703],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[707],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[705],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[706],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[710],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[708],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[709],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[713],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[711],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[712],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[716],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[714],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[715],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[719],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[717],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[718],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[722],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[720],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[721],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[725],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[723],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[724],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[728],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[726],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[727],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[731],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[729],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[730],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[734],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[732],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[733],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[737],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[735],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[736],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,ext_clk,sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_locked,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ext_clk,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ext_rst_n,Global Clock,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,PASS,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,PASS,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,PASS,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,0 such failures found.,,I/O,,
IO_RULES,DEV_IO_RULE_MEMORY_DISCLAIMER,,,,,,,,,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,46;43;46;0;20;50;46;0;50;50;0;43;0;0;2;0;43;2;0;0;0;43;0;0;0;0;0;50;0;45,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,4;7;4;50;30;0;4;50;0;0;50;7;50;50;48;50;7;48;50;50;50;7;50;50;50;50;50;0;50;5,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,led,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_ba[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_ba[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_addr[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_addr[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_addr[2],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_addr[3],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_addr[4],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_addr[5],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_addr[6],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_addr[7],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_addr[8],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_addr[9],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_addr[10],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_addr[11],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_addr[12],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_cke[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_cs_n[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_ras_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_cas_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_we_n,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dm[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dm[1],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_odt[0],Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_clk[0],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_clk_n[0],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[0],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[1],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[2],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[3],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[4],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[5],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[6],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[7],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[8],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[9],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[10],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[11],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[12],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[13],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[14],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dq[15],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dqs[0],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,mem_dqs[1],Pass;Pass;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_MATRIX,ext_clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ext_rst_n,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,15,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,15,
