Classic Timing Analyzer report for lab1_TAB_460
Tue Nov 15 23:06:31 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                            ; To                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.250 ns                                       ; ShiftR                                                          ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.697 ns                                       ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2] ; P_hi[2]                                                         ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.691 ns                                      ; Load                                                            ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0] ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                 ;                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Load            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.730 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.597 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock      ; Clock    ; None                        ; None                      ; 0.418 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                            ;
+-------+--------------+------------+--------+----------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                                                     ; To Clock ;
+-------+--------------+------------+--------+----------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.250 ns   ; ShiftR ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock    ;
; N/A   ; None         ; 4.250 ns   ; ShiftR ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock    ;
; N/A   ; None         ; 4.250 ns   ; ShiftR ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock    ;
; N/A   ; None         ; 4.250 ns   ; ShiftR ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock    ;
; N/A   ; None         ; 4.161 ns   ; Ain[3] ; lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                               ; Load     ;
; N/A   ; None         ; 4.121 ns   ; Add    ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock    ;
; N/A   ; None         ; 4.121 ns   ; Add    ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock    ;
; N/A   ; None         ; 4.121 ns   ; Add    ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock    ;
; N/A   ; None         ; 4.121 ns   ; Add    ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock    ;
; N/A   ; None         ; 3.984 ns   ; ShiftR ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; Clock    ;
; N/A   ; None         ; 3.984 ns   ; ShiftR ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; Clock    ;
; N/A   ; None         ; 3.984 ns   ; ShiftR ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; Clock    ;
; N/A   ; None         ; 3.984 ns   ; ShiftR ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock    ;
; N/A   ; None         ; 3.984 ns   ; ShiftR ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock    ;
; N/A   ; None         ; 3.984 ns   ; ShiftR ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock    ;
; N/A   ; None         ; 3.984 ns   ; ShiftR ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock    ;
; N/A   ; None         ; 3.850 ns   ; Ain[1] ; lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                               ; Load     ;
; N/A   ; None         ; 3.737 ns   ; Load   ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; Clock    ;
; N/A   ; None         ; 3.737 ns   ; Load   ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; Clock    ;
; N/A   ; None         ; 3.737 ns   ; Load   ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; Clock    ;
; N/A   ; None         ; 3.737 ns   ; Load   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock    ;
; N/A   ; None         ; 3.737 ns   ; Load   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock    ;
; N/A   ; None         ; 3.737 ns   ; Load   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock    ;
; N/A   ; None         ; 3.737 ns   ; Load   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock    ;
; N/A   ; None         ; 3.601 ns   ; Ain[0] ; lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                               ; Load     ;
; N/A   ; None         ; 3.554 ns   ; Ain[2] ; lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                               ; Load     ;
; N/A   ; None         ; 3.504 ns   ; Bin[1] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock    ;
; N/A   ; None         ; 3.396 ns   ; Bin[3] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock    ;
; N/A   ; None         ; 3.148 ns   ; Bin[2] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock    ;
; N/A   ; None         ; 3.056 ns   ; Bin[0] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock    ;
+-------+--------------+------------+--------+----------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                ;
+-------+--------------+------------+----------------------------------------------------------------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                   ; To       ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------+----------+------------+
; N/A   ; None         ; 6.697 ns   ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; P_hi[2]  ; Clock      ;
; N/A   ; None         ; 6.574 ns   ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; Zero     ; Clock      ;
; N/A   ; None         ; 6.510 ns   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; P_low[2] ; Clock      ;
; N/A   ; None         ; 6.448 ns   ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; Zero     ; Clock      ;
; N/A   ; None         ; 6.378 ns   ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; P_hi[3]  ; Clock      ;
; N/A   ; None         ; 6.233 ns   ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; Zero     ; Clock      ;
; N/A   ; None         ; 6.227 ns   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; P_low[3] ; Clock      ;
; N/A   ; None         ; 6.198 ns   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; P_low[0] ; Clock      ;
; N/A   ; None         ; 6.046 ns   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; P_low[1] ; Clock      ;
; N/A   ; None         ; 5.908 ns   ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; P_hi[1]  ; Clock      ;
; N/A   ; None         ; 5.763 ns   ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; P_hi[0]  ; Clock      ;
+-------+--------------+------------+----------------------------------------------------------------------------------------+----------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                   ;
+---------------+-------------+-----------+--------+----------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                                                     ; To Clock ;
+---------------+-------------+-----------+--------+----------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.691 ns ; Load   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock    ;
; N/A           ; None        ; -2.791 ns ; Load   ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; Clock    ;
; N/A           ; None        ; -2.791 ns ; Load   ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; Clock    ;
; N/A           ; None        ; -2.791 ns ; Load   ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; Clock    ;
; N/A           ; None        ; -2.817 ns ; Bin[0] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock    ;
; N/A           ; None        ; -2.819 ns ; Load   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock    ;
; N/A           ; None        ; -2.819 ns ; Load   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock    ;
; N/A           ; None        ; -2.822 ns ; Load   ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock    ;
; N/A           ; None        ; -2.906 ns ; Add    ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock    ;
; N/A           ; None        ; -2.906 ns ; Add    ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock    ;
; N/A           ; None        ; -2.906 ns ; Add    ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock    ;
; N/A           ; None        ; -2.906 ns ; Add    ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock    ;
; N/A           ; None        ; -2.909 ns ; Bin[2] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock    ;
; N/A           ; None        ; -3.131 ns ; Ain[2] ; lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]                               ; Load     ;
; N/A           ; None        ; -3.157 ns ; Bin[3] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock    ;
; N/A           ; None        ; -3.178 ns ; Ain[0] ; lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]                               ; Load     ;
; N/A           ; None        ; -3.265 ns ; Bin[1] ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock    ;
; N/A           ; None        ; -3.349 ns ; Ain[1] ; lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]                               ; Load     ;
; N/A           ; None        ; -3.648 ns ; Ain[3] ; lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]                               ; Load     ;
; N/A           ; None        ; -3.745 ns ; ShiftR ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[0] ; Clock    ;
; N/A           ; None        ; -3.745 ns ; ShiftR ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[2] ; Clock    ;
; N/A           ; None        ; -3.745 ns ; ShiftR ; lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t9j:auto_generated|safe_q[1] ; Clock    ;
; N/A           ; None        ; -3.745 ns ; ShiftR ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock    ;
; N/A           ; None        ; -3.745 ns ; ShiftR ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock    ;
; N/A           ; None        ; -3.745 ns ; ShiftR ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock    ;
; N/A           ; None        ; -3.745 ns ; ShiftR ; lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock    ;
; N/A           ; None        ; -4.011 ns ; ShiftR ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                        ; Clock    ;
; N/A           ; None        ; -4.011 ns ; ShiftR ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                        ; Clock    ;
; N/A           ; None        ; -4.011 ns ; ShiftR ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                        ; Clock    ;
; N/A           ; None        ; -4.011 ns ; ShiftR ; lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                        ; Clock    ;
+---------------+-------------+-----------+--------+----------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 15 23:06:31 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1_TAB_460 -c lab1_TAB_460 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch0:inst|lpm_latch:lpm_latch_component|latches[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
    Info: Assuming node "Load" is a latch enable. Will not compute fmax for this pin.
Info: Clock "Clock" Internal fmax is restricted to 500.0 MHz between source register "lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]" and destination register "lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.750 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y15_N1; Fanout = 4; REG Node = 'lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X14_Y15_N0; Fanout = 2; COMB Node = 'lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~2'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X14_Y15_N2; Fanout = 2; COMB Node = 'lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~6'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X14_Y15_N4; Fanout = 1; COMB Node = 'lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10'
            Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X14_Y15_N6; Fanout = 1; COMB Node = 'lpm_add_sub0:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~13'
            Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X14_Y15_N7; Fanout = 3; REG Node = 'lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
            Info: Total cell delay = 0.750 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clock" to destination register is 2.460 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(0.645 ns) + CELL(0.618 ns) = 2.460 ns; Loc. = LCFF_X14_Y15_N7; Fanout = 3; REG Node = 'lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
                Info: Total cell delay = 1.472 ns ( 59.84 % )
                Info: Total interconnect delay = 0.988 ns ( 40.16 % )
            Info: - Longest clock path from clock "Clock" to source register is 2.460 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(0.645 ns) + CELL(0.618 ns) = 2.460 ns; Loc. = LCFF_X14_Y15_N1; Fanout = 4; REG Node = 'lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[0]'
                Info: Total cell delay = 1.472 ns ( 59.84 % )
                Info: Total interconnect delay = 0.988 ns ( 40.16 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]" (data pin = "ShiftR", clock pin = "Clock") is 4.250 ns
    Info: + Longest pin to register delay is 6.620 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T13; Fanout = 2; PIN Node = 'ShiftR'
        Info: 2: + IC(4.227 ns) + CELL(0.366 ns) = 5.400 ns; Loc. = LCCOMB_X13_Y15_N18; Fanout = 4; COMB Node = 'inst14'
        Info: 3: + IC(0.474 ns) + CELL(0.746 ns) = 6.620 ns; Loc. = LCFF_X14_Y15_N7; Fanout = 3; REG Node = 'lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: Total cell delay = 1.919 ns ( 28.99 % )
        Info: Total interconnect delay = 4.701 ns ( 71.01 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.645 ns) + CELL(0.618 ns) = 2.460 ns; Loc. = LCFF_X14_Y15_N7; Fanout = 3; REG Node = 'lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: Total cell delay = 1.472 ns ( 59.84 % )
        Info: Total interconnect delay = 0.988 ns ( 40.16 % )
Info: tco from clock "Clock" to destination pin "P_hi[2]" through register "lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]" is 6.697 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.460 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.645 ns) + CELL(0.618 ns) = 2.460 ns; Loc. = LCFF_X14_Y15_N5; Fanout = 4; REG Node = 'lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]'
        Info: Total cell delay = 1.472 ns ( 59.84 % )
        Info: Total interconnect delay = 0.988 ns ( 40.16 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.143 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y15_N5; Fanout = 4; REG Node = 'lpm_shiftreg0:inst3|lpm_shiftreg:lpm_shiftreg_component|dffs[2]'
        Info: 2: + IC(1.999 ns) + CELL(2.144 ns) = 4.143 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'P_hi[2]'
        Info: Total cell delay = 2.144 ns ( 51.75 % )
        Info: Total interconnect delay = 1.999 ns ( 48.25 % )
Info: th for register "lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]" (data pin = "Load", clock pin = "Clock") is -2.691 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.459 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X13_Y15_N27; Fanout = 1; REG Node = 'lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: Total cell delay = 1.472 ns ( 59.86 % )
        Info: Total interconnect delay = 0.987 ns ( 40.14 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.299 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 9; CLK Node = 'Load'
        Info: 2: + IC(4.052 ns) + CELL(0.228 ns) = 5.144 ns; Loc. = LCCOMB_X13_Y15_N26; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.299 ns; Loc. = LCFF_X13_Y15_N27; Fanout = 1; REG Node = 'lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]'
        Info: Total cell delay = 1.247 ns ( 23.53 % )
        Info: Total interconnect delay = 4.052 ns ( 76.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Tue Nov 15 23:06:31 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


