#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55e2311c4f10 .scope module, "SyncFifoController_tb" "SyncFifoController_tb" 2 8;
 .timescale -9 -12;
P_0x55e2311b2650 .param/l "lpFifoBitWidth" 1 2 45, +C4<00000000000000000000000000000100>;
P_0x55e2311b2690 .param/l "lpFifoDepth" 1 2 44, +C4<00000000000000000000000000010000>;
P_0x55e2311b26d0 .param/l "lpSimlationTime" 1 2 14, +C4<00000000000000000000011111010000>;
P_0x55e2311b2710 .param/l "lpSysClkCycle" 1 2 13, +C4<00000000000000000000000000000010>;
v0x55e23121d200_0 .var "qRe", 0 0;
v0x55e23121d2d0_0 .var "qWe", 0 0;
v0x55e23121d3a0_0 .var "rRd", 3 0;
v0x55e23121d470_0 .var "rSCLK", 0 0;
v0x55e23121d510_0 .var "rSRST", 0 0;
v0x55e23121d600_0 .var "rWd", 3 0;
v0x55e23121d6f0_0 .var "rnSRST", 0 0;
v0x55e23121d790_0 .net "wEmp", 0 0, L_0x55e2311ba2f0;  1 drivers
v0x55e23121d860_0 .net "wFull", 0 0, L_0x55e2311b9be0;  1 drivers
v0x55e23121d930_0 .net "wRd", 3 0, L_0x55e2311b70e0;  1 drivers
v0x55e23121d9d0_0 .net "wRvd", 0 0, L_0x55e2311aa680;  1 drivers
v0x55e23121da70_0 .net "wTimingGen", 0 0, L_0x55e2311b8000;  1 drivers
E_0x55e2311ca5c0 .event edge, v0x55e23121c5c0_0, v0x55e23121c500_0, v0x55e2311b7280_0;
S_0x55e2311c5190 .scope module, "PulseGenerator" "PulseGenerator" 2 84, 3 7 0, S_0x55e2311c4f10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oPulse";
    .port_info 1 /INPUT 1 "iRST";
    .port_info 2 /INPUT 1 "iCLK";
P_0x55e2311d4100 .param/l "lpCtuCNTBits" 1 3 21, C4<00000001>;
P_0x55e2311d4140 .param/l "lpRstCnt" 1 3 23, C4<0>;
P_0x55e2311d4180 .param/l "lpSysCnt" 1 3 22, C4<0>;
P_0x55e2311d41c0 .param/l "pStartPulse" 0 3 10, C4<0>;
P_0x55e2311d4200 .param/l "pSysClk" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x55e2311d4240 .param/l "pTimeCke" 0 3 9, C4<00000001>;
L_0x55e2311b8000 .functor BUFZ 1, v0x55e23120a560_0, C4<0>, C4<0>, C4<0>;
v0x55e2311ba410_0 .net "iCLK", 0 0, v0x55e23121d470_0;  1 drivers
v0x55e2311b4720_0 .net "iRST", 0 0, v0x55e23121d510_0;  1 drivers
v0x55e2311b7280_0 .net "oPulse", 0 0, L_0x55e2311b8000;  alias, 1 drivers
v0x55e2311b8120_0 .var "qCke", 0 0;
v0x55e23120a450_0 .var "qTimeCke", 0 0;
v0x55e23120a560_0 .var "rPulse", 0 0;
v0x55e23120a620_0 .var "rTimeCkeCnt", 7 0;
v0x55e23120a700_0 .var "rTmpCount", 0 0;
E_0x55e2311d2690 .event posedge, v0x55e2311ba410_0;
E_0x55e2311a6b10 .event edge, v0x55e23120a620_0;
E_0x55e2311ba720 .event edge, v0x55e23120a700_0;
S_0x55e2311dac90 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 3 79, 3 79 0, S_0x55e2311c5190;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55e2311dac90
v0x55e2311e9850_0 .var/i "i", 31 0;
v0x55e2311b9d00_0 .var "iVAL", 31 0;
TD_SyncFifoController_tb.PulseGenerator.fBitWidth ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e2311e9850_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55e2311e9850_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55e2311b9d00_0;
    %load/vec4 v0x55e2311e9850_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55e2311e9850_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_0.2 ;
    %load/vec4 v0x55e2311e9850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e2311e9850_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x55e23120a860 .scope module, "SyncFifoController" "SyncFifoController" 2 56, 4 8 0, S_0x55e2311c4f10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 4 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x55e2311b2760 .param/l "pAddrWidth" 1 4 28, C4<00000100>;
P_0x55e2311b27a0 .param/l "pFifoBitWidth" 0 4 10, +C4<00000000000000000000000000000100>;
P_0x55e2311b27e0 .param/str "pFifoBlockRam" 0 4 11, "yes";
P_0x55e2311b2820 .param/l "pFifoDepth" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x55e2311b9be0 .functor BUFZ 1, v0x55e23121c8a0_0, C4<0>, C4<0>, C4<0>;
L_0x55e2311ba2f0 .functor BUFZ 1, v0x55e23121c7e0_0, C4<0>, C4<0>, C4<0>;
L_0x55e2311aa680 .functor BUFZ 1, v0x55e23121cbc0_0, C4<0>, C4<0>, C4<0>;
L_0x7f7ade044018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55e23121bfd0_0 .net/2u *"_ivl_0", 3 0, L_0x7f7ade044018;  1 drivers
v0x55e23121c0d0_0 .net "iCLK", 0 0, v0x55e23121d470_0;  alias, 1 drivers
v0x55e23121c1e0_0 .net "iRe", 0 0, v0x55e23121d200_0;  1 drivers
v0x55e23121c280_0 .net "iWd", 3 0, v0x55e23121d600_0;  1 drivers
v0x55e23121c350_0 .net "iWe", 0 0, v0x55e23121d2d0_0;  1 drivers
v0x55e23121c440_0 .net "inARST", 0 0, v0x55e23121d6f0_0;  1 drivers
v0x55e23121c500_0 .net "oEmp", 0 0, L_0x55e2311ba2f0;  alias, 1 drivers
v0x55e23121c5c0_0 .net "oFull", 0 0, L_0x55e2311b9be0;  alias, 1 drivers
v0x55e23121c680_0 .net "oRd", 3 0, L_0x55e2311b70e0;  alias, 1 drivers
v0x55e23121c740_0 .net "oRvd", 0 0, L_0x55e2311aa680;  alias, 1 drivers
v0x55e23121c7e0_0 .var "qEmp", 0 0;
v0x55e23121c8a0_0 .var "qFull", 0 0;
v0x55e23121c960_0 .var "qRe", 0 0;
v0x55e23121ca20_0 .var "qWe", 0 0;
v0x55e23121caf0_0 .var "rRa", 3 0;
v0x55e23121cbc0_0 .var "rRe", 0 0;
v0x55e23121cc60_0 .var "rWa", 3 0;
v0x55e23121ce60_0 .net "wWa", 3 0, L_0x55e23121db70;  1 drivers
E_0x55e2311eeb60/0 .event edge, v0x55e23121ce60_0, v0x55e23121b540_0, v0x55e23121b5e0_0, v0x55e23121c350_0;
E_0x55e2311eeb60/1 .event edge, v0x55e23121c8a0_0, v0x55e23121c1e0_0, v0x55e23121c7e0_0;
E_0x55e2311eeb60 .event/or E_0x55e2311eeb60/0, E_0x55e2311eeb60/1;
E_0x55e2311eeba0/0 .event negedge, v0x55e23121c440_0;
E_0x55e2311eeba0/1 .event posedge, v0x55e2311ba410_0;
E_0x55e2311eeba0 .event/or E_0x55e2311eeba0/0, E_0x55e2311eeba0/1;
L_0x55e23121db70 .arith/sum 4, v0x55e23121cc60_0, L_0x7f7ade044018;
S_0x55e23120ad50 .scope module, "DualPortBramTrion" "DualPortBramTrion" 4 73, 5 8 0, S_0x55e23120a860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "iWd";
    .port_info 1 /INPUT 4 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 4 "oRd";
    .port_info 4 /INPUT 4 "iRa";
    .port_info 5 /INPUT 1 "iCLK";
P_0x55e23120af50 .param/l "pAddrWidth" 0 5 11, C4<00000100>;
P_0x55e23120af90 .param/l "pBitWidth" 0 5 10, +C4<00000000000000000000000000000100>;
P_0x55e23120afd0 .param/l "pBuffDepth" 0 5 9, +C4<00000000000000000000000000010000>;
P_0x55e23120b010 .param/str "pFifoBlockRam" 0 5 12, "yes";
L_0x55e2311b70e0 .functor BUFZ 4, v0x55e23121b970_0, C4<0000>, C4<0000>, C4<0000>;
v0x55e23120b2c0 .array "bram", 15 0, 3 0;
v0x55e23121b480_0 .net "iCLK", 0 0, v0x55e23121d470_0;  alias, 1 drivers
v0x55e23121b540_0 .net "iRa", 3 0, v0x55e23121caf0_0;  1 drivers
v0x55e23121b5e0_0 .net "iWa", 3 0, v0x55e23121cc60_0;  1 drivers
v0x55e23121b6a0_0 .net "iWd", 3 0, v0x55e23121d600_0;  alias, 1 drivers
v0x55e23121b7d0_0 .net "iWe", 0 0, v0x55e23121ca20_0;  1 drivers
v0x55e23121b890_0 .net "oRd", 3 0, L_0x55e2311b70e0;  alias, 1 drivers
v0x55e23121b970_0 .var "rRd", 3 0;
S_0x55e23121bb50 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 4 86, 4 86 0, S_0x55e23120a860;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55e23121bb50
v0x55e23121be30_0 .var/i "i", 31 0;
v0x55e23121bf10_0 .var "iVAL", 31 0;
TD_SyncFifoController_tb.SyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e23121be30_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x55e23121be30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x55e23121bf10_0;
    %load/vec4 v0x55e23121be30_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x55e23121be30_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_1.6 ;
    %load/vec4 v0x55e23121be30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e23121be30_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_1.8 ;
    %end;
S_0x55e23121d040 .scope task, "reset_init" "reset_init" 2 32, 2 32 0, S_0x55e2311c4f10;
 .timescale -9 -12;
TD_SyncFifoController_tb.reset_init ;
    %delay 10000, 0;
    %load/vec4 v0x55e23121d6f0_0;
    %inv;
    %store/vec4 v0x55e23121d6f0_0, 0, 1;
    %load/vec4 v0x55e23121d510_0;
    %inv;
    %store/vec4 v0x55e23121d510_0, 0, 1;
    %delay 10000, 0;
    %end;
    .scope S_0x55e23120ad50;
T_3 ;
    %wait E_0x55e2311d2690;
    %load/vec4 v0x55e23121b7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55e23121b6a0_0;
    %load/vec4 v0x55e23121b5e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e23120b2c0, 0, 4;
T_3.0 ;
    %load/vec4 v0x55e23121b540_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55e23120b2c0, 4;
    %assign/vec4 v0x55e23121b970_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e23120a860;
T_4 ;
    %wait E_0x55e2311eeba0;
    %load/vec4 v0x55e23121c440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e23121cc60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55e23121ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55e23121ce60_0;
    %assign/vec4 v0x55e23121cc60_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55e23121cc60_0;
    %assign/vec4 v0x55e23121cc60_0, 0;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x55e23121c440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e23121caf0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55e23121c960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x55e23121caf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55e23121caf0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x55e23121caf0_0;
    %assign/vec4 v0x55e23121caf0_0, 0;
T_4.7 ;
T_4.5 ;
    %load/vec4 v0x55e23121c440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e23121cbc0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x55e23121c960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e23121cbc0_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e23121cbc0_0, 0;
T_4.11 ;
T_4.9 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55e23120a860;
T_5 ;
    %wait E_0x55e2311eeb60;
    %load/vec4 v0x55e23121ce60_0;
    %load/vec4 v0x55e23121caf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55e23121c8a0_0, 0;
    %load/vec4 v0x55e23121cc60_0;
    %load/vec4 v0x55e23121caf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55e23121c7e0_0, 0;
    %load/vec4 v0x55e23121c350_0;
    %load/vec4 v0x55e23121c8a0_0;
    %inv;
    %and;
    %assign/vec4 v0x55e23121ca20_0, 0;
    %load/vec4 v0x55e23121c1e0_0;
    %load/vec4 v0x55e23121c7e0_0;
    %inv;
    %and;
    %assign/vec4 v0x55e23121c960_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55e2311c5190;
T_6 ;
    %wait E_0x55e2311d2690;
    %load/vec4 v0x55e2311b4720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e23120a700_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55e2311b8120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e23120a700_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55e23120a700_0;
    %addi 1, 0, 1;
    %assign/vec4 v0x55e23120a700_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55e2311c5190;
T_7 ;
    %wait E_0x55e2311ba720;
    %load/vec4 v0x55e23120a700_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55e2311b8120_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55e2311c5190;
T_8 ;
    %wait E_0x55e2311d2690;
    %load/vec4 v0x55e2311b4720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e23120a620_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55e23120a450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e23120a620_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55e2311b8120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x55e23120a620_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55e23120a620_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55e23120a620_0;
    %assign/vec4 v0x55e23120a620_0, 0;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55e2311c5190;
T_9 ;
    %wait E_0x55e2311a6b10;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x55e23120a620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55e23120a450_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55e2311c5190;
T_10 ;
    %wait E_0x55e2311d2690;
    %load/vec4 v0x55e2311b4720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e23120a560_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55e23120a450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55e23120a560_0;
    %inv;
    %assign/vec4 v0x55e23120a560_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55e23120a560_0;
    %assign/vec4 v0x55e23120a560_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55e2311c4f10;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e23121d470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e23121d510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e23121d6f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x55e2311c4f10;
T_12 ;
    %delay 1000, 0;
    %load/vec4 v0x55e23121d470_0;
    %inv;
    %store/vec4 v0x55e23121d470_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55e2311c4f10;
T_13 ;
    %wait E_0x55e2311d2690;
    %load/vec4 v0x55e23121d9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55e23121d930_0;
    %assign/vec4 v0x55e23121d3a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55e23121d3a0_0;
    %assign/vec4 v0x55e23121d3a0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55e2311c4f10;
T_14 ;
    %wait E_0x55e2311d2690;
    %load/vec4 v0x55e23121d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e23121d600_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55e23121d2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55e23121d600_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55e23121d600_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55e23121d600_0;
    %assign/vec4 v0x55e23121d600_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55e2311c4f10;
T_15 ;
    %wait E_0x55e2311ca5c0;
    %load/vec4 v0x55e23121d860_0;
    %inv;
    %assign/vec4 v0x55e23121d2d0_0, 0;
    %load/vec4 v0x55e23121d790_0;
    %inv;
    %load/vec4 v0x55e23121da70_0;
    %and;
    %assign/vec4 v0x55e23121d200_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55e2311c4f10;
T_16 ;
    %vpi_call 2 108 "$dumpfile", "SyncFifoController_tb.vcd" {0 0 0};
    %vpi_call 2 109 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e2311c4f10 {0 0 0};
    %fork TD_SyncFifoController_tb.reset_init, S_0x55e23121d040;
    %join;
    %delay 2000000, 0;
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "SyncFifoController_tb.v";
    "../../pulse/PulseGenerator.v";
    "../SyncFifoController.v";
    "../DualPortBramTrion.v";
