{
  "name": "core::<core_simd::vector::Simd<u32, N> as core_simd::simd::cmp::ord::SimdPartialOrd>::simd_lt",
  "span": "$library/core/src/../../portable-simd/crates/core_simd/src/simd/cmp/ord.rs:56:13: 56:56",
  "mir": "fn core::<core_simd::vector::Simd<u32, N> as core_simd::simd::cmp::ord::SimdPartialOrd>::simd_lt(_1: core_simd::vector::Simd<u32, N>, _2: core_simd::vector::Simd<u32, N>) -> core_simd::masks::Mask<i32, N> {\n    let mut _0: core_simd::masks::Mask<i32, N>;\n    let mut _3: core_simd::vector::Simd<i32, N>;\n    debug self => _1;\n    debug other => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = intrinsics::simd::simd_lt::<core_simd::vector::Simd<u32, N>, core_simd::vector::Simd<i32, N>>(_1, _2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = core_simd::masks::Mask::<i32, N>::from_int_unchecked(move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        return;\n    }\n}\n"
}