
---------- Begin Simulation Statistics ----------
final_tick                               926877654000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88487                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739072                       # Number of bytes of host memory used
host_op_rate                                    88776                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12536.43                       # Real time elapsed on the host
host_tick_rate                               73934752                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1109308378                       # Number of instructions simulated
sim_ops                                    1112934953                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.926878                       # Number of seconds simulated
sim_ticks                                926877654000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.445532                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              136541424                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           157950817                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11883257                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        217562696                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          19267422                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       19404048                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          136626                       # Number of indirect misses.
system.cpu0.branchPred.lookups              278270651                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1851101                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        906061                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8032714                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 252672256                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33222265                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2725473                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       90973926                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1016602055                       # Number of instructions committed
system.cpu0.commit.committedOps            1017510622                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1670447979                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.609124                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.419237                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1192761556     71.40%     71.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    283958309     17.00%     88.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68932660      4.13%     92.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     61458562      3.68%     96.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     18424104      1.10%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3880167      0.23%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2236556      0.13%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5573800      0.33%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33222265      1.99%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1670447979                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20545595                       # Number of function calls committed.
system.cpu0.commit.int_insts                982996556                       # Number of committed integer instructions.
system.cpu0.commit.loads                    316447071                       # Number of loads committed
system.cpu0.commit.membars                    1814480                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1814489      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       563671661     55.40%     55.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030469      0.79%     56.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.18%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.54% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      317353120     31.19%     87.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     124829777     12.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1017510622                       # Class of committed instruction
system.cpu0.commit.refs                     442182932                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1016602055                       # Number of Instructions Simulated
system.cpu0.committedOps                   1017510622                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.801618                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.801618                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            160385984                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3854154                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           135249838                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1130053809                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               712533858                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                802295998                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8044259                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13381349                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3661870                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  278270651                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                199156070                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    970004605                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3979116                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          213                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1155825009                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  58                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23789666                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.151934                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         705022064                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         155808846                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.631071                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1686921969                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.687211                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.906990                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               858957356     50.92%     50.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               617110369     36.58%     87.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127681727      7.57%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                61871392      3.67%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10775512      0.64%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7064768      0.42%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1556210      0.09%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816488      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   88147      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1686921969                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      144606877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8098571                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               262377215                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.589386                       # Inst execution rate
system.cpu0.iew.exec_refs                   480783742                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133902656                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              137214183                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            353889859                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2095123                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4173445                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           137235851                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1108467742                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            346881086                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7409949                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1079477833                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1043689                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2835096                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8044259                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4838557                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        82071                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        19582265                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        37486                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11462                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5809288                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37442788                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     11499990                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11462                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1338271                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6760300                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                451114587                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1068550543                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.850659                       # average fanout of values written-back
system.cpu0.iew.wb_producers                383744586                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.583420                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1068595898                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1319160380                       # number of integer regfile reads
system.cpu0.int_regfile_writes              680839333                       # number of integer regfile writes
system.cpu0.ipc                              0.555057                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.555057                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1816170      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            592580748     54.52%     54.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035020      0.74%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811540      0.17%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           349317106     32.14%     87.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133327129     12.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1086887783                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     73                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                143                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                75                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1151437                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001059                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 217134     18.86%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                817597     71.01%     89.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               116703     10.14%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1086222977                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3861909406                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1068550477                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1199435321                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1102199447                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1086887783                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6268295                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       90957116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            60578                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3542822                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     37258936                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1686921969                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.644302                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.816362                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          895467209     53.08%     53.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          551855220     32.71%     85.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          195933735     11.61%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           35555257      2.11%     99.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4991829      0.30%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2490847      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             397745      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             149715      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              80412      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1686921969                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.593432                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16839119                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3088538                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           353889859                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          137235851                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1690                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1831528846                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    22226849                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              146017397                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            647558316                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3554942                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               720959995                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4674804                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19139                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1368740929                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1122111156                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          719846319                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                796724139                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6151907                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8044259                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14818844                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                72287998                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1368740873                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        357335                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5102                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  9380435                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5101                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2745689085                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2233454175                       # The number of ROB writes
system.cpu0.timesIdled                       22141207                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1646                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.335911                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8038255                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8997787                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1690607                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13285590                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            227576                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         232900                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5324                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14982712                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        13830                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        905812                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1079543                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   8757472                       # Number of branches committed
system.cpu1.commit.bw_lim_events               796951                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2718117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19548137                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            37141731                       # Number of instructions committed
system.cpu1.commit.committedOps              38047748                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    202788724                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.187623                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.833813                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    186669286     92.05%     92.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7877864      3.88%     95.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2747124      1.35%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2658741      1.31%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       886860      0.44%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       211735      0.10%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       863451      0.43%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        76712      0.04%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       796951      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    202788724                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              375554                       # Number of function calls committed.
system.cpu1.commit.int_insts                 35756361                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10291169                       # Number of loads committed
system.cpu1.commit.membars                    1811707                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1811707      4.76%      4.76% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        22322578     58.67%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       11196981     29.43%     92.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2716341      7.14%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         38047748                       # Class of committed instruction
system.cpu1.commit.refs                      13913334                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   37141731                       # Number of Instructions Simulated
system.cpu1.committedOps                     38047748                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.580864                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.580864                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            166075200                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               617192                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7120750                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              63180719                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10659296                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 25731818                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1080452                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2083668                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2416189                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14982712                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8779314                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    193666744                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               343388                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      71583215                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3383032                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072281                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10604694                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8265831                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.345341                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         205962955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.361600                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.873580                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               163742881     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                23329641     11.33%     90.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11097180      5.39%     96.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4909287      2.38%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1075224      0.52%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  965847      0.47%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  823884      0.40%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1242      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   17769      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           205962955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1319994                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1117981                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                10872744                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.211295                       # Inst execution rate
system.cpu1.iew.exec_refs                    14963036                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3871283                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              147046751                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16240973                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1798552                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           684672                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5852978                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           57590109                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11091753                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           609116                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43797908                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                946494                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               797191                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1080452                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2580474                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        19596                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          264491                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7106                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1168                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3026                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5949804                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2230813                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1168                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       235605                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        882376                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24450039                       # num instructions consuming a value
system.cpu1.iew.wb_count                     43381764                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.813552                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19891371                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.209288                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      43396776                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                56032092                       # number of integer regfile reads
system.cpu1.int_regfile_writes               27954632                       # number of integer regfile writes
system.cpu1.ipc                              0.179184                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.179184                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1811901      4.08%      4.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             27436614     61.78%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  50      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12150767     27.36%     93.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3007592      6.77%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44407024                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     994569                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022397                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 174763     17.57%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                735563     73.96%     91.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                84240      8.47%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              43589677                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         295807578                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     43381752                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         77133322                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  52195713                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44407024                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5394396                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19542360                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            36033                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2676279                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14189478                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    205962955                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.215607                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.660681                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          177773506     86.31%     86.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18832783      9.14%     95.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5316974      2.58%     98.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2222324      1.08%     99.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1275393      0.62%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             222311      0.11%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             204941      0.10%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              87236      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27487      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      205962955                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.214234                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         11024106                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1639645                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16240973                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5852978                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    194                       # number of misc regfile reads
system.cpu1.numCycles                       207282949                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1646465432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              155972487                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24945485                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5321767                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12476214                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                884250                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                17048                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             75311550                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              60325469                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39637142                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 25533385                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4006707                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1080452                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10875342                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14691657                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        75311538                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25075                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               810                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11706076                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           806                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   259586774                       # The number of ROB reads
system.cpu1.rob.rob_writes                  118369749                       # The number of ROB writes
system.cpu1.timesIdled                          34521                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            83.861076                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4602607                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             5488371                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           661152                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          8670509                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            163232                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         185717                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           22485                       # Number of indirect misses.
system.cpu2.branchPred.lookups                9461414                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4279                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        905797                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           417675                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   6442873                       # Number of branches committed
system.cpu2.commit.bw_lim_events               683340                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2718085                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        7957551                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            28878698                       # Number of instructions committed
system.cpu2.commit.committedOps              29784686                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    195476343                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.152370                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.776329                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    183380649     93.81%     93.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5890523      3.01%     96.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1871825      0.96%     97.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1996882      1.02%     98.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       553630      0.28%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       182212      0.09%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       853407      0.44%     99.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        63875      0.03%     99.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       683340      0.35%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    195476343                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              279498                       # Number of function calls committed.
system.cpu2.commit.int_insts                 27788963                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8342385                       # Number of loads committed
system.cpu2.commit.membars                    1811668                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1811668      6.08%      6.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        16904197     56.75%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        9248182     31.05%     93.89% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1820498      6.11%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29784686                       # Class of committed instruction
system.cpu2.commit.refs                      11068692                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   28878698                       # Number of Instructions Simulated
system.cpu2.committedOps                     29784686                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.833686                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.833686                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            176258157                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               248573                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4128546                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              39885474                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 4861367                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 13103374                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                418229                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               542636                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2106536                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    9461414                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  4559503                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    190729852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                39152                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      44491739                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                1323414                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.047943                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5356055                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4765839                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.225448                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         196747663                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.234237                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.713979                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               170373253     86.59%     86.59% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                14587237      7.41%     94.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 7001631      3.56%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2979171      1.51%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  862275      0.44%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  561490      0.29%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  379781      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     177      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2648      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           196747663                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         600305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              450554                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 7392246                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.166178                       # Inst execution rate
system.cpu2.iew.exec_refs                    11766325                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2807134                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              157250423                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10681238                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1208259                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           507400                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             3461709                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           37737239                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8959191                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           315146                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             32794989                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1007302                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               986658                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                418229                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3026610                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        16554                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          186287                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         5613                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          483                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         2555                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2338853                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       735402                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           483                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       115787                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        334767                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 18870516                       # num instructions consuming a value
system.cpu2.iew.wb_count                     32544916                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.853228                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16100845                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.164911                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      32556074                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                41074979                       # number of integer regfile reads
system.cpu2.int_regfile_writes               21605689                       # number of integer regfile writes
system.cpu2.ipc                              0.146334                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.146334                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1811881      5.47%      5.47% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             19441254     58.72%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.19% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             9942861     30.03%     94.22% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1913993      5.78%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              33110135                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     984961                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029748                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 172989     17.56%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     17.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                727397     73.85%     91.41% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                84572      8.59%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              32283200                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         263993232                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     32544904                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         45690154                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  34113970                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 33110135                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3623269                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        7952552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            40365                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        905184                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      5162975                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    196747663                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.168287                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.611796                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          176705549     89.81%     89.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12858977      6.54%     96.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3938265      2.00%     98.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1509657      0.77%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1246138      0.63%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             190300      0.10%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             203165      0.10%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              74281      0.04%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              21331      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      196747663                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.167775                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          7288018                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          843643                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10681238                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            3461709                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu2.numCycles                       197347968                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1656400056                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              166241439                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19847785                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5651759                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 5840389                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                720830                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                10418                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             48323605                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              38897593                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           25997885                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 13556979                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               3887331                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                418229                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10662103                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 6150100                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        48323593                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28524                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               806                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 11584059                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           809                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   232534083                       # The number of ROB reads
system.cpu2.rob.rob_writes                   76758069                       # The number of ROB writes
system.cpu2.timesIdled                          15512                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.044094                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4998664                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             5490377                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1570861                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9632203                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            194461                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         444474                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          250013                       # Number of indirect misses.
system.cpu3.branchPred.lookups               10703144                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1185                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        905806                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           890586                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5863869                       # Number of branches committed
system.cpu3.commit.bw_lim_events               576763                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2718138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       15475211                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            26685894                       # Number of instructions committed
system.cpu3.commit.committedOps              27591897                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    162301660                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.170004                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.795662                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    150375724     92.65%     92.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6094466      3.76%     96.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2055738      1.27%     97.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1751199      1.08%     98.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       530383      0.33%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       167981      0.10%     99.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       689025      0.42%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        60381      0.04%     99.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       576763      0.36%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    162301660                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              240606                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25657569                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7863374                       # Number of loads committed
system.cpu3.commit.membars                    1811682                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1811682      6.57%      6.57% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15429910     55.92%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        8769180     31.78%     94.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1580984      5.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27591897                       # Class of committed instruction
system.cpu3.commit.refs                      10350176                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   26685894                       # Number of Instructions Simulated
system.cpu3.committedOps                     27591897                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.184459                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.184459                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            136791452                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               683486                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4436919                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              48326240                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 7148406                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 18083834                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                890935                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               885909                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1898703                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   10703144                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5785443                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    156343224                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                73363                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      53753082                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                3142424                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.064853                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6898876                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           5193125                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.325702                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         164813330                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.339318                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.857876                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               133834810     81.20%     81.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                16089289      9.76%     90.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9090256      5.52%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3641166      2.21%     98.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  871350      0.53%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  474167      0.29%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  811860      0.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      44      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     388      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           164813330                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         224485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              920164                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 7422582                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.196237                       # Inst execution rate
system.cpu3.iew.exec_refs                    11099695                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2535550                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              120931724                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12035118                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1584528                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1052832                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3855796                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           43056353                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8564145                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           778201                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             32386497                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                792426                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1034997                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                890935                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2600257                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        15152                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          145045                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         3422                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          177                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          898                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4171744                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1368994                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           177                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       304663                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        615501                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 18403441                       # num instructions consuming a value
system.cpu3.iew.wb_count                     32132535                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.859657                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15820656                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.194698                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      32140968                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                40384359                       # number of integer regfile reads
system.cpu3.int_regfile_writes               21420768                       # number of integer regfile writes
system.cpu3.ipc                              0.161696                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.161696                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1811902      5.46%      5.46% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             20192455     60.89%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.35% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9526382     28.72%     95.07% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1633816      4.93%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              33164698                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     946109                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.028528                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 139828     14.78%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                722860     76.40%     91.18% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                83418      8.82%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              32298890                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         232155494                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     32132523                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         58520939                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  38314875                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 33164698                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4741478                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       15464455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            66686                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2023340                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10338640                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    164813330                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.201226                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.657325                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          144318826     87.57%     87.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13561898      8.23%     95.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3795603      2.30%     98.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1380466      0.84%     98.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1286717      0.78%     99.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             207193      0.13%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             173171      0.11%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              67311      0.04%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              22145      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      164813330                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.200952                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          8948843                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1125977                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12035118                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3855796                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu3.numCycles                       165037815                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1688710037                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              128114036                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             18455761                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4299579                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 8765223                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                882169                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 3824                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             56429459                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              46188745                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           31523189                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 17779244                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               3739231                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                890935                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9236339                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                13067428                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        56429447                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27553                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               874                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9409002                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           876                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   204790822                       # The number of ROB reads
system.cpu3.rob.rob_writes                   88647982                       # The number of ROB writes
system.cpu3.timesIdled                           4357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          6430791                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                64415                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6583656                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                143700                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8648538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17218205                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       640361                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       149178                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     63853165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5182581                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128073361                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5331759                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6433803                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2835718                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5733825                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              866                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            539                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2213156                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2213117                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6433803                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           287                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25865114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25865114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    734888832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               734888832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1299                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8648651                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8648651    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8648651                       # Request fanout histogram
system.membus.respLayer1.occupancy        44574064613                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30489405085                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6785812405.737705                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   38006221963.503090                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          118     96.72%     96.72% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     97.54% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 334907477000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    99008540500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 827869113500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      4539183                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         4539183                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      4539183                       # number of overall hits
system.cpu2.icache.overall_hits::total        4539183                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        20320                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         20320                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        20320                       # number of overall misses
system.cpu2.icache.overall_misses::total        20320                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    635045000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    635045000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    635045000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    635045000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      4559503                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      4559503                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      4559503                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      4559503                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004457                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004457                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004457                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004457                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 31252.214567                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 31252.214567                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 31252.214567                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 31252.214567                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          379                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    94.750000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        18246                       # number of writebacks
system.cpu2.icache.writebacks::total            18246                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2042                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2042                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2042                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2042                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        18278                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        18278                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        18278                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        18278                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    558541500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    558541500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    558541500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    558541500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 30558.129992                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30558.129992                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 30558.129992                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30558.129992                       # average overall mshr miss latency
system.cpu2.icache.replacements                 18246                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      4539183                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        4539183                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        20320                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        20320                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    635045000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    635045000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      4559503                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      4559503                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004457                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004457                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 31252.214567                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 31252.214567                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2042                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2042                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        18278                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        18278                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    558541500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    558541500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 30558.129992                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30558.129992                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.141138                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            4362008                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            18246                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           239.066535                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        334632000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.141138                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.973161                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.973161                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          9137284                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         9137284                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8386592                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8386592                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8386592                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8386592                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2129217                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2129217                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2129217                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2129217                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 177171514395                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 177171514395                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 177171514395                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 177171514395                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10515809                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10515809                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10515809                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10515809                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.202478                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.202478                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.202478                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.202478                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83209.703095                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83209.703095                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83209.703095                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83209.703095                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1162165                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        71997                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17434                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            714                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    66.660835                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   100.836134                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       983320                       # number of writebacks
system.cpu2.dcache.writebacks::total           983320                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1541536                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1541536                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1541536                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1541536                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       587681                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       587681                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       587681                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       587681                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  52327878416                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  52327878416                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  52327878416                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  52327878416                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055885                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 89041.296921                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89041.296921                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 89041.296921                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89041.296921                       # average overall mshr miss latency
system.cpu2.dcache.replacements                983320                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7475289                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7475289                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1220419                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1220419                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  88577801000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  88577801000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8695708                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8695708                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.140347                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.140347                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 72579.827912                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72579.827912                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       933808                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       933808                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       286611                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       286611                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  19580585500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  19580585500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.032960                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.032960                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 68317.634355                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 68317.634355                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       911303                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        911303                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       908798                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       908798                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  88593713395                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  88593713395                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1820101                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1820101                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.499312                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.499312                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97484.494239                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97484.494239                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       607728                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       607728                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       301070                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       301070                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  32747292916                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  32747292916                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.165414                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.165414                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 108769.697798                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 108769.697798                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          306                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          212                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4836500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4836500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.409266                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.409266                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22813.679245                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22813.679245                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          112                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          100                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2327000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2327000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.193050                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.193050                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data        23270                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        23270                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1133000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1133000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.448925                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.448925                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6784.431138                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6784.431138                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       984000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       984000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.427419                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.427419                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6188.679245                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6188.679245                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       142000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       142000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       132000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       132000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       495692                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         495692                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       410105                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       410105                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  42115506000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  42115506000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       905797                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       905797                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.452756                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.452756                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 102694.446544                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 102694.446544                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       410105                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       410105                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  41705401000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  41705401000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.452756                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.452756                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 101694.446544                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 101694.446544                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.379227                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9879464                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           997635                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.902884                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        334643500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.379227                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.918101                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.918101                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23842654                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23842654                       # Number of data accesses
system.cpu3.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6645815759.842520                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   37263238230.837112                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          123     96.85%     96.85% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        29000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 334907533000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    82859052500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 844018601500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5779031                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5779031                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5779031                       # number of overall hits
system.cpu3.icache.overall_hits::total        5779031                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6412                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6412                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6412                       # number of overall misses
system.cpu3.icache.overall_misses::total         6412                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    257640000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    257640000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    257640000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    257640000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5785443                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5785443                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5785443                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5785443                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001108                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001108                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001108                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001108                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 40180.910792                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 40180.910792                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 40180.910792                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 40180.910792                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          367                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   122.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5625                       # number of writebacks
system.cpu3.icache.writebacks::total             5625                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          755                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          755                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          755                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          755                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5657                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5657                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5657                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5657                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    214603500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    214603500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    214603500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    214603500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000978                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000978                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000978                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000978                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 37935.920099                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 37935.920099                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 37935.920099                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 37935.920099                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5625                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5779031                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5779031                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6412                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6412                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    257640000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    257640000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5785443                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5785443                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001108                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001108                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 40180.910792                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 40180.910792                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          755                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          755                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5657                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5657                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    214603500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    214603500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000978                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000978                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 37935.920099                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 37935.920099                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.141023                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5614665                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5625                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           998.162667                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        340223000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.141023                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.973157                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.973157                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11576543                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11576543                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7937999                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7937999                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7937999                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7937999                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1995605                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1995605                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1995605                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1995605                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 163711425156                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 163711425156                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 163711425156                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 163711425156                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9933604                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9933604                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9933604                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9933604                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.200894                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.200894                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.200894                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.200894                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 82035.986659                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82035.986659                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 82035.986659                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82035.986659                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1101900                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        32512                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16355                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            287                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    67.373892                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   113.282230                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       811761                       # number of writebacks
system.cpu3.dcache.writebacks::total           811761                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1472134                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1472134                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1472134                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1472134                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       523471                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       523471                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       523471                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       523471                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  44434546537                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  44434546537                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  44434546537                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  44434546537                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.052697                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052697                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.052697                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052697                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 84884.447347                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84884.447347                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 84884.447347                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84884.447347                       # average overall mshr miss latency
system.cpu3.dcache.replacements                811761                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7183332                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7183332                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1169708                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1169708                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  84847465500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  84847465500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8353040                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8353040                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.140034                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.140034                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 72537.304609                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 72537.304609                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       892804                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       892804                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       276904                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       276904                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  18617262000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  18617262000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033150                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033150                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 67233.633317                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 67233.633317                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       754667                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        754667                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       825897                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       825897                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  78863959656                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  78863959656                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1580564                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1580564                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.522533                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.522533                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 95488.855942                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 95488.855942                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       579330                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       579330                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       246567                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       246567                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  25817284537                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  25817284537                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.155999                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.155999                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 104706.974319                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 104706.974319                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          357                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          357                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          199                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          199                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5301500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5301500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          556                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.357914                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.357914                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26640.703518                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26640.703518                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           93                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           93                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2878000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2878000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.190647                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.190647                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 27150.943396                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27150.943396                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          223                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          223                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          172                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1347500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1347500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          395                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          395                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.435443                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.435443                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7834.302326                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7834.302326                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1208500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1208500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.410127                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.410127                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7459.876543                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7459.876543                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       245500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       245500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       222500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       222500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       607236                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         607236                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       298570                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       298570                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  30842031000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  30842031000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       905806                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       905806                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.329618                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.329618                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 103299.162675                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 103299.162675                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       298570                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       298570                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  30543461000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  30543461000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.329618                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.329618                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 102299.162675                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 102299.162675                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.541370                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9367135                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           821887                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.397108                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        340234500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.541370                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.860668                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.860668                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22502633                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22502633                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    617412972.222222                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1587809621.882162                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5430867000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   915764220500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  11113433500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    170958510                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       170958510                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    170958510                       # number of overall hits
system.cpu0.icache.overall_hits::total      170958510                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28197560                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28197560                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28197560                       # number of overall misses
system.cpu0.icache.overall_misses::total     28197560                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 377552574489                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 377552574489                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 377552574489                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 377552574489                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    199156070                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    199156070                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    199156070                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    199156070                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141585                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141585                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141585                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141585                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13389.547695                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13389.547695                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13389.547695                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13389.547695                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2738                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.484848                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26385690                       # number of writebacks
system.cpu0.icache.writebacks::total         26385690                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1811836                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1811836                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1811836                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1811836                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26385724                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26385724                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26385724                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26385724                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 334553347992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 334553347992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 334553347992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 334553347992                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.132488                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.132488                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.132488                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.132488                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12679.331747                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12679.331747                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12679.331747                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12679.331747                       # average overall mshr miss latency
system.cpu0.icache.replacements              26385690                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    170958510                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      170958510                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28197560                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28197560                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 377552574489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 377552574489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    199156070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    199156070                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141585                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141585                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13389.547695                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13389.547695                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1811836                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1811836                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26385724                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26385724                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 334553347992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 334553347992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.132488                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.132488                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12679.331747                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12679.331747                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          197343972                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26385690                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.479205                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        424697862                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       424697862                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    401069265                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       401069265                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    401069265                       # number of overall hits
system.cpu0.dcache.overall_hits::total      401069265                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44921552                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44921552                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44921552                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44921552                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 916084462990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 916084462990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 916084462990                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 916084462990                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    445990817                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    445990817                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    445990817                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    445990817                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.100723                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.100723                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.100723                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.100723                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20392.983372                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20392.983372                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20392.983372                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20392.983372                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4362600                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       107083                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           100196                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1120                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.540660                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.609821                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     34723540                       # number of writebacks
system.cpu0.dcache.writebacks::total         34723540                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10532678                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10532678                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10532678                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10532678                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     34388874                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     34388874                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     34388874                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     34388874                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 530746638728                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 530746638728                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 530746638728                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 530746638728                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.077107                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.077107                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.077107                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.077107                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15433.673075                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15433.673075                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15433.673075                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15433.673075                       # average overall mshr miss latency
system.cpu0.dcache.replacements              34723540                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    286462617                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      286462617                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34701677                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34701677                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 606397023000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 606397023000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    321164294                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    321164294                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108050                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108050                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17474.574010                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17474.574010                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5762445                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5762445                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28939232                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28939232                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 396501307000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 396501307000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090107                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090107                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 13701.168953                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13701.168953                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    114606648                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     114606648                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10219875                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10219875                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 309687439990                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 309687439990                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    124826523                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    124826523                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.081873                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.081873                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30302.468473                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30302.468473                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4770233                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4770233                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5449642                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5449642                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 134245331728                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 134245331728                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.043658                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.043658                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24633.789105                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24633.789105                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1974                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1974                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1408                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1408                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    119763000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    119763000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.416322                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.416322                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 85058.948864                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 85058.948864                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1381                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1381                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1125000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007983                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007983                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41666.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3110                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3110                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          166                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1130000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1130000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3276                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3276                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050672                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050672                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6807.228916                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6807.228916                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          166                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       964000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       964000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.050672                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.050672                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5807.228916                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5807.228916                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       557200                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         557200                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       348861                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       348861                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  33102636000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  33102636000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       906061                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       906061                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385030                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385030                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 94887.751855                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 94887.751855                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       348861                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       348861                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  32753775000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  32753775000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385030                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385030                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 93887.751855                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 93887.751855                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.915499                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          436369136                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         34737502                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.561903                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.915499                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997359                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997359                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        928544606                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       928544606                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26331834                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33513100                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               32960                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              281400                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               14740                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              233101                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4042                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              232288                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60643465                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26331834                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33513100                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              32960                       # number of overall hits
system.l2.overall_hits::.cpu1.data             281400                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              14740                       # number of overall hits
system.l2.overall_hits::.cpu2.data             233101                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4042                       # number of overall hits
system.l2.overall_hits::.cpu3.data             232288                       # number of overall hits
system.l2.overall_hits::total                60643465                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             53889                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1208732                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7276                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            757798                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3538                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            750848                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1615                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            579982                       # number of demand (read+write) misses
system.l2.demand_misses::total                3363678                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            53889                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1208732                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7276                       # number of overall misses
system.l2.overall_misses::.cpu1.data           757798                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3538                       # number of overall misses
system.l2.overall_misses::.cpu2.data           750848                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1615                       # number of overall misses
system.l2.overall_misses::.cpu3.data           579982                       # number of overall misses
system.l2.overall_misses::total               3363678                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4822935995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 122846385127                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    746335499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  90294724154                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    359470497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  89381271617                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    158597498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  70582952129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     379192672516                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4822935995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 122846385127                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    746335499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  90294724154                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    359470497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  89381271617                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    158597498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  70582952129                       # number of overall miss cycles
system.l2.overall_miss_latency::total    379192672516                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26385723                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        34721832                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           40236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1039198                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           18278                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          983949                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          812270                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64007143                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26385723                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       34721832                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          40236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1039198                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          18278                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         983949                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         812270                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64007143                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002042                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.034812                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.180833                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.729214                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.193566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.763096                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.285487                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.714026                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052552                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002042                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.034812                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.180833                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.729214                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.193566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.763096                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.285487                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.714026                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052552                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89497.596819                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101632.442201                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102574.972375                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119154.080842                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101602.740814                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119040.433772                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 98202.785139                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121698.521901                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112731.561260                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89497.596819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101632.442201                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102574.972375                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119154.080842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101602.740814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119040.433772                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 98202.785139                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121698.521901                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112731.561260                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             435823                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7832                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      55.646450                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4595717                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2835718                       # number of writebacks
system.l2.writebacks::total                   2835718                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            913                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         132180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1219                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          51819                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            809                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          45055                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            322                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          45038                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              277355                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           913                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        132180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1219                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         51819                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           809                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         45055                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           322                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         45038                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             277355                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        52976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1076552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       705979                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       705793                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       534944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3086323                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        52976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1076552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       705979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       705793                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       534944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5702517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8788840                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4225055998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 101479493788                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    594677000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  77856424300                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    268239998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  77423224763                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    124104498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  60491059291                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 322462279636                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4225055998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 101479493788                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    594677000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  77856424300                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    268239998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  77423224763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    124104498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  60491059291                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 542611558460                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 865073838096                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.031005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.150537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.679350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.149305                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.717306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.228566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.658579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.048218                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.031005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.150537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.679350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.149305                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.717306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.228566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.658579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.137310                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79754.152786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94263.439005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 98180.122173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110281.501716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 98292.414071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109696.787533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95981.823666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 113079.236875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104481.053874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79754.152786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94263.439005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 98180.122173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110281.501716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 98292.414071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109696.787533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95981.823666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 113079.236875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95152.992698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98428.670689                       # average overall mshr miss latency
system.l2.replacements                       13741654                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8809034                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8809034                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8809034                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8809034                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     54948051                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         54948051                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     54948051                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     54948051                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5702517                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5702517                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 542611558460                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 542611558460                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95152.992698                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95152.992698                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  113                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 84                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       361000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              197                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.196078                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.358491                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.240000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.426396                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6976.744186                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3050                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1605.263158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4297.619048                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       868000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       200000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       385499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       238500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1691999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.196078                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.358491                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.240000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.426396                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20186.046512                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20289.421053                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        19875                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20142.845238                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.307692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.343750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.676471                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.537037                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       318999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       159500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       221500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       466000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1165999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.307692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.343750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.676471                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.537037                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19937.437500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20136.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20260.869565                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20103.431034                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          5091779                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           121211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            91845                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            93153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5397988                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         696155                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         597834                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         605900                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         442680                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2342569                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  75334997844                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  71396990366                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  71995654844                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  54137732357                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  272865375411                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5787934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       719045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       697745                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       535833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7740557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.120277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.831428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.868369                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.826153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.302636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108215.839639                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119426.112208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 118824.318937                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 122295.410583                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116481.254303                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        65911                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        23408                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        21690                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        21269                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           132278                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       630244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       574426                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       584210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       421411                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2210291                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  63282837907                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  63062332416                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  63679738402                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  47559566414                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 237584475139                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.108889                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.798874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.837283                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.786460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.285547                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100410.060083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109783.213880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109001.452221                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 112857.914041                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107490.133715                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26331834                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         32960                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         14740                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4042                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26383576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        53889                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7276                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3538                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1615                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            66318                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4822935995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    746335499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    359470497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    158597498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6087339489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26385723                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        40236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        18278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26449894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002042                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.180833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.193566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.285487                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89497.596819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102574.972375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101602.740814                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 98202.785139                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91790.154845                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          913                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1219                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          809                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          322                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3263                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        52976                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6057                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2729                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        63055                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4225055998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    594677000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    268239998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    124104498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5212077494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.150537                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.149305                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.228566                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79754.152786                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 98180.122173                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 98292.414071                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95981.823666                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82659.225977                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     28421321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       160189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       141256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       139135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          28861901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       512577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       159964                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       144948                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       137302                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          954791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  47511387283                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  18897733788                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  17385616773                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16445219772                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 100239957616                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28933898                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       320153                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       286204                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       276437                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29816692                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.017715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.499649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.506450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.496685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.032022                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92691.219627                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118137.417094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 119943.819666                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 119774.073007                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104986.282460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        66269                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        28411                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        23365                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        23769                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       141814                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       446308                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       131553                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       121583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       113533                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       812977                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  38196655881                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14794091884                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  13743486361                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  12931492877                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  79665727003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.015425                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.410907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.424812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.410701                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027266                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85583.623599                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112457.274893                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113037.894780                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113900.741432                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97992.596350                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          353                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           27                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               398                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          335                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           89                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           66                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           60                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             550                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12481972                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2672474                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      2202975                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      2507469                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     19864890                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          688                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          116                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           78                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           948                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.486919                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.767241                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.846154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.909091                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.580169                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 37259.617910                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 30027.797753                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 33378.409091                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 41791.150000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 36117.981818                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          172                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           36                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           30                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           36                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          274                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          163                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           53                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          276                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3360987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1102997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       753495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       523245                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5740724                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.236919                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.456897                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.461538                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.363636                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.291139                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20619.552147                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20811.264151                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20930.416667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21801.875000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20799.724638                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999932                       # Cycle average of tags in use
system.l2.tags.total_refs                   133047942                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13742315                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.681625                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.091635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.025350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.836830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.018929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.476355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.005289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.452283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.001998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.320236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.771026                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.454557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.047271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.184950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.293297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1035866251                       # Number of tag accesses
system.l2.tags.data_accesses               1035866251                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3390592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      69052288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        387648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      45235200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        174720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      45219008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         82752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      34283840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    355576832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          553402880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3390592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       387648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       174720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        82752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4035712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    181485952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       181485952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          52978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1078942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         706800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         706547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         535685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5555888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8646920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2835718                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2835718                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3658079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         74499895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           418230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         48803852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           188504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         48786383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            89280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         36988528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    383628660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             597061411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3658079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       418230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       188504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        89280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4354094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195803568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195803568                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195803568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3658079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        74499895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          418230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        48803852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          188504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        48786383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           89280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        36988528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    383628660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            792864979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2763155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     52978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    995349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6057.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    700683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2730.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    696924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    524301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5538580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003645533750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       170493                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       170493                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14253544                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2609053                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8646920                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2835718                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8646920                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2835718                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 128025                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 72563                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            404471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            434585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            460113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            578600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            666019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            545922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            616294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            591315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            698024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            609802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           539243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           473166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           512655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           438602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           516428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           433656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            137049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            138274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            137800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            163659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            185963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            216918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            216792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            214093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            220575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           181691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           164338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           159625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           151101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           183364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           145527                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 400760406367                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                42594475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            560489687617                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47043.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65793.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6410832                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1595748                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8646920                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2835718                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  863695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  854043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1030552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  969083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  964753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  891265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  733899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  612329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  467131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  315601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 253991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 224924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 127251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  73116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  54728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  32623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  24736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  17319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  55919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  97820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 138648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 167840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 183476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 189909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 191764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 192804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 195269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 188688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 185759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 182247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 177970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 174114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 175796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  26201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  13063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  13094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  14426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     22                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3275435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.443255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.450723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   206.366244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       950570     29.02%     29.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1606072     49.03%     78.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       241270      7.37%     85.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       203992      6.23%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        76433      2.33%     93.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38585      1.18%     95.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        31767      0.97%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        21578      0.66%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       105168      3.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3275435                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       170493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.965453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    276.924020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       170488    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        170493                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       170493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.206706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.191634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.739278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           156219     91.63%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              646      0.38%     92.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8987      5.27%     97.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2929      1.72%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1110      0.65%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              353      0.21%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              164      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               56      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        170493                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              545209280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8193600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176840320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               553402880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            181485952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       588.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    597.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  926877560500                       # Total gap between requests
system.mem_ctrls.avgGap                      80719.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3390592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     63702336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       387648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     44843712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       174720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     44603136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        82752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     33555264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    354469120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176840320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3658079.343446983024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 68727879.807101279497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 418229.955514711328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 48381479.266949720681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 188503.843248334480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 48121923.975092403591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 89280.391692343037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 36202473.816463373601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 382433559.025040447712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190791437.507241934538                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        52978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1078942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       706800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2730                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       706547                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1293                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       535685                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5555888                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2835718                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2025208168                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  57234273576                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    336865792                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  48303629949                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    152236814                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  47906382769                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     69341644                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  38139753962                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 366321994943                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22193883814254                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38227.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53046.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     55615.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68341.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     55764.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67803.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53628.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     71198.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65934.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7826548.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11850543600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6298698120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30142052640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7414039080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     73166745600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     132741140010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     244139006880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       505752225930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.651547                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 633311844389                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  30950400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 262615409611                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11536133700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6131577705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30682857660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7009499520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     73166745600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     251424431010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     144195182880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       524146428075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.496887                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 372297109225                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  30950400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 523630144775                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6531012023.809524                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   37397447538.634163                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          122     96.83%     96.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        59000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 334907501500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   103970139000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 822907515000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8734480                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8734480                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8734480                       # number of overall hits
system.cpu1.icache.overall_hits::total        8734480                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        44834                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         44834                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        44834                       # number of overall misses
system.cpu1.icache.overall_misses::total        44834                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1343068000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1343068000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1343068000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1343068000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8779314                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8779314                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8779314                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8779314                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005107                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005107                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005107                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005107                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29956.461614                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29956.461614                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29956.461614                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29956.461614                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        40204                       # number of writebacks
system.cpu1.icache.writebacks::total            40204                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4598                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4598                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4598                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4598                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        40236                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        40236                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        40236                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        40236                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1184441000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1184441000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1184441000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1184441000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004583                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004583                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004583                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004583                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29437.344666                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29437.344666                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29437.344666                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29437.344666                       # average overall mshr miss latency
system.cpu1.icache.replacements                 40204                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8734480                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8734480                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        44834                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        44834                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1343068000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1343068000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8779314                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8779314                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005107                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005107                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29956.461614                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29956.461614                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4598                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4598                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        40236                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        40236                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1184441000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1184441000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004583                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004583                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29437.344666                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29437.344666                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.141351                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8552144                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            40204                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           212.718734                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        328742000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.141351                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.973167                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.973167                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17598864                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17598864                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     11134893                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11134893                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     11134893                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11134893                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2319042                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2319042                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2319042                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2319042                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 187979545785                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 187979545785                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 187979545785                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 187979545785                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     13453935                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13453935                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     13453935                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13453935                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.172369                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.172369                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.172369                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.172369                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81059.138120                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81059.138120                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81059.138120                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81059.138120                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1366556                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        62773                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21477                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            584                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.628812                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   107.488014                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1039379                       # number of writebacks
system.cpu1.dcache.writebacks::total          1039379                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1676413                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1676413                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1676413                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1676413                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       642629                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       642629                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       642629                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       642629                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55506952018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55506952018                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55506952018                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55506952018                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047765                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047765                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047765                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047765                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86374.801041                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86374.801041                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86374.801041                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86374.801041                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1039379                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9415897                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9415897                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1322089                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1322089                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  94323077000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  94323077000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10737986                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10737986                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.123123                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.123123                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71343.969279                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71343.969279                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1001527                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1001527                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       320562                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       320562                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  21361024500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21361024500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029853                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029853                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66636.171786                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66636.171786                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1718996                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1718996                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       996953                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       996953                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  93656468785                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  93656468785                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2715949                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2715949                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.367074                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.367074                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 93942.712229                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93942.712229                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       674886                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       674886                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       322067                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       322067                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  34145927518                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  34145927518                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.118584                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.118584                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 106021.192851                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 106021.192851                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          310                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          310                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4541000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4541000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          517                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.400387                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.400387                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 21937.198068                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21937.198068                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           99                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          108                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2718500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2718500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.208897                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.208897                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 25171.296296                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25171.296296                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          202                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          166                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       956000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       956000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.451087                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.451087                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5759.036145                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5759.036145                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       821000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       821000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.437500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.437500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5099.378882                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5099.378882                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       295500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       295500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       269500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       269500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       494843                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         494843                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       410969                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       410969                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  40474446000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  40474446000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       905812                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       905812                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.453702                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.453702                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98485.399142                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98485.399142                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       410968                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       410968                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  40063473500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  40063473500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.453701                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.453701                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97485.627835                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97485.627835                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.428651                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           12683598                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1053472                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.039806                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        328753500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.428651                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.888395                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.888395                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29774766                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29774766                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926877654000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          56268757                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11644752                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55198719                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10905936                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9249828                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              47                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             976                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           589                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1565                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7790738                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7790738                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26449894                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29818864                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          948                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          948                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79157135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    104184055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       120676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3132652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        54802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2965495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2446509                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192078263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3377370368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4444504320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5148160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133029568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2337536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    125905664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       722048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    103938624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8192956288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23045201                       # Total snoops (count)
system.tol2bus.snoopTraffic                 184843328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         87054942                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074921                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.308960                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81239707     93.32%     93.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5456415      6.27%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  93716      0.11%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 182076      0.21%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  83007      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           87054942                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128046157291                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1498510591                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          27859945                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1234648626                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8655557                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52108799428                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39583196666                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1582451612                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          61043952                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            70530                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3011222318500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51902                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741120                       # Number of bytes of host memory used
host_op_rate                                    51959                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 71350.04                       # Real time elapsed on the host
host_tick_rate                               29212943                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3703226549                       # Number of instructions simulated
sim_ops                                    3707276723                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.084345                       # Number of seconds simulated
sim_ticks                                2084344664500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.085757                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              107651339                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           110882731                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6477164                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        124992802                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            172275                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         185390                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13115                       # Number of indirect misses.
system.cpu0.branchPred.lookups              125520115                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10635                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        104209                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6462375                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  86615416                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19717244                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         322847                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      114702691                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           651709519                       # Number of instructions committed
system.cpu0.commit.committedOps             651813633                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4136779054                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.157565                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.946877                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3969536029     95.96%     95.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     66341293      1.60%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12342970      0.30%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4478113      0.11%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4030082      0.10%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3909241      0.09%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     41020998      0.99%     99.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     15403084      0.37%     99.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19717244      0.48%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4136779054                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 213858775                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              398881                       # Number of function calls committed.
system.cpu0.commit.int_insts                541715017                       # Number of committed integer instructions.
system.cpu0.commit.loads                    177990313                       # Number of loads committed
system.cpu0.commit.membars                     204855                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       205866      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       337979260     51.85%     51.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13977      0.00%     51.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      85105314     13.06%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      18575055      2.85%     67.79% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      6191760      0.95%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       6188849      0.95%     69.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      6192147      0.95%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       99181564     15.22%     85.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        572195      0.09%     85.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     78912958     12.11%     98.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     12691698      1.95%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        651813633                       # Class of committed instruction
system.cpu0.commit.refs                     191358415                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  651709519                       # Number of Instructions Simulated
system.cpu0.committedOps                    651813633                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.394756                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.394756                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3897302341                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15002                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            92536890                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             824990449                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                47256824                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                150075329                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6919960                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                26506                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             53805655                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  125520115                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 24186807                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   4119888832                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               208639                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          124                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     951966796                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 127                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          743                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               13869704                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.030119                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28535431                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         107823614                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.228425                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4155360109                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.229125                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.740183                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              3562849343     85.74%     85.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               449164559     10.81%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21192309      0.51%     97.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                89470435      2.15%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4949177      0.12%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  384067      0.01%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                21047566      0.51%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6285695      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   16958      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4155360109                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                229822512                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               205958376                       # number of floating regfile writes
system.cpu0.idleCycles                       12163460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6823250                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                94980351                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.296209                       # Inst execution rate
system.cpu0.iew.exec_refs                   743451942                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  13630190                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1806485158                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            208692230                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            134989                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5400890                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            15678993                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          764817559                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            729821752                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5858387                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1234458355                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              11311168                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1233391573                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6919960                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1257579728                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     52884336                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          202543                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          313                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       533587                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30701917                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2310891                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        533587                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2049192                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4774058                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                587107720                       # num instructions consuming a value
system.cpu0.iew.wb_count                    689282843                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827525                       # average fanout of values written-back
system.cpu0.iew.wb_producers                485846424                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.165394                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     690369928                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1291690211                       # number of integer regfile reads
system.cpu0.int_regfile_writes              376002471                       # number of integer regfile writes
system.cpu0.ipc                              0.156378                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.156378                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           210556      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            368549639     29.71%     29.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               15101      0.00%     29.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2037      0.00%     29.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           86190165      6.95%     36.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                995      0.00%     36.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           20631938      1.66%     38.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           6474595      0.52%     38.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     38.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            6188849      0.50%     39.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           6407250      0.52%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           447699574     36.10%     75.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             583228      0.05%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      284400873     22.93%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      12961939      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1240316741                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              491490175                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          915159975                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    218813602                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         294510077                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  175340525                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.141368                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5483913      3.13%      3.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3759      0.00%      3.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                69388      0.04%      3.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               28454      0.02%      3.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             32938549     18.79%     21.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               33617      0.02%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             101605890     57.95%     79.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17153      0.01%     79.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         35159801     20.05%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             923956535                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5899646617                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    470469241                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        583844184                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 764445517                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1240316741                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             372042                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      113003929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3472475                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         49195                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    105993111                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4155360109                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.298486                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.032382                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3710664915     89.30%     89.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          155683956      3.75%     93.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           72519732      1.75%     94.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           44625337      1.07%     95.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           96000084      2.31%     98.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           52852517      1.27%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           10644909      0.26%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5364337      0.13%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            7004322      0.17%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4155360109                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.297615                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          8128757                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5350737                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           208692230                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           15678993                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              230647440                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             122254119                       # number of misc regfile writes
system.cpu0.numCycles                      4167523569                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1165846                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             3212902810                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            551987080                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             163645030                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                70587408                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             607417594                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              5113104                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1126816682                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             791635742                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          672250452                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                167758275                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3438631                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6919960                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            696617991                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               120263377                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        286865333                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       839951349                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        573665                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             15115                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                346123852                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         14929                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4883523196                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1551634157                       # The number of ROB writes
system.cpu0.timesIdled                         161271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 4535                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.361630                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              107162184                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           108947141                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6449029                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        124321132                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            138548                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         144863                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6315                       # Number of indirect misses.
system.cpu1.branchPred.lookups              124752628                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3117                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        102867                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          6437585                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  85914853                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19680509                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         321091                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      114184159                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           647288520                       # Number of instructions committed
system.cpu1.commit.committedOps             647394611                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   4134600985                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.156580                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.944175                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3968636475     95.99%     95.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     65813814      1.59%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     12175158      0.29%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4388154      0.11%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3978680      0.10%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3897033      0.09%     98.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     40996072      0.99%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     15035090      0.36%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19680509      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   4134600985                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 213044031                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              329903                       # Number of function calls committed.
system.cpu1.commit.int_insts                537718847                       # Number of committed integer instructions.
system.cpu1.commit.loads                    176860872                       # Number of loads committed
system.cpu1.commit.membars                     206818                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       206818      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       335438400     51.81%     51.85% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            540      0.00%     51.85% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      84706720     13.08%     64.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      18564958      2.87%     67.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      6187568      0.96%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      6187568      0.96%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       98442090     15.21%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        262060      0.04%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     78521649     12.13%     98.04% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     12686768      1.96%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        647394611                       # Class of committed instruction
system.cpu1.commit.refs                     189912567                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  647288520                       # Number of Instructions Simulated
system.cpu1.committedOps                    647394611                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.419557                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.419557                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3899964006                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                11500                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            91987566                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             819974718                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                44261349                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                148310906                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               6890216                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                27782                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             53664872                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  124752628                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23872813                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   4120675684                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               193004                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     947038484                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13803320                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.030022                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25513993                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         107300732                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.227911                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        4153091349                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.228067                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.738574                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              3563593301     85.81%     85.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               446924525     10.76%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21012892      0.51%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                89077811      2.14%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 4893696      0.12%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  360839      0.01%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                20978918      0.51%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 6246397      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2970      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          4153091349                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                228969193                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               205118211                       # number of floating regfile writes
system.cpu1.idleCycles                        2214038                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             6796158                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                94230182                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.296053                       # Inst execution rate
system.cpu1.iew.exec_refs                   742363804                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13309133                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1811976706                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            207431988                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            132808                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          5366911                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15339150                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          759878813                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            729054671                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5830096                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1230190394                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              11345330                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1230777580                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               6890216                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1255028176                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     52890119                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          193103                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       528394                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     30571116                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2287455                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        528394                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      2027455                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4768703                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                584126880                       # num instructions consuming a value
system.cpu1.iew.wb_count                    684591412                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.826943                       # average fanout of values written-back
system.cpu1.iew.wb_producers                483039769                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.164751                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     685675563                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1286510677                       # number of integer regfile reads
system.cpu1.int_regfile_writes              373179607                       # number of integer regfile writes
system.cpu1.ipc                              0.155774                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.155774                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           210825      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            365809586     29.60%     29.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 547      0.00%     29.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.61% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           85783394      6.94%     36.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.55% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           20608147      1.67%     38.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           6467442      0.52%     38.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            6188800      0.50%     39.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           6401328      0.52%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           447043764     36.17%     75.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             267723      0.02%     75.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      284283496     23.00%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      12954766      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1236020490                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              491041380                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          914141343                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    217964662                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         293378773                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  175515891                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.142001                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                5446583      3.10%      3.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 3829      0.00%      3.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                70500      0.04%      3.15% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               28484      0.02%      3.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             32997396     18.80%     21.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               33992      0.02%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             101715246     57.95%     79.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   55      0.00%     79.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         35219806     20.07%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             920284176                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5889978231                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    466626750                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        579511809                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 759508177                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1236020490                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             370636                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      112484202                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3471354                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         49545                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    105643920                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   4153091349                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.297615                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.031241                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3710515754     89.34%     89.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          154522792      3.72%     93.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           72036182      1.73%     94.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           44412768      1.07%     95.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           95907663      2.31%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           52842049      1.27%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           10587772      0.25%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            5311451      0.13%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            6954918      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     4153091349                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.297456                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8098159                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         5326161                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           207431988                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15339150                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              229789294                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             121835614                       # number of misc regfile writes
system.cpu1.numCycles                      4155305387                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13284329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             3215290518                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            548545480                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             163715439                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                67485980                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             608535319                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              5090826                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1119890318                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             786634107                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          668353790                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                165955183                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2631354                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               6890216                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            696931177                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               119808310                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        285792571                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       834097747                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        538275                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             14928                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                345312913                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         14885                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4876464691                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1541667777                       # The number of ROB writes
system.cpu1.timesIdled                          32163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.485077                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits              107243974                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups           112314905                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          6446074                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        124388494                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            138189                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         141930                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3741                       # Number of indirect misses.
system.cpu2.branchPred.lookups              124816214                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2550                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        103218                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          6434100                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  85944964                       # Number of branches committed
system.cpu2.commit.bw_lim_events             19680548                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         321565                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      114326394                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           647516324                       # Number of instructions committed
system.cpu2.commit.committedOps             647622987                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   4132522865                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.156714                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.944573                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   3966505658     95.98%     95.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     65821890      1.59%     97.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     12186057      0.29%     97.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4402702      0.11%     97.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      3975047      0.10%     98.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      3902140      0.09%     98.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     40976156      0.99%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7     15072667      0.36%     99.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     19680548      0.48%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   4132522865                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 213122732                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              329215                       # Number of function calls committed.
system.cpu2.commit.int_insts                537902375                       # Number of committed integer instructions.
system.cpu2.commit.loads                    176925378                       # Number of loads committed
system.cpu2.commit.membars                     207872                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       207872      0.03%      0.03% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       335552314     51.81%     51.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            582      0.00%     51.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             672      0.00%     51.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      84742091     13.09%     64.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     64.93% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt      18570252      2.87%     67.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      6190224      0.96%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      6190224      0.96%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       98476879     15.21%     85.87% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        261936      0.04%     85.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     78551717     12.13%     98.04% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     12689424      1.96%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        647622987                       # Class of committed instruction
system.cpu2.commit.refs                     189979956                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  647516324                       # Number of Instructions Simulated
system.cpu2.committedOps                    647622987                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.414624                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.414624                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           3897633274                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                12077                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            92046660                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             820331439                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                44269903                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                148584363                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               6885667                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                29718                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             53650640                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  124816214                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 23869055                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   4118708905                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               192209                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     947508446                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               13795282                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.030050                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          25417291                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches         107382163                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.228119                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        4151023847                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.228295                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.738819                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              3561170923     85.79%     85.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               447212674     10.77%     96.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                21002437      0.51%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                89159324      2.15%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 4896457      0.12%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  361595      0.01%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                20975135      0.51%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 6243122      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2180      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          4151023847                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                229063521                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               205200993                       # number of floating regfile writes
system.cpu2.idleCycles                        2550016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             6792828                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                94268577                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.296165                       # Inst execution rate
system.cpu2.iew.exec_refs                   742128850                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  13312205                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1812297761                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            207541044                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            131775                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          5352565                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            15341400                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          760243836                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            728816645                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          5828898                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts           1230141345                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents              11356273                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents           1229771003                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               6885667                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles           1254032274                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     52881069                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          192960                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       527779                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     30615666                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2286822                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        527779                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      2021636                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       4771192                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                584486827                       # num instructions consuming a value
system.cpu2.iew.wb_count                    684851171                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.826784                       # average fanout of values written-back
system.cpu2.iew.wb_producers                483244270                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.164882                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     685935568                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads              1286477759                       # number of integer regfile reads
system.cpu2.int_regfile_writes              373313200                       # number of integer regfile writes
system.cpu2.ipc                              0.155894                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.155894                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           211371      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            365939248     29.61%     29.62% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 587      0.00%     29.62% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  672      0.00%     29.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           85820330      6.94%     36.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     36.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt           20616088      1.67%     38.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           6470532      0.52%     38.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     38.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            6188800      0.50%     39.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           6404923      0.52%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     39.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           446904924     36.16%     75.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             267345      0.02%     75.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      284187355     22.99%     98.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      12958068      1.05%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total            1235970243                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              490971038                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          914026968                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    218051240                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         293524960                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  175406875                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.141918                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                5445810      3.10%      3.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.10% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 3725      0.00%      3.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.11% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                71242      0.04%      3.15% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult               28444      0.02%      3.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             32978276     18.80%     21.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc               33952      0.02%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead             101636074     57.94%     79.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   49      0.00%     79.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         35209303     20.07%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             920194709                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        5887816650                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    466799931                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        579866738                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 759873216                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued               1235970243                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             370620                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      112620849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          3472410                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         49055                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined    105795440                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   4151023847                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.297751                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.031435                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         3708427476     89.34%     89.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          154549352      3.72%     93.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           72043592      1.74%     94.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           44441755      1.07%     95.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           95897052      2.31%     98.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           52797202      1.27%     99.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6           10593993      0.26%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            5317134      0.13%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            6956291      0.17%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     4151023847                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.297568                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8100944                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         5328588                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           207541044                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           15341400                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              229881057                       # number of misc regfile reads
system.cpu2.misc_regfile_writes             121881591                       # number of misc regfile writes
system.cpu2.numCycles                      4153573863                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15015839                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             3214366589                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            548739300                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             163766139                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                67493604                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             607091756                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              5087740                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups           1120395930                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             786982859                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          668650352                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                166212880                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2728505                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               6885667                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            695595912                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               119911052                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        285903022                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       834492908                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        469195                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             13661                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                345224795                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         13632                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  4874765269                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1542419268                       # The number of ROB writes
system.cpu2.timesIdled                          32954                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.450299                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits              107146030                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups           113441706                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          6430594                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted        124266766                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            138252                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         141593                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3341                       # Number of indirect misses.
system.cpu3.branchPred.lookups              124693782                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2376                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        103206                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          6419170                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  85930545                       # Number of branches committed
system.cpu3.commit.bw_lim_events             19661986                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         321538                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      113963527                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           647403808                       # Number of instructions committed
system.cpu3.commit.committedOps             647510539                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   4131845561                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.156712                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.944541                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   3965853240     95.98%     95.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     65814454      1.59%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     12179703      0.29%     97.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4390788      0.11%     97.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3989636      0.10%     98.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      3896104      0.09%     98.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     40988187      0.99%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7     15071463      0.36%     99.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     19661986      0.48%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   4131845561                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 213073655                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              328806                       # Number of function calls committed.
system.cpu3.commit.int_insts                537821237                       # Number of committed integer instructions.
system.cpu3.commit.loads                    176897764                       # Number of loads committed
system.cpu3.commit.membars                     207923                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       207923      0.03%      0.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       335509381     51.82%     51.85% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            524      0.00%     51.85% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             672      0.00%     51.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      84724409     13.08%     64.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     64.93% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt      18561130      2.87%     67.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      6185648      0.96%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       6188800      0.96%     69.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      6185648      0.96%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       98457798     15.21%     85.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        260586      0.04%     85.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     78543172     12.13%     98.04% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     12684848      1.96%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        647510539                       # Class of committed instruction
system.cpu3.commit.refs                     189946404                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  647403808                       # Number of Instructions Simulated
system.cpu3.committedOps                    647510539                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.414548                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.414548                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           3897543453                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                11491                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            91987164                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             819731086                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                44217899                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                148002279                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               6869329                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                29704                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             53658983                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  124693782                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 23826189                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   4117982644                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               192301                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     946582893                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               13761506                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.030026                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25428546                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches         107284282                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.227938                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        4150291943                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.228112                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.738492                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              3560967540     85.80%     85.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               446818366     10.77%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                20997431      0.51%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                89081254      2.15%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 4884913      0.12%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  361114      0.01%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                20941308      0.50%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 6237897      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2120      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          4150291943                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                228981764                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               205135704                       # number of floating regfile writes
system.cpu3.idleCycles                        2510945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             6775728                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                94229114                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.296197                       # Inst execution rate
system.cpu3.iew.exec_refs                   742206465                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  13304711                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1811524312                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            207413814                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            131716                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          5335202                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            15329161                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          759772902                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            728901754                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          5813242                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts           1230047879                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents              11349406                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents           1230629038                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               6869329                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles           1254871924                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     52877381                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          193215                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       526037                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     30516050                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2280521                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        526037                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      2017187                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4758541                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                584280496                       # num instructions consuming a value
system.cpu3.iew.wb_count                    684623005                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.827038                       # average fanout of values written-back
system.cpu3.iew.wb_producers                483222423                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.164858                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     685701413                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads              1286377137                       # number of integer regfile reads
system.cpu3.int_regfile_writes              373190628                       # number of integer regfile writes
system.cpu3.ipc                              0.155896                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.155896                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           211378      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            365810590     29.60%     29.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 528      0.00%     29.62% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  672      0.00%     29.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           85797454      6.94%     36.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     36.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt           20599125      1.67%     38.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           6465396      0.52%     38.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     38.75% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            6188800      0.50%     39.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           6398383      0.52%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     39.77% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           446948369     36.16%     75.93% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             265969      0.02%     75.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      284222928     23.00%     98.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      12951529      1.05%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total            1235861121                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              490894509                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          913928455                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    217979668                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         293231175                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  175393668                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.141920                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                5451320      3.11%      3.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 3776      0.00%      3.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.11% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                70765      0.04%      3.15% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult               28817      0.02%      3.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             32921378     18.77%     21.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc               34139      0.02%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.96% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead             101671402     57.97%     79.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   52      0.00%     79.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         35212018     20.08%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             920148902                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        5886946092                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    466643337                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        579329321                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 759402808                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued               1235861121                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             370094                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      112262363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          3466694                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         48556                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined    105455229                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   4150291943                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.297777                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.031675                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         3707934720     89.34%     89.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          154348916      3.72%     93.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72014396      1.74%     94.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           44370657      1.07%     95.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           95902670      2.31%     98.18% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           52824796      1.27%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6           10598017      0.26%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            5333488      0.13%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            6964283      0.17%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     4150291943                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.297597                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          8094790                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         5327334                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           207413814                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           15329161                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              229801465                       # number of misc regfile reads
system.cpu3.misc_regfile_writes             121845635                       # number of misc regfile writes
system.cpu3.numCycles                      4152802888                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15787174                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             3214493690                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            548646893                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             163841947                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                67445736                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             606786795                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              5070898                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups           1119618024                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             786440105                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          668191284                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                165654832                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2844936                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               6869329                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            695376180                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               119544391                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        285658093                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       833959931                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        452176                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             13573                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                345459688                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         13548                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  4873632681                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1541414703                       # The number of ROB writes
system.cpu3.timesIdled                          32181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued        128422231                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             23477053                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           453420928                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull          272750192                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               9583968                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    342463822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     669739856                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     27029267                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     15999958                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    277015511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    226467298                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    552055737                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      242467256                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          341120497                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5468813                       # Transaction distribution
system.membus.trans_dist::CleanEvict        321809045                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           136991                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9613                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1194855                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1192153                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     341120503                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1012052477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1012052477                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  22258013632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             22258013632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           127566                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         342461969                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               342461969    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           342461969                       # Request fanout histogram
system.membus.respLayer1.occupancy       1746349863231                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             83.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        838746380564                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              40.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               3682                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1842                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4103503.528773                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   5805972.890356                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1842    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     53456000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1842                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   2076786011000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7558653500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     23831719                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        23831719                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     23831719                       # number of overall hits
system.cpu2.icache.overall_hits::total       23831719                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        37336                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         37336                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        37336                       # number of overall misses
system.cpu2.icache.overall_misses::total        37336                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2177757000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2177757000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2177757000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2177757000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     23869055                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     23869055                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     23869055                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     23869055                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001564                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001564                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001564                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001564                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 58328.610456                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58328.610456                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 58328.610456                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58328.610456                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          661                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    50.846154                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        35541                       # number of writebacks
system.cpu2.icache.writebacks::total            35541                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1795                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1795                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1795                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1795                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        35541                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        35541                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        35541                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        35541                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2041385000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2041385000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2041385000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2041385000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001489                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001489                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001489                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001489                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 57437.466588                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 57437.466588                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 57437.466588                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 57437.466588                       # average overall mshr miss latency
system.cpu2.icache.replacements                 35541                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     23831719                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       23831719                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        37336                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        37336                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2177757000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2177757000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     23869055                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     23869055                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001564                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001564                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 58328.610456                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58328.610456                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1795                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1795                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        35541                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        35541                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2041385000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2041385000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001489                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001489                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 57437.466588                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 57437.466588                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24062713                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            35573                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           676.431929                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         47773651                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        47773651                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     95326084                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        95326084                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     95326084                       # number of overall hits
system.cpu2.dcache.overall_hits::total       95326084                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data    106752045                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total     106752045                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data    106752045                       # number of overall misses
system.cpu2.dcache.overall_misses::total    106752045                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 10849173400197                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 10849173400197                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 10849173400197                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 10849173400197                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    202078129                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    202078129                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    202078129                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    202078129                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.528271                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.528271                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.528271                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.528271                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 101629.654029                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101629.654029                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 101629.654029                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101629.654029                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   3245124805                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       643993                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         53479684                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7668                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    60.679581                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.984481                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     63162636                       # number of writebacks
system.cpu2.dcache.writebacks::total         63162636                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     43577259                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     43577259                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     43577259                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     43577259                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     63174786                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     63174786                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     63174786                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     63174786                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 7443948164842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 7443948164842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 7443948164842                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 7443948164842                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.312626                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.312626                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.312626                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.312626                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 117830.999298                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 117830.999298                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 117830.999298                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 117830.999298                       # average overall mshr miss latency
system.cpu2.dcache.replacements              63162619                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     85970635                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       85970635                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data    103163113                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total    103163113                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 10612645605500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 10612645605500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    189133748                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    189133748                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.545451                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.545451                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 102872.483167                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102872.483167                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     40725585                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     40725585                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     62437528                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     62437528                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 7406194854500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 7406194854500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.330124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.330124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 118617.682213                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 118617.682213                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      9355449                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       9355449                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      3588932                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      3588932                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 236527794697                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 236527794697                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     12944381                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12944381                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.277258                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.277258                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 65904.785796                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65904.785796                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      2851674                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      2851674                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       737258                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       737258                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  37753310342                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  37753310342                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056956                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056956                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 51207.732357                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 51207.732357                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         6714                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         6714                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         2157                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2157                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     69549500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     69549500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         8871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         8871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.243152                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.243152                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 32243.625406                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 32243.625406                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          440                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          440                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1717                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1717                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     45932000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     45932000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.193552                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.193552                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 26751.310425                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26751.310425                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         3200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         3200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         3077                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         3077                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     22673500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     22673500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         6277                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         6277                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.490202                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.490202                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7368.703282                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7368.703282                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2970                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2970                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     20049500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     20049500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.473156                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.473156                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6750.673401                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6750.673401                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3920000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3920000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3574000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3574000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         2439                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           2439                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       100779                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       100779                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   3065786999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   3065786999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       103218                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       103218                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.976370                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.976370                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 30420.891247                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 30420.891247                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       100778                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       100778                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   2965007999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   2965007999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.976361                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.976361                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 29421.183185                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 29421.183185                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.962489                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          158644369                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         63243988                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.508450                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.962489                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998828                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998828                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        467636951                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       467636951                       # Number of data accesses
system.cpu3.numPwrStateTransitions               3880                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1941                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4092833.848532                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   5688925.875560                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1941    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     53362000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1941                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   2076400474000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7944190500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     23789335                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        23789335                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     23789335                       # number of overall hits
system.cpu3.icache.overall_hits::total       23789335                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        36854                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         36854                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        36854                       # number of overall misses
system.cpu3.icache.overall_misses::total        36854                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   2185671000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2185671000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   2185671000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2185671000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     23826189                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     23826189                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     23826189                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     23826189                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001547                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001547                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001547                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001547                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 59306.208281                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59306.208281                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 59306.208281                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59306.208281                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          637                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           91                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        35332                       # number of writebacks
system.cpu3.icache.writebacks::total            35332                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1522                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1522                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1522                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1522                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        35332                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        35332                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        35332                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        35332                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   2069336000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2069336000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   2069336000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2069336000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001483                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001483                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001483                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001483                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 58568.323333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58568.323333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 58568.323333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58568.323333                       # average overall mshr miss latency
system.cpu3.icache.replacements                 35332                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     23789335                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       23789335                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        36854                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        36854                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   2185671000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2185671000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     23826189                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     23826189                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001547                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001547                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 59306.208281                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59306.208281                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1522                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1522                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        35332                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        35332                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   2069336000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2069336000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001483                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001483                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 58568.323333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58568.323333                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           23994690                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            35364                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           678.506108                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         47687710                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        47687710                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     95146065                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        95146065                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     95146065                       # number of overall hits
system.cpu3.dcache.overall_hits::total       95146065                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data    106857556                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total     106857556                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data    106857556                       # number of overall misses
system.cpu3.dcache.overall_misses::total    106857556                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 10851695944846                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 10851695944846                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 10851695944846                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 10851695944846                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    202003621                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    202003621                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    202003621                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    202003621                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.528988                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.528988                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.528988                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.528988                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 101552.911662                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101552.911662                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 101552.911662                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 101552.911662                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   3244230188                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       636615                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         53473553                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7583                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    60.669808                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    83.952921                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     63152653                       # number of writebacks
system.cpu3.dcache.writebacks::total         63152653                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     43691701                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     43691701                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     43691701                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     43691701                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     63165855                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     63165855                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     63165855                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     63165855                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 7443276826208                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 7443276826208                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 7443276826208                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 7443276826208                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.312697                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.312697                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.312697                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.312697                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 117837.031197                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117837.031197                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 117837.031197                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117837.031197                       # average overall mshr miss latency
system.cpu3.dcache.replacements              63152630                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     85802571                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       85802571                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data    103262570                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total    103262570                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 10612842547500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 10612842547500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    189065141                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    189065141                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.546175                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.546175                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102775.309074                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102775.309074                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     40833776                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     40833776                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     62428794                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     62428794                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 7404565220500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 7404565220500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.330197                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.330197                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 118608.173345                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 118608.173345                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      9343494                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       9343494                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      3594986                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      3594986                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 238853397346                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 238853397346                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     12938480                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12938480                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.277852                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.277852                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 66440.703064                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 66440.703064                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      2857925                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      2857925                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       737061                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       737061                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  38711605708                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  38711605708                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.056967                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.056967                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 52521.576515                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 52521.576515                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         6581                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         6581                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         2383                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2383                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     79139500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     79139500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         8964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         8964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.265841                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.265841                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 33210.029375                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 33210.029375                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          543                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          543                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1840                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1840                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     47021500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     47021500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.205266                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.205266                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 25555.163043                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25555.163043                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         3281                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3281                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         2933                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2933                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     23306500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     23306500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         6214                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6214                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.471999                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.471999                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7946.300716                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7946.300716                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2803                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2803                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     20825500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     20825500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.451078                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.451078                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7429.718159                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7429.718159                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3909000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3909000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3587000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3587000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         2372                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           2372                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       100834                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       100834                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   3055303000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   3055303000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       103206                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       103206                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.977017                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.977017                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 30300.325287                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 30300.325287                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       100832                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       100832                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   2954469000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   2954469000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.976997                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.976997                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 29300.906458                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 29300.906458                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.961215                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          158454619                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         63234241                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.505836                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.961215                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998788                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998788                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        467478227                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       467478227                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1444                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          722                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    807872.576177                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   901350.427971                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          722    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      5552500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            722                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2083761380500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    583284000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     24025322                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        24025322                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     24025322                       # number of overall hits
system.cpu0.icache.overall_hits::total       24025322                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       161485                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        161485                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       161485                       # number of overall misses
system.cpu0.icache.overall_misses::total       161485                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9530635998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9530635998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9530635998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9530635998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     24186807                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     24186807                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     24186807                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     24186807                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006677                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006677                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006677                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006677                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 59018.707608                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59018.707608                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 59018.707608                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59018.707608                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2389                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.075472                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       152171                       # number of writebacks
system.cpu0.icache.writebacks::total           152171                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9300                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9300                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9300                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9300                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       152185                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       152185                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       152185                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       152185                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8881242499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8881242499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8881242499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8881242499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.006292                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006292                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.006292                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006292                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 58358.198896                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58358.198896                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 58358.198896                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58358.198896                       # average overall mshr miss latency
system.cpu0.icache.replacements                152171                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     24025322                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       24025322                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       161485                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       161485                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9530635998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9530635998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     24186807                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     24186807                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006677                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006677                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 59018.707608                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59018.707608                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9300                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9300                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       152185                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       152185                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8881242499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8881242499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.006292                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006292                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 58358.198896                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58358.198896                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999998                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           24177767                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152217                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           158.837495                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999998                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         48525799                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        48525799                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     95990860                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        95990860                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     95990860                       # number of overall hits
system.cpu0.dcache.overall_hits::total       95990860                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    107536381                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     107536381                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    107536381                       # number of overall misses
system.cpu0.dcache.overall_misses::total    107536381                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 10923269044089                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 10923269044089                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 10923269044089                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 10923269044089                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    203527241                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    203527241                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    203527241                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    203527241                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.528364                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.528364                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.528364                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.528364                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 101577.428425                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 101577.428425                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 101577.428425                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 101577.428425                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3245393785                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       640316                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53481614                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7778                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.682420                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.323991                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     63227301                       # number of writebacks
system.cpu0.dcache.writebacks::total         63227301                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     44282461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     44282461                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     44282461                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     44282461                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     63253920                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     63253920                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     63253920                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     63253920                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 7451793613897                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 7451793613897                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 7451793613897                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 7451793613897                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.310788                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.310788                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.310788                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.310788                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 117807.617518                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 117807.617518                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 117807.617518                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 117807.617518                       # average overall mshr miss latency
system.cpu0.dcache.replacements              63227271                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     86467189                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86467189                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    103804396                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    103804396                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 10666459210500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 10666459210500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190271585                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190271585                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.545559                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.545559                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 102755.370885                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102755.370885                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     41322092                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     41322092                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     62482304                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     62482304                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 7408997295000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 7408997295000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.328385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.328385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 118577.530288                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 118577.530288                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9523671                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9523671                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3731985                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3731985                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 256809833589                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 256809833589                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     13255656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     13255656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.281539                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.281539                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68813.200908                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68813.200908                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2960369                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2960369                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       771616                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       771616                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  42796318897                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  42796318897                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058210                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058210                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 55463.234170                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55463.234170                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         8092                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8092                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1363                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1363                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     68735000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     68735000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         9455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.144157                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.144157                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 50429.200293                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 50429.200293                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1008                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1008                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          355                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          355                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1927500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1927500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.037546                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037546                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  5429.577465                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5429.577465                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5694                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5694                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2479                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2479                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     16578500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     16578500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         8173                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8173                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.303316                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.303316                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6687.575635                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6687.575635                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2452                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2452                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     14190500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     14190500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.300012                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.300012                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5787.316476                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5787.316476                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       971500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       971500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       907500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       907500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         4748                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           4748                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        99461                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        99461                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3170193000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3170193000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       104209                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       104209                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.954438                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.954438                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 31873.729401                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 31873.729401                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        99461                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        99461                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3070732000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3070732000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.954438                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.954438                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 30873.729401                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 30873.729401                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.974856                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          159389805                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         63319640                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.517225                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.974856                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999214                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999214                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        470617764                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       470617764                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               65681                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5347924                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               18917                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             5342007                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               17015                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             5337425                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               17053                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             5328268                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21474290                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              65681                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5347924                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              18917                       # number of overall hits
system.l2.overall_hits::.cpu1.data            5342007                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              17015                       # number of overall hits
system.l2.overall_hits::.cpu2.data            5337425                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              17053                       # number of overall hits
system.l2.overall_hits::.cpu3.data            5328268                       # number of overall hits
system.l2.overall_hits::total                21474290                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             86479                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          57889656                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17837                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          57825984                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             18526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          57823947                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             18279                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          57821740                       # number of demand (read+write) misses
system.l2.demand_misses::total              231502448                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            86479                       # number of overall misses
system.l2.overall_misses::.cpu0.data         57889656                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17837                       # number of overall misses
system.l2.overall_misses::.cpu1.data         57825984                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            18526                       # number of overall misses
system.l2.overall_misses::.cpu2.data         57823947                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            18279                       # number of overall misses
system.l2.overall_misses::.cpu3.data         57821740                       # number of overall misses
system.l2.overall_misses::total             231502448                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7926620326                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 7186717469801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1652319375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 7181462310437                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1783340894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 7179181852805                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1809919372                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 7178594590164                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     28739128423174                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7926620326                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 7186717469801                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1652319375                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 7181462310437                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1783340894                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 7179181852805                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1809919372                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 7178594590164                       # number of overall miss cycles
system.l2.overall_miss_latency::total    28739128423174                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          152160                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        63237580                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           36754                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        63167991                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           35541                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        63161372                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           35332                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        63150008                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252976738                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         152160                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       63237580                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          36754                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       63167991                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          35541                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       63161372                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          35332                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       63150008                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252976738                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.568343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.915431                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.485308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.915432                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.521257                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.915495                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.517350                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.915625                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.915114                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.568343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.915431                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.485308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.915432                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.521257                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.915495                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.517350                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.915625                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.915114                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91659.481793                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 124145.105817                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92634.376577                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 124190.922725                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96261.518622                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 124155.859731                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99016.323212                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 124150.442207                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124141.790601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91659.481793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 124145.105817                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92634.376577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 124190.922725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96261.518622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 124155.859731                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99016.323212                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 124150.442207                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124141.790601                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          711208701                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                  75837197                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       9.378098                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 108338645                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5468813                       # number of writebacks
system.l2.writebacks::total                   5468813                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            833                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1352669                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3728                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1321073                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4002                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data        1328747                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3961                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data        1341836                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             5356849                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           833                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1352669                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3728                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1321073                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4002                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data       1328747                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3961                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data       1341836                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            5356849                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        85646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     56536987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     56504911                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        14524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     56495200                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        14318                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     56479904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         226145599                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        85646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     56536987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     56504911                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        14524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     56495200                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        14318                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     56479904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    122358916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        348504515                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7018885836                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 6526855588518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1248825381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 6524334465236                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1348940401                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 6522263228724                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1380237381                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 6520965880573                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 26105416052050                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7018885836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 6526855588518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1248825381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 6524334465236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1348940401                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 6522263228724                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1380237381                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 6520965880573                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 12335367807240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 38440783859290                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.562868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.894041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.383877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.894518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.408655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.894458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.405242                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.894377                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.893938                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.562868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.894041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.383877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.894518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.408655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.894458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.405242                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.894377                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.377615                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81952.290078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 115443.994009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88512.678503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 115464.910037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92876.645621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 115448.095214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 96398.755483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 115456.391013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115436.321412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81952.290078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 115443.994009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88512.678503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 115464.910037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92876.645621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 115448.095214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 96398.755483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 115456.391013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100812.986993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110302.111464                       # average overall mshr miss latency
system.l2.replacements                      563249051                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6741904                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6741904                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6741904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6741904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    224272336                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        224272336                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    224272336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    224272336                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    122358916                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      122358916                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 12335367807240                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 12335367807240                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100812.986993                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100812.986993                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            3037                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3377                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            3622                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            3567                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                13603                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4827                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          5196                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          5120                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          5060                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              20203                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     80041369                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     84769384                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     84965870                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     82053366                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    331829989                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         7864                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         8573                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         8742                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         8627                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            33806                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.613810                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.606089                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.585678                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.586531                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.597616                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16582.011394                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 16314.354119                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 16594.896484                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 16216.080237                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16424.787853                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          365                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          419                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          408                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          380                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            1572                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4462                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4777                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4712                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         4680                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         18631                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    114482360                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    123472334                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data    122385349                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data    118371869                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    478711912                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.567396                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.557215                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.539007                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.542483                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.551115                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 25657.185119                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25847.254344                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 25973.121604                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 25293.134402                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 25694.375611                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           232                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           372                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           326                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                947                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          233                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          374                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          284                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          340                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1231                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       153000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       136500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        77000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       211500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       578000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          250                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          606                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          656                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          666                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2178                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.932000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.617162                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.432927                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.510511                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.565197                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data   656.652361                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   364.973262                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data   271.126761                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data   622.058824                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   469.536962                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          233                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          373                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          283                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          340                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1229                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4713500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7511495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      5783500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      6907500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     24915995                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.932000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.615512                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.431402                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.510511                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.564279                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20229.613734                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20138.056300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20436.395760                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20316.176471                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20273.388934                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           407898                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           403933                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           403843                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           403693                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1619367                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         393035                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         361128                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         361663                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         360401                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1476227                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  37693170296                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  33865205814                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  32701390372                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  33633330563                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  137893097045                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       800933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       765061                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       765506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       764094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3095594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.490721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.472025                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.472450                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.471671                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.476880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95902.833834                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93776.184106                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 90419.507586                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 93321.967927                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93409.141714                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        75995                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        68598                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        70490                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        70183                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           285266                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       317040                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       292530                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       291173                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       290218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1190961                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  28945981475                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  25979360452                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  24856525998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  25766942624                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 105548810549                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.395838                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.382362                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.380367                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.379820                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.384728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91300.723805                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88809.217694                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 85366.864366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 88784.784624                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88624.909253                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         65681                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         18917                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         17015                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         17053                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             118666                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        86479                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        18526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        18279                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           141121                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7926620326                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1652319375                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1783340894                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1809919372                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13172199967                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       152160                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        36754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        35541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        35332                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         259787                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.568343                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.485308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.521257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.517350                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.543218                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91659.481793                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92634.376577                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96261.518622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99016.323212                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93339.757846                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          833                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3728                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4002                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3961                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         12524                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        85646                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14109                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        14524                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        14318                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       128597                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7018885836                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1248825381                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1348940401                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1380237381                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10996888999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.562868                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.383877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.408655                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.405242                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.495009                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81952.290078                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88512.678503                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92876.645621                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 96398.755483                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85514.351027                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4940026                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      4938074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      4933582                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      4924575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19736257                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     57496621                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     57464856                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     57462284                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     57461339                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       229885100                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 7149024299505                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 7147597104623                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 7146480462433                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 7144961259601                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 28588063126162                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     62436647                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     62402930                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     62395866                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     62385914                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     249621357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.920879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.920868                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.920931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.921063                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.920935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 124338.164142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124382.058917                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124368.193621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124343.800265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124358.051593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1276674                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1252475                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data      1258257                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data      1271653                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      5059059                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     56219947                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     56212381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     56204027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     56189686                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    224826041                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 6497909607043                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 6498355104784                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 6497406702726                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 6495198937949                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 25988870352502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.900432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.900797                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.900765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.900679                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.900668                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 115580.144660                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 115603.626624                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115603.935332                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 115594.149039                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 115595.463216                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               8                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       271999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       271999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 67999.750000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 33999.875000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        62499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        43000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        40499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       145998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        20833                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        21500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20249.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20856.857143                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   594822877                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 563249116                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.056056                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.832432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.038968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.086831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.069957                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.067055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.064065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.827283                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.403632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.095107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.094843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.094798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.094751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.216051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4435500404                       # Number of tag accesses
system.l2.tags.data_accesses               4435500404                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5481344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3618846976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        902976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3616773760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        929536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3616140800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        916416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3615175808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   7432842176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        21908009792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5481344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       902976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       929536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       916416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8230272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    350004032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       350004032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          85646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       56544484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       56512090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          14524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       56502200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          14319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       56487122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    116138159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           342312653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5468813                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5468813                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2629769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1736203728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           433218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1735209067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           445961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1734905393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           439666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1734442422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3566033153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total           10510742376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2629769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       433218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       445961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       439666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3948614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      167920420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            167920420                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      167920420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2629769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1736203728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          433218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1735209067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          445961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1734905393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          439666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1734442422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3566033153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          10678662797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3452797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     85647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  56035031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  55999506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     14524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  55978666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     14319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  55976583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 115398329.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002173372750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       215729                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       215729                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           345795804                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3269339                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   342312656                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5468813                       # Number of write requests accepted
system.mem_ctrls.readBursts                 342312656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5468813                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2795942                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2016016                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          18662392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          16839734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          15290001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          13472999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          12245306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          10577439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          10389349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           9075551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          12923243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          26852962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         37703050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         39894666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         29419086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         33552640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         29753199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         22865097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            244632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            206099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            256831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            256393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            281433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            212555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           231733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           193022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           253222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           212721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           209533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           172955                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      12.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      40.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 18879758739222                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1697583570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            25245697126722                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     55607.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                74357.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        29                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                263762851                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3113552                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             342312656                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5468813                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  150533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  211057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  298281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  388409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  501608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  618159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  728183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  839108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1222092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 7286288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               68705253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              137608020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               76703149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               17983917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               11936289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                7578771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                4100951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1717826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 609878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 328942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  72896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  86489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  98636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 117660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 125273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 130944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 136226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 140425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 143893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 146469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 150397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  98750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  83118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  71841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  62866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  55524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  49504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  98438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 105247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 103108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 100658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  97714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  95028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  92071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  89469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  87119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  85380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  83341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  81425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  80120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  78484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  76760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  75352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     45                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     76093109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    288.463010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.319848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.480305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     27175579     35.71%     35.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     22247331     29.24%     64.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      7651487     10.06%     75.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      4040061      5.31%     80.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2564212      3.37%     83.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1828798      2.40%     86.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1443357      1.90%     87.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1174399      1.54%     89.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      7967885     10.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     76093109                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       215729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1573.811666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    277.306805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3815.017542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       178281     82.64%     82.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        15777      7.31%     89.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         6349      2.94%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         4025      1.87%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         2827      1.31%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         2175      1.01%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1543      0.72%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1164      0.54%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          864      0.40%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          702      0.33%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          542      0.25%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          433      0.20%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          286      0.13%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          193      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          155      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          112      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           89      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           57      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           37      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           32      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           25      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           26      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           12      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        215729                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       215729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.005275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004907                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.114818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           215181     99.75%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              156      0.07%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              249      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               99      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        215729                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            21729069696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               178940288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               220979328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             21908009984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            350004032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                     10424.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                  10510.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    167.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        82.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    81.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2084344744500                       # Total gap between requests
system.mem_ctrls.avgGap                       5993.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5481408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3586241984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       902976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3583968384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       929536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3582634624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       916416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3582501312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   7385493056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    220979328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2629799.232995325699                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1720560925.013944387436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 433218.179017724528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1719470126.530026197433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 445960.793256320874                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1718830232.359586715698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 439666.248873399745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1718766273.647637367249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3543316602.953311443329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106018611.875310599804                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        85647                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     56544484                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     56512090                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        14524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     56502200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        14319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     56487122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    116138161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5468813                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3448568516                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 4152516026873                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    653234776                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 4151468031620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    735022987                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 4149922878433                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    774669206                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 4149119505605                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 8637059188706                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 82771658142494                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40264.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     73438.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46299.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     73461.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     50607.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     73447.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     54100.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     73452.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     74368.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15135214.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         355822985280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         189124390455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1663362553020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9224648280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     164536054800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     946407062190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3413982720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3331891676745                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1598.532015                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1504028968                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  69600700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2013239935532                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         187481841540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          99648958200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        760786763520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8798978160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     164536054800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     944564378730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4965716160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2170782691110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1041.470122                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5446482477                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  69600700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2009297482023                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               3450                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1726                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3877655.851680                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6073421.429120                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     53271000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1726                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   2077651830500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6692834000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23833835                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23833835                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23833835                       # number of overall hits
system.cpu1.icache.overall_hits::total       23833835                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38978                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38978                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38978                       # number of overall misses
system.cpu1.icache.overall_misses::total        38978                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2091826499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2091826499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2091826499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2091826499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23872813                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23872813                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23872813                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23872813                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001633                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001633                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001633                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001633                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 53666.850505                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53666.850505                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 53666.850505                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53666.850505                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          742                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    30.916667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36754                       # number of writebacks
system.cpu1.icache.writebacks::total            36754                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2224                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2224                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2224                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2224                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        36754                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        36754                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        36754                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        36754                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1936120499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1936120499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1936120499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1936120499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001540                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001540                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001540                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001540                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 52677.817353                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52677.817353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 52677.817353                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52677.817353                       # average overall mshr miss latency
system.cpu1.icache.replacements                 36754                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23833835                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23833835                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38978                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38978                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2091826499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2091826499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23872813                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23872813                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001633                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001633                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 53666.850505                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53666.850505                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2224                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2224                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        36754                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        36754                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1936120499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1936120499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001540                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001540                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 52677.817353                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52677.817353                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24093161                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36786                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           654.954629                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47782380                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47782380                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     95329521                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        95329521                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     95329521                       # number of overall hits
system.cpu1.dcache.overall_hits::total       95329521                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    106670652                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     106670652                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    106670652                       # number of overall misses
system.cpu1.dcache.overall_misses::total    106670652                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 10863495857283                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 10863495857283                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 10863495857283                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 10863495857283                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    202000173                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    202000173                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    202000173                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    202000173                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.528072                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.528072                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.528072                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.528072                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 101841.468610                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101841.468610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 101841.468610                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101841.468610                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3245274738                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       638125                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         53489608                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7582                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.671126                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.163150                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     63170037                       # number of writebacks
system.cpu1.dcache.writebacks::total         63170037                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     43487333                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     43487333                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     43487333                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     43487333                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     63183319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     63183319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     63183319                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     63183319                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 7446273416183                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 7446273416183                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 7446273416183                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 7446273416183                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.312788                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.312788                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.312788                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.312788                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 117851.887714                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117851.887714                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 117851.887714                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117851.887714                       # average overall mshr miss latency
system.cpu1.dcache.replacements              63170017                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     85940411                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       85940411                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    103118333                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    103118333                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 10624804391000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 10624804391000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    189058744                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    189058744                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.545430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.545430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103035.067402                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103035.067402                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     40672514                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     40672514                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     62445819                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     62445819                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 7407330408500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 7407330408500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.330298                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.330298                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 118620.117842                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 118620.117842                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      9389110                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       9389110                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3552319                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3552319                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 238691466283                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 238691466283                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12941429                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12941429                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.274492                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.274492                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67193.139547                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67193.139547                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2814819                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2814819                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       737500                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       737500                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38943007683                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38943007683                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.056988                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056988                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 52804.078214                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52804.078214                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         7252                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7252                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         2167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     42158000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     42158000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         9419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9419                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.230067                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.230067                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 19454.545455                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19454.545455                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          571                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          571                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1596                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1596                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     27806500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     27806500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.169445                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.169445                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 17422.619048                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17422.619048                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         3374                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3374                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3423                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3423                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     25726000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     25726000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         6797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         6797                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.503605                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.503605                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7515.629565                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7515.629565                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3309                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3309                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     22658000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     22658000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.486832                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.486832                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6847.385917                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6847.385917                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2699000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2699000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2458000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2458000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2199                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2199                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       100668                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       100668                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3047039500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3047039500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       102867                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       102867                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.978623                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.978623                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 30268.203401                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 30268.203401                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            6                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       100662                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       100662                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2946364500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2946364500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.978565                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.978565                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 29269.878405                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 29269.878405                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.964556                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          158656649                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         63251770                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.508335                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.964556                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998892                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998892                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        467490252                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       467490252                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2084344664500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         250045213                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           36                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12210717                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    246230181                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       557780238                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        176241265                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             250                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          150287                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10561                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         160848                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          973                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          973                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3263199                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3263199                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        259813                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249785438                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       456516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    189832589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       110262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    189639550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       106623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    189617053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       105996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    189586753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             759455342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19477120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8093753216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4704512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8085631104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4549248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   8084734528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4522496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   8083368320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32380740544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       739948115                       # Total snoops (count)
system.tol2bus.snoopTraffic                 371311872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1011940046                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.289166                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.517422                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              745043702     73.63%     73.63% # Request fanout histogram
system.tol2bus.snoop_fanout::1              246125747     24.32%     97.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2               16605234      1.64%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::3                3379237      0.33%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 786126      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1011940046                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       551244577872                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       95251191715                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          55391301                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       95237019449                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          55064888                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       95362057449                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         228894185                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       95263868653                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          57084475                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           375267                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
