INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/addr_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/data_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/equal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/npc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/HIT_Project/lab_4/lab_4/lab_4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
