2023.01.18.18:53:54 Info: Doing: <b>qsys-script --script=system_qsys_script.tcl</b>
2023.01.18.18:54:11 Info: set_module_property NAME system_bd
2023.01.18.18:54:11 Info: set_project_property DEVICE_FAMILY Cyclone V
2023.01.18.18:54:11 Info: set_project_property DEVICE 5CSXFC6D6F31C8ES
2023.01.18.18:54:11 Info: add_instance sys_clk clock_source 
2023.01.18.18:54:12 Info: set_instance_parameter_value sys_clk clockFrequency 50000000.0
2023.01.18.18:54:12 Info: set_instance_parameter_value sys_clk clockFrequencyKnown 1
2023.01.18.18:54:12 Info: set_instance_parameter_value sys_clk resetSynchronousEdges NONE
2023.01.18.18:54:12 Info: add_interface sys_clk clock sink
2023.01.18.18:54:12 Info: add_interface sys_rst reset sink
2023.01.18.18:54:12 Info: set_interface_property sys_clk EXPORT_OF sys_clk.clk_in
2023.01.18.18:54:12 Info: set_interface_property sys_rst EXPORT_OF sys_clk.clk_in_reset
2023.01.18.18:54:12 Info: add_instance sys_hps altera_hps 
2023.01.18.18:54:57 Info: set_instance_parameter_value sys_hps MPU_EVENTS_Enable 0
2023.01.18.18:54:59 Info: set_instance_parameter_value sys_hps F2SDRAM_Type AXI-3 AXI-3 AXI-3
2023.01.18.18:55:01 Info: set_instance_parameter_value sys_hps F2SDRAM_Width 64 64 64
2023.01.18.18:55:05 Info: set_instance_parameter_value sys_hps F2SINTERRUPT_Enable 1
2023.01.18.18:55:06 Info: set_instance_parameter_value sys_hps EMAC0_PinMuxing Unused
2023.01.18.18:55:06 Info: set_instance_parameter_value sys_hps EMAC0_Mode N/A
2023.01.18.18:55:06 Info: set_instance_parameter_value sys_hps EMAC1_PinMuxing HPS I/O Set 0
2023.01.18.18:55:10 Info: set_instance_parameter_value sys_hps EMAC1_Mode RGMII
2023.01.18.18:55:14 Info: set_instance_parameter_value sys_hps QSPI_PinMuxing HPS I/O Set 0
2023.01.18.18:55:18 Info: set_instance_parameter_value sys_hps QSPI_Mode 1 SS
2023.01.18.18:55:23 Info: set_instance_parameter_value sys_hps SDIO_PinMuxing HPS I/O Set 0
2023.01.18.18:55:29 Info: set_instance_parameter_value sys_hps SDIO_Mode 4-bit Data
2023.01.18.18:55:33 Info: set_instance_parameter_value sys_hps USB0_PinMuxing Unused
2023.01.18.18:55:33 Info: set_instance_parameter_value sys_hps USB0_Mode N/A
2023.01.18.18:55:33 Info: set_instance_parameter_value sys_hps USB1_PinMuxing HPS I/O Set 0
2023.01.18.18:55:38 Info: set_instance_parameter_value sys_hps USB1_Mode SDR
2023.01.18.18:55:42 Info: set_instance_parameter_value sys_hps SPIM0_PinMuxing Unused
2023.01.18.18:55:42 Info: set_instance_parameter_value sys_hps SPIM0_Mode N/A
2023.01.18.18:55:42 Info: set_instance_parameter_value sys_hps SPIM1_PinMuxing HPS I/O Set 0
2023.01.18.18:55:46 Info: set_instance_parameter_value sys_hps SPIM1_Mode Single Slave Select
2023.01.18.18:55:50 Info: set_instance_parameter_value sys_hps UART0_PinMuxing HPS I/O Set 0
2023.01.18.18:55:52 Info: set_instance_parameter_value sys_hps UART0_Mode No Flow Control
2023.01.18.18:55:56 Info: set_instance_parameter_value sys_hps UART1_PinMuxing Unused
2023.01.18.18:55:56 Info: set_instance_parameter_value sys_hps UART1_Mode N/A
2023.01.18.18:55:56 Info: set_instance_parameter_value sys_hps I2C0_PinMuxing FPGA
2023.01.18.18:55:58 Info: set_instance_parameter_value sys_hps I2C0_Mode Full
2023.01.18.18:56:00 Info: set_instance_parameter_value sys_hps desired_cfg_clk_mhz 80.0
2023.01.18.18:56:04 Info: set_instance_parameter_value sys_hps S2FCLK_USER0CLK_Enable 1
2023.01.18.18:56:06 Info: set_instance_parameter_value sys_hps S2FCLK_USER1CLK_Enable 0
2023.01.18.18:56:06 Info: set_instance_parameter_value sys_hps S2FCLK_USER1CLK_FREQ 100.0
2023.01.18.18:56:06 Info: set_instance_parameter_value sys_hps S2FCLK_USER2CLK_FREQ 100.0
2023.01.18.18:56:06 Info: set_instance_parameter_value sys_hps HPS_PROTOCOL DDR3
2023.01.18.18:56:06 Info: set_instance_parameter_value sys_hps MEM_CLK_FREQ 400.0
2023.01.18.18:56:10 Info: set_instance_parameter_value sys_hps REF_CLK_FREQ 25.0
2023.01.18.18:56:15 Info: set_instance_parameter_value sys_hps MEM_VOLTAGE 1.5V DDR3
2023.01.18.18:56:15 Info: set_instance_parameter_value sys_hps MEM_CLK_FREQ_MAX 800.0
2023.01.18.18:56:19 Info: set_instance_parameter_value sys_hps MEM_DQ_WIDTH 32
2023.01.18.18:56:23 Info: set_instance_parameter_value sys_hps MEM_ROW_ADDR_WIDTH 15
2023.01.18.18:56:27 Info: set_instance_parameter_value sys_hps MEM_COL_ADDR_WIDTH 10
2023.01.18.18:56:31 Info: set_instance_parameter_value sys_hps MEM_BANKADDR_WIDTH 3
2023.01.18.18:56:31 Info: set_instance_parameter_value sys_hps MEM_TCL 11
2023.01.18.18:56:35 Info: set_instance_parameter_value sys_hps MEM_DRV_STR RZQ/7
2023.01.18.18:56:40 Info: set_instance_parameter_value sys_hps MEM_RTT_NOM RZQ/4
2023.01.18.18:56:44 Info: set_instance_parameter_value sys_hps MEM_WTCL 8
2023.01.18.18:56:48 Info: set_instance_parameter_value sys_hps MEM_RTT_WR RZQ/4
2023.01.18.18:56:52 Info: set_instance_parameter_value sys_hps TIMING_TIS 180
2023.01.18.18:56:55 Info: set_instance_parameter_value sys_hps TIMING_TIH 140
2023.01.18.18:57:00 Info: set_instance_parameter_value sys_hps TIMING_TDS 30
2023.01.18.18:57:04 Info: set_instance_parameter_value sys_hps TIMING_TDH 65
2023.01.18.18:57:08 Info: set_instance_parameter_value sys_hps TIMING_TDQSQ 125
2023.01.18.18:57:10 Info: set_instance_parameter_value sys_hps TIMING_TQH 0.38
2023.01.18.18:57:10 Info: set_instance_parameter_value sys_hps TIMING_TDQSCK 255
2023.01.18.18:57:12 Info: set_instance_parameter_value sys_hps TIMING_TDQSS 0.25
2023.01.18.18:57:12 Info: set_instance_parameter_value sys_hps TIMING_TQSH 0.4
2023.01.18.18:57:14 Info: set_instance_parameter_value sys_hps TIMING_TDSH 0.2
2023.01.18.18:57:14 Info: set_instance_parameter_value sys_hps TIMING_TDSS 0.2
2023.01.18.18:57:14 Info: set_instance_parameter_value sys_hps MEM_TINIT_US 500
2023.01.18.18:57:18 Info: set_instance_parameter_value sys_hps MEM_TMRD_CK 4
2023.01.18.18:57:20 Info: set_instance_parameter_value sys_hps MEM_TRAS_NS 35.0
2023.01.18.18:57:23 Info: set_instance_parameter_value sys_hps MEM_TRCD_NS 13.75
2023.01.18.18:57:25 Info: set_instance_parameter_value sys_hps MEM_TRP_NS 13.75
2023.01.18.18:57:27 Info: set_instance_parameter_value sys_hps MEM_TREFI_US 7.8
2023.01.18.18:57:31 Info: set_instance_parameter_value sys_hps MEM_TRFC_NS 260.0
2023.01.18.18:57:35 Info: set_instance_parameter_value sys_hps MEM_TWR_NS 15.0
2023.01.18.18:57:35 Info: set_instance_parameter_value sys_hps MEM_TWTR 4
2023.01.18.18:57:39 Info: set_instance_parameter_value sys_hps MEM_TFAW_NS 30.0
2023.01.18.18:57:45 Info: set_instance_parameter_value sys_hps MEM_TRRD_NS 7.5
2023.01.18.18:57:45 Info: set_instance_parameter_value sys_hps MEM_TRTP_NS 7.5
2023.01.18.18:57:45 Info: set_instance_parameter_value sys_hps TIMING_BOARD_MAX_CK_DELAY 0.03
2023.01.18.18:57:48 Info: set_instance_parameter_value sys_hps TIMING_BOARD_MAX_DQS_DELAY 0.02
2023.01.18.18:57:51 Info: set_instance_parameter_value sys_hps TIMING_BOARD_SKEW_CKDQS_DIMM_MIN 0.09
2023.01.18.18:57:53 Info: set_instance_parameter_value sys_hps TIMING_BOARD_SKEW_CKDQS_DIMM_MAX 0.16
2023.01.18.18:57:59 Info: set_instance_parameter_value sys_hps TIMING_BOARD_SKEW_WITHIN_DQS 0.01
2023.01.18.18:58:02 Info: set_instance_parameter_value sys_hps TIMING_BOARD_SKEW_BETWEEN_DQS 0.08
2023.01.18.18:58:07 Info: set_instance_parameter_value sys_hps TIMING_BOARD_DQ_TO_DQS_SKEW 0.0
2023.01.18.18:58:07 Info: set_instance_parameter_value sys_hps TIMING_BOARD_AC_SKEW 0.03
2023.01.18.18:58:14 Info: set_instance_parameter_value sys_hps TIMING_BOARD_AC_TO_CK_SKEW 0.0
2023.01.18.18:58:14 Info: add_interface sys_hps_memory conduit end
2023.01.18.18:58:14 Info: set_interface_property sys_hps_memory EXPORT_OF sys_hps.memory
2023.01.18.18:58:14 Info: add_interface sys_hps_hps_io conduit end
2023.01.18.18:58:14 Info: set_interface_property sys_hps_hps_io EXPORT_OF sys_hps.hps_io
2023.01.18.18:58:14 Info: add_interface sys_hps_h2f_reset reset source
2023.01.18.18:58:14 Info: set_interface_property sys_hps_h2f_reset EXPORT_OF sys_hps.h2f_reset
2023.01.18.18:58:14 Info: add_connection sys_clk.clk sys_hps.f2h_sdram0_clock
2023.01.18.18:58:20 Info: add_connection sys_clk.clk sys_hps.h2f_axi_clock
2023.01.18.18:58:23 Info: add_connection sys_clk.clk sys_hps.f2h_axi_clock
2023.01.18.18:58:27 Info: add_connection sys_clk.clk sys_hps.h2f_lw_axi_clock
2023.01.18.18:58:31 Info: add_interface sys_hps_i2c0 conduit end
2023.01.18.18:58:31 Info: set_interface_property sys_hps_i2c0 EXPORT_OF sys_hps.i2c0
2023.01.18.18:58:31 Info: add_interface sys_hps_i2c0_clk clock source
2023.01.18.18:58:31 Info: set_interface_property sys_hps_i2c0_clk EXPORT_OF sys_hps.i2c0_clk
2023.01.18.18:58:31 Info: add_interface sys_hps_i2c0_scl_in clock sink
2023.01.18.18:58:31 Info: set_interface_property sys_hps_i2c0_scl_in EXPORT_OF sys_hps.i2c0_scl_in
2023.01.18.18:58:34 Info: add_instance sys_dma_clk clock_source 
2023.01.18.18:58:34 Info: add_connection sys_hps.h2f_user0_clock sys_dma_clk.clk_in
2023.01.18.18:58:34 Info: add_connection sys_clk.clk_reset sys_dma_clk.clk_in_reset
2023.01.18.18:58:34 Info: add_connection sys_dma_clk.clk sys_hps.f2h_sdram1_clock
2023.01.18.18:58:37 Info: add_connection sys_dma_clk.clk sys_hps.f2h_sdram2_clock
2023.01.18.18:58:39 Info: add_instance sys_int_mem altera_avalon_onchip_memory2 
2023.01.18.18:58:39 Info: set_instance_parameter_value sys_int_mem dualPort 0
2023.01.18.18:58:39 Info: set_instance_parameter_value sys_int_mem dataWidth 64
2023.01.18.18:58:39 Info: set_instance_parameter_value sys_int_mem memorySize 65536.0
2023.01.18.18:58:40 Info: set_instance_parameter_value sys_int_mem initMemContent 0
2023.01.18.18:58:40 Info: add_connection sys_clk.clk sys_int_mem.clk1
2023.01.18.18:58:40 Info: add_connection sys_clk.clk_reset sys_int_mem.reset1
2023.01.18.18:58:40 Info: add_connection sys_hps.h2f_axi_master sys_int_mem.s1
2023.01.18.18:58:40 Info: set_connection_parameter_value sys_hps.h2f_axi_master/sys_int_mem.s1 baseAddress 0x0000
2023.01.18.18:58:40 Info: add_instance vga_out axi_hdmi_tx 
2023.01.18.18:58:43 Info: set_instance_parameter_value vga_out CR_CB_N 0
2023.01.18.18:58:43 Info: set_instance_parameter_value vga_out INTERFACE VGA_INTERFACE
2023.01.18.18:58:44 Info: set_instance_parameter_value vga_out ID 0
2023.01.18.18:58:44 Info: add_interface vga_out_vga_if conduit end
2023.01.18.18:58:44 Info: set_interface_property vga_out_vga_if EXPORT_OF vga_out.vga_if
2023.01.18.18:58:44 Info: add_connection sys_clk.clk vga_out.s_axi_clock
2023.01.18.18:58:44 Info: add_connection sys_clk.clk_reset vga_out.s_axi_reset
2023.01.18.18:58:44 Info: add_instance pixel_clk_pll altera_pll 
2023.01.18.18:58:49 Info: set_instance_parameter_value pixel_clk_pll gui_device_speed_grade 2
2023.01.18.18:58:49 Info: set_instance_parameter_value pixel_clk_pll gui_reference_clock_frequency 50.0
2023.01.18.18:58:49 Info: set_instance_parameter_value pixel_clk_pll gui_use_locked 0
2023.01.18.18:58:49 Info: set_instance_parameter_value pixel_clk_pll gui_number_of_clocks 2
2023.01.18.18:58:49 Info: set_instance_parameter_value pixel_clk_pll gui_output_clock_frequency0 65.00
2023.01.18.18:58:49 Info: set_instance_parameter_value pixel_clk_pll gui_output_clock_frequency1 100.0
2023.01.18.18:58:49 Info: set_instance_parameter_value pixel_clk_pll gui_en_reconf 1
2023.01.18.18:58:50 Info: add_connection sys_clk.clk pixel_clk_pll.refclk
2023.01.18.18:58:50 Info: add_connection sys_clk.clk_reset pixel_clk_pll.reset
2023.01.18.18:58:50 Info: add_connection pixel_clk_pll.outclk1 sys_hps.f2h_sdram0_clock
2023.01.18.18:58:53 Info: add_connection pixel_clk_pll.outclk1 vga_out.vdma_clock
2023.01.18.18:58:53 Info: add_connection pixel_clk_pll.outclk0 vga_out.reference_clk
2023.01.18.18:58:53 Info: add_instance pixel_clk_pll_reconfig altera_pll_reconfig 
2023.01.18.18:58:54 Info: set_instance_parameter_value pixel_clk_pll_reconfig ENABLE_BYTEENABLE 0
2023.01.18.18:58:54 Info: set_instance_parameter_value pixel_clk_pll_reconfig ENABLE_MIF 0
2023.01.18.18:58:54 Info: add_connection pixel_clk_pll.reconfig_from_pll pixel_clk_pll_reconfig.reconfig_from_pll
2023.01.18.18:58:54 Info: set_connection_parameter_value pixel_clk_pll.reconfig_from_pll/pixel_clk_pll_reconfig.reconfig_from_pll endPortLSB 0
2023.01.18.18:58:54 Info: set_connection_parameter_value pixel_clk_pll.reconfig_from_pll/pixel_clk_pll_reconfig.reconfig_from_pll startPortLSB 0
2023.01.18.18:58:54 Info: set_connection_parameter_value pixel_clk_pll.reconfig_from_pll/pixel_clk_pll_reconfig.reconfig_from_pll width 0
2023.01.18.18:58:54 Info: add_connection pixel_clk_pll.reconfig_to_pll pixel_clk_pll_reconfig.reconfig_to_pll
2023.01.18.18:58:54 Info: set_connection_parameter_value pixel_clk_pll.reconfig_to_pll/pixel_clk_pll_reconfig.reconfig_to_pll endPortLSB 0
2023.01.18.18:58:54 Info: set_connection_parameter_value pixel_clk_pll.reconfig_to_pll/pixel_clk_pll_reconfig.reconfig_to_pll startPortLSB 0
2023.01.18.18:58:54 Info: set_connection_parameter_value pixel_clk_pll.reconfig_to_pll/pixel_clk_pll_reconfig.reconfig_to_pll width 0
2023.01.18.18:58:54 Info: add_connection sys_clk.clk pixel_clk_pll_reconfig.mgmt_clk
2023.01.18.18:58:54 Info: add_connection sys_clk.clk_reset pixel_clk_pll_reconfig.mgmt_reset
2023.01.18.18:58:54 Info: add_instance video_dmac axi_dmac 
2023.01.18.18:58:54 Info: set_instance_parameter_value video_dmac AUTO_ASYNC_CLK 1
2023.01.18.18:58:54 Info: set_instance_parameter_value video_dmac AXI_SLICE_DEST 0
2023.01.18.18:58:54 Info: set_instance_parameter_value video_dmac AXI_SLICE_SRC 0
2023.01.18.18:58:54 Info: set_instance_parameter_value video_dmac CYCLIC 1
2023.01.18.18:58:54 Info: set_instance_parameter_value video_dmac HAS_AXIS_TLAST 1
2023.01.18.18:58:54 Info: set_instance_parameter_value video_dmac DMA_2D_TRANSFER 1
2023.01.18.18:58:54 Info: set_instance_parameter_value video_dmac DMA_DATA_WIDTH_DEST 64
2023.01.18.18:58:54 Info: set_instance_parameter_value video_dmac DMA_DATA_WIDTH_SRC 64
2023.01.18.18:58:54 Info: set_instance_parameter_value video_dmac DMA_LENGTH_WIDTH 24
2023.01.18.18:58:54 Info: set_instance_parameter_value video_dmac DMA_TYPE_DEST 1
2023.01.18.18:58:54 Info: set_instance_parameter_value video_dmac DMA_TYPE_SRC 0
2023.01.18.18:58:54 Info: set_instance_parameter_value video_dmac FIFO_SIZE 8
2023.01.18.18:58:54 Info: set_instance_parameter_value video_dmac ID 0
2023.01.18.18:58:54 Info: set_instance_parameter_value video_dmac SYNC_TRANSFER_START 0
2023.01.18.18:58:54 Warning: add_connection: Extra arguments ignored <b>axi4stream</b>
2023.01.18.18:58:54 Info: add_connection video_dmac.m_axis vga_out.vdma_if
2023.01.18.18:58:54 Info: add_connection pixel_clk_pll.outclk1 video_dmac.m_src_axi_clock
2023.01.18.18:58:54 Info: add_connection pixel_clk_pll.outclk1 video_dmac.if_m_axis_aclk
2023.01.18.18:58:54 Info: add_connection sys_clk.clk video_dmac.s_axi_clock
2023.01.18.18:58:54 Info: add_connection sys_clk.clk_reset video_dmac.m_src_axi_reset
2023.01.18.18:58:54 Info: add_connection sys_clk.clk_reset video_dmac.s_axi_reset
2023.01.18.18:58:54 Info: add_instance sys_id altera_avalon_sysid_qsys 
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_id id -1395322110
2023.01.18.18:58:54 Info: add_connection sys_clk.clk sys_id.clk
2023.01.18.18:58:54 Info: add_connection sys_clk.clk_reset sys_id.reset
2023.01.18.18:58:54 Info: add_instance sys_gpio_bd altera_avalon_pio 
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_gpio_bd direction InOut
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_gpio_bd generateIRQ 1
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_gpio_bd width 32
2023.01.18.18:58:54 Info: add_connection sys_clk.clk sys_gpio_bd.clk
2023.01.18.18:58:54 Info: add_connection sys_clk.clk_reset sys_gpio_bd.reset
2023.01.18.18:58:54 Info: add_interface sys_gpio_bd conduit end
2023.01.18.18:58:54 Info: set_interface_property sys_gpio_bd EXPORT_OF sys_gpio_bd.external_connection
2023.01.18.18:58:54 Info: add_instance sys_gpio_in altera_avalon_pio 
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_gpio_in direction Input
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_gpio_in generateIRQ 1
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_gpio_in width 32
2023.01.18.18:58:54 Info: add_connection sys_clk.clk_reset sys_gpio_in.reset
2023.01.18.18:58:54 Info: add_connection sys_clk.clk sys_gpio_in.clk
2023.01.18.18:58:54 Info: add_interface sys_gpio_in conduit end
2023.01.18.18:58:54 Info: set_interface_property sys_gpio_in EXPORT_OF sys_gpio_in.external_connection
2023.01.18.18:58:54 Info: add_instance sys_gpio_out altera_avalon_pio 
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_gpio_out direction Output
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_gpio_out generateIRQ 0
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_gpio_out width 32
2023.01.18.18:58:54 Info: add_connection sys_clk.clk_reset sys_gpio_out.reset
2023.01.18.18:58:54 Info: add_connection sys_clk.clk sys_gpio_out.clk
2023.01.18.18:58:54 Info: add_interface sys_gpio_out conduit end
2023.01.18.18:58:54 Info: set_interface_property sys_gpio_out EXPORT_OF sys_gpio_out.external_connection
2023.01.18.18:58:54 Info: add_instance sys_spi altera_avalon_spi 
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_spi clockPhase 0
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_spi clockPolarity 1
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_spi dataWidth 8
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_spi masterSPI 1
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_spi numberOfSlaves 1
2023.01.18.18:58:54 Info: set_instance_parameter_value sys_spi targetClockRate 50000000.0
2023.01.18.18:58:55 Info: add_connection sys_clk.clk sys_spi.clk
2023.01.18.18:58:55 Info: add_connection sys_clk.clk_reset sys_spi.reset
2023.01.18.18:58:55 Info: add_interface sys_spi conduit end
2023.01.18.18:58:55 Info: set_interface_property sys_spi EXPORT_OF sys_spi.external
2023.01.18.18:58:55 Info: add_instance axi_sysid_0 axi_sysid 
2023.01.18.18:58:55 Info: add_instance rom_sys_0 sysid_rom 
2023.01.18.18:58:55 Info: add_connection axi_sysid_0.if_rom_addr rom_sys_0.if_rom_addr
2023.01.18.18:58:55 Info: add_connection rom_sys_0.if_rom_data axi_sysid_0.if_sys_rom_data
2023.01.18.18:58:55 Info: add_connection sys_clk.clk rom_sys_0.if_clk
2023.01.18.18:58:55 Info: add_connection sys_clk.clk axi_sysid_0.s_axi_clock
2023.01.18.18:58:55 Info: add_connection sys_clk.clk_reset axi_sysid_0.s_axi_reset
2023.01.18.18:58:55 Info: add_interface pr_rom_data_nc conduit end
2023.01.18.18:58:55 Info: set_interface_property pr_rom_data_nc EXPORT_OF axi_sysid_0.if_pr_rom_data
2023.01.18.18:58:55 Info: add_connection sys_hps.f2h_irq0 sys_gpio_bd.irq
2023.01.18.18:58:55 Info: set_connection_parameter_value sys_hps.f2h_irq0/sys_gpio_bd.irq irqNumber 0
2023.01.18.18:58:55 Info: add_connection sys_hps.f2h_irq0 sys_spi.irq
2023.01.18.18:58:55 Info: set_connection_parameter_value sys_hps.f2h_irq0/sys_spi.irq irqNumber 1
2023.01.18.18:58:55 Info: add_connection sys_hps.f2h_irq0 video_dmac.interrupt_sender
2023.01.18.18:58:55 Info: set_connection_parameter_value sys_hps.f2h_irq0/video_dmac.interrupt_sender irqNumber 4
2023.01.18.18:58:55 Info: add_connection sys_hps.h2f_lw_axi_master sys_spi.spi_control_port
2023.01.18.18:58:55 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/sys_spi.spi_control_port baseAddress 0x00108000
2023.01.18.18:58:55 Info: add_connection sys_hps.h2f_lw_axi_master sys_id.control_slave
2023.01.18.18:58:55 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/sys_id.control_slave baseAddress 0x00010000
2023.01.18.18:58:55 Info: add_connection sys_hps.h2f_lw_axi_master sys_gpio_bd.s1
2023.01.18.18:58:55 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/sys_gpio_bd.s1 baseAddress 0x00010080
2023.01.18.18:58:55 Info: add_connection sys_hps.h2f_lw_axi_master sys_gpio_in.s1
2023.01.18.18:58:55 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/sys_gpio_in.s1 baseAddress 0x00010100
2023.01.18.18:58:55 Info: add_connection sys_hps.h2f_lw_axi_master sys_gpio_out.s1
2023.01.18.18:58:55 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/sys_gpio_out.s1 baseAddress 0x00109000
2023.01.18.18:58:55 Info: add_connection sys_hps.h2f_lw_axi_master axi_sysid_0.s_axi
2023.01.18.18:58:55 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/axi_sysid_0.s_axi baseAddress 0x00018000
2023.01.18.18:58:55 Info: add_connection sys_hps.h2f_lw_axi_master video_dmac.s_axi
2023.01.18.18:58:55 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/video_dmac.s_axi baseAddress 0x00110800
2023.01.18.18:58:55 Info: add_connection sys_hps.h2f_lw_axi_master vga_out.s_axi
2023.01.18.18:58:55 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/vga_out.s_axi baseAddress 0x00130000
2023.01.18.18:58:55 Info: add_connection sys_hps.h2f_lw_axi_master pixel_clk_pll_reconfig.mgmt_avalon_slave
2023.01.18.18:58:55 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/pixel_clk_pll_reconfig.mgmt_avalon_slave baseAddress 0x00118900
2023.01.18.18:58:55 Info: add_connection video_dmac.m_src_axi sys_hps.f2h_sdram0_data
2023.01.18.18:58:55 Info: set_connection_parameter_value video_dmac.m_src_axi/sys_hps.f2h_sdram0_data baseAddress 0x0000
2023.01.18.18:58:55 Info: add_instance axi_ltc235x axi_ltc235x 
2023.01.18.18:58:59 Info: set_instance_parameter_value axi_ltc235x ID 0
2023.01.18.18:58:59 Info: set_instance_parameter_value axi_ltc235x LVDS_CMOS_N 0
2023.01.18.18:58:59 Info: set_instance_parameter_value axi_ltc235x LANE_0_ENABLE 1
2023.01.18.18:58:59 Info: set_instance_parameter_value axi_ltc235x LANE_1_ENABLE 1
2023.01.18.18:58:59 Info: set_instance_parameter_value axi_ltc235x LANE_2_ENABLE 1
2023.01.18.18:58:59 Info: set_instance_parameter_value axi_ltc235x LANE_3_ENABLE 1
2023.01.18.18:58:59 Info: set_instance_parameter_value axi_ltc235x LANE_4_ENABLE 1
2023.01.18.18:58:59 Info: set_instance_parameter_value axi_ltc235x LANE_5_ENABLE 1
2023.01.18.18:58:59 Info: set_instance_parameter_value axi_ltc235x LANE_6_ENABLE 1
2023.01.18.18:58:59 Info: set_instance_parameter_value axi_ltc235x LANE_7_ENABLE 1
2023.01.18.18:58:59 Info: set_instance_parameter_value axi_ltc235x NUM_CHANNELS 8
2023.01.18.18:58:59 Info: set_instance_parameter_value axi_ltc235x DATA_WIDTH 18
2023.01.18.18:58:59 Info: set_instance_parameter_value axi_ltc235x EXTERNAL_CLK 0
2023.01.18.18:58:59 Info: add_interface axi_ltc235x_device_if conduit end
2023.01.18.18:58:59 Info: set_interface_property axi_ltc235x_device_if EXPORT_OF axi_ltc235x.device_if
2023.01.18.18:58:59 Info: add_connection sys_clk.clk axi_ltc235x.if_external_clk
2023.01.18.18:58:59 Info: add_connection sys_clk.clk axi_ltc235x.s_axi_clock
2023.01.18.18:58:59 Info: add_connection sys_clk.clk_reset axi_ltc235x.s_axi_reset
2023.01.18.18:58:59 Info: add_instance adc_pwm_gen axi_pwm_gen 
2023.01.18.18:58:59 Info: set_instance_parameter_value adc_pwm_gen ID 0
2023.01.18.18:58:59 Info: set_instance_parameter_value adc_pwm_gen ASYNC_CLK_EN 0
2023.01.18.18:58:59 Info: set_instance_parameter_value adc_pwm_gen N_PWMS 1
2023.01.18.18:58:59 Info: set_instance_parameter_value adc_pwm_gen PWM_EXT_SYNC 0
2023.01.18.18:58:59 Info: set_instance_parameter_value adc_pwm_gen EXT_ASYNC_SYNC 0
2023.01.18.18:58:59 Info: set_instance_parameter_value adc_pwm_gen PULSE_0_WIDTH 1
2023.01.18.18:58:59 Info: set_instance_parameter_value adc_pwm_gen PULSE_0_PERIOD 8
2023.01.18.18:58:59 Info: set_instance_parameter_value adc_pwm_gen PULSE_0_OFFSET 0
2023.01.18.18:58:59 Info: add_interface axi_ltc235x_cnv_if conduit end
2023.01.18.18:58:59 Info: set_interface_property axi_ltc235x_cnv_if EXPORT_OF adc_pwm_gen.if_pwm_0
2023.01.18.18:58:59 Info: add_connection sys_clk.clk adc_pwm_gen.if_ext_clk
2023.01.18.18:58:59 Info: add_connection sys_clk.clk adc_pwm_gen.s_axi_clock
2023.01.18.18:58:59 Info: add_connection sys_clk.clk_reset adc_pwm_gen.s_axi_reset
2023.01.18.18:58:59 Info: add_instance util_adc_pack util_cpack2 
2023.01.18.18:59:00 Info: set_instance_parameter_value util_adc_pack NUM_OF_CHANNELS 8
2023.01.18.18:59:00 Info: set_instance_parameter_value util_adc_pack SAMPLES_PER_CHANNEL 1
2023.01.18.18:59:00 Info: set_instance_parameter_value util_adc_pack SAMPLE_DATA_WIDTH 32
2023.01.18.18:59:00 Info: add_connection sys_clk.clk util_adc_pack.clk
2023.01.18.18:59:00 Info: add_connection sys_clk.clk_reset util_adc_pack.reset
2023.01.18.18:59:00 Info: add_connection axi_ltc235x.adc_ch_0 util_adc_pack.adc_ch_0
2023.01.18.18:59:00 Info: add_connection axi_ltc235x.adc_ch_1 util_adc_pack.adc_ch_1
2023.01.18.18:59:00 Info: add_connection axi_ltc235x.adc_ch_2 util_adc_pack.adc_ch_2
2023.01.18.18:59:00 Info: add_connection axi_ltc235x.adc_ch_3 util_adc_pack.adc_ch_3
2023.01.18.18:59:00 Info: add_connection axi_ltc235x.adc_ch_4 util_adc_pack.adc_ch_4
2023.01.18.18:59:00 Info: add_connection axi_ltc235x.adc_ch_5 util_adc_pack.adc_ch_5
2023.01.18.18:59:00 Info: add_connection axi_ltc235x.adc_ch_6 util_adc_pack.adc_ch_6
2023.01.18.18:59:00 Info: add_connection axi_ltc235x.adc_ch_7 util_adc_pack.adc_ch_7
2023.01.18.18:59:00 Info: add_connection util_adc_pack.if_fifo_wr_overflow axi_ltc235x.if_adc_dovf
2023.01.18.18:59:00 Info: add_instance axi_adc_dma axi_dmac 
2023.01.18.18:59:00 Info: set_instance_parameter_value axi_adc_dma ID 0
2023.01.18.18:59:00 Info: set_instance_parameter_value axi_adc_dma DMA_DATA_WIDTH_SRC 256
2023.01.18.18:59:00 Info: set_instance_parameter_value axi_adc_dma DMA_DATA_WIDTH_DEST 64
2023.01.18.18:59:00 Info: set_instance_parameter_value axi_adc_dma DMA_2D_TRANSFER 0
2023.01.18.18:59:00 Info: set_instance_parameter_value axi_adc_dma AXI_SLICE_DEST 0
2023.01.18.18:59:00 Info: set_instance_parameter_value axi_adc_dma AXI_SLICE_SRC 0
2023.01.18.18:59:00 Info: set_instance_parameter_value axi_adc_dma SYNC_TRANSFER_START 1
2023.01.18.18:59:00 Info: set_instance_parameter_value axi_adc_dma CYCLIC 0
2023.01.18.18:59:00 Info: set_instance_parameter_value axi_adc_dma DMA_TYPE_DEST 0
2023.01.18.18:59:00 Info: set_instance_parameter_value axi_adc_dma DMA_TYPE_SRC 2
2023.01.18.18:59:00 Info: set_instance_parameter_value axi_adc_dma FIFO_SIZE 4
2023.01.18.18:59:00 Info: add_connection sys_clk.clk axi_adc_dma.s_axi_clock
2023.01.18.18:59:00 Info: add_connection sys_clk.clk_reset axi_adc_dma.s_axi_reset
2023.01.18.18:59:00 Info: add_connection sys_clk.clk axi_adc_dma.m_dest_axi_clock
2023.01.18.18:59:00 Info: add_connection sys_clk.clk_reset axi_adc_dma.m_dest_axi_reset
2023.01.18.18:59:00 Info: add_connection sys_clk.clk axi_adc_dma.if_fifo_wr_clk
2023.01.18.18:59:00 Info: add_connection util_adc_pack.if_packed_fifo_wr_en axi_adc_dma.if_fifo_wr_en
2023.01.18.18:59:00 Info: add_connection util_adc_pack.if_packed_fifo_wr_sync axi_adc_dma.if_fifo_wr_sync
2023.01.18.18:59:00 Info: add_connection util_adc_pack.if_packed_fifo_wr_data axi_adc_dma.if_fifo_wr_din
2023.01.18.18:59:00 Info: add_connection axi_adc_dma.if_fifo_wr_overflow util_adc_pack.if_packed_fifo_wr_overflow
2023.01.18.18:59:00 Info: add_connection sys_hps.f2h_irq0 axi_adc_dma.interrupt_sender
2023.01.18.18:59:00 Info: set_connection_parameter_value sys_hps.f2h_irq0/axi_adc_dma.interrupt_sender irqNumber 2
2023.01.18.18:59:00 Info: add_connection sys_hps.h2f_lw_axi_master axi_ltc235x.s_axi
2023.01.18.18:59:00 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/axi_ltc235x.s_axi baseAddress 0x00120000
2023.01.18.18:59:00 Info: add_connection sys_hps.h2f_lw_axi_master adc_pwm_gen.s_axi
2023.01.18.18:59:00 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/adc_pwm_gen.s_axi baseAddress 0x00140000
2023.01.18.18:59:00 Info: add_connection sys_hps.h2f_lw_axi_master axi_adc_dma.s_axi
2023.01.18.18:59:00 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/axi_adc_dma.s_axi baseAddress 0x00100000
2023.01.18.18:59:00 Info: add_connection axi_adc_dma.m_dest_axi sys_hps.f2h_sdram1_data
2023.01.18.18:59:00 Info: set_connection_parameter_value axi_adc_dma.m_dest_axi/sys_hps.f2h_sdram1_data baseAddress 0x0000
2023.01.18.18:59:00 Info: set_instance_parameter_value axi_sysid_0 ROM_ADDR_BITS 9
2023.01.18.18:59:00 Info: set_instance_parameter_value rom_sys_0 ROM_ADDR_BITS 9
2023.01.18.18:59:00 Info: set_instance_parameter_value rom_sys_0 PATH_TO_FILE C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/mem_init_sys.txt
2023.01.18.18:59:00 Info: set_interconnect_requirement $system qsys_mm.maxAdditionalLatency 4
2023.01.18.18:59:00 Info: set_interconnect_requirement $system qsys_mm.clockCrossingAdapter AUTO
2023.01.18.18:59:00 Info: set_interconnect_requirement $system qsys_mm.burstAdapterImplementation PER_BURST_TYPE_CONVERTER
2023.01.18.18:59:00 Info: save_system system_bd.qsys
2023.01.18.19:00:21 Info: Saving generation log to C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/system_bd_generation.rpt
2023.01.18.19:00:21 Info: Starting: <b>Create HDL design files for synthesis</b>
2023.01.18.19:00:21 Info: qsys-generate C:\Users\JGeroni2\Documents\ltc235x_hw_test\hdl\projects\dc2677a\c5soc\system_bd.qsys --synthesis=VERILOG --output-directory=C:\Users\JGeroni2\Documents\ltc235x_hw_test\hdl\projects\dc2677a\c5soc\system_bd\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C8ES
2023.01.18.19:00:22 Info: Loading c5soc/system_bd.qsys
2023.01.18.19:00:22 Info: Reading input file
2023.01.18.19:00:22 Info: Adding adc_pwm_gen [axi_pwm_gen 1.0]
2023.01.18.19:00:22 Info: Parameterizing module adc_pwm_gen
2023.01.18.19:00:22 Info: Adding axi_adc_dma [axi_dmac 1.0]
2023.01.18.19:00:22 Info: Parameterizing module axi_adc_dma
2023.01.18.19:00:22 Info: Adding axi_ltc235x [axi_ltc235x 1.0]
2023.01.18.19:00:22 Info: Parameterizing module axi_ltc235x
2023.01.18.19:00:22 Info: Adding axi_sysid_0 [axi_sysid 1.0]
2023.01.18.19:00:22 Info: Parameterizing module axi_sysid_0
2023.01.18.19:00:22 Info: Adding pixel_clk_pll [altera_pll 21.1]
2023.01.18.19:00:22 Info: Parameterizing module pixel_clk_pll
2023.01.18.19:00:22 Info: Adding pixel_clk_pll_reconfig [altera_pll_reconfig 21.1]
2023.01.18.19:00:22 Info: Parameterizing module pixel_clk_pll_reconfig
2023.01.18.19:00:22 Info: Adding rom_sys_0 [sysid_rom 1.0]
2023.01.18.19:00:22 Info: Parameterizing module rom_sys_0
2023.01.18.19:00:22 Info: Adding sys_clk [clock_source 21.1]
2023.01.18.19:00:22 Info: Parameterizing module sys_clk
2023.01.18.19:00:22 Info: Adding sys_dma_clk [clock_source 21.1]
2023.01.18.19:00:22 Info: Parameterizing module sys_dma_clk
2023.01.18.19:00:22 Info: Adding sys_gpio_bd [altera_avalon_pio 21.1]
2023.01.18.19:00:22 Info: Parameterizing module sys_gpio_bd
2023.01.18.19:00:22 Info: Adding sys_gpio_in [altera_avalon_pio 21.1]
2023.01.18.19:00:22 Info: Parameterizing module sys_gpio_in
2023.01.18.19:00:22 Info: Adding sys_gpio_out [altera_avalon_pio 21.1]
2023.01.18.19:00:22 Info: Parameterizing module sys_gpio_out
2023.01.18.19:00:22 Info: Adding sys_hps [altera_hps 21.1]
2023.01.18.19:00:22 Info: Parameterizing module sys_hps
2023.01.18.19:00:22 Info: Adding sys_id [altera_avalon_sysid_qsys 21.1]
2023.01.18.19:00:22 Info: Parameterizing module sys_id
2023.01.18.19:00:22 Info: Adding sys_int_mem [altera_avalon_onchip_memory2 21.1]
2023.01.18.19:00:22 Info: Parameterizing module sys_int_mem
2023.01.18.19:00:22 Info: Adding sys_spi [altera_avalon_spi 21.1]
2023.01.18.19:00:22 Info: Parameterizing module sys_spi
2023.01.18.19:00:22 Info: Adding util_adc_pack [util_cpack2 1.0]
2023.01.18.19:00:22 Info: Parameterizing module util_adc_pack
2023.01.18.19:00:22 Info: Adding vga_out [axi_hdmi_tx 1.0]
2023.01.18.19:00:22 Info: Parameterizing module vga_out
2023.01.18.19:00:22 Info: Adding video_dmac [axi_dmac 1.0]
2023.01.18.19:00:22 Info: Parameterizing module video_dmac
2023.01.18.19:00:22 Info: Building connections
2023.01.18.19:00:22 Info: Parameterizing connections
2023.01.18.19:00:22 Info: Validating
2023.01.18.19:00:32 Info: Done reading input file
2023.01.18.19:00:37 Warning: system_bd.system_bd: Module dependency loop involving: "sys_dma_clk" (clock_source 21.1), "sys_hps" (altera_hps 21.1)
2023.01.18.19:00:37 Warning: system_bd.system_bd: Module dependency loop involving: "sys_dma_clk" (clock_source 21.1), "sys_hps" (altera_hps 21.1)
2023.01.18.19:00:37 Info: system_bd.pixel_clk_pll: The legal reference clock frequency is 5.0 MHz..650.0 MHz
2023.01.18.19:00:37 Info: system_bd.pixel_clk_pll: Able to implement PLL with user settings
2023.01.18.19:00:37 Info: system_bd.sys_gpio_bd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2023.01.18.19:00:37 Info: system_bd.sys_gpio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2023.01.18.19:00:37 Info: system_bd.sys_hps: HPS Main PLL counter settings: n = 0  m = 63
2023.01.18.19:00:37 Info: system_bd.sys_hps: HPS peripherial PLL counter settings: n = 0  m = 39
2023.01.18.19:00:37 Info: system_bd.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
2023.01.18.19:00:37 Info: system_bd.sys_id: Time stamp will be automatically updated when this component is generated.
2023.01.18.19:00:37 Warning: system_bd.adc_pwm_gen: <b>adc_pwm_gen.if_ext_sync</b> must be exported, or connected to a matching conduit.
2023.01.18.19:00:37 Warning: system_bd.adc_pwm_gen: <b>adc_pwm_gen.if_pwm_1</b> must be exported, or connected to a matching conduit.
2023.01.18.19:00:37 Warning: system_bd.adc_pwm_gen: <b>adc_pwm_gen.if_pwm_2</b> must be exported, or connected to a matching conduit.
2023.01.18.19:00:37 Warning: system_bd.adc_pwm_gen: <b>adc_pwm_gen.if_pwm_3</b> must be exported, or connected to a matching conduit.
2023.01.18.19:00:37 Warning: system_bd.axi_adc_dma: <b>axi_adc_dma.if_fifo_wr_xfer_req</b> must be exported, or connected to a matching conduit.
2023.01.18.19:00:37 Warning: system_bd.video_dmac: <b>video_dmac.if_m_axis_xfer_req</b> must be exported, or connected to a matching conduit.
2023.01.18.19:00:37 Warning: system_bd.sys_gpio_in: Interrupt sender <b>sys_gpio_in.irq</b> is not connected to an interrupt receiver
2023.01.18.19:00:40 Info: system_bd: Generating <b>system_bd</b> "<b>system_bd</b>" for QUARTUS_SYNTH
2023.01.18.19:00:47 Info: Interconnect is inserted between master sys_hps.h2f_axi_master and slave sys_int_mem.s1 because the master is of type axi and the slave is of type avalon.
2023.01.18.19:00:53 Info: Interconnect is inserted between master axi_adc_dma.m_dest_axi and slave sys_hps.f2h_sdram1_data because the master has awid signal 1 bit wide, but the slave is 8 bit wide.
2023.01.18.19:00:53 Info: Interconnect is inserted between master axi_adc_dma.m_dest_axi and slave sys_hps.f2h_sdram1_data because the master has wid signal 1 bit wide, but the slave is 8 bit wide.
2023.01.18.19:00:53 Info: Interconnect is inserted between master axi_adc_dma.m_dest_axi and slave sys_hps.f2h_sdram1_data because the master has arid signal 1 bit wide, but the slave is 8 bit wide.
2023.01.18.19:00:53 Info: Interconnect is inserted between master axi_adc_dma.m_dest_axi and slave sys_hps.f2h_sdram1_data because the master has rid signal 1 bit wide, but the slave is 8 bit wide.
2023.01.18.19:00:53 Info: Interconnect is inserted between master axi_adc_dma.m_dest_axi and slave sys_hps.f2h_sdram1_data because the master has bid signal 1 bit wide, but the slave is 8 bit wide.
2023.01.18.19:00:53 Info: Interconnect is inserted between master axi_adc_dma.m_dest_axi and slave sys_hps.f2h_sdram1_data because they have different clock source.
2023.01.18.19:00:53 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
2023.01.18.19:00:53 Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux_001.sink0
2023.01.18.19:00:53 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
2023.01.18.19:00:53 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux_001.sink0
2023.01.18.19:00:54 Info: Interconnect is inserted between master video_dmac.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has awid signal 1 bit wide, but the slave is 8 bit wide.
2023.01.18.19:00:54 Info: Interconnect is inserted between master video_dmac.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has wid signal 1 bit wide, but the slave is 8 bit wide.
2023.01.18.19:00:54 Info: Interconnect is inserted between master video_dmac.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has arid signal 1 bit wide, but the slave is 8 bit wide.
2023.01.18.19:00:54 Info: Interconnect is inserted between master video_dmac.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has rid signal 1 bit wide, but the slave is 8 bit wide.
2023.01.18.19:00:54 Info: Interconnect is inserted between master video_dmac.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has bid signal 1 bit wide, but the slave is 8 bit wide.
2023.01.18.19:00:55 Warning: sys_hps.f2h_irq0: Cannot connect clock for <b>irq_mapper.sender</b>
2023.01.18.19:00:55 Warning: sys_hps.f2h_irq0: Cannot connect reset for <b>irq_mapper.sender</b>
2023.01.18.19:00:55 Warning: sys_hps.f2h_irq1: Cannot connect clock for <b>irq_mapper_001.sender</b>
2023.01.18.19:00:55 Warning: sys_hps.f2h_irq1: Cannot connect reset for <b>irq_mapper_001.sender</b>
2023.01.18.19:01:05 Info: adc_pwm_gen: "<b>system_bd</b>" instantiated <b>axi_pwm_gen</b> "<b>adc_pwm_gen</b>"
2023.01.18.19:01:06 Info: axi_adc_dma: "<b>system_bd</b>" instantiated <b>axi_dmac</b> "<b>axi_adc_dma</b>"
2023.01.18.19:01:06 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_axi.v</b>
2023.01.18.19:01:06 Info: axi_ltc235x: "<b>system_bd</b>" instantiated <b>axi_ltc235x</b> "<b>axi_ltc235x</b>"
2023.01.18.19:01:06 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_axi.v</b>
2023.01.18.19:01:06 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_rst.v</b>
2023.01.18.19:01:06 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_rst_constr.sdc</b>
2023.01.18.19:01:06 Info: axi_sysid_0: "<b>system_bd</b>" instantiated <b>axi_sysid</b> "<b>axi_sysid_0</b>"
2023.01.18.19:01:06 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_axi.v</b>
2023.01.18.19:01:06 Info: pixel_clk_pll: "<b>system_bd</b>" instantiated <b>altera_pll</b> "<b>pixel_clk_pll</b>"
2023.01.18.19:01:06 Warning: quartus_synth: A Duplicate file was overwritten with path: altera_pll_reconfig_top.v
2023.01.18.19:01:06 Info: pixel_clk_pll_reconfig: "<b>system_bd</b>" instantiated <b>altera_pll_reconfig</b> "<b>pixel_clk_pll_reconfig</b>"
2023.01.18.19:01:06 Info: rom_sys_0: "<b>system_bd</b>" instantiated <b>sysid_rom</b> "<b>rom_sys_0</b>"
2023.01.18.19:01:06 Info: sys_gpio_bd: Starting RTL generation for module 'system_bd_sys_gpio_bd'
2023.01.18.19:01:06 Info: sys_gpio_bd:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_sys_gpio_bd --dir=C:/Users/JGeroni2/AppData/Local/Temp/alt9375_7789240608837425589.dir/0009_sys_gpio_bd_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/JGeroni2/AppData/Local/Temp/alt9375_7789240608837425589.dir/0009_sys_gpio_bd_gen//system_bd_sys_gpio_bd_component_configuration.pl  --do_build_sim=0  ]
2023.01.18.19:01:11 Info: sys_gpio_bd: Done RTL generation for module 'system_bd_sys_gpio_bd'
2023.01.18.19:01:11 Info: sys_gpio_bd: "<b>system_bd</b>" instantiated <b>altera_avalon_pio</b> "<b>sys_gpio_bd</b>"
2023.01.18.19:01:11 Info: sys_gpio_in: Starting RTL generation for module 'system_bd_sys_gpio_in'
2023.01.18.19:01:11 Info: sys_gpio_in:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_sys_gpio_in --dir=C:/Users/JGeroni2/AppData/Local/Temp/alt9375_7789240608837425589.dir/0010_sys_gpio_in_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/JGeroni2/AppData/Local/Temp/alt9375_7789240608837425589.dir/0010_sys_gpio_in_gen//system_bd_sys_gpio_in_component_configuration.pl  --do_build_sim=0  ]
2023.01.18.19:01:12 Info: sys_gpio_in: Done RTL generation for module 'system_bd_sys_gpio_in'
2023.01.18.19:01:12 Info: sys_gpio_in: "<b>system_bd</b>" instantiated <b>altera_avalon_pio</b> "<b>sys_gpio_in</b>"
2023.01.18.19:01:12 Info: sys_gpio_out: Starting RTL generation for module 'system_bd_sys_gpio_out'
2023.01.18.19:01:12 Info: sys_gpio_out:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_sys_gpio_out --dir=C:/Users/JGeroni2/AppData/Local/Temp/alt9375_7789240608837425589.dir/0011_sys_gpio_out_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/JGeroni2/AppData/Local/Temp/alt9375_7789240608837425589.dir/0011_sys_gpio_out_gen//system_bd_sys_gpio_out_component_configuration.pl  --do_build_sim=0  ]
2023.01.18.19:01:13 Info: sys_gpio_out: Done RTL generation for module 'system_bd_sys_gpio_out'
2023.01.18.19:01:13 Info: sys_gpio_out: "<b>system_bd</b>" instantiated <b>altera_avalon_pio</b> "<b>sys_gpio_out</b>"
2023.01.18.19:01:13 Info: sys_hps: "Running  for module: sys_hps"
2023.01.18.19:01:13 Info: sys_hps: HPS Main PLL counter settings: n = 0  m = 63
2023.01.18.19:01:14 Info: sys_hps: HPS peripherial PLL counter settings: n = 0  m = 39
2023.01.18.19:01:18 Info: sys_hps: "<b>system_bd</b>" instantiated <b>altera_hps</b> "<b>sys_hps</b>"
2023.01.18.19:01:18 Info: sys_id: "<b>system_bd</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sys_id</b>"
2023.01.18.19:01:18 Info: sys_int_mem: Starting RTL generation for module 'system_bd_sys_int_mem'
2023.01.18.19:01:18 Info: sys_int_mem:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_sys_int_mem --dir=C:/Users/JGeroni2/AppData/Local/Temp/alt9375_7789240608837425589.dir/0013_sys_int_mem_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/JGeroni2/AppData/Local/Temp/alt9375_7789240608837425589.dir/0013_sys_int_mem_gen//system_bd_sys_int_mem_component_configuration.pl  --do_build_sim=0  ]
2023.01.18.19:01:19 Info: sys_int_mem: Done RTL generation for module 'system_bd_sys_int_mem'
2023.01.18.19:01:19 Info: sys_int_mem: "<b>system_bd</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>sys_int_mem</b>"
2023.01.18.19:01:19 Info: sys_spi: Starting RTL generation for module 'system_bd_sys_spi'
2023.01.18.19:01:19 Info: sys_spi:   Generation command is [exec C:/intelfpga/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/21.1/quartus/bin64/perl/lib -I C:/intelfpga/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/21.1/quartus/sopc_builder/bin -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=system_bd_sys_spi --dir=C:/Users/JGeroni2/AppData/Local/Temp/alt9375_7789240608837425589.dir/0014_sys_spi_gen/ --quartus_dir=C:/intelfpga/21.1/quartus --verilog --config=C:/Users/JGeroni2/AppData/Local/Temp/alt9375_7789240608837425589.dir/0014_sys_spi_gen//system_bd_sys_spi_component_configuration.pl  --do_build_sim=0  ]
2023.01.18.19:01:20 Info: sys_spi: Done RTL generation for module 'system_bd_sys_spi'
2023.01.18.19:01:20 Info: sys_spi: "<b>system_bd</b>" instantiated <b>altera_avalon_spi</b> "<b>sys_spi</b>"
2023.01.18.19:01:20 Info: util_adc_pack: "<b>system_bd</b>" instantiated <b>util_cpack2</b> "<b>util_adc_pack</b>"
2023.01.18.19:01:20 Info: vga_out: "<b>system_bd</b>" instantiated <b>axi_hdmi_tx</b> "<b>vga_out</b>"
2023.01.18.19:01:20 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_rst.v</b>
2023.01.18.19:01:20 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_axi.v</b>
2023.01.18.19:01:20 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_xfer_cntrl.v</b>
2023.01.18.19:01:20 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_xfer_status.v</b>
2023.01.18.19:01:20 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_clock_mon.v</b>
2023.01.18.19:01:20 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_xfer_cntrl_constr.sdc</b>
2023.01.18.19:01:20 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_xfer_status_constr.sdc</b>
2023.01.18.19:01:20 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_clock_mon_constr.sdc</b>
2023.01.18.19:01:20 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_rst_constr.sdc</b>
2023.01.18.19:01:22 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2023.01.18.19:01:23 Info: mm_interconnect_0: "<b>system_bd</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"
2023.01.18.19:01:28 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2023.01.18.19:01:29 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2023.01.18.19:01:30 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2023.01.18.19:01:30 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2023.01.18.19:01:31 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2023.01.18.19:01:32 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
2023.01.18.19:01:36 Info: mm_interconnect_1: "<b>system_bd</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"
2023.01.18.19:01:37 Info: mm_interconnect_2: "<b>system_bd</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"
2023.01.18.19:01:38 Info: mm_interconnect_3: "<b>system_bd</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_3</b>"
2023.01.18.19:01:38 Info: irq_mapper: "<b>system_bd</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"
2023.01.18.19:01:38 Info: irq_mapper_001: "<b>system_bd</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper_001</b>"
2023.01.18.19:01:38 Info: rst_controller: "<b>system_bd</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"
2023.01.18.19:01:38 Info: fpga_interfaces: "<b>sys_hps</b>" instantiated <b>altera_interface_generator</b> "<b>fpga_interfaces</b>"
2023.01.18.19:01:39 Info: hps_io: "<b>sys_hps</b>" instantiated <b>altera_hps_io</b> "<b>hps_io</b>"
2023.01.18.19:01:39 Info: sys_int_mem_s1_translator: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sys_int_mem_s1_translator</b>"
2023.01.18.19:01:39 Info: sys_hps_h2f_axi_master_agent: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_axi_master_ni</b> "<b>sys_hps_h2f_axi_master_agent</b>"
2023.01.18.19:01:39 Info: sys_int_mem_s1_agent: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sys_int_mem_s1_agent</b>"
2023.01.18.19:01:39 Info: sys_int_mem_s1_agent_rsp_fifo: "<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sys_int_mem_s1_agent_rsp_fifo</b>"
2023.01.18.19:01:39 Info: router: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"
2023.01.18.19:01:39 Info: router_002: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"
2023.01.18.19:01:39 Info: sys_int_mem_s1_burst_adapter: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>sys_int_mem_s1_burst_adapter</b>"
2023.01.18.19:01:39 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_address_alignment.sv</b>
2023.01.18.19:01:39 Info: cmd_demux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"
2023.01.18.19:01:40 Info: cmd_mux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"
2023.01.18.19:01:40 Info: rsp_demux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"
2023.01.18.19:01:40 Info: rsp_mux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"
2023.01.18.19:01:40 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2023.01.18.19:01:40 Info: agent_pipeline: "<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>agent_pipeline</b>"
2023.01.18.19:01:40 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>
2023.01.18.19:01:40 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>
2023.01.18.19:01:41 Info: avalon_st_adapter: "<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"
2023.01.18.19:01:41 Info: axi_sysid_0_s_axi_agent: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_axi_slave_ni</b> "<b>axi_sysid_0_s_axi_agent</b>"
2023.01.18.19:01:41 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>
2023.01.18.19:01:41 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_sc_fifo.v</b>
2023.01.18.19:01:41 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_address_alignment.sv</b>
2023.01.18.19:01:41 Info: router: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"
2023.01.18.19:01:41 Info: router_001: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"
2023.01.18.19:01:41 Info: router_002: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"
2023.01.18.19:01:41 Info: router_003: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"
2023.01.18.19:01:41 Info: router_014: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_014</b>"
2023.01.18.19:01:41 Info: sys_hps_h2f_lw_axi_master_wr_limiter: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>sys_hps_h2f_lw_axi_master_wr_limiter</b>"
2023.01.18.19:01:41 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_sc_fifo.v</b>
2023.01.18.19:01:41 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>
2023.01.18.19:01:41 Info: cmd_demux: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"
2023.01.18.19:01:41 Info: cmd_mux: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"
2023.01.18.19:01:41 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2023.01.18.19:01:41 Info: cmd_mux_012: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_012</b>"
2023.01.18.19:01:41 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2023.01.18.19:01:41 Info: rsp_demux: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"
2023.01.18.19:01:41 Info: rsp_demux_012: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_012</b>"
2023.01.18.19:01:41 Info: rsp_mux: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"
2023.01.18.19:01:41 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2023.01.18.19:01:42 Info: avalon_st_adapter: "<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"
2023.01.18.19:01:42 Info: router: "<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"
2023.01.18.19:01:42 Info: router_001: "<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"
2023.01.18.19:01:42 Info: router_002: "<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"
2023.01.18.19:01:42 Info: router_003: "<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"
2023.01.18.19:01:42 Info: cmd_demux: "<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"
2023.01.18.19:01:42 Info: cmd_mux: "<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"
2023.01.18.19:01:42 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2023.01.18.19:01:42 Info: rsp_demux: "<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"
2023.01.18.19:01:42 Info: rsp_mux: "<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"
2023.01.18.19:01:42 Info: Reusing file <b>C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv</b>
2023.01.18.19:01:42 Info: async_fifo: "<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>async_fifo</b>"
2023.01.18.19:01:42 Info: video_dmac_m_src_axi_id_pad: "<b>mm_interconnect_3</b>" instantiated <b>altera_merlin_axi_translator</b> "<b>video_dmac_m_src_axi_id_pad</b>"
2023.01.18.19:02:41 Info: border: "<b>hps_io</b>" instantiated <b>altera_interface_generator</b> "<b>border</b>"
2023.01.18.19:02:42 Info: error_adapter_0: "<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"
2023.01.18.19:02:42 Info: error_adapter_0: "<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"
2023.01.18.19:02:42 Info: system_bd: Done "<b>system_bd</b>" with 66 modules, 191 files
2023.01.18.19:02:43 Info: qsys-generate succeeded.
2023.01.18.19:02:43 Info: Finished: <b>Create HDL design files for synthesis</b>
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Jan 18 18:53:44 2023
Info: Command: quartus_sh --64bit -t system_project.tcl
CRITICAL WARNING: Quartus version mismatch; expected 21.1.0, got 21.1.1.
Info (125061): Changed top-level design entity name to "system_top"
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Processing started: Wed Jan 18 19:05:20 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dc2677a_c5soc -c dc2677a_c5soc
Warning (114045): Assignment to suppress message # 19527 has no effect.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/system_bd.v
    Info (12023): Found entity 1: system_bd File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_irq_mapper_001.sv
    Info (12023): Found entity 1: system_bd_irq_mapper_001 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_irq_mapper.sv
    Info (12023): Found entity 1: system_bd_irq_mapper File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_3.v
    Info (12023): Found entity 1: system_bd_mm_interconnect_3 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_3.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_axi_translator.sv
    Info (12023): Found entity 1: altera_merlin_axi_translator File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_translator.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v
    Info (12023): Found entity 1: system_bd_mm_interconnect_2 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_2_rsp_mux File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_2_rsp_demux File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_2_cmd_mux File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_2_cmd_demux File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_2_router_003_default_decode File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv Line: 45
    Info (12023): Found entity 2: system_bd_mm_interconnect_2_router_003 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_2_router_002_default_decode File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv Line: 45
    Info (12023): Found entity 2: system_bd_mm_interconnect_2_router_002 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_2_router_001_default_decode File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: system_bd_mm_interconnect_2_router_001 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_2_router_default_decode File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: system_bd_mm_interconnect_2_router File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v
    Info (12023): Found entity 1: system_bd_mm_interconnect_1 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: system_bd_mm_interconnect_1_avalon_st_adapter File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_1_rsp_mux File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux_012.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_1_rsp_demux_012 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux_012.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_1_rsp_demux File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux_012.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_1_cmd_mux_012 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux_012.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_1_cmd_mux File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_1_cmd_demux File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_1_router_014_default_decode File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv Line: 45
    Info (12023): Found entity 2: system_bd_mm_interconnect_1_router_014 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_1_router_003_default_decode File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv Line: 45
    Info (12023): Found entity 2: system_bd_mm_interconnect_1_router_003 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_1_router_002_default_decode File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: system_bd_mm_interconnect_1_router_002 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_1_router_001_default_decode File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: system_bd_mm_interconnect_1_router_001 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_1_router_default_decode File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: system_bd_mm_interconnect_1_router File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v
    Info (12023): Found entity 1: system_bd_mm_interconnect_0 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_bd_mm_interconnect_0_avalon_st_adapter File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_0_rsp_mux File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_0_rsp_demux File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_0_cmd_mux File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_0_cmd_demux File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_0_router_002_default_decode File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: system_bd_mm_interconnect_0_router_002 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_bd_mm_interconnect_0_router_default_decode File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_bd_mm_interconnect_0_router File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv Line: 84
Warning (10335): Unrecognized synthesis attribute "ram_style" at system_bd/synthesis/submodules/ad_mem.v(54) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_mem.v
    Info (12023): Found entity 1: ad_mem File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_rst.v
    Info (12023): Found entity 1: ad_rst File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_rst.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_csc.v
    Info (12023): Found entity 1: ad_csc File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_csc.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_csc_rgb2crycb.v
    Info (12023): Found entity 1: ad_csc_RGB2CrYCb File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_ss_444to422.v
    Info (12023): Found entity 1: ad_ss_444to422 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_ss_444to422.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_xfer_cntrl.v
    Info (12023): Found entity 1: up_xfer_cntrl File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_xfer_cntrl.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_xfer_status.v
    Info (12023): Found entity 1: up_xfer_status File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_xfer_status.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_clock_mon.v
    Info (12023): Found entity 1: up_clock_mon File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_clock_mon.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_hdmi_tx.v
    Info (12023): Found entity 1: up_hdmi_tx File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_hdmi_tx.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_mul.v
    Info (12023): Found entity 1: ad_mul File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mul.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v
    Info (12023): Found entity 1: axi_hdmi_tx_vdma File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_hdmi_tx_es.v
    Info (12023): Found entity 1: axi_hdmi_tx_es File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_es.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_hdmi_tx_core.v
    Info (12023): Found entity 1: axi_hdmi_tx_core File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_core.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_hdmi_tx.v
    Info (12023): Found entity 1: axi_hdmi_tx File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_perfect_shuffle.v
    Info (12023): Found entity 1: ad_perfect_shuffle File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_perfect_shuffle.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/pack_ctrl.v
    Info (12023): Found entity 1: pack_ctrl File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_ctrl.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/pack_interconnect.v
    Info (12023): Found entity 1: pack_interconnect File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_interconnect.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/pack_network.v
    Info (12023): Found entity 1: pack_network File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_network.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/pack_shell.v
    Info (12023): Found entity 1: pack_shell File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_shell.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/util_cpack2_impl.v
    Info (12023): Found entity 1: util_cpack2_impl File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_cpack2_impl.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_spi.v
    Info (12023): Found entity 1: system_bd_sys_spi File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_spi.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_int_mem.v
    Info (12023): Found entity 1: system_bd_sys_int_mem File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_int_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_id.v
    Info (12023): Found entity 1: system_bd_sys_id File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_id.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_hps.v
    Info (12023): Found entity 1: system_bd_sys_hps File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_hps_hps_io.v
    Info (12023): Found entity 1: system_bd_sys_hps_hps_io File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sv
    Info (12023): Found entity 1: system_bd_sys_hps_hps_io_border File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: system_bd_sys_hps_fpga_interfaces File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_gpio_out.v
    Info (12023): Found entity 1: system_bd_sys_gpio_out File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_gpio_out.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_gpio_in.v
    Info (12023): Found entity 1: system_bd_sys_gpio_in File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_gpio_in.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_gpio_bd.v
    Info (12023): Found entity 1: system_bd_sys_gpio_bd File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_gpio_bd.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/sysid_rom.v
    Info (12023): Found entity 1: sysid_rom File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sysid_rom.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file system_bd/synthesis/submodules/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1691
    Info (12023): Found entity 3: dprio_mux File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1739
    Info (12023): Found entity 4: fpll_dprio_init File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1789
    Info (12023): Found entity 5: dyn_phase_shift File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1884
    Info (12023): Found entity 6: generic_lcell_comb File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2112
Warning (12090): Entity "altera_std_synchronizer" obtained from "system_bd/synthesis/submodules/altera_std_synchronizer.v" instead of from Quartus Prime megafunction library File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_std_synchronizer.v
    Info (12023): Found entity 1: altera_std_synchronizer File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v
    Info (12023): Found entity 1: system_bd_pixel_clk_pll File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_sysid.v
    Info (12023): Found entity 1: axi_sysid File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_sysid.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_adc_common.v
    Info (12023): Found entity 1: up_adc_common File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_common.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_adc_channel.v
    Info (12023): Found entity 1: up_adc_channel File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_ltc235x_cmos_tb.v
    Info (12023): Found entity 1: axi_ltc235x_cmos_tb File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos_tb.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_ltc235x_tb.v
    Info (12023): Found entity 1: axi_ltc235x_tb File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_tb.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_ltc235x_cmos.v
    Info (12023): Found entity 1: axi_ltc235x_cmos File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_ltc235x.v
    Info (12023): Found entity 1: axi_ltc235x File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/sync_bits.v
    Info (12023): Found entity 1: sync_bits File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sync_bits.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/sync_event.v
    Info (12023): Found entity 1: sync_event File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sync_event.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/util_axis_fifo.v
    Info (12023): Found entity 1: util_axis_fifo File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/util_axis_fifo_address_generator.v
    Info (12023): Found entity 1: util_axis_fifo_address_generator File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo_address_generator.v Line: 38
Warning (10335): Unrecognized synthesis attribute "ram_style" at system_bd/synthesis/submodules/ad_mem_asym.v(86) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem_asym.v Line: 86
Warning (10335): Unrecognized synthesis attribute "cascade_height" at system_bd/synthesis/submodules/ad_mem_asym.v(86) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem_asym.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_mem_asym.v
    Info (12023): Found entity 1: ad_mem_asym File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem_asym.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_burst_memory.v
    Info (12023): Found entity 1: axi_dmac_burst_memory File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_regmap.v
    Info (12023): Found entity 1: axi_dmac_regmap File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_regmap_request.v
    Info (12023): Found entity 1: axi_dmac_regmap_request File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap_request.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_reset_manager.v
    Info (12023): Found entity 1: axi_dmac_reset_manager File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_reset_manager.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_resize_dest.v
    Info (12023): Found entity 1: axi_dmac_resize_dest File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_resize_dest.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_resize_src.v
    Info (12023): Found entity 1: axi_dmac_resize_src File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_resize_src.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_response_manager.v
    Info (12023): Found entity 1: axi_dmac_response_manager File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_transfer.v
    Info (12023): Found entity 1: axi_dmac_transfer File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/address_generator.v
    Info (12023): Found entity 1: address_generator File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/address_generator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/data_mover.v
    Info (12023): Found entity 1: data_mover File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/data_mover.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/request_arb.v
    Info (12023): Found entity 1: request_arb File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/request_generator.v
    Info (12023): Found entity 1: request_generator File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_generator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/response_handler.v
    Info (12023): Found entity 1: response_handler File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/response_handler.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_register_slice.v
    Info (12023): Found entity 1: axi_register_slice File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_register_slice.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/dmac_2d_transfer.v
    Info (12023): Found entity 1: dmac_2d_transfer File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dmac_2d_transfer.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/dest_axi_mm.v
    Info (12023): Found entity 1: dest_axi_mm File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_mm.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/dest_axi_stream.v
    Info (12023): Found entity 1: dest_axi_stream File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_stream.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/dest_fifo_inf.v
    Info (12023): Found entity 1: dest_fifo_inf File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_fifo_inf.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/src_axi_mm.v
    Info (12023): Found entity 1: src_axi_mm File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_axi_mm.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/src_axi_stream.v
    Info (12023): Found entity 1: src_axi_stream File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_axi_stream.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/src_fifo_inf.v
    Info (12023): Found entity 1: src_fifo_inf File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_fifo_inf.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/splitter.v
    Info (12023): Found entity 1: splitter File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/splitter.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/response_generator.v
    Info (12023): Found entity 1: response_generator File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/response_generator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac.v
    Info (12023): Found entity 1: axi_dmac File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_pwm_gen_regmap.v
    Info (12023): Found entity 1: axi_pwm_gen_regmap File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen_regmap.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_pwm_gen_1.v
    Info (12023): Found entity 1: axi_pwm_gen_1 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen_1.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_pwm_gen.v
    Info (12023): Found entity 1: axi_pwm_gen File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file system_top.v
    Info (12023): Found entity 1: system_top File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10236): Verilog HDL Implicit Net warning at axi_dmac_response_manager.v(135): created implicit net for "response_dest_partial" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v Line: 135
Warning (10236): Verilog HDL Implicit Net warning at request_arb.v(1053): created implicit net for "src_req_spltr_valid" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 1053
Warning (10236): Verilog HDL Implicit Net warning at request_arb.v(1054): created implicit net for "src_req_spltr_ready" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 1054
Warning (10037): Verilog HDL or VHDL warning at system_bd_sys_spi.v(385): conditional expression evaluates to a constant File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_spi.v Line: 385
Info (12127): Elaborating entity "system_top" for the top level hierarchy
Info (12128): Elaborating entity "system_bd" for hierarchy "system_bd:i_system_bd" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 270
Info (12128): Elaborating entity "axi_pwm_gen" for hierarchy "system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 572
Warning (10036): Verilog HDL or VHDL warning at axi_pwm_gen.v(100): object "sync_1" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v Line: 100
Warning (10036): Verilog HDL or VHDL warning at axi_pwm_gen.v(101): object "sync_2" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v Line: 101
Warning (10036): Verilog HDL or VHDL warning at axi_pwm_gen.v(102): object "sync_3" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v Line: 102
Warning (10036): Verilog HDL or VHDL warning at axi_pwm_gen.v(174): object "ext_sync_m0" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v Line: 174
Warning (10036): Verilog HDL or VHDL warning at axi_pwm_gen.v(175): object "ext_sync_m1" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v Line: 175
Warning (10230): Verilog HDL assignment warning at axi_pwm_gen.v(189): truncated value with size 32 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v Line: 189
Info (12128): Elaborating entity "axi_pwm_gen_regmap" for hierarchy "system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_regmap:i_regmap" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v Line: 168
Info (12128): Elaborating entity "axi_pwm_gen_1" for hierarchy "system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|axi_pwm_gen_1:i0_axi_pwm_gen_1" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v Line: 234
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen|up_axi:i_up_axi" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v Line: 354
Info (12128): Elaborating entity "axi_dmac" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 730
Info (12128): Elaborating entity "axi_dmac_regmap" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac.v Line: 466
Info (10264): Verilog HDL Case Statement information at axi_dmac_regmap.v(182): all case item expressions in this case statement are onehot File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v Line: 182
Warning (10230): Verilog HDL assignment warning at axi_dmac_regmap.v(210): truncated value with size 63 to match size of target (32) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v Line: 210
Info (12128): Elaborating entity "axi_dmac_regmap_request" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v Line: 269
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap_request.v Line: 310
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 42
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 43
Warning (10306): Invalid value "yes" for synthesis attribute "KEEP" at system_bd/synthesis/submodules/util_axis_fifo.v(83) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 83
Warning (10034): Output port "m_axis_tkeep" at util_axis_fifo.v(53) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 53
Warning (10034): Output port "m_axis_tlast" at util_axis_fifo.v(54) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 54
Info (12128): Elaborating entity "util_axis_fifo_address_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|util_axis_fifo_address_generator:fifo.i_address_gray" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 280
Warning (10230): Verilog HDL assignment warning at util_axis_fifo_address_generator.v(156): truncated value with size 3 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo_address_generator.v Line: 156
Warning (10230): Verilog HDL assignment warning at util_axis_fifo_address_generator.v(170): truncated value with size 3 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo_address_generator.v Line: 170
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v Line: 300
Info (12128): Elaborating entity "axi_dmac_transfer" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac.v Line: 596
Info (12128): Elaborating entity "axi_dmac_reset_manager" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v Line: 242
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|sync_bits:i_sync_control_dest" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_reset_manager.v Line: 271
Info (12128): Elaborating entity "request_arb" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v Line: 452
Info (12128): Elaborating entity "dest_axi_mm" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 422
Info (12128): Elaborating entity "address_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|address_generator:i_addr_gen" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_mm.v Line: 148
Info (12128): Elaborating entity "response_handler" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|response_handler:i_response_handler" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_mm.v Line: 176
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_dest_bl_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 443
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 42
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 43
Warning (10306): Invalid value "yes" for synthesis attribute "KEEP" at system_bd/synthesis/submodules/util_axis_fifo.v(83) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 83
Warning (10034): Output port "m_axis_tkeep" at util_axis_fifo.v(53) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 53
Warning (10034): Output port "m_axis_tlast" at util_axis_fifo.v(54) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 54
Info (12128): Elaborating entity "src_fifo_inf" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_fifo_inf:i_src_dma_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 841
Info (12128): Elaborating entity "data_mover" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_fifo_inf:i_src_dma_fifo|data_mover:i_data_mover" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_fifo_inf.v Line: 122
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|sync_bits:i_sync_src_request_id" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 859
Info (12128): Elaborating entity "sync_event" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|sync_event:sync_rewind" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 887
Info (12128): Elaborating entity "axi_register_slice" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_register_slice:i_src_slice" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 938
Info (12128): Elaborating entity "axi_dmac_burst_memory" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 979
Info (12128): Elaborating entity "axi_dmac_resize_src" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_src:i_resize_src" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v Line: 372
Info (12128): Elaborating entity "ad_mem_asym" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v Line: 392
Info (12128): Elaborating entity "axi_dmac_resize_dest" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_dest:i_resize_dest" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v Line: 411
Warning (10230): Verilog HDL assignment warning at axi_dmac_resize_dest.v(100): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_resize_dest.v Line: 100
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|sync_bits:i_dest_sync_id" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v Line: 420
Info (12128): Elaborating entity "axi_register_slice" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_register_slice:i_dest_slice" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 999
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 1031
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 42
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 43
Warning (10306): Invalid value "yes" for synthesis attribute "KEEP" at system_bd/synthesis/submodules/util_axis_fifo.v(83) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 83
Warning (10034): Output port "m_axis_tkeep" at util_axis_fifo.v(53) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 53
Warning (10034): Output port "m_axis_tlast" at util_axis_fifo.v(54) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 54
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 1063
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 42
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 43
Warning (10306): Invalid value "yes" for synthesis attribute "KEEP" at system_bd/synthesis/submodules/util_axis_fifo.v(83) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 83
Warning (10034): Output port "m_axis_tkeep" at util_axis_fifo.v(53) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 53
Warning (10034): Output port "m_axis_tlast" at util_axis_fifo.v(54) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 54
Info (12128): Elaborating entity "request_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 1140
Info (12128): Elaborating entity "axi_dmac_response_manager" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 1170
Warning (10230): Verilog HDL assignment warning at axi_dmac_response_manager.v(267): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v Line: 267
Warning (10230): Verilog HDL assignment warning at axi_dmac_response_manager.v(276): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v Line: 276
Warning (10230): Verilog HDL assignment warning at axi_dmac_response_manager.v(278): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v Line: 278
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v Line: 138
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 42
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 43
Warning (10306): Invalid value "yes" for synthesis attribute "KEEP" at system_bd/synthesis/submodules/util_axis_fifo.v(83) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 83
Warning (10034): Output port "m_axis_tkeep[0]" at util_axis_fifo.v(53) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 53
Warning (10034): Output port "m_axis_tlast" at util_axis_fifo.v(54) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 54
Info (12128): Elaborating entity "axi_ltc235x" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 814
Warning (10034): Output port "sdi_p" at axi_ltc235x.v(88) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v Line: 88
Warning (10034): Output port "sdi_n" at axi_ltc235x.v(89) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v Line: 89
Info (12128): Elaborating entity "axi_ltc235x_cmos" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v Line: 293
Warning (10230): Verilog HDL assignment warning at axi_ltc235x_cmos.v(186): truncated value with size 32 to match size of target (5) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 186
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(234): variable "scki" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 234
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(234): variable "scki_d" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 234
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(235): variable "adc_lane_0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 235
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(235): variable "db_i" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 235
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(236): variable "adc_lane_1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 236
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(236): variable "db_i" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 236
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(237): variable "adc_lane_2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 237
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(237): variable "db_i" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 237
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(238): variable "adc_lane_3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 238
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(238): variable "db_i" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 238
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(239): variable "adc_lane_4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 239
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(239): variable "db_i" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 239
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(240): variable "adc_lane_5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 240
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(240): variable "db_i" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 240
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(241): variable "adc_lane_6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 241
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(241): variable "db_i" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 241
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(242): variable "adc_lane_7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 242
Warning (10235): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(242): variable "db_i" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 242
Warning (10240): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable "adc_lane_0", which holds its previous value in one or more paths through the always construct File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Warning (10240): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable "adc_lane_1", which holds its previous value in one or more paths through the always construct File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Warning (10240): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable "adc_lane_2", which holds its previous value in one or more paths through the always construct File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Warning (10240): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable "adc_lane_3", which holds its previous value in one or more paths through the always construct File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Warning (10240): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable "adc_lane_4", which holds its previous value in one or more paths through the always construct File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Warning (10240): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable "adc_lane_5", which holds its previous value in one or more paths through the always construct File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Warning (10240): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable "adc_lane_6", which holds its previous value in one or more paths through the always construct File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Warning (10240): Verilog HDL Always Construct warning at axi_ltc235x_cmos.v(233): inferring latch(es) for variable "adc_lane_7", which holds its previous value in one or more paths through the always construct File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Warning (10230): Verilog HDL assignment warning at axi_ltc235x_cmos.v(289): truncated value with size 32 to match size of target (3) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 289
Warning (10230): Verilog HDL assignment warning at axi_ltc235x_cmos.v(290): truncated value with size 32 to match size of target (3) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 290
Warning (10230): Verilog HDL assignment warning at axi_ltc235x_cmos.v(291): truncated value with size 32 to match size of target (3) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 291
Warning (10230): Verilog HDL assignment warning at axi_ltc235x_cmos.v(292): truncated value with size 32 to match size of target (3) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 292
Warning (10230): Verilog HDL assignment warning at axi_ltc235x_cmos.v(293): truncated value with size 32 to match size of target (3) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 293
Warning (10230): Verilog HDL assignment warning at axi_ltc235x_cmos.v(294): truncated value with size 32 to match size of target (3) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 294
Warning (10230): Verilog HDL assignment warning at axi_ltc235x_cmos.v(295): truncated value with size 32 to match size of target (3) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 295
Warning (10230): Verilog HDL assignment warning at axi_ltc235x_cmos.v(296): truncated value with size 32 to match size of target (3) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 296
Warning (10230): Verilog HDL assignment warning at axi_ltc235x_cmos.v(479): truncated value with size 32 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 479
Info (10041): Inferred latch for "adc_lane_7[0]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[1]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[2]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[3]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[4]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[5]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[6]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[7]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[8]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[9]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[10]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[11]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[12]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[13]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[14]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[15]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[16]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[17]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[18]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[19]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[20]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[21]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[22]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_7[23]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[0]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[1]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[2]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[3]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[4]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[5]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[6]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[7]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[8]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[9]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[10]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[11]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[12]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[13]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[14]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[15]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[16]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[17]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[18]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[19]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[20]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[21]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[22]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_6[23]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[0]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[1]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[2]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[3]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[4]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[5]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[6]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[7]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[8]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[9]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[10]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[11]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[12]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[13]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[14]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[15]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[16]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[17]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[18]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[19]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[20]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[21]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[22]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_5[23]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[0]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[1]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[2]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[3]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[4]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[5]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[6]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[7]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[8]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[9]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[10]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[11]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[12]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[13]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[14]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[15]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[16]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[17]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[18]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[19]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[20]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[21]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[22]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_4[23]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[0]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[1]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[2]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[3]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[4]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[5]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[6]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[7]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[8]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[9]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[10]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[11]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[12]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[13]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[14]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[15]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[16]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[17]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[18]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[19]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[20]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[21]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[22]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_3[23]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[0]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[1]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[2]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[3]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[4]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[5]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[6]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[7]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[8]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[9]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[10]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[11]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[12]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[13]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[14]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[15]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[16]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[17]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[18]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[19]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[20]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[21]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[22]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_2[23]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[0]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[1]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[2]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[3]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[4]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[5]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[6]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[7]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[8]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[9]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[10]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[11]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[12]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[13]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[14]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[15]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[16]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[17]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[18]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[19]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[20]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[21]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[22]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_1[23]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[0]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[1]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[2]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[3]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[4]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[5]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[6]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[7]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[8]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[9]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[10]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[11]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[12]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[13]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[14]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[15]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[16]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[17]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[18]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[19]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[20]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[21]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[22]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (10041): Inferred latch for "adc_lane_0[23]" at axi_ltc235x_cmos.v(233) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v Line: 233
Info (12128): Elaborating entity "up_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v Line: 351
Info (10264): Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v Line: 439
Info (12128): Elaborating entity "up_xfer_cntrl" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v Line: 485
Info (12128): Elaborating entity "up_xfer_status" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel|up_xfer_status:i_xfer_status" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v Line: 505
Info (12128): Elaborating entity "up_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[1].i_up_adc_channel" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v Line: 351
Info (10264): Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v Line: 439
Info (12128): Elaborating entity "up_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v Line: 351
Info (10264): Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v Line: 439
Info (12128): Elaborating entity "up_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[3].i_up_adc_channel" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v Line: 351
Info (10264): Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v Line: 439
Info (12128): Elaborating entity "up_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v Line: 351
Info (10264): Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v Line: 439
Info (12128): Elaborating entity "up_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[5].i_up_adc_channel" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v Line: 351
Info (10264): Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v Line: 439
Info (12128): Elaborating entity "up_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[6].i_up_adc_channel" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v Line: 351
Info (10264): Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v Line: 439
Info (12128): Elaborating entity "up_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[7].i_up_adc_channel" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v Line: 351
Info (10264): Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v Line: 439
Info (12128): Elaborating entity "up_adc_common" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v Line: 415
Info (12128): Elaborating entity "ad_rst" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|ad_rst:i_mmcm_rst_reg" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_common.v Line: 512
Info (12128): Elaborating entity "up_xfer_cntrl" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_common.v Line: 567
Info (12128): Elaborating entity "up_xfer_status" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_common.v Line: 591
Info (12128): Elaborating entity "up_clock_mon" for hierarchy "system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_common.v Line: 600
Info (12128): Elaborating entity "axi_sysid" for hierarchy "system_bd:i_system_bd|axi_sysid:axi_sysid_0" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 844
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|axi_sysid:axi_sysid_0|up_axi:i_up_axi" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_sysid.v Line: 127
Info (12128): Elaborating entity "system_bd_pixel_clk_pll" for hierarchy "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 854
Info (12128): Elaborating entity "altera_pll" for hierarchy "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v Line: 242
Warning (10034): Output port "lvds_clk" at altera_pll.v(320) has no driver File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "loaden" at altera_pll.v(321) has no driver File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Warning (10034): Output port "extclk_out" at altera_pll.v(322) has no driver File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 322
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v Line: 242
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v Line: 242
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "65.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "13"
    Info (12134): Parameter "m_cnt_lo_div" = "13"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "10"
    Info (12134): Parameter "c_cnt_lo_div0" = "10"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "false"
    Info (12134): Parameter "c_cnt_hi_div1" = "7"
    Info (12134): Parameter "c_cnt_lo_div1" = "6"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "true"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "1"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "4000"
    Info (12134): Parameter "pll_output_clk_frequency" = "1300.0 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12128): Elaborating entity "dprio_init" for hierarchy "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(632) has no driver File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 632
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(637) has no driver File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 637
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(641) has no driver File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(642) has no driver File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 642
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 878
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_top.v Line: 420
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object "dps_start_assert" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1510
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1526
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 306
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "sysid_rom" for hierarchy "system_bd:i_system_bd|sysid_rom:rom_sys_0" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 888
Warning (10030): Net "lut_rom.data_a" at sysid_rom.v(47) has no driver or initial value, using a default initial value '0' File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sysid_rom.v Line: 47
Warning (10030): Net "lut_rom.waddr_a" at sysid_rom.v(47) has no driver or initial value, using a default initial value '0' File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sysid_rom.v Line: 47
Warning (10030): Net "lut_rom.we_a" at sysid_rom.v(47) has no driver or initial value, using a default initial value '0' File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sysid_rom.v Line: 47
Info (12128): Elaborating entity "system_bd_sys_gpio_bd" for hierarchy "system_bd:i_system_bd|system_bd_sys_gpio_bd:sys_gpio_bd" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 901
Info (12128): Elaborating entity "system_bd_sys_gpio_in" for hierarchy "system_bd:i_system_bd|system_bd_sys_gpio_in:sys_gpio_in" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 913
Info (12128): Elaborating entity "system_bd_sys_gpio_out" for hierarchy "system_bd:i_system_bd|system_bd_sys_gpio_out:sys_gpio_out" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 924
Info (12128): Elaborating entity "system_bd_sys_hps" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 1222
Info (12128): Elaborating entity "system_bd_sys_hps_fpga_interfaces" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps.v Line: 566
Info (12128): Elaborating entity "system_bd_sys_hps_hps_io" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps.v Line: 629
Info (12128): Elaborating entity "system_bd_sys_hps_hps_io_border" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io.v Line: 133
Info (12128): Elaborating entity "hps_sdram" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sv Line: 339
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "system_bd_sys_id" for hierarchy "system_bd:i_system_bd|system_bd_sys_id:sys_id" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 1229
Info (12128): Elaborating entity "system_bd_sys_int_mem" for hierarchy "system_bd:i_system_bd|system_bd_sys_int_mem:sys_int_mem" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 1243
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_sys_int_mem:sys_int_mem|altsyncram:the_altsyncram" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_int_mem.v Line: 66
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_sys_int_mem:sys_int_mem|altsyncram:the_altsyncram" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_int_mem.v Line: 66
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_sys_int_mem:sys_int_mem|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_int_mem.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_shj1.tdf
    Info (12023): Found entity 1: altsyncram_shj1 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_shj1" for hierarchy "system_bd:i_system_bd|system_bd_sys_int_mem:sys_int_mem|altsyncram:the_altsyncram|altsyncram_shj1:auto_generated" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "system_bd_sys_spi" for hierarchy "system_bd:i_system_bd|system_bd_sys_spi:sys_spi" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 1259
Info (12128): Elaborating entity "util_cpack2_impl" for hierarchy "system_bd:i_system_bd|util_cpack2_impl:util_adc_pack" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 1276
Info (12128): Elaborating entity "ad_perfect_shuffle" for hierarchy "system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|ad_perfect_shuffle:i_interleave" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_cpack2_impl.v Line: 97
Info (12128): Elaborating entity "pack_shell" for hierarchy "system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_cpack2_impl.v Line: 116
Info (12128): Elaborating entity "pack_network" for hierarchy "system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[0].i_ctrl_interconnect" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_shell.v Line: 428
Info (12128): Elaborating entity "pack_ctrl" for hierarchy "system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[0].i_ctrl_interconnect|pack_ctrl:i_ctrl" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_network.v Line: 71
Warning (10230): Verilog HDL assignment warning at pack_ctrl.v(83): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_ctrl.v Line: 83
Info (12128): Elaborating entity "pack_interconnect" for hierarchy "system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[0].i_ctrl_interconnect|pack_interconnect:i_interconnect" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_network.v Line: 105
Info (12128): Elaborating entity "ad_perfect_shuffle" for hierarchy "system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[0].i_ctrl_interconnect|pack_interconnect:i_interconnect|ad_perfect_shuffle:gen_stages[0].i_shuffle" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_interconnect.v Line: 91
Info (12128): Elaborating entity "pack_network" for hierarchy "system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[1].i_ctrl_interconnect" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_shell.v Line: 428
Info (12128): Elaborating entity "pack_ctrl" for hierarchy "system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[1].i_ctrl_interconnect|pack_ctrl:i_ctrl" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_network.v Line: 71
Warning (10230): Verilog HDL assignment warning at pack_ctrl.v(83): truncated value with size 32 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_ctrl.v Line: 83
Info (12128): Elaborating entity "pack_interconnect" for hierarchy "system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[1].i_ctrl_interconnect|pack_interconnect:i_interconnect" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_network.v Line: 105
Info (12128): Elaborating entity "ad_perfect_shuffle" for hierarchy "system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[1].i_ctrl_interconnect|pack_interconnect:i_interconnect|ad_perfect_shuffle:gen_stages[0].i_shuffle" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_interconnect.v Line: 91
Info (12128): Elaborating entity "axi_hdmi_tx" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 1316
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_axi:i_up_axi" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v Line: 205
Info (12128): Elaborating entity "up_hdmi_tx" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v Line: 245
Info (12128): Elaborating entity "up_xfer_cntrl" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_hdmi_tx.v Line: 325
Info (12128): Elaborating entity "up_xfer_status" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_hdmi_tx.v Line: 337
Info (12128): Elaborating entity "up_xfer_status" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_hdmi_tx.v Line: 362
Info (12128): Elaborating entity "axi_hdmi_tx_vdma" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v Line: 265
Info (12128): Elaborating entity "axi_hdmi_tx_core" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v Line: 319
Info (12128): Elaborating entity "ad_mem" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_core.v Line: 543
Info (12128): Elaborating entity "ad_csc_RGB2CrYCb" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_core.v Line: 562
Info (12128): Elaborating entity "ad_csc" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cr" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v Line: 76
Info (12128): Elaborating entity "ad_csc" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v Line: 91
Info (12128): Elaborating entity "ad_ss_444to422" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_ss_444to422:i_ss_444to422" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_core.v Line: 583
Warning (10230): Verilog HDL assignment warning at ad_ss_444to422.v(116): truncated value with size 32 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_ss_444to422.v Line: 116
Info (12128): Elaborating entity "axi_hdmi_tx_es" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|axi_hdmi_tx_es:i_es" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_core.v Line: 594
Info (12128): Elaborating entity "altddio_out" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out|altddio_out:i_clk_oddr" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v Line: 348
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_hdmi_tx:vga_out|altddio_out:i_clk_oddr" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v Line: 348
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_hdmi_tx:vga_out|altddio_out:i_clk_oddr" with the following parameter: File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v Line: 348
    Info (12134): Parameter "WIDTH" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_e4b.tdf
    Info (12023): Found entity 1: ddio_out_e4b File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ddio_out_e4b.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_e4b" for hierarchy "system_bd:i_system_bd|axi_hdmi_tx:vga_out|altddio_out:i_clk_oddr|ddio_out_e4b:auto_generated" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "axi_dmac" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 1474
Info (12128): Elaborating entity "axi_dmac_regmap" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac.v Line: 466
Info (10264): Verilog HDL Case Statement information at axi_dmac_regmap.v(182): all case item expressions in this case statement are onehot File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v Line: 182
Warning (10230): Verilog HDL assignment warning at axi_dmac_regmap.v(210): truncated value with size 63 to match size of target (32) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v Line: 210
Info (12128): Elaborating entity "axi_dmac_regmap_request" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v Line: 269
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap_request.v Line: 310
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 42
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 43
Warning (10306): Invalid value "yes" for synthesis attribute "KEEP" at system_bd/synthesis/submodules/util_axis_fifo.v(83) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 83
Warning (10034): Output port "m_axis_tkeep" at util_axis_fifo.v(53) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 53
Warning (10034): Output port "m_axis_tlast" at util_axis_fifo.v(54) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 54
Info (12128): Elaborating entity "axi_dmac_transfer" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac.v Line: 596
Info (12128): Elaborating entity "axi_dmac_reset_manager" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v Line: 242
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|sync_bits:i_sync_control_dest" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_reset_manager.v Line: 271
Info (12128): Elaborating entity "dmac_2d_transfer" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|dmac_2d_transfer:i_2d_transfer" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v Line: 294
Info (12128): Elaborating entity "request_arb" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v Line: 452
Info (12128): Elaborating entity "dest_axi_stream" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 534
Info (12128): Elaborating entity "response_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream|response_generator:i_response_generator" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_stream.v Line: 153
Info (12128): Elaborating entity "src_axi_mm" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 675
Info (12128): Elaborating entity "splitter" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|splitter:i_req_splitter" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_axi_mm.v Line: 143
Info (12128): Elaborating entity "address_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|src_axi_mm:i_src_dma_mm|address_generator:i_addr_gen" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_axi_mm.v Line: 179
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|sync_bits:i_sync_src_request_id" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 859
Info (12128): Elaborating entity "sync_event" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|sync_event:sync_rewind" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 887
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|sync_event:sync_rewind|sync_bits:i_sync_out" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sync_event.v Line: 61
Info (12128): Elaborating entity "axi_register_slice" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_register_slice:i_src_slice" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 938
Info (12128): Elaborating entity "axi_dmac_burst_memory" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 979
Info (12128): Elaborating entity "axi_dmac_resize_src" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_src:i_resize_src" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v Line: 372
Info (12128): Elaborating entity "ad_mem_asym" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v Line: 392
Info (12128): Elaborating entity "axi_dmac_resize_dest" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_dest:i_resize_dest" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v Line: 411
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|sync_bits:i_dest_sync_id" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v Line: 420
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 1063
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 42
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 43
Warning (10306): Invalid value "yes" for synthesis attribute "KEEP" at system_bd/synthesis/submodules/util_axis_fifo.v(83) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 83
Warning (10306): Invalid value "yes" for synthesis attribute "KEEP" at system_bd/synthesis/submodules/util_axis_fifo.v(83) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 83
Warning (10034): Output port "m_axis_tkeep" at util_axis_fifo.v(53) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 53
Warning (10034): Output port "m_axis_tlast" at util_axis_fifo.v(54) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 54
Info (12128): Elaborating entity "request_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|request_generator:i_req_gen" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 1140
Info (12128): Elaborating entity "axi_dmac_response_manager" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 1170
Warning (10230): Verilog HDL assignment warning at axi_dmac_response_manager.v(267): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v Line: 267
Warning (10230): Verilog HDL assignment warning at axi_dmac_response_manager.v(276): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v Line: 276
Warning (10230): Verilog HDL assignment warning at axi_dmac_response_manager.v(278): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v Line: 278
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v Line: 138
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 42
Warning (10230): Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 43
Warning (10306): Invalid value "yes" for synthesis attribute "KEEP" at system_bd/synthesis/submodules/util_axis_fifo.v(83) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 83
Warning (10306): Invalid value "yes" for synthesis attribute "KEEP" at system_bd/synthesis/submodules/util_axis_fifo.v(83) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 83
Warning (10034): Output port "m_axis_tkeep[0]" at util_axis_fifo.v(53) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 53
Warning (10034): Output port "m_axis_tlast" at util_axis_fifo.v(54) has no driver File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v Line: 54
Info (12128): Elaborating entity "system_bd_mm_interconnect_0" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 1523
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_int_mem_s1_translator" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 268
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 396
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_int_mem_s1_agent" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 480
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_int_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rsp_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 521
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rdata_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 562
Info (12128): Elaborating entity "system_bd_mm_interconnect_0_router" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_router:router" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 578
Info (12128): Elaborating entity "system_bd_mm_interconnect_0_router_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_router:router|system_bd_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "system_bd_mm_interconnect_0_router_002" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_router_002:router_002" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 610
Info (12128): Elaborating entity "system_bd_mm_interconnect_0_router_002_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_router_002:router_002|system_bd_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 660
Info (12128): Elaborating entity "altera_merlin_burst_adapter_new" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 237
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(354): object "len_to_in_bndry" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 354
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(357): object "len_to_out_bndry" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 357
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(445): object "d1_in_compressed_read" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 445
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(450): object "d1_in_bursttype" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 450
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(452): object "d1_in_passthru" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 452
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_new.sv(371): truncated value with size 30 to match size of target (5) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 371
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_new.sv(381): truncated value with size 32 to match size of target (4) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 381
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 344
Info (12128): Elaborating entity "altera_default_burst_converter" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 1423
Info (12128): Elaborating entity "system_bd_mm_interconnect_0_cmd_demux" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 677
Info (12128): Elaborating entity "system_bd_mm_interconnect_0_cmd_mux" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 717
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_bd_mm_interconnect_0_rsp_demux" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 740
Info (12128): Elaborating entity "system_bd_mm_interconnect_0_rsp_mux" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 757
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 805
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 836
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "system_bd_mm_interconnect_0_avalon_st_adapter" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v Line: 989
Info (12128): Elaborating entity "system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|system_bd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_bd_mm_interconnect_1" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 1708
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_id_control_slave_translator" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 1713
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pixel_clk_pll_reconfig_mgmt_avalon_slave_translator" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 1777
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_bd_s1_translator" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 1841
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_spi_spi_control_port_translator" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 2033
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 2161
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 2261
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 21 to match size of target (15) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 302
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 16 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 314
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 16 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 327
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 21 to match size of target (15) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 564
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 16 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 580
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 21 to match size of target (15) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 714
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 2361
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 21 to match size of target (11) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 302
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 16 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 314
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 16 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 327
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 21 to match size of target (11) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 564
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 16 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 580
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 21 to match size of target (11) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 714
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 2461
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 21 to match size of target (16) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 302
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 16 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 314
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 16 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 327
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 21 to match size of target (16) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 564
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 16 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 580
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 21 to match size of target (16) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 714
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_id_control_slave_agent" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 2845
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 2886
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_id_control_slave_agent_rdata_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 2927
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_router" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_router:router" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 3773
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_router_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_router:router|system_bd_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv Line: 197
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_router_001" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_router_001:router_001" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 3789
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_router_001_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_router_001:router_001|system_bd_mm_interconnect_1_router_001_default_decode:the_default_decode" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv Line: 195
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_router_002" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_router_002:router_002" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 3805
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_router_002_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_router_002:router_002|system_bd_mm_interconnect_1_router_002_default_decode:the_default_decode" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv Line: 178
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_router_003" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_router_003:router_003" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 3821
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_router_003_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_router_003:router_003|system_bd_mm_interconnect_1_router_003_default_decode:the_default_decode" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv Line: 178
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_router_014" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_router_014:router_014" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 3997
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_router_014_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_router_014:router_014|system_bd_mm_interconnect_1_router_014_default_decode:the_default_decode" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 4127
Warning (10230): Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 18 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 721
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 4227
Info (12128): Elaborating entity "altera_merlin_burst_adapter_new" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 237
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(354): object "len_to_in_bndry" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 354
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(357): object "len_to_out_bndry" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 357
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(445): object "d1_in_compressed_read" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 445
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(450): object "d1_in_bursttype" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 450
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(452): object "d1_in_passthru" assigned a value but never read File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 452
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_new.sv(371): truncated value with size 21 to match size of target (5) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 371
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_new.sv(381): truncated value with size 32 to match size of target (3) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 381
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 344
Info (12128): Elaborating entity "altera_default_burst_converter" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 1423
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_cmd_demux" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 5160
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_cmd_mux" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 5260
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_cmd_mux_012" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_012" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 5470
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_rsp_demux" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_rsp_demux:rsp_demux" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 5602
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_rsp_demux_012" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_rsp_demux_012:rsp_demux_012" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 5812
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_rsp_mux" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 6010
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_mux.sv Line: 470
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 6124
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 6310
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_avalon_st_adapter" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v Line: 8850
Info (12128): Elaborating entity "system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|system_bd_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter|system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_bd_mm_interconnect_2" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 1787
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v Line: 377
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v Line: 496
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(442): truncated value with size 8 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 442
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(675): truncated value with size 8 to match size of target (2) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 675
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "system_bd_mm_interconnect_2_router" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|system_bd_mm_interconnect_2_router:router" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v Line: 512
Info (12128): Elaborating entity "system_bd_mm_interconnect_2_router_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|system_bd_mm_interconnect_2_router:router|system_bd_mm_interconnect_2_router_default_decode:the_default_decode" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv Line: 179
Info (12128): Elaborating entity "system_bd_mm_interconnect_2_router_001" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|system_bd_mm_interconnect_2_router_001:router_001" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v Line: 528
Info (12128): Elaborating entity "system_bd_mm_interconnect_2_router_001_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|system_bd_mm_interconnect_2_router_001:router_001|system_bd_mm_interconnect_2_router_001_default_decode:the_default_decode" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv Line: 179
Info (12128): Elaborating entity "system_bd_mm_interconnect_2_router_002" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|system_bd_mm_interconnect_2_router_002:router_002" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v Line: 544
Info (12128): Elaborating entity "system_bd_mm_interconnect_2_router_002_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|system_bd_mm_interconnect_2_router_002:router_002|system_bd_mm_interconnect_2_router_002_default_decode:the_default_decode" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv Line: 178
Info (12128): Elaborating entity "system_bd_mm_interconnect_2_router_003" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|system_bd_mm_interconnect_2_router_003:router_003" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v Line: 560
Info (12128): Elaborating entity "system_bd_mm_interconnect_2_router_003_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|system_bd_mm_interconnect_2_router_003:router_003|system_bd_mm_interconnect_2_router_003_default_decode:the_default_decode" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv Line: 178
Info (12128): Elaborating entity "system_bd_mm_interconnect_2_cmd_demux" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|system_bd_mm_interconnect_2_cmd_demux:cmd_demux" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v Line: 577
Info (12128): Elaborating entity "system_bd_mm_interconnect_2_cmd_mux" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|system_bd_mm_interconnect_2_cmd_mux:cmd_mux" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v Line: 611
Info (12128): Elaborating entity "system_bd_mm_interconnect_2_rsp_demux" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|system_bd_mm_interconnect_2_rsp_demux:rsp_demux" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v Line: 645
Info (12128): Elaborating entity "system_bd_mm_interconnect_2_rsp_mux" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|system_bd_mm_interconnect_2_rsp_mux:rsp_mux" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v Line: 679
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v Line: 741
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 33
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v Line: 907
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v Line: 969
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "system_bd_mm_interconnect_3" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_3:mm_interconnect_3" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 1865
Info (12128): Elaborating entity "altera_merlin_axi_translator" for hierarchy "system_bd:i_system_bd|system_bd_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_translator:video_dmac_m_src_axi_id_pad" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_3.v Line: 247
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_translator.sv(547): truncated value with size 8 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_translator.sv Line: 547
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_translator.sv(548): truncated value with size 8 to match size of target (1) File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_translator.sv Line: 548
Info (12128): Elaborating entity "system_bd_irq_mapper" for hierarchy "system_bd:i_system_bd|system_bd_irq_mapper:irq_mapper" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 1875
Info (12128): Elaborating entity "system_bd_irq_mapper_001" for hierarchy "system_bd:i_system_bd|system_bd_irq_mapper_001:irq_mapper_001" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 1881
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_bd:i_system_bd|altera_reset_controller:rst_controller" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 1944
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system_bd:i_system_bd|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system_bd:i_system_bd|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_bd:i_system_bd|altera_reset_controller:rst_controller_001" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v Line: 2007
Warning (12020): Port "datain_h" on the entity instantiation of "i_clk_oddr" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v Line: 348
Warning (12020): Port "datain_l" on the entity instantiation of "i_clk_oddr" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v Line: 348
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|gnd" File: c:/intelfpga/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 427
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|m_ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 7 instances of uninferred RAM logic
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|eot_mem_src" is uninferred due to inappropriate RAM size File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 202
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|eot_mem_dest" is uninferred due to inappropriate RAM size File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 203
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem" is uninferred due to inappropriate RAM size File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v Line: 160
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|eot_mem_src" is uninferred due to inappropriate RAM size File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 202
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|eot_mem_dest" is uninferred due to inappropriate RAM size File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v Line: 203
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem" is uninferred due to inappropriate RAM size File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v Line: 160
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_mm:i_dest_dma_mm|bl_mem" is uninferred due to inappropriate RAM size File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_mm.v Line: 178
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 116
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 116
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|m_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 48
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 48
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|fifo.sync_clocks.ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 34
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 34
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|m_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 48
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 48
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|sysid_rom:rom_sys_0|lut_rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/dc2677a_c5soc.ram0_sysid_rom_627876.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|m_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 256
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 256
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|fifo.sync_clocks.ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 26
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 26
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "116"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "116"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c6j1.tdf
    Info (12023): Found entity 1: altsyncram_c6j1 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c6j1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:fifo.sync_clocks.ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:fifo.sync_clocks.ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "26"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "26"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s7p1.tdf
    Info (12023): Found entity 1: altsyncram_s7p1 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "48"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "48"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o3q1.tdf
    Info (12023): Found entity 1: altsyncram_o3q1 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_o3q1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_mem:i_mem|altsyncram:m_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "48"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "48"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0aj1.tdf
    Info (12023): Found entity 1: altsyncram_0aj1 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0aj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "256"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "256"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3q1.tdf
    Info (12023): Found entity 1: altsyncram_c3q1 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:fifo.sync_clocks.ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:fifo.sync_clocks.ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "34"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "34"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q7p1.tdf
    Info (12023): Found entity 1: altsyncram_q7p1 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|sysid_rom:rom_sys_0|altsyncram:lut_rom_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|sysid_rom:rom_sys_0|altsyncram:lut_rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/dc2677a_c5soc.ram0_sysid_rom_627876.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mgd1.tdf
    Info (12023): Found entity 1: altsyncram_mgd1 File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_mgd1.tdf Line: 28
Warning (12241): 65 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ddr3_dq[0]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[1]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[2]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[3]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[4]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[5]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[6]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[7]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[8]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[9]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[10]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[11]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[12]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[13]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[14]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[15]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[16]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[17]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[18]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[19]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[20]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[21]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[22]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[23]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[24]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[25]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[26]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[27]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[28]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[29]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[30]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dq[31]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Warning (13010): Node "ddr3_dqs_p[0]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 55
    Warning (13010): Node "ddr3_dqs_p[1]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 55
    Warning (13010): Node "ddr3_dqs_p[2]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 55
    Warning (13010): Node "ddr3_dqs_p[3]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 55
    Warning (13010): Node "ddr3_dqs_n[0]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 56
    Warning (13010): Node "ddr3_dqs_n[1]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 56
    Warning (13010): Node "ddr3_dqs_n[2]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 56
    Warning (13010): Node "ddr3_dqs_n[3]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 56
    Warning (13010): Node "eth1_mdio~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 69
    Warning (13010): Node "qspi_io[0]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 74
    Warning (13010): Node "qspi_io[1]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 74
    Warning (13010): Node "qspi_io[2]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 74
    Warning (13010): Node "qspi_io[3]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 74
    Warning (13010): Node "sdio_cmd~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 78
    Warning (13010): Node "sdio_d[0]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 79
    Warning (13010): Node "sdio_d[1]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 79
    Warning (13010): Node "sdio_d[2]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 79
    Warning (13010): Node "sdio_d[3]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 79
    Warning (13010): Node "usb1_d[0]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 86
    Warning (13010): Node "usb1_d[1]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 86
    Warning (13010): Node "usb1_d[2]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 86
    Warning (13010): Node "usb1_d[3]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 86
    Warning (13010): Node "usb1_d[4]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 86
    Warning (13010): Node "usb1_d[5]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 86
    Warning (13010): Node "usb1_d[6]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 86
    Warning (13010): Node "usb1_d[7]~synth" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 86
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_blank_n" is stuck at VCC File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 104
    Warning (13410): Pin "vga_sync_n" is stuck at GND File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 105
    Warning (13410): Pin "lvds_cmos_n" is stuck at GND File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 113
    Warning (13410): Pin "pd" is stuck at GND File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 116
    Warning (13410): Pin "cs_n" is stuck at GND File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 117
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1625 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 1919
    Info (17048): Logic cell "system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v Line: 194
Info (286031): Timing-Driven Synthesis is running on partition "system_bd_sys_hps_hps_io_border:border"
Info (144001): Generated suppressed messages file C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/dc2677a_c5soc.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 20 node(s), including 1 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "scko" File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 128
Info (21057): Implemented 28601 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 85 output pins
    Info (21060): Implemented 58 bidirectional pins
    Info (21061): Implemented 27139 logic cells
    Info (21064): Implemented 624 RAM segments
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 9 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 260 warnings
    Info: Peak virtual memory: 5519 megabytes
    Info: Processing ended: Wed Jan 18 19:18:41 2023
    Info: Elapsed time: 00:13:21
    Info: Total CPU time (on all processors): 00:08:05
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Processing started: Wed Jan 18 19:18:43 2023
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off dc2677a_c5soc -c dc2677a_c5soc
Info: qfit2_default_script.tcl version: #1
Info: Project  = dc2677a_c5soc
Info: Revision = dc2677a_c5soc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSXFC6D6F31C8ES for design "dc2677a_c5soc"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:fifo.sync_clocks.ram_rtl_0|altsyncram_s7p1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 4 clocks (4 global)
    Info (11162): system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 16 fanout uses global clock CLKCTRL_G8
    Info (11162): system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|h2f_user0_clk[0]~CLKENA0 with 845 fanout uses global clock CLKCTRL_G9
    Info (11162): system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0 with 439 fanout uses global clock CLKCTRL_G6
    Info (11162): system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 1034 fanout uses global clock CLKCTRL_G7
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): sys_clk~inputCLKENA0 with 18379 fanout uses global clock CLKCTRL_G4
    Info (11162): system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0 with 9738 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Warning (335093): The Timing Analyzer is analyzing 192 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/up_xfer_status_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/up_rst_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/axi_hdmi_tx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_pin_map.tcl Line: 60
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc'
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(22): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(23): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(25): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(26): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(27): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(28): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(29): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(30): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(31): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(46): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(47): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(55): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(56): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(57): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(58): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(59): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(60): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(61): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(62): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 62
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc'
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(15): *fpga_interfaces|f2sdram~FF_3781 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 15
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(15): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 15
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3781}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 15
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(25): *fpga_interfaces|f2sdram~FF_3797 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 25
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 25
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3797}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 25
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(31): *fpga_interfaces|f2sdram~FF_3805 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 31
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 31
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3805}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 31
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(41): *fpga_interfaces|f2sdram~FF_3818 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 41
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 41
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3818}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 41
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(45): *fpga_interfaces|f2sdram~FF_3823 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 45
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 45
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3823}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 45
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(51): *fpga_interfaces|f2sdram~FF_3837 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 51
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 51
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3837}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 51
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(68): *fpga_interfaces|f2sdram~FF_1057 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 68
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 68
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1057}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 68
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(72): *fpga_interfaces|f2sdram~FF_1121 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 72
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 72
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1121}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 72
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(73): *fpga_interfaces|f2sdram~FF_3405 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 73
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 73
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3405}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 73
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(76): *fpga_interfaces|f2sdram~FF_3410 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 76
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 76
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3410}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 76
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(77): *fpga_interfaces|f2sdram~FF_3414 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 77
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 77
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3414}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 77
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(80): *fpga_interfaces|f2sdram~FF_3419 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 80
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 80
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3419}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 80
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(84): *fpga_interfaces|f2sdram~FF_801 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 84
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 84
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_801}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 84
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(88): *fpga_interfaces|f2sdram~FF_865 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 88
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(88): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 88
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_865}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 88
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(92): *fpga_interfaces|f2sdram~FF_929 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 92
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 92
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_929}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 92
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(96): *fpga_interfaces|f2sdram~FF_993 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 96
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(96): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 96
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_993}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 96
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(98): *|fpga_interfaces|peripheral_i2c0|out_clk could not be matched with a pin File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 98
Warning (332049): Ignored create_clock at system_bd_sys_hps_fpga_interfaces.sdc(98): Argument <targets> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 98
    Info (332050): create_clock -period 10.0 [get_pins -compatibility_mode *|fpga_interfaces|peripheral_i2c0|out_clk] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 98
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/axi_dmac_constr.sdc'
Info (332104): Reading SDC File: 'system_constr.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]} -divide_by 13 -duty_cycle 50.00 -name {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk} {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}
    Info (332110): create_generated_clock -source {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 20 -duty_cycle 50.00 -name {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -multiply_by 26 -duty_cycle 50.00 -name {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_lane_0[0] is being clocked by system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock[0]
Warning (332060): Node: usb1_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|usb1_inst~FF_3474 is being clocked by usb1_clk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_827
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_3  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_953
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_4  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1014
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_5  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1079
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|hps2fpga|clk  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from ddr3_dqs_p[0]_IN (Rise) to ddr3_dqs_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[0]_IN (Rise) to ddr3_dqs_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[1]_IN (Rise) to ddr3_dqs_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[1]_IN (Rise) to ddr3_dqs_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[2]_IN (Rise) to ddr3_dqs_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[2]_IN (Rise) to ddr3_dqs_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[3]_IN (Rise) to ddr3_dqs_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[3]_IN (Rise) to ddr3_dqs_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 22 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.500    ddr3_ck_n
    Info (332111):    2.500    ddr3_ck_p
    Info (332111):    2.500 ddr3_dqs_n[0]_OUT
    Info (332111):    2.500 ddr3_dqs_n[1]_OUT
    Info (332111):    2.500 ddr3_dqs_n[2]_OUT
    Info (332111):    2.500 ddr3_dqs_n[3]_OUT
    Info (332111):    2.500 ddr3_dqs_p[0]_IN
    Info (332111):    2.500 ddr3_dqs_p[0]_OUT
    Info (332111):    2.500 ddr3_dqs_p[1]_IN
    Info (332111):    2.500 ddr3_dqs_p[1]_OUT
    Info (332111):    2.500 ddr3_dqs_p[2]_IN
    Info (332111):    2.500 ddr3_dqs_p[2]_OUT
    Info (332111):    2.500 ddr3_dqs_p[3]_IN
    Info (332111):    2.500 ddr3_dqs_p[3]_OUT
    Info (332111):   15.384 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):   10.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332111):    0.769 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):   12.500 i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332111):    2.500 i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):   20.000      sys_clk
    Info (332111):    2.500 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 212 registers into blocks of type Block RAM
    Extra Info (176218): Packed 288 registers into blocks of type DSP block
    Extra Info (176220): Created 56 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:47
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:57
Info (170193): Fitter routing operations beginning
Info (170089): 2e+03 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:57
Info (11888): Total time spent on timing analysis during the Fitter is 90.28 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:02:23
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[8] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[0] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[1] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[2] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[3] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[4] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[5] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[6] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[7] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[9] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[10] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[11] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[12] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[13] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[14] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[15] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[16] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[17] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[18] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[19] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[20] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[21] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[22] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[23] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[24] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[25] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[26] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[27] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[28] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[29] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[30] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin ddr3_dq[31] uses the SSTL-15 Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 54
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin ddr3_dqs_p[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 55
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin ddr3_dqs_p[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 55
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin ddr3_dqs_p[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 55
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin ddr3_dqs_p[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 55
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin ddr3_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 56
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin ddr3_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 56
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin ddr3_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 56
    Info (169185): Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin ddr3_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v Line: 56
Info (144001): Generated suppressed messages file C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/dc2677a_c5soc.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 154 warnings
    Info: Peak virtual memory: 7856 megabytes
    Info: Processing ended: Wed Jan 18 19:29:35 2023
    Info: Elapsed time: 00:10:52
    Info: Total CPU time (on all processors): 00:14:29
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Processing started: Wed Jan 18 19:29:39 2023
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off dc2677a_c5soc -c dc2677a_c5soc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115030): Assembler is generating device programming files
Warning (11713): The configuration of the Hard Processor Subsystem (HPS) within this design has changed.
The Preloader software that initializes the HPS requires an update.
Using hps_isw_handoff/system_bd_sys_hps/, run the Preloader Support Package Generator to update your Preloader software
Info: Quartus Prime Assembler was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 5156 megabytes
    Info: Processing ended: Wed Jan 18 19:34:56 2023
    Info: Elapsed time: 00:05:17
    Info: Total CPU time (on all processors): 00:00:25
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Processing started: Wed Jan 18 19:34:58 2023
Info: Command: quartus_sta dc2677a_c5soc -c dc2677a_c5soc
Info: qsta_default_script.tcl version: #1
Warning (114045): Assignment to suppress message # 19527 has no effect.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 192 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/up_xfer_status_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/up_rst_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/axi_hdmi_tx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_pin_map.tcl Line: 60
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info: Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc'
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(1): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(2): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(3): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(4): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(5): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(6): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(7): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(8): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(9): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(10): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(11): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(12): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(13): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(14): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(15): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(16): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(17): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(18): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(19): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(20): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(21): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(22): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(23): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(24): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(25): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(26): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(27): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(28): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(29): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(30): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(31): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(32): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(33): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(34): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(35): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(36): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(37): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(38): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(39): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(40): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(41): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(42): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(43): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(44): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(45): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(46): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(47): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(48): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(49): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(50): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(51): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(52): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(53): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(54): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(55): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(56): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(57): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(58): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(59): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(60): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(61): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at system_bd_sys_hps_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(62): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc Line: 62
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc'
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(15): *fpga_interfaces|f2sdram~FF_3781 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 15
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(15): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 15
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3781}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 15
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(25): *fpga_interfaces|f2sdram~FF_3797 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 25
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 25
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3797}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 25
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(31): *fpga_interfaces|f2sdram~FF_3805 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 31
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 31
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3805}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 31
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(41): *fpga_interfaces|f2sdram~FF_3818 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 41
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 41
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3818}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 41
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(45): *fpga_interfaces|f2sdram~FF_3823 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 45
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 45
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3823}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 45
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(51): *fpga_interfaces|f2sdram~FF_3837 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 51
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 51
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3837}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 51
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(68): *fpga_interfaces|f2sdram~FF_1057 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 68
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 68
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1057}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 68
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(72): *fpga_interfaces|f2sdram~FF_1121 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 72
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 72
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1121}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 72
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(73): *fpga_interfaces|f2sdram~FF_3405 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 73
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 73
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3405}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 73
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(76): *fpga_interfaces|f2sdram~FF_3410 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 76
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 76
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3410}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 76
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(77): *fpga_interfaces|f2sdram~FF_3414 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 77
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 77
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3414}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 77
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(80): *fpga_interfaces|f2sdram~FF_3419 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 80
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 80
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3419}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 80
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(84): *fpga_interfaces|f2sdram~FF_801 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 84
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 84
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_801}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 84
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(88): *fpga_interfaces|f2sdram~FF_865 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 88
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(88): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 88
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_865}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 88
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(92): *fpga_interfaces|f2sdram~FF_929 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 92
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 92
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_929}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 92
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(96): *fpga_interfaces|f2sdram~FF_993 could not be matched with a register File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 96
Warning (332049): Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(96): Argument <to> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 96
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_993}] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 96
Warning (332174): Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(98): *|fpga_interfaces|peripheral_i2c0|out_clk could not be matched with a pin File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 98
Warning (332049): Ignored create_clock at system_bd_sys_hps_fpga_interfaces.sdc(98): Argument <targets> is an empty collection File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 98
    Info (332050): create_clock -period 10.0 [get_pins -compatibility_mode *|fpga_interfaces|peripheral_i2c0|out_clk] File: C:/Users/JGeroni2/Documents/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc Line: 98
Info (332104): Reading SDC File: 'system_bd/synthesis/submodules/axi_dmac_constr.sdc'
Info (332104): Reading SDC File: 'system_constr.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]} -divide_by 13 -duty_cycle 50.00 -name {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk} {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}
    Info (332110): create_generated_clock -source {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 20 -duty_cycle 50.00 -name {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 2 -multiply_by 52 -duty_cycle 50.00 -name {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_lane_7[14] is being clocked by system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock[0]
Warning (332060): Node: usb1_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|usb1_inst~FF_3474 is being clocked by usb1_clk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_827
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_3  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_953
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_4  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1014
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_5  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1079
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|hps2fpga|clk  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from ddr3_dqs_p[0]_IN (Rise) to ddr3_dqs_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[0]_IN (Rise) to ddr3_dqs_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[1]_IN (Rise) to ddr3_dqs_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[1]_IN (Rise) to ddr3_dqs_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[2]_IN (Rise) to ddr3_dqs_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[2]_IN (Rise) to ddr3_dqs_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[3]_IN (Rise) to ddr3_dqs_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[3]_IN (Rise) to ddr3_dqs_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info: Found TIMING_ANALYZER_REPORT_SCRIPT = C:/Users/JGeroni2/Documents/jemfgeronimo_hdl/hdl/projects/scripts/adi_tquest.tcl
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Using custom scripts: C:/Users/JGeroni2/Documents/jemfgeronimo_hdl/hdl/projects/scripts/adi_tquest.tcl
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 1.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.435               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     3.171               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):     4.463               0.000 sys_clk 
    Info (332119):     6.300               0.000 i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     7.036               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.188               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.272               0.000 sys_clk 
    Info (332119):     0.407               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.415               0.000 i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     0.459               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
Info (332146): Worst-case recovery slack is 2.839
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.839               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     7.936               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):    10.520               0.000 sys_clk 
    Info (332119):    10.899               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
Info (332146): Worst-case removal slack is 0.593
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.593               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     1.249               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     1.292               0.000 sys_clk 
    Info (332119):     1.305               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
Info (332146): Worst-case minimum pulse width slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     0.390               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk 
    Info (332119):     0.406               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     3.367               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):     4.625               0.000 i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     6.086               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     8.193               0.000 sys_clk 
Info (332114): Report Metastability: Found 146 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 146
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.801
    Info (332114): Worst Case Available Settling Time: 11.382 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.435
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.188
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.839
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.593
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}
Info: Core: hps_sdram_p0 - Instance: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Slow 1100mV 85C Model)               |  0.573  0.549
Info: Bus Turnaround Time (Slow 1100mV 85C Model)           |  3.209     --
Info: Core (Slow 1100mV 85C Model)                          |  1.435  0.188
Info: Core Recovery/Removal (Slow 1100mV 85C Model)         |  2.839  0.593
Info: DQS vs CK (Slow 1100mV 85C Model)                     |  0.556  0.203
Info: Postamble (Slow 1100mV 85C Model)                     |  0.417  0.417
Info: Read Capture (Slow 1100mV 85C Model)                  |  0.144  0.097
Info: Write (Slow 1100mV 85C Model)                         |  0.152  0.152
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.435
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.435 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.032      3.032  R        clock network delay
    Info (332115):      3.032      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF
    Info (332115):      3.260      0.228 RR  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden
    Info (332115):      3.260      0.000 RR    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable
    Info (332115):      3.640      0.380 RR  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      2.500      2.500           latch edge time
    Info (332115):      4.385      1.885  R        clock network delay
    Info (332115):      5.135      0.750           clock pessimism removed
    Info (332115):      5.075     -0.060           clock uncertainty
    Info (332115):      5.075      0.000     uTsu  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Arrival Time  :     3.640
    Info (332115): Data Required Time :     5.075
    Info (332115): Slack              :     1.435 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.171
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.171 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1730
    Info (332115): To Node      : system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|src_id[2]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     11.161     11.161  R        clock network delay
    Info (332115):     11.161      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1730
    Info (332115):     11.486      0.325 RF  CELL  i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_data_0[66]
    Info (332115):     13.709      2.223 FF    IC  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|src_last_beat|datad
    Info (332115):     14.182      0.473 FF  CELL  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|src_last_beat|combout
    Info (332115):     15.834      1.652 FF    IC  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|src_id~1|datac
    Info (332115):     16.404      0.570 FF  CELL  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|src_id~1|combout
    Info (332115):     16.404      0.000 FF    IC  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|src_id[2]|d
    Info (332115):     16.711      0.307 FF  CELL  system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|src_id[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     18.899      8.899  R        clock network delay
    Info (332115):     19.962      1.063           clock pessimism removed
    Info (332115):     19.882     -0.080           clock uncertainty
    Info (332115):     19.882      0.000     uTsu  system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|src_id[2]
    Info (332115): Data Arrival Time  :    16.711
    Info (332115): Data Required Time :    19.882
    Info (332115): Slack              :     3.171 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.463
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.463 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|PLL_RECONFIG~FMAX_CAP_FF
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      5.578      5.578  R        clock network delay
    Info (332115):      5.578      0.000     uTco  system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]~DUPLICATE
    Info (332115):      5.578      0.000 RR  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]~DUPLICATE|q
    Info (332115):      6.090      0.512 RR    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~0|dataa
    Info (332115):      6.757      0.667 RF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~0|combout
    Info (332115):      7.436      0.679 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~6|datad
    Info (332115):      8.038      0.602 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~6|combout
    Info (332115):      8.880      0.842 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~2|datac
    Info (332115):      9.319      0.439 FR  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~2|combout
    Info (332115):     10.053      0.734 RR    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~41|datad
    Info (332115):     10.478      0.425 RF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~41|combout
    Info (332115):     11.533      1.055 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~43|datad
    Info (332115):     11.981      0.448 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~43|combout
    Info (332115):     12.917      0.936 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~44|datad
    Info (332115):     13.329      0.412 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~44|combout
    Info (332115):     13.601      0.272 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~45|dataf
    Info (332115):     13.695      0.094 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~45|combout
    Info (332115):     14.066      0.371 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~52|dataa
    Info (332115):     14.697      0.631 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~52|combout
    Info (332115):     14.988      0.291 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~67|datad
    Info (332115):     15.584      0.596 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~67|combout
    Info (332115):     15.971      0.387 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~94|datab
    Info (332115):     16.648      0.677 FR  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~94|combout
    Info (332115):     16.940      0.292 RR    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[15]|datad
    Info (332115):     17.521      0.581 RF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[15]|combout
    Info (332115):     18.373      0.852 FF    IC  i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG|din[15]
    Info (332115):     18.373      0.000 FF  CELL  system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|PLL_RECONFIG~FMAX_CAP_FF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     24.618      4.618  R        clock network delay
    Info (332115):     25.106      0.488           clock pessimism removed
    Info (332115):     24.936     -0.170           clock uncertainty
    Info (332115):     22.836     -2.100     uTsu  system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|PLL_RECONFIG~FMAX_CAP_FF
    Info (332115): Data Arrival Time  :    18.373
    Info (332115): Data Required Time :    22.836
    Info (332115): Slack              :     4.463 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.300
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.300 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|in_wr_ptr[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|full~DUPLICATE
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.163      4.163  R        clock network delay
    Info (332115):      4.163      0.000     uTco  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|in_wr_ptr[1]
    Info (332115):      4.163      0.000 FF  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|in_wr_ptr[1]|q
    Info (332115):      6.085      1.922 FF    IC  i_system_bd|mm_interconnect_2|async_fifo_002|next_in_wr_ptr[3]~2|datad
    Info (332115):      6.665      0.580 FF  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|next_in_wr_ptr[3]~2|combout
    Info (332115):      8.305      1.640 FF    IC  i_system_bd|mm_interconnect_2|async_fifo_002|full~0|datab
    Info (332115):      8.948      0.643 FR  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|full~0|combout
    Info (332115):      9.385      0.437 RR    IC  i_system_bd|mm_interconnect_2|async_fifo_002|full~1|datac
    Info (332115):      9.859      0.474 RR  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|full~1|combout
    Info (332115):      9.859      0.000 RR    IC  i_system_bd|mm_interconnect_2|async_fifo_002|full~DUPLICATE|d
    Info (332115):     10.185      0.326 RR  CELL  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|full~DUPLICATE
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           latch edge time
    Info (332115):     16.053      3.553  R        clock network delay
    Info (332115):     16.545      0.492           clock pessimism removed
    Info (332115):     16.485     -0.060           clock uncertainty
    Info (332115):     16.485      0.000     uTsu  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|full~DUPLICATE
    Info (332115): Data Arrival Time  :    10.185
    Info (332115): Data Required Time :    16.485
    Info (332115): Slack              :     6.300 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.036
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 7.036 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[176]
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[6]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     10.333     10.333  R        clock network delay
    Info (332115):     10.333      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[176]
    Info (332115):     10.333      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[176]|q
    Info (332115):     11.547      1.214 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~49|datac
    Info (332115):     12.553      1.006 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~49|cout
    Info (332115):     12.553      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~45|cin
    Info (332115):     12.553      0.000 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~45|cout
    Info (332115):     12.553      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~41|cin
    Info (332115):     12.603      0.050 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~41|cout
    Info (332115):     12.603      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~37|cin
    Info (332115):     12.603      0.000 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~37|cout
    Info (332115):     12.603      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~33|cin
    Info (332115):     12.653      0.050 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~33|cout
    Info (332115):     12.653      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~61|cin
    Info (332115):     12.653      0.000 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~61|cout
    Info (332115):     12.653      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~57|cin
    Info (332115):     12.703      0.050 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~57|cout
    Info (332115):     12.703      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~53|cin
    Info (332115):     12.703      0.000 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~53|cout
    Info (332115):     12.703      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~29|cin
    Info (332115):     12.768      0.065 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~29|cout
    Info (332115):     12.768      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~21|cin
    Info (332115):     12.768      0.000 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~21|cout
    Info (332115):     12.768      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~25|cin
    Info (332115):     12.903      0.135 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~25|cout
    Info (332115):     12.903      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~17|cin
    Info (332115):     12.903      0.000 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~17|cout
    Info (332115):     12.903      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~13|cin
    Info (332115):     12.953      0.050 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~13|cout
    Info (332115):     12.953      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~9|cin
    Info (332115):     12.953      0.000 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~9|cout
    Info (332115):     12.953      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~5|cin
    Info (332115):     13.393      0.440 FR  CELL  i_system_bd|vga_out|i_tx_core|Add0~5|sumout
    Info (332115):     13.697      0.304 RR    IC  i_system_bd|vga_out|i_tx_core|LessThan0~0|datad
    Info (332115):     14.278      0.581 RF  CELL  i_system_bd|vga_out|i_tx_core|LessThan0~0|combout
    Info (332115):     14.722      0.444 FF    IC  i_system_bd|vga_out|i_tx_core|LessThan0~5|datab
    Info (332115):     15.399      0.677 FR  CELL  i_system_bd|vga_out|i_tx_core|LessThan0~5|combout
    Info (332115):     15.648      0.249 RR    IC  i_system_bd|vga_out|i_tx_core|LessThan0~15|datab
    Info (332115):     16.333      0.685 RR  CELL  i_system_bd|vga_out|i_tx_core|LessThan0~15|combout
    Info (332115):     17.635      1.302 RR    IC  i_system_bd|vga_out|i_tx_core|hdmi_vs_count[6]|ena
    Info (332115):     18.461      0.826 RR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[6]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.384     15.384           latch edge time
    Info (332115):     24.117      8.733  R        clock network delay
    Info (332115):     25.577      1.460           clock pessimism removed
    Info (332115):     25.497     -0.080           clock uncertainty
    Info (332115):     25.497      0.000     uTsu  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[6]
    Info (332115): Data Arrival Time  :    18.461
    Info (332115): Data Required Time :    25.497
    Info (332115): Slack              :     7.036 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.188 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.958      1.958  R        clock network delay
    Info (332115):      1.958      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF
    Info (332115):      1.993      0.035 FF  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo
    Info (332115):      1.993      0.000 FF    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol
    Info (332115):      2.836      0.843 FR  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.476      3.476  R        clock network delay
    Info (332115):      2.648     -0.828           clock pessimism removed
    Info (332115):      2.648      0.000           clock uncertainty
    Info (332115):      2.648      0.000      uTh  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF
    Info (332115): Data Arrival Time  :     2.836
    Info (332115): Data Required Time :     2.648
    Info (332115): Slack              :     0.188 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.272
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.272 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.958      4.958  R        clock network delay
    Info (332115):      4.958      0.000     uTco  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE
    Info (332115):      4.958      0.000 FF  CELL  i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|q
    Info (332115):      5.218      0.260 FF    IC  i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~33|dataf
    Info (332115):      5.296      0.078 FF  CELL  i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~33|sumout
    Info (332115):      5.296      0.000 FF    IC  i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d
    Info (332115):      5.373      0.077 FF  CELL  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      5.616      5.616  R        clock network delay
    Info (332115):      5.101     -0.515           clock pessimism removed
    Info (332115):      5.101      0.000           clock uncertainty
    Info (332115):      5.101      0.000      uTh  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]
    Info (332115): Data Arrival Time  :     5.373
    Info (332115): Data Required Time :     5.101
    Info (332115): Slack              :     0.272 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.407
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.407 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[2]
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_2
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      8.771      8.771  R        clock network delay
    Info (332115):      8.771      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[2]
    Info (332115):      8.771      0.000 RR  CELL  i_system_bd|vga_out|i_tx_core|i_csc_RGB2CrYCb|j_csc_1_Cb|data_d1[2]|q
    Info (332115):      9.631      0.860 RR    IC  i_system_bd|vga_out|i_tx_core|i_csc_RGB2CrYCb|j_csc_1_Cb|Mult2~8|ax[2]
    Info (332115):      9.703      0.072 RR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_2
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):     10.789     10.789  R        clock network delay
    Info (332115):      9.296     -1.493           clock pessimism removed
    Info (332115):      9.296      0.000           clock uncertainty
    Info (332115):      9.296      0.000      uTh  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_2
    Info (332115): Data Arrival Time  :     9.703
    Info (332115): Data Required Time :     9.296
    Info (332115): Slack              :     0.407 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.415
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.415 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data0[91]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[91]
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.546      3.546  R        clock network delay
    Info (332115):      3.546      0.000     uTco  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data0[91]
    Info (332115):      3.546      0.000 RR  CELL  i_system_bd|mm_interconnect_2|mux_pipeline|core|data0[91]|q
    Info (332115):      4.388      0.842 RR    IC  i_system_bd|mm_interconnect_2|mux_pipeline|core|data1[91]~feeder|dataf
    Info (332115):      4.449      0.061 RR  CELL  i_system_bd|mm_interconnect_2|mux_pipeline|core|data1[91]~feeder|combout
    Info (332115):      4.449      0.000 RR    IC  i_system_bd|mm_interconnect_2|mux_pipeline|core|data1[91]|d
    Info (332115):      4.530      0.081 RR  CELL  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[91]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.146      4.146  R        clock network delay
    Info (332115):      4.115     -0.031           clock pessimism removed
    Info (332115):      4.115      0.000           clock uncertainty
    Info (332115):      4.115      0.000      uTh  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[91]
    Info (332115): Data Arrival Time  :     4.530
    Info (332115): Data Required Time :     4.115
    Info (332115): Slack              :     0.415 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.459
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.459 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1774
    Info (332115): To Node      : system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a0~porta_datain_reg18
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      8.377      8.377  R        clock network delay
    Info (332115):      8.377      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1774
    Info (332115):      8.377      0.000 RR  CELL  i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_data_0[22]
    Info (332115):      9.866      1.489 RR    IC  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|i_mem|m_ram_rtl_0|auto_generated|ram_block1a0|portadatain[18]
    Info (332115):      9.934      0.068 RR  CELL  system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a0~porta_datain_reg18
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):     10.538     10.538  R        clock network delay
    Info (332115):      9.475     -1.063           clock pessimism removed
    Info (332115):      9.475      0.000           clock uncertainty
    Info (332115):      9.475      0.000      uTh  system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a0~porta_datain_reg18
    Info (332115): Data Arrival Time  :     9.934
    Info (332115): Data Required Time :     9.475
    Info (332115): Slack              :     0.459 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.839
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.839 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Multicycle - Setup End   : 2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.946      3.946  R        clock network delay
    Info (332115):      3.946      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42
    Info (332115):      3.995      0.049 RR  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]
    Info (332115):      4.118      0.123 RR    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn
    Info (332115):      4.736      0.618 RF  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      5.000      5.000           latch edge time
    Info (332115):      6.885      1.885  R        clock network delay
    Info (332115):      7.635      0.750           clock pessimism removed
    Info (332115):      7.575     -0.060           clock uncertainty
    Info (332115):      7.575      0.000     uTsu  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Arrival Time  :     4.736
    Info (332115): Data Required Time :     7.575
    Info (332115): Slack              :     2.839 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.936
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 7.936 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_toggle
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     10.307     10.307  R        clock network delay
    Info (332115):     10.307      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115):     10.307      0.000 RR  CELL  i_system_bd|vga_out|i_up|i_vdma_rst_reg|rst|q
    Info (332115):     11.473      1.166 RR    IC  i_system_bd|vga_out|i_up|i_vdma_xfer_status|d_xfer_toggle|clrn
    Info (332115):     12.191      0.718 RF  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_toggle
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     18.726      8.726  R        clock network delay
    Info (332115):     20.207      1.481           clock pessimism removed
    Info (332115):     20.127     -0.080           clock uncertainty
    Info (332115):     20.127      0.000     uTsu  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_toggle
    Info (332115): Data Arrival Time  :    12.191
    Info (332115): Data Required Time :    20.127
    Info (332115): Slack              :     7.936 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.520
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 10.520 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_spi_spi_control_port_agent_rsp_fifo|mem[0][119]
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      5.535      5.535  R        clock network delay
    Info (332115):      5.535      0.000     uTco  system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      5.535      0.000 RR  CELL  i_system_bd|rst_controller|r_sync_rst|q
    Info (332115):     10.386      4.851 RR    IC  i_system_bd|rst_controller|r_sync_rst~CLKENA0|inclk
    Info (332115):     10.762      0.376 RR  CELL  i_system_bd|rst_controller|r_sync_rst~CLKENA0|outclk
    Info (332115):     13.479      2.717 RR    IC  i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_agent_rsp_fifo|mem[0][119]|clrn
    Info (332115):     14.227      0.748 RF  CELL  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_spi_spi_control_port_agent_rsp_fifo|mem[0][119]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     24.833      4.833  R        clock network delay
    Info (332115):     24.917      0.084           clock pessimism removed
    Info (332115):     24.747     -0.170           clock uncertainty
    Info (332115):     24.747      0.000     uTsu  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_spi_spi_control_port_agent_rsp_fifo|mem[0][119]
    Info (332115): Data Arrival Time  :    14.227
    Info (332115): Data Required Time :    24.747
    Info (332115): Slack              :    10.520 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.899
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 10.899 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[3]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     10.349     10.349  R        clock network delay
    Info (332115):     10.349      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115):     10.349      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q
    Info (332115):     13.916      3.567 FF    IC  i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[3]|clrn
    Info (332115):     14.594      0.678 FR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[3]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.384     15.384           latch edge time
    Info (332115):     24.113      8.729  R        clock network delay
    Info (332115):     25.573      1.460           clock pessimism removed
    Info (332115):     25.493     -0.080           clock uncertainty
    Info (332115):     25.493      0.000     uTsu  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[3]
    Info (332115): Data Arrival Time  :    14.594
    Info (332115): Data Required Time :    25.493
    Info (332115): Slack              :    10.899 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.593
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.593 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Multicycle - Setup End   : 2
    Info (332115): Multicycle - Hold End    : 1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.948      1.948  R        clock network delay
    Info (332115):      1.948      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35
    Info (332115):      1.974      0.026 FF  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]
    Info (332115):      2.232      0.258 FF    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|rstn
    Info (332115):      2.680      0.448 FR  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.837      2.837  R        clock network delay
    Info (332115):      2.087     -0.750           clock pessimism removed
    Info (332115):      2.087      0.000           clock uncertainty
    Info (332115):      2.087      0.000      uTh  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Arrival Time  :     2.680
    Info (332115): Data Required Time :     2.087
    Info (332115): Slack              :     0.593 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.249
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.249 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[156]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      8.762      8.762  R        clock network delay
    Info (332115):      8.762      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115):      8.762      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q
    Info (332115):      9.506      0.744 FF    IC  i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[156]|clrn
    Info (332115):     10.109      0.603 FR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[156]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):     10.342     10.342  R        clock network delay
    Info (332115):      8.860     -1.482           clock pessimism removed
    Info (332115):      8.860      0.000           clock uncertainty
    Info (332115):      8.860      0.000      uTh  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[156]
    Info (332115): Data Arrival Time  :    10.109
    Info (332115): Data Required Time :     8.860
    Info (332115): Slack              :     1.249 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.292
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.292 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_acc_data[34]
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.957      4.957  R        clock network delay
    Info (332115):      4.957      0.000     uTco  system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      4.957      0.000 FF  CELL  i_system_bd|axi_ltc235x|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      5.814      0.857 FF    IC  i_system_bd|axi_ltc235x|i_up_adc_common|i_xfer_status|d_acc_data[34]|clrn
    Info (332115):      6.417      0.603 FR  CELL  system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_acc_data[34]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      5.616      5.616  R        clock network delay
    Info (332115):      5.125     -0.491           clock pessimism removed
    Info (332115):      5.125      0.000           clock uncertainty
    Info (332115):      5.125      0.000      uTh  system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_acc_data[34]
    Info (332115): Data Arrival Time  :     6.417
    Info (332115): Data Required Time :     5.125
    Info (332115): Slack              :     1.292 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.305
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.305 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_data[0]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      8.723      8.723  R        clock network delay
    Info (332115):      8.723      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115):      8.723      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_vdma_rst_reg|rst|q
    Info (332115):      9.563      0.840 FF    IC  i_system_bd|vga_out|i_up|i_vdma_xfer_status|d_xfer_data[0]|clrn
    Info (332115):     10.166      0.603 FR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_data[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):     10.342     10.342  R        clock network delay
    Info (332115):      8.861     -1.481           clock pessimism removed
    Info (332115):      8.861      0.000           clock uncertainty
    Info (332115):      8.861      0.000      uTh  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_data[0]
    Info (332115): Data Arrival Time  :    10.166
    Info (332115): Data Required Time :     8.861
    Info (332115): Slack              :     1.305 
    Info (332115): ===================================================================
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Warning (332060): Node: system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_lane_7[14] is being clocked by system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock[0]
Warning (332060): Node: usb1_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|usb1_inst~FF_3474 is being clocked by usb1_clk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_827
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_3  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_953
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_4  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1014
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_5  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1079
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|hps2fpga|clk  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from ddr3_dqs_p[0]_IN (Rise) to ddr3_dqs_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[0]_IN (Rise) to ddr3_dqs_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[1]_IN (Rise) to ddr3_dqs_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[1]_IN (Rise) to ddr3_dqs_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[2]_IN (Rise) to ddr3_dqs_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[2]_IN (Rise) to ddr3_dqs_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[3]_IN (Rise) to ddr3_dqs_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[3]_IN (Rise) to ddr3_dqs_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332146): Worst-case setup slack is 1.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.408               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     3.102               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):     4.398               0.000 sys_clk 
    Info (332119):     6.282               0.000 i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     6.877               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
Info (332146): Worst-case hold slack is 0.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.226               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.228               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.262               0.000 sys_clk 
    Info (332119):     0.287               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):     0.356               0.000 i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk 
Info (332146): Worst-case recovery slack is 3.037
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.037               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     8.053               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):    10.571               0.000 sys_clk 
    Info (332119):    11.114               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
Info (332146): Worst-case removal slack is 0.564
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.564               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     1.196               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     1.246               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):     1.248               0.000 sys_clk 
Info (332146): Worst-case minimum pulse width slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     0.399               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk 
    Info (332119):     0.420               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     3.330               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):     4.583               0.000 i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     6.051               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     8.135               0.000 sys_clk 
Info (332114): Report Metastability: Found 146 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 146
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.801
    Info (332114): Worst Case Available Settling Time: 11.471 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.408
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.228
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.037
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.564
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}
Info: Core: hps_sdram_p0 - Instance: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Slow 1100mV 0C Model)                |  0.559   0.54
Info: Bus Turnaround Time (Slow 1100mV 0C Model)            |  3.245     --
Info: Core (Slow 1100mV 0C Model)                           |  1.408  0.228
Info: Core Recovery/Removal (Slow 1100mV 0C Model)          |  3.037  0.564
Info: DQS vs CK (Slow 1100mV 0C Model)                      |  0.612  0.208
Info: Postamble (Slow 1100mV 0C Model)                      |  0.398  0.398
Info: Read Capture (Slow 1100mV 0C Model)                   |  0.152  0.105
Info: Write (Slow 1100mV 0C Model)                          |   0.18   0.18
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.408
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.408 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.099      3.099  R        clock network delay
    Info (332115):      3.099      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF
    Info (332115):      3.321      0.222 RR  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden
    Info (332115):      3.321      0.000 RR    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable
    Info (332115):      3.728      0.407 RR  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      2.500      2.500           latch edge time
    Info (332115):      4.446      1.946  R        clock network delay
    Info (332115):      5.196      0.750           clock pessimism removed
    Info (332115):      5.136     -0.060           clock uncertainty
    Info (332115):      5.136      0.000     uTsu  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Arrival Time  :     3.728
    Info (332115): Data Required Time :     5.136
    Info (332115): Slack              :     1.408 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.102
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.102 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1730
    Info (332115): To Node      : system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|src_id[2]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     11.400     11.400  R        clock network delay
    Info (332115):     11.400      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1730
    Info (332115):     11.745      0.345 RF  CELL  i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_data_0[66]
    Info (332115):     13.913      2.168 FF    IC  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|src_last_beat|datad
    Info (332115):     14.357      0.444 FF  CELL  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|src_last_beat|combout
    Info (332115):     15.919      1.562 FF    IC  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|src_id~1|datac
    Info (332115):     16.593      0.674 FF  CELL  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|src_id~1|combout
    Info (332115):     16.593      0.000 FF    IC  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|src_id[2]|d
    Info (332115):     16.912      0.319 FF  CELL  system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|src_id[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     19.139      9.139  R        clock network delay
    Info (332115):     20.094      0.955           clock pessimism removed
    Info (332115):     20.014     -0.080           clock uncertainty
    Info (332115):     20.014      0.000     uTsu  system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|src_id[2]
    Info (332115): Data Arrival Time  :    16.912
    Info (332115): Data Required Time :    20.014
    Info (332115): Slack              :     3.102 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.398
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.398 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|PLL_RECONFIG~FMAX_CAP_FF
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      5.741      5.741  R        clock network delay
    Info (332115):      5.741      0.000     uTco  system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]~DUPLICATE
    Info (332115):      5.741      0.000 RR  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]~DUPLICATE|q
    Info (332115):      6.232      0.491 RR    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~0|dataa
    Info (332115):      6.979      0.747 RF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~0|combout
    Info (332115):      7.599      0.620 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5|datad
    Info (332115):      8.290      0.691 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5|combout
    Info (332115):      8.523      0.233 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~9|datab
    Info (332115):      9.222      0.699 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~9|combout
    Info (332115):     10.242      1.020 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~24|datac
    Info (332115):     10.927      0.685 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~24|combout
    Info (332115):     11.207      0.280 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~30|datac
    Info (332115):     11.846      0.639 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~30|combout
    Info (332115):     12.087      0.241 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~37|datac
    Info (332115):     12.719      0.632 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~37|combout
    Info (332115):     13.543      0.824 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~45|datae
    Info (332115):     13.821      0.278 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~45|combout
    Info (332115):     14.156      0.335 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~52|dataa
    Info (332115):     14.863      0.707 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~52|combout
    Info (332115):     15.110      0.247 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~67|datad
    Info (332115):     15.790      0.680 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[14]~67|combout
    Info (332115):     16.135      0.345 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~94|datab
    Info (332115):     16.902      0.767 FR  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[15]~94|combout
    Info (332115):     17.167      0.265 RR    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[15]|datad
    Info (332115):     17.832      0.665 RF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[15]|combout
    Info (332115):     18.639      0.807 FF    IC  i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG|din[15]
    Info (332115):     18.639      0.000 FF  CELL  system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|PLL_RECONFIG~FMAX_CAP_FF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     24.830      4.830  R        clock network delay
    Info (332115):     25.307      0.477           clock pessimism removed
    Info (332115):     25.137     -0.170           clock uncertainty
    Info (332115):     23.037     -2.100     uTsu  system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|PLL_RECONFIG~FMAX_CAP_FF
    Info (332115): Data Arrival Time  :    18.639
    Info (332115): Data Required Time :    23.037
    Info (332115): Slack              :     4.398 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.282
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.282 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|in_wr_ptr[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|full~DUPLICATE
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.255      4.255  R        clock network delay
    Info (332115):      4.255      0.000     uTco  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|in_wr_ptr[1]
    Info (332115):      4.255      0.000 FF  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|in_wr_ptr[1]|q
    Info (332115):      6.088      1.833 FF    IC  i_system_bd|mm_interconnect_2|async_fifo_002|next_in_wr_ptr[3]~2|datad
    Info (332115):      6.772      0.684 FF  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|next_in_wr_ptr[3]~2|combout
    Info (332115):      8.312      1.540 FF    IC  i_system_bd|mm_interconnect_2|async_fifo_002|full~0|datab
    Info (332115):      9.008      0.696 FF  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|full~0|combout
    Info (332115):      9.352      0.344 FF    IC  i_system_bd|mm_interconnect_2|async_fifo_002|full~1|datac
    Info (332115):      9.979      0.627 FF  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|full~1|combout
    Info (332115):      9.979      0.000 FF    IC  i_system_bd|mm_interconnect_2|async_fifo_002|full~DUPLICATE|d
    Info (332115):     10.299      0.320 FF  CELL  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|full~DUPLICATE
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           latch edge time
    Info (332115):     16.148      3.648  R        clock network delay
    Info (332115):     16.641      0.493           clock pessimism removed
    Info (332115):     16.581     -0.060           clock uncertainty
    Info (332115):     16.581      0.000     uTsu  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|full~DUPLICATE
    Info (332115): Data Arrival Time  :    10.299
    Info (332115): Data Required Time :    16.581
    Info (332115): Slack              :     6.282 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.877
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.877 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[176]
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[6]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     10.457     10.457  R        clock network delay
    Info (332115):     10.457      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[176]
    Info (332115):     10.457      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[176]|q
    Info (332115):     11.615      1.158 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~49|datac
    Info (332115):     12.761      1.146 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~49|cout
    Info (332115):     12.761      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~45|cin
    Info (332115):     12.761      0.000 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~45|cout
    Info (332115):     12.761      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~41|cin
    Info (332115):     12.818      0.057 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~41|cout
    Info (332115):     12.818      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~37|cin
    Info (332115):     12.818      0.000 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~37|cout
    Info (332115):     12.818      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~33|cin
    Info (332115):     12.875      0.057 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~33|cout
    Info (332115):     12.875      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~61|cin
    Info (332115):     12.875      0.000 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~61|cout
    Info (332115):     12.875      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~57|cin
    Info (332115):     12.932      0.057 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~57|cout
    Info (332115):     12.932      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~53|cin
    Info (332115):     12.932      0.000 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~53|cout
    Info (332115):     12.932      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~29|cin
    Info (332115):     13.006      0.074 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~29|cout
    Info (332115):     13.006      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~21|cin
    Info (332115):     13.006      0.000 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~21|cout
    Info (332115):     13.006      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~25|cin
    Info (332115):     13.154      0.148 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~25|cout
    Info (332115):     13.154      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~17|cin
    Info (332115):     13.154      0.000 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~17|cout
    Info (332115):     13.154      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~13|cin
    Info (332115):     13.211      0.057 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~13|cout
    Info (332115):     13.211      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~9|cin
    Info (332115):     13.211      0.000 FF  CELL  i_system_bd|vga_out|i_tx_core|Add0~9|cout
    Info (332115):     13.211      0.000 FF    IC  i_system_bd|vga_out|i_tx_core|Add0~5|cin
    Info (332115):     13.716      0.505 FR  CELL  i_system_bd|vga_out|i_tx_core|Add0~5|sumout
    Info (332115):     13.993      0.277 RR    IC  i_system_bd|vga_out|i_tx_core|LessThan0~0|datad
    Info (332115):     14.658      0.665 RF  CELL  i_system_bd|vga_out|i_tx_core|LessThan0~0|combout
    Info (332115):     15.053      0.395 FF    IC  i_system_bd|vga_out|i_tx_core|LessThan0~5|datab
    Info (332115):     15.820      0.767 FR  CELL  i_system_bd|vga_out|i_tx_core|LessThan0~5|combout
    Info (332115):     16.046      0.226 RR    IC  i_system_bd|vga_out|i_tx_core|LessThan0~15|datab
    Info (332115):     16.822      0.776 RR  CELL  i_system_bd|vga_out|i_tx_core|LessThan0~15|combout
    Info (332115):     17.980      1.158 RR    IC  i_system_bd|vga_out|i_tx_core|hdmi_vs_count[6]|ena
    Info (332115):     18.749      0.769 RR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[6]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.384     15.384           latch edge time
    Info (332115):     24.353      8.969  R        clock network delay
    Info (332115):     25.706      1.353           clock pessimism removed
    Info (332115):     25.626     -0.080           clock uncertainty
    Info (332115):     25.626      0.000     uTsu  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_vs_count[6]
    Info (332115): Data Arrival Time  :    18.749
    Info (332115): Data Required Time :    25.626
    Info (332115): Slack              :     6.877 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.226
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.226 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[2]
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_2
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      9.004      9.004  R        clock network delay
    Info (332115):      9.004      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[2]
    Info (332115):      9.004      0.000 RR  CELL  i_system_bd|vga_out|i_tx_core|i_csc_RGB2CrYCb|j_csc_1_Cb|data_d1[2]|q
    Info (332115):      9.788      0.784 RR    IC  i_system_bd|vga_out|i_tx_core|i_csc_RGB2CrYCb|j_csc_1_Cb|Mult2~8|ax[2]
    Info (332115):      9.864      0.076 RR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_2
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):     11.028     11.028  R        clock network delay
    Info (332115):      9.638     -1.390           clock pessimism removed
    Info (332115):      9.638      0.000           clock uncertainty
    Info (332115):      9.638      0.000      uTh  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_2
    Info (332115): Data Arrival Time  :     9.864
    Info (332115): Data Required Time :     9.638
    Info (332115): Slack              :     0.226 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.228 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.037      2.037  R        clock network delay
    Info (332115):      2.037      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF
    Info (332115):      2.072      0.035 FF  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo
    Info (332115):      2.072      0.000 FF    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol
    Info (332115):      2.950      0.878 FR  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.544      3.544  R        clock network delay
    Info (332115):      2.722     -0.822           clock pessimism removed
    Info (332115):      2.722      0.000           clock uncertainty
    Info (332115):      2.722      0.000      uTh  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF
    Info (332115): Data Arrival Time  :     2.950
    Info (332115): Data Required Time :     2.722
    Info (332115): Slack              :     0.228 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.262
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.262 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      5.143      5.143  R        clock network delay
    Info (332115):      5.143      0.000     uTco  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE
    Info (332115):      5.143      0.000 FF  CELL  i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|q
    Info (332115):      5.378      0.235 FF    IC  i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~33|dataf
    Info (332115):      5.460      0.082 FF  CELL  i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~33|sumout
    Info (332115):      5.460      0.000 FF    IC  i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d
    Info (332115):      5.540      0.080 FF  CELL  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      5.786      5.786  R        clock network delay
    Info (332115):      5.278     -0.508           clock pessimism removed
    Info (332115):      5.278      0.000           clock uncertainty
    Info (332115):      5.278      0.000      uTh  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]
    Info (332115): Data Arrival Time  :     5.540
    Info (332115): Data Required Time :     5.278
    Info (332115): Slack              :     0.262 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.287
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.287 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1774
    Info (332115): To Node      : system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a0~porta_datain_reg18
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      8.641      8.641  R        clock network delay
    Info (332115):      8.641      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1774
    Info (332115):      8.641      0.000 RR  CELL  i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_data_0[22]
    Info (332115):      9.986      1.345 RR    IC  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|i_mem|m_ram_rtl_0|auto_generated|ram_block1a0|portadatain[18]
    Info (332115):     10.047      0.061 RR  CELL  system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a0~porta_datain_reg18
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):     10.715     10.715  R        clock network delay
    Info (332115):      9.760     -0.955           clock pessimism removed
    Info (332115):      9.760      0.000           clock uncertainty
    Info (332115):      9.760      0.000      uTh  system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a0~porta_datain_reg18
    Info (332115): Data Arrival Time  :    10.047
    Info (332115): Data Required Time :     9.760
    Info (332115): Slack              :     0.287 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.356
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.356 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data0[91]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[91]
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.640      3.640  R        clock network delay
    Info (332115):      3.640      0.000     uTco  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data0[91]
    Info (332115):      3.640      0.000 RR  CELL  i_system_bd|mm_interconnect_2|mux_pipeline|core|data0[91]|q
    Info (332115):      4.411      0.771 RR    IC  i_system_bd|mm_interconnect_2|mux_pipeline|core|data1[91]~feeder|dataf
    Info (332115):      4.479      0.068 RR  CELL  i_system_bd|mm_interconnect_2|mux_pipeline|core|data1[91]~feeder|combout
    Info (332115):      4.479      0.000 RR    IC  i_system_bd|mm_interconnect_2|mux_pipeline|core|data1[91]|d
    Info (332115):      4.563      0.084 RR  CELL  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[91]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.235      4.235  R        clock network delay
    Info (332115):      4.207     -0.028           clock pessimism removed
    Info (332115):      4.207      0.000           clock uncertainty
    Info (332115):      4.207      0.000      uTh  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:mux_pipeline|altera_avalon_st_pipeline_base:core|data1[91]
    Info (332115): Data Arrival Time  :     4.563
    Info (332115): Data Required Time :     4.207
    Info (332115): Slack              :     0.356 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.037
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.037 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Multicycle - Setup End   : 2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.799      3.799  R        clock network delay
    Info (332115):      3.799      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42
    Info (332115):      3.850      0.051 RR  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]
    Info (332115):      3.974      0.124 RR    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn
    Info (332115):      4.599      0.625 RF  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      5.000      5.000           latch edge time
    Info (332115):      6.946      1.946  R        clock network delay
    Info (332115):      7.696      0.750           clock pessimism removed
    Info (332115):      7.636     -0.060           clock uncertainty
    Info (332115):      7.636      0.000     uTsu  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Arrival Time  :     4.599
    Info (332115): Data Required Time :     7.636
    Info (332115): Slack              :     3.037 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.053
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 8.053 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_toggle
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     10.427     10.427  R        clock network delay
    Info (332115):     10.427      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115):     10.427      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_vdma_rst_reg|rst|q
    Info (332115):     11.503      1.076 FF    IC  i_system_bd|vga_out|i_up|i_vdma_xfer_status|d_xfer_toggle|clrn
    Info (332115):     12.198      0.695 FR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_toggle
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     18.953      8.953  R        clock network delay
    Info (332115):     20.331      1.378           clock pessimism removed
    Info (332115):     20.251     -0.080           clock uncertainty
    Info (332115):     20.251      0.000     uTsu  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_toggle
    Info (332115): Data Arrival Time  :    12.198
    Info (332115): Data Required Time :    20.251
    Info (332115): Slack              :     8.053 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.571
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 10.571 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|in_wr_ptr_gray[0]
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      5.681      5.681  R        clock network delay
    Info (332115):      5.681      0.000     uTco  system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      5.681      0.000 RR  CELL  i_system_bd|rst_controller|r_sync_rst|q
    Info (332115):     10.398      4.717 RR    IC  i_system_bd|rst_controller|r_sync_rst~CLKENA0|inclk
    Info (332115):     10.797      0.399 RR  CELL  i_system_bd|rst_controller|r_sync_rst~CLKENA0|outclk
    Info (332115):     13.771      2.974 RR    IC  i_system_bd|mm_interconnect_2|async_fifo|in_wr_ptr_gray[0]|clrn
    Info (332115):     14.509      0.738 RF  CELL  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|in_wr_ptr_gray[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     25.178      5.178  R        clock network delay
    Info (332115):     25.250      0.072           clock pessimism removed
    Info (332115):     25.080     -0.170           clock uncertainty
    Info (332115):     25.080      0.000     uTsu  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo|in_wr_ptr_gray[0]
    Info (332115): Data Arrival Time  :    14.509
    Info (332115): Data Required Time :    25.080
    Info (332115): Slack              :    10.571 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.114
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 11.114 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[3]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):     10.474     10.474  R        clock network delay
    Info (332115):     10.474      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115):     10.474      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q
    Info (332115):     13.842      3.368 FF    IC  i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[3]|clrn
    Info (332115):     14.511      0.669 FR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[3]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.384     15.384           latch edge time
    Info (332115):     24.352      8.968  R        clock network delay
    Info (332115):     25.705      1.353           clock pessimism removed
    Info (332115):     25.625     -0.080           clock uncertainty
    Info (332115):     25.625      0.000     uTsu  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[3]
    Info (332115): Data Arrival Time  :    14.511
    Info (332115): Data Required Time :    25.625
    Info (332115): Slack              :    11.114 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.564
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.564 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Multicycle - Setup End   : 2
    Info (332115): Multicycle - Hold End    : 1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.081      2.081  R        clock network delay
    Info (332115):      2.081      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32
    Info (332115):      2.138      0.057 FF  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]
    Info (332115):      2.240      0.102 FF    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|rstn
    Info (332115):      2.691      0.451 FR  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.877      2.877  R        clock network delay
    Info (332115):      2.127     -0.750           clock pessimism removed
    Info (332115):      2.127      0.000           clock uncertainty
    Info (332115):      2.127      0.000      uTh  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Arrival Time  :     2.691
    Info (332115): Data Required Time :     2.127
    Info (332115): Slack              :     0.564 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.196
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.196 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[156]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      8.997      8.997  R        clock network delay
    Info (332115):      8.997      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115):      8.997      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q
    Info (332115):      9.688      0.691 FF    IC  i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[156]|clrn
    Info (332115):     10.286      0.598 FR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[156]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):     10.467     10.467  R        clock network delay
    Info (332115):      9.090     -1.377           clock pessimism removed
    Info (332115):      9.090      0.000           clock uncertainty
    Info (332115):      9.090      0.000      uTh  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[156]
    Info (332115): Data Arrival Time  :    10.286
    Info (332115): Data Required Time :     9.090
    Info (332115): Slack              :     1.196 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.246
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.246 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_data[0]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      8.953      8.953  R        clock network delay
    Info (332115):      8.953      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115):      8.953      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_vdma_rst_reg|rst|q
    Info (332115):      9.738      0.785 FF    IC  i_system_bd|vga_out|i_up|i_vdma_xfer_status|d_xfer_data[0]|clrn
    Info (332115):     10.336      0.598 FR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_data[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):     10.468     10.468  R        clock network delay
    Info (332115):      9.090     -1.378           clock pessimism removed
    Info (332115):      9.090      0.000           clock uncertainty
    Info (332115):      9.090      0.000      uTh  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_data[0]
    Info (332115): Data Arrival Time  :    10.336
    Info (332115): Data Required Time :     9.090
    Info (332115): Slack              :     1.246 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.248
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.248 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_acc_data[34]
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      5.148      5.148  R        clock network delay
    Info (332115):      5.148      0.000     uTco  system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      5.148      0.000 FF  CELL  i_system_bd|axi_ltc235x|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      5.963      0.815 FF    IC  i_system_bd|axi_ltc235x|i_up_adc_common|i_xfer_status|d_acc_data[34]|clrn
    Info (332115):      6.561      0.598 FR  CELL  system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_acc_data[34]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      5.793      5.793  R        clock network delay
    Info (332115):      5.313     -0.480           clock pessimism removed
    Info (332115):      5.313      0.000           clock uncertainty
    Info (332115):      5.313      0.000      uTh  system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_acc_data[34]
    Info (332115): Data Arrival Time  :     6.561
    Info (332115): Data Required Time :     5.313
    Info (332115): Slack              :     1.248 
    Info (332115): ===================================================================
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Warning (332060): Node: system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_lane_7[14] is being clocked by system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock[0]
Warning (332060): Node: usb1_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|usb1_inst~FF_3474 is being clocked by usb1_clk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_827
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_3  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_953
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_4  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1014
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_5  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1079
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|hps2fpga|clk  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from ddr3_dqs_p[0]_IN (Rise) to ddr3_dqs_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[0]_IN (Rise) to ddr3_dqs_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[1]_IN (Rise) to ddr3_dqs_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[1]_IN (Rise) to ddr3_dqs_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[2]_IN (Rise) to ddr3_dqs_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[2]_IN (Rise) to ddr3_dqs_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[3]_IN (Rise) to ddr3_dqs_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[3]_IN (Rise) to ddr3_dqs_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332146): Worst-case setup slack is 2.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.110               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     6.482               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):     9.398               0.000 i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):    11.346               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):    11.860               0.000 sys_clk 
Info (332146): Worst-case hold slack is 0.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.084               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.120               0.000 sys_clk 
    Info (332119):     0.173               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.175               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):     0.179               0.000 i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk 
Info (332146): Worst-case recovery slack is 3.727
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.727               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     9.054               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):    13.003               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):    15.878               0.000 sys_clk 
Info (332146): Worst-case removal slack is 0.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.497               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.498               0.000 sys_clk 
    Info (332119):     0.514               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.547               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
Info (332146): Worst-case minimum pulse width slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     0.883               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk 
    Info (332119):     0.891               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     3.883               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):     5.149               0.000 i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     6.584               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     8.805               0.000 sys_clk 
Info (332114): Report Metastability: Found 146 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 146
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.801
    Info (332114): Worst Case Available Settling Time: 15.631 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}
Info: Core: hps_sdram_p0 - Instance: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Fast 1100mV 85C Model)               |  0.659   0.63
Info: Bus Turnaround Time (Fast 1100mV 85C Model)           |  3.439     --
Info: Core (Fast 1100mV 85C Model)                          |   2.11  0.084
Info: Core Recovery/Removal (Fast 1100mV 85C Model)         |  3.727  0.497
Info: DQS vs CK (Fast 1100mV 85C Model)                     |   0.73   0.42
Info: Postamble (Fast 1100mV 85C Model)                     |  0.591  0.591
Info: Read Capture (Fast 1100mV 85C Model)                  |  0.367  0.319
Info: Write (Fast 1100mV 85C Model)                         |  0.317  0.317
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.110
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.110 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.632      1.632  R        clock network delay
    Info (332115):      1.632      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF
    Info (332115):      1.721      0.089 RR  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden
    Info (332115):      1.721      0.000 RR    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable
    Info (332115):      1.860      0.139 RR  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      2.500      2.500           latch edge time
    Info (332115):      3.280      0.780  R        clock network delay
    Info (332115):      4.030      0.750           clock pessimism removed
    Info (332115):      3.970     -0.060           clock uncertainty
    Info (332115):      3.970      0.000     uTsu  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Arrival Time  :     1.860
    Info (332115): Data Required Time :     3.970
    Info (332115): Slack              :     2.110 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.482
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.482 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_tpm_data[8]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.552      4.552  R        clock network delay
    Info (332115):      4.552      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115):      4.552      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_vdma_rst_reg|rst|q
    Info (332115):      5.859      1.307 FF    IC  i_system_bd|vga_out|i_vdma|vdma_fs_waddr[3]~0|datac
    Info (332115):      6.064      0.205 FF  CELL  i_system_bd|vga_out|i_vdma|vdma_fs_waddr[3]~0|combout
    Info (332115):      7.502      1.438 FF    IC  i_system_bd|vga_out|i_vdma|vdma_tpm_data[8]|sclr
    Info (332115):      7.868      0.366 FR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_tpm_data[8]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     14.038      4.038  R        clock network delay
    Info (332115):     14.430      0.392           clock pessimism removed
    Info (332115):     14.350     -0.080           clock uncertainty
    Info (332115):     14.350      0.000     uTsu  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_vdma:i_vdma|vdma_tpm_data[8]
    Info (332115): Data Arrival Time  :     7.868
    Info (332115): Data Required Time :    14.350
    Info (332115): Slack              :     6.482 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.398
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 9.398 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|in_wr_ptr[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|full~DUPLICATE
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.726      1.726  R        clock network delay
    Info (332115):      1.726      0.000     uTco  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|in_wr_ptr[1]
    Info (332115):      1.726      0.000 FF  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|in_wr_ptr[1]|q
    Info (332115):      2.835      1.109 FF    IC  i_system_bd|mm_interconnect_2|async_fifo_002|next_in_wr_ptr[3]~2|datad
    Info (332115):      3.042      0.207 FF  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|next_in_wr_ptr[3]~2|combout
    Info (332115):      4.016      0.974 FF    IC  i_system_bd|mm_interconnect_2|async_fifo_002|full~0|datab
    Info (332115):      4.227      0.211 FF  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|full~0|combout
    Info (332115):      4.411      0.184 FF    IC  i_system_bd|mm_interconnect_2|async_fifo_002|full~1|datac
    Info (332115):      4.600      0.189 FF  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|full~1|combout
    Info (332115):      4.600      0.000 FF    IC  i_system_bd|mm_interconnect_2|async_fifo_002|full~DUPLICATE|d
    Info (332115):      4.730      0.130 FF  CELL  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|full~DUPLICATE
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           latch edge time
    Info (332115):     13.990      1.490  R        clock network delay
    Info (332115):     14.188      0.198           clock pessimism removed
    Info (332115):     14.128     -0.060           clock uncertainty
    Info (332115):     14.128      0.000     uTsu  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|full~DUPLICATE
    Info (332115): Data Arrival Time  :     4.730
    Info (332115): Data Required Time :    14.128
    Info (332115): Slack              :     9.398 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.346
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 11.346 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[233]
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]~_Duplicate_1
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.561      4.561  R        clock network delay
    Info (332115):      4.561      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[233]
    Info (332115):      4.561      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[233]|q
    Info (332115):      5.716      1.155 FF    IC  i_system_bd|vga_out|i_tx_core|Mux1~0|dataf
    Info (332115):      5.756      0.040 FF  CELL  i_system_bd|vga_out|i_tx_core|Mux1~0|combout
    Info (332115):      6.343      0.587 FF    IC  i_system_bd|vga_out|i_tx_core|hdmi_data[22]~SCLR_LUT|datad
    Info (332115):      6.474      0.131 FF  CELL  i_system_bd|vga_out|i_tx_core|hdmi_data[22]~SCLR_LUT|combout
    Info (332115):      8.394      1.920 FF    IC  i_system_bd|vga_out|i_tx_core|i_csc_RGB2CrYCb|j_csc_1_Y|Mult0~8|ax[6]
    Info (332115):      8.530      0.136 FR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]~_Duplicate_1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.384     15.384           latch edge time
    Info (332115):     19.563      4.179  R        clock network delay
    Info (332115):     19.956      0.393           clock pessimism removed
    Info (332115):     19.876     -0.080           clock uncertainty
    Info (332115):     19.876      0.000     uTsu  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]~_Duplicate_1
    Info (332115): Data Arrival Time  :     8.530
    Info (332115): Data Required Time :    19.876
    Info (332115): Slack              :    11.346 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.860
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 11.860 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|PLL_RECONFIG~FMAX_CAP_FF
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.529      2.529  R        clock network delay
    Info (332115):      2.529      0.000     uTco  system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]
    Info (332115):      2.529      0.000 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]|q
    Info (332115):      3.250      0.721 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~9|datae
    Info (332115):      3.339      0.089 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~9|combout
    Info (332115):      4.251      0.912 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~269|datad
    Info (332115):      4.453      0.202 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~269|combout
    Info (332115):      4.927      0.474 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~270|datac
    Info (332115):      5.090      0.163 FR  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~270|combout
    Info (332115):      5.198      0.108 RR    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~271|dataf
    Info (332115):      5.237      0.039 RF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~271|combout
    Info (332115):      5.850      0.613 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~272|dataf
    Info (332115):      5.889      0.039 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~272|combout
    Info (332115):      6.209      0.320 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~482|datac
    Info (332115):      6.414      0.205 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~482|combout
    Info (332115):      6.562      0.148 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~284|dataa
    Info (332115):      6.778      0.216 FR  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~284|combout
    Info (332115):      6.924      0.146 RR    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[8]|datab
    Info (332115):      7.147      0.223 RF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[8]|combout
    Info (332115):      8.282      1.135 FF    IC  i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG|din[8]
    Info (332115):      8.282      0.000 FF  CELL  system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|PLL_RECONFIG~FMAX_CAP_FF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.200      2.200  R        clock network delay
    Info (332115):     22.412      0.212           clock pessimism removed
    Info (332115):     22.242     -0.170           clock uncertainty
    Info (332115):     20.142     -2.100     uTsu  system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|PLL_RECONFIG~FMAX_CAP_FF
    Info (332115): Data Arrival Time  :     8.282
    Info (332115): Data Required Time :    20.142
    Info (332115): Slack              :    11.860 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.084
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.084 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.781      0.781  R        clock network delay
    Info (332115):      0.781      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF
    Info (332115):      0.793      0.012 FF  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo
    Info (332115):      0.793      0.000 FF    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol
    Info (332115):      1.094      0.301 FR  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.784      1.784  R        clock network delay
    Info (332115):      1.010     -0.774           clock pessimism removed
    Info (332115):      1.010      0.000           clock uncertainty
    Info (332115):      1.010      0.000      uTh  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF
    Info (332115): Data Arrival Time  :     1.094
    Info (332115): Data Required Time :     1.010
    Info (332115): Slack              :     0.084 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.120
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.120 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data1[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[6]
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.281      2.281  R        clock network delay
    Info (332115):      2.281      0.000     uTco  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data1[6]
    Info (332115):      2.281      0.000 RR  CELL  i_system_bd|mm_interconnect_1|mux_pipeline_006|core|data1[6]|q
    Info (332115):      2.434      0.153 RR    IC  i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[6]~feeder|datab
    Info (332115):      2.605      0.171 RR  CELL  i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[6]~feeder|combout
    Info (332115):      2.605      0.000 RR    IC  i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[6]|d
    Info (332115):      2.630      0.025 RR  CELL  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[6]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.552      2.552  R        clock network delay
    Info (332115):      2.510     -0.042           clock pessimism removed
    Info (332115):      2.510      0.000           clock uncertainty
    Info (332115):      2.510      0.000      uTh  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[6]
    Info (332115): Data Arrival Time  :     2.630
    Info (332115): Data Required Time :     2.510
    Info (332115): Slack              :     0.120 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.173
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.173 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[2]
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_2
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.975      3.975  R        clock network delay
    Info (332115):      3.975      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[2]
    Info (332115):      3.975      0.000 RR  CELL  i_system_bd|vga_out|i_tx_core|i_csc_RGB2CrYCb|j_csc_1_Cb|data_d1[2]|q
    Info (332115):      4.346      0.371 RR    IC  i_system_bd|vga_out|i_tx_core|i_csc_RGB2CrYCb|j_csc_1_Cb|Mult2~8|ax[2]
    Info (332115):      4.395      0.049 RR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_2
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.794      4.794  R        clock network delay
    Info (332115):      4.222     -0.572           clock pessimism removed
    Info (332115):      4.222      0.000           clock uncertainty
    Info (332115):      4.222      0.000      uTh  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_2
    Info (332115): Data Arrival Time  :     4.395
    Info (332115): Data Required Time :     4.222
    Info (332115): Slack              :     0.173 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.175
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.175 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream|id[2]
    Info (332115): To Node      : system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream|id[2]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.027      4.027  R        clock network delay
    Info (332115):      4.027      0.000     uTco  system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream|id[2]
    Info (332115):      4.027      0.000 FF  CELL  i_system_bd|video_dmac|i_transfer|i_request_arb|i_dest_dma_stream|id[2]|q
    Info (332115):      4.027      0.000 FF    IC  i_system_bd|video_dmac|i_transfer|i_request_arb|i_dest_dma_stream|g~1|datae
    Info (332115):      4.216      0.189 FF  CELL  i_system_bd|video_dmac|i_transfer|i_request_arb|i_dest_dma_stream|g~1|combout
    Info (332115):      4.216      0.000 FF    IC  i_system_bd|video_dmac|i_transfer|i_request_arb|i_dest_dma_stream|id[2]|d
    Info (332115):      4.242      0.026 FF  CELL  system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream|id[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.639      4.639  R        clock network delay
    Info (332115):      4.067     -0.572           clock pessimism removed
    Info (332115):      4.067      0.000           clock uncertainty
    Info (332115):      4.067      0.000      uTh  system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|dest_axi_stream:i_dest_dma_stream|id[2]
    Info (332115): Data Arrival Time  :     4.242
    Info (332115): Data Required Time :     4.067
    Info (332115): Slack              :     0.175 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.179
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.179 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[9][150]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[9][150]
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.497      1.497  R        clock network delay
    Info (332115):      1.497      0.000     uTco  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[9][150]
    Info (332115):      1.497      0.000 FF  CELL  i_system_bd|mm_interconnect_2|sys_hps_f2h_sdram1_data_agent|write_rsp_fifo|mem[9][150]|q
    Info (332115):      1.497      0.000 FF    IC  i_system_bd|mm_interconnect_2|sys_hps_f2h_sdram1_data_agent|write_rsp_fifo|mem[9][150]~8|datae
    Info (332115):      1.686      0.189 FF  CELL  i_system_bd|mm_interconnect_2|sys_hps_f2h_sdram1_data_agent|write_rsp_fifo|mem[9][150]~8|combout
    Info (332115):      1.686      0.000 FF    IC  i_system_bd|mm_interconnect_2|sys_hps_f2h_sdram1_data_agent|write_rsp_fifo|mem[9][150]|d
    Info (332115):      1.712      0.026 FF  CELL  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[9][150]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.730      1.730  R        clock network delay
    Info (332115):      1.533     -0.197           clock pessimism removed
    Info (332115):      1.533      0.000           clock uncertainty
    Info (332115):      1.533      0.000      uTh  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[9][150]
    Info (332115): Data Arrival Time  :     1.712
    Info (332115): Data Required Time :     1.533
    Info (332115): Slack              :     0.179 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.727
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.727 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Multicycle - Setup End   : 2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.405      2.405  R        clock network delay
    Info (332115):      2.405      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42
    Info (332115):      2.440      0.035 RR  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]
    Info (332115):      2.487      0.047 RR    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn
    Info (332115):      2.743      0.256 RF  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      5.000      5.000           latch edge time
    Info (332115):      5.780      0.780  R        clock network delay
    Info (332115):      6.530      0.750           clock pessimism removed
    Info (332115):      6.470     -0.060           clock uncertainty
    Info (332115):      6.470      0.000     uTsu  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Arrival Time  :     2.743
    Info (332115): Data Required Time :     6.470
    Info (332115): Slack              :     3.727 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.054
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 9.054 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_toggle
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.552      4.552  R        clock network delay
    Info (332115):      4.552      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115):      4.552      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_vdma_rst_reg|rst|q
    Info (332115):      5.155      0.603 FF    IC  i_system_bd|vga_out|i_up|i_vdma_xfer_status|d_xfer_toggle|clrn
    Info (332115):      5.388      0.233 FR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_toggle
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.954      3.954  R        clock network delay
    Info (332115):     14.522      0.568           clock pessimism removed
    Info (332115):     14.442     -0.080           clock uncertainty
    Info (332115):     14.442      0.000     uTsu  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_toggle
    Info (332115): Data Arrival Time  :     5.388
    Info (332115): Data Required Time :    14.442
    Info (332115): Slack              :     9.054 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.003
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.003 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[189]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.571      4.571  R        clock network delay
    Info (332115):      4.571      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115):      4.571      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q
    Info (332115):      6.591      2.020 FF    IC  i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[189]|clrn
    Info (332115):      6.819      0.228 FR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[189]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.384     15.384           latch edge time
    Info (332115):     19.341      3.957  R        clock network delay
    Info (332115):     19.902      0.561           clock pessimism removed
    Info (332115):     19.822     -0.080           clock uncertainty
    Info (332115):     19.822      0.000     uTsu  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[189]
    Info (332115): Data Arrival Time  :     6.819
    Info (332115): Data Required Time :    19.822
    Info (332115): Slack              :    13.003 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.878
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.878 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_022|altera_avalon_st_pipeline_base:core|data1[65]
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.527      2.527  R        clock network delay
    Info (332115):      2.527      0.000     uTco  system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      2.527      0.000 FF  CELL  i_system_bd|rst_controller|r_sync_rst|q
    Info (332115):      4.752      2.225 FF    IC  i_system_bd|rst_controller|r_sync_rst~CLKENA0|inclk
    Info (332115):      4.912      0.160 FF  CELL  i_system_bd|rst_controller|r_sync_rst~CLKENA0|outclk
    Info (332115):      5.987      1.075 FF    IC  i_system_bd|mm_interconnect_1|mux_pipeline_022|core|data1[65]|clrn
    Info (332115):      6.225      0.238 FR  CELL  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_022|altera_avalon_st_pipeline_base:core|data1[65]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.231      2.231  R        clock network delay
    Info (332115):     22.273      0.042           clock pessimism removed
    Info (332115):     22.103     -0.170           clock uncertainty
    Info (332115):     22.103      0.000     uTsu  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_022|altera_avalon_st_pipeline_base:core|data1[65]
    Info (332115): Data Arrival Time  :     6.225
    Info (332115): Data Required Time :    22.103
    Info (332115): Slack              :    15.878 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.497
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.497 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Multicycle - Setup End   : 2
    Info (332115): Multicycle - Hold End    : 1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.016      1.016  R        clock network delay
    Info (332115):      1.016      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35
    Info (332115):      1.031      0.015 FF  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]
    Info (332115):      1.131      0.100 FF    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|rstn
    Info (332115):      1.339      0.208 FR  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.592      1.592  R        clock network delay
    Info (332115):      0.842     -0.750           clock pessimism removed
    Info (332115):      0.842      0.000           clock uncertainty
    Info (332115):      0.842      0.000      uTh  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Arrival Time  :     1.339
    Info (332115): Data Required Time :     0.842
    Info (332115): Slack              :     0.497 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.498
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.498 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_acc_data[34]
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.286      2.286  R        clock network delay
    Info (332115):      2.286      0.000     uTco  system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      2.286      0.000 RR  CELL  i_system_bd|axi_ltc235x|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      2.632      0.346 RR    IC  i_system_bd|axi_ltc235x|i_up_adc_common|i_xfer_status|d_acc_data[34]|clrn
    Info (332115):      2.840      0.208 RF  CELL  system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_acc_data[34]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.555      2.555  R        clock network delay
    Info (332115):      2.342     -0.213           clock pessimism removed
    Info (332115):      2.342      0.000           clock uncertainty
    Info (332115):      2.342      0.000      uTh  system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_acc_data[34]
    Info (332115): Data Arrival Time  :     2.840
    Info (332115): Data Required Time :     2.342
    Info (332115): Slack              :     0.498 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.514
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.514 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[216]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.969      3.969  R        clock network delay
    Info (332115):      3.969      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.969      0.000 RR  CELL  i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q
    Info (332115):      4.300      0.331 RR    IC  i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[216]|clrn
    Info (332115):      4.510      0.210 RF  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[216]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.565      4.565  R        clock network delay
    Info (332115):      3.996     -0.569           clock pessimism removed
    Info (332115):      3.996      0.000           clock uncertainty
    Info (332115):      3.996      0.000      uTh  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[216]
    Info (332115): Data Arrival Time  :     4.510
    Info (332115): Data Required Time :     3.996
    Info (332115): Slack              :     0.514 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.547
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.547 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_data[0]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.952      3.952  R        clock network delay
    Info (332115):      3.952      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115):      3.952      0.000 RR  CELL  i_system_bd|vga_out|i_up|i_vdma_rst_reg|rst|q
    Info (332115):      4.334      0.382 RR    IC  i_system_bd|vga_out|i_up|i_vdma_xfer_status|d_xfer_data[0]|clrn
    Info (332115):      4.544      0.210 RF  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_data[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.565      4.565  R        clock network delay
    Info (332115):      3.997     -0.568           clock pessimism removed
    Info (332115):      3.997      0.000           clock uncertainty
    Info (332115):      3.997      0.000      uTh  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_data[0]
    Info (332115): Data Arrival Time  :     4.544
    Info (332115): Data Required Time :     3.997
    Info (332115): Slack              :     0.547 
    Info (332115): ===================================================================
Info: Analyzing Fast 1100mV 0C Model
Warning (332060): Node: system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_lane_7[14] is being clocked by system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock[0]
Warning (332060): Node: usb1_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|usb1_inst~FF_3474 is being clocked by usb1_clk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_827
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_3  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_953
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_4  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1014
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_5  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1079
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|hps2fpga|clk  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from ddr3_dqs_p[0]_IN (Rise) to ddr3_dqs_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[0]_IN (Rise) to ddr3_dqs_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[1]_IN (Rise) to ddr3_dqs_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[1]_IN (Rise) to ddr3_dqs_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[2]_IN (Rise) to ddr3_dqs_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[2]_IN (Rise) to ddr3_dqs_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[3]_IN (Rise) to ddr3_dqs_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[3]_IN (Rise) to ddr3_dqs_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332146): Worst-case setup slack is 2.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.110               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     6.788               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):     9.716               0.000 i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):    11.900               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):    12.478               0.000 sys_clk 
Info (332146): Worst-case hold slack is 0.077
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.077               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.106               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.107               0.000 sys_clk 
    Info (332119):     0.114               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):     0.121               0.000 i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk 
Info (332146): Worst-case recovery slack is 3.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.825               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     9.155               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):    13.297               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):    16.086               0.000 sys_clk 
Info (332146): Worst-case removal slack is 0.449
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.449               0.000 sys_clk 
    Info (332119):     0.461               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.473               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     0.498               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
Info (332146): Worst-case minimum pulse width slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     0.887               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk 
    Info (332119):     0.894               0.000 system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk 
    Info (332119):     3.884               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk 
    Info (332119):     5.150               0.000 i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk 
    Info (332119):     6.583               0.000 i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     8.810               0.000 sys_clk 
Info (332114): Report Metastability: Found 146 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 146
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.801
    Info (332114): Worst Case Available Settling Time: 16.097 ns
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info: Initializing DDR database for CORE hps_sdram_p0
Info: Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473
    Info (332115): -to [remove_from_collection [get_registers {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*}] [get_registers {{*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].capture_reg~DFFLO} {*:i_system_bd|*:sys_hps|*:hps_io|*:border|*:hps_sdram_inst|*:p0|*:umemphy|*:uio_pads|*:dq_ddio[*].ubidir_dq_dqs|*:altdq_dqs2_inst|*input_path_gen[*].aligned_input[*]}}]]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|sys_hps|hps_io|border|hps_sdram_inst Core Recovery/Removal (removal)}
Info: Core: hps_sdram_p0 - Instance: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst
Info:                                                          setup  hold
Info: Address Command (Fast 1100mV 0C Model)                |  0.622  0.655
Info: Bus Turnaround Time (Fast 1100mV 0C Model)            |  3.452     --
Info: Core (Fast 1100mV 0C Model)                           |   2.11  0.077
Info: Core Recovery/Removal (Fast 1100mV 0C Model)          |  3.825  0.473
Info: DQS vs CK (Fast 1100mV 0C Model)                      |  0.727  0.448
Info: Postamble (Fast 1100mV 0C Model)                      |  0.596  0.596
Info: Read Capture (Fast 1100mV 0C Model)                   |  0.366  0.319
Info: Write (Fast 1100mV 0C Model)                          |  0.331  0.331
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.110
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.110 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.614      1.614  R        clock network delay
    Info (332115):      1.614      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF
    Info (332115):      1.697      0.083 RR  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden
    Info (332115):      1.697      0.000 RR    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable
    Info (332115):      1.836      0.139 RR  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      2.500      2.500           latch edge time
    Info (332115):      3.256      0.756  R        clock network delay
    Info (332115):      4.006      0.750           clock pessimism removed
    Info (332115):      3.946     -0.060           clock uncertainty
    Info (332115):      3.946      0.000     uTsu  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Arrival Time  :     1.836
    Info (332115): Data Required Time :     3.946
    Info (332115): Slack              :     2.110 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.788
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.788 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3810
    Info (332115): To Node      : system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|src_id[2]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.886      4.886  R        clock network delay
    Info (332115):      4.886      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3810
    Info (332115):      5.003      0.117 RF  CELL  i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_valid_0
    Info (332115):      6.239      1.236 FF    IC  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|src_last_beat|dataf
    Info (332115):      6.281      0.042 FF  CELL  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|src_last_beat|combout
    Info (332115):      7.141      0.860 FF    IC  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|src_id~1|datac
    Info (332115):      7.344      0.203 FF  CELL  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|src_id~1|combout
    Info (332115):      7.344      0.000 FF    IC  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|src_id[2]|d
    Info (332115):      7.470      0.126 FF  CELL  system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|src_id[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.972      3.972  R        clock network delay
    Info (332115):     14.338      0.366           clock pessimism removed
    Info (332115):     14.258     -0.080           clock uncertainty
    Info (332115):     14.258      0.000     uTsu  system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|src_id[2]
    Info (332115): Data Arrival Time  :     7.470
    Info (332115): Data Required Time :    14.258
    Info (332115): Slack              :     6.788 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.716
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 9.716 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|in_wr_ptr[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|full~DUPLICATE
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.682      1.682  R        clock network delay
    Info (332115):      1.682      0.000     uTco  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|in_wr_ptr[1]
    Info (332115):      1.682      0.000 FF  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|in_wr_ptr[1]|q
    Info (332115):      2.638      0.956 FF    IC  i_system_bd|mm_interconnect_2|async_fifo_002|next_in_wr_ptr[3]~2|datad
    Info (332115):      2.846      0.208 FF  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|next_in_wr_ptr[3]~2|combout
    Info (332115):      3.683      0.837 FF    IC  i_system_bd|mm_interconnect_2|async_fifo_002|full~0|datab
    Info (332115):      3.893      0.210 FF  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|full~0|combout
    Info (332115):      4.056      0.163 FF    IC  i_system_bd|mm_interconnect_2|async_fifo_002|full~1|datac
    Info (332115):      4.246      0.190 FF  CELL  i_system_bd|mm_interconnect_2|async_fifo_002|full~1|combout
    Info (332115):      4.246      0.000 FF    IC  i_system_bd|mm_interconnect_2|async_fifo_002|full~DUPLICATE|d
    Info (332115):      4.372      0.126 FF  CELL  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|full~DUPLICATE
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           latch edge time
    Info (332115):     13.950      1.450  R        clock network delay
    Info (332115):     14.148      0.198           clock pessimism removed
    Info (332115):     14.088     -0.060           clock uncertainty
    Info (332115):     14.088      0.000     uTsu  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_dc_fifo:async_fifo_002|full~DUPLICATE
    Info (332115): Data Arrival Time  :     4.372
    Info (332115): Data Required Time :    14.088
    Info (332115): Slack              :     9.716 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.900
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 11.900 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[233]
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]~_Duplicate_1
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.466      4.466  R        clock network delay
    Info (332115):      4.466      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[233]
    Info (332115):      4.466      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[233]|q
    Info (332115):      5.464      0.998 FF    IC  i_system_bd|vga_out|i_tx_core|Mux1~0|dataf
    Info (332115):      5.504      0.040 FF  CELL  i_system_bd|vga_out|i_tx_core|Mux1~0|combout
    Info (332115):      6.013      0.509 FF    IC  i_system_bd|vga_out|i_tx_core|hdmi_data[22]~SCLR_LUT|datad
    Info (332115):      6.134      0.121 FF  CELL  i_system_bd|vga_out|i_tx_core|hdmi_data[22]~SCLR_LUT|combout
    Info (332115):      7.777      1.643 FF    IC  i_system_bd|vga_out|i_tx_core|i_csc_RGB2CrYCb|j_csc_1_Y|Mult0~8|ax[6]
    Info (332115):      7.923      0.146 FR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]~_Duplicate_1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.384     15.384           latch edge time
    Info (332115):     19.537      4.153  R        clock network delay
    Info (332115):     19.903      0.366           clock pessimism removed
    Info (332115):     19.823     -0.080           clock uncertainty
    Info (332115):     19.823      0.000     uTsu  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|hdmi_data[22]~_Duplicate_1
    Info (332115): Data Arrival Time  :     7.923
    Info (332115): Data Required Time :    19.823
    Info (332115): Slack              :    11.900 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.478
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 12.478 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|PLL_RECONFIG~FMAX_CAP_FF
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.488      2.488  R        clock network delay
    Info (332115):      2.488      0.000     uTco  system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]
    Info (332115):      2.488      0.000 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]|q
    Info (332115):      3.117      0.629 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~9|datae
    Info (332115):      3.202      0.085 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~9|combout
    Info (332115):      4.000      0.798 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~269|datad
    Info (332115):      4.203      0.203 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~269|combout
    Info (332115):      4.618      0.415 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~270|datac
    Info (332115):      4.780      0.162 FR  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~270|combout
    Info (332115):      4.874      0.094 RR    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~271|dataf
    Info (332115):      4.916      0.042 RF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~271|combout
    Info (332115):      5.444      0.528 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~272|dataf
    Info (332115):      5.483      0.039 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~272|combout
    Info (332115):      5.763      0.280 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~482|datac
    Info (332115):      5.969      0.206 FF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~482|combout
    Info (332115):      6.099      0.130 FF    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~284|dataa
    Info (332115):      6.315      0.216 FR  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~284|combout
    Info (332115):      6.445      0.130 RR    IC  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[8]|datab
    Info (332115):      6.669      0.224 RF  CELL  i_system_bd|pixel_clk_pll_reconfig|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[8]|combout
    Info (332115):      7.643      0.974 FF    IC  i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG|din[8]
    Info (332115):      7.643      0.000 FF  CELL  system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|PLL_RECONFIG~FMAX_CAP_FF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.178      2.178  R        clock network delay
    Info (332115):     22.391      0.213           clock pessimism removed
    Info (332115):     22.221     -0.170           clock uncertainty
    Info (332115):     20.121     -2.100     uTsu  system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|PLL_RECONFIG~FMAX_CAP_FF
    Info (332115): Data Arrival Time  :     7.643
    Info (332115): Data Required Time :    20.121
    Info (332115): Slack              :    12.478 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.077 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.762      0.762  R        clock network delay
    Info (332115):      0.762      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF
    Info (332115):      0.774      0.012 FF  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo
    Info (332115):      0.774      0.000 FF    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol
    Info (332115):      1.064      0.290 FR  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.760      1.760  R        clock network delay
    Info (332115):      0.987     -0.773           clock pessimism removed
    Info (332115):      0.987      0.000           clock uncertainty
    Info (332115):      0.987      0.000      uTh  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF
    Info (332115): Data Arrival Time  :     1.064
    Info (332115): Data Required Time :     0.987
    Info (332115): Slack              :     0.077 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.106
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.106 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[2]
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_2
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.912      3.912  R        clock network delay
    Info (332115):      3.912      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Cb|data_d1[2]
    Info (332115):      3.912      0.000 RR  CELL  i_system_bd|vga_out|i_tx_core|i_csc_RGB2CrYCb|j_csc_1_Cb|data_d1[2]|q
    Info (332115):      4.242      0.330 RR    IC  i_system_bd|vga_out|i_tx_core|i_csc_RGB2CrYCb|j_csc_1_Cb|Mult2~8|ax[2]
    Info (332115):      4.304      0.062 RR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_2
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.743      4.743  R        clock network delay
    Info (332115):      4.198     -0.545           clock pessimism removed
    Info (332115):      4.198      0.000           clock uncertainty
    Info (332115):      4.198      0.000      uTh  system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb|ad_csc:j_csc_1_Y|data_d2[2]~_Duplicate_2
    Info (332115): Data Arrival Time  :     4.304
    Info (332115): Data Required Time :     4.198
    Info (332115): Slack              :     0.106 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.107
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.107 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data1[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[6]
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.241      2.241  R        clock network delay
    Info (332115):      2.241      0.000     uTco  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_006|altera_avalon_st_pipeline_base:core|data1[6]
    Info (332115):      2.241      0.000 RR  CELL  i_system_bd|mm_interconnect_1|mux_pipeline_006|core|data1[6]|q
    Info (332115):      2.376      0.135 RR    IC  i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[6]~feeder|datab
    Info (332115):      2.549      0.173 RR  CELL  i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[6]~feeder|combout
    Info (332115):      2.549      0.000 RR    IC  i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[6]|d
    Info (332115):      2.573      0.024 RR  CELL  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[6]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.509      2.509  R        clock network delay
    Info (332115):      2.466     -0.043           clock pessimism removed
    Info (332115):      2.466      0.000           clock uncertainty
    Info (332115):      2.466      0.000      uTh  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|in_data_reg[6]
    Info (332115): Data Arrival Time  :     2.573
    Info (332115): Data Required Time :     2.466
    Info (332115): Slack              :     0.107 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.114
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.114 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1774
    Info (332115): To Node      : system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a0~porta_datain_reg18
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.823      3.823  R        clock network delay
    Info (332115):      3.823      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1774
    Info (332115):      3.823      0.000 RR  CELL  i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_data_0[22]
    Info (332115):      4.377      0.554 RR    IC  i_system_bd|video_dmac|i_transfer|i_request_arb|i_store_and_forward|i_mem|m_ram_rtl_0|auto_generated|ram_block1a0|portadatain[18]
    Info (332115):      4.411      0.034 RR  CELL  system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a0~porta_datain_reg18
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.663      4.663  R        clock network delay
    Info (332115):      4.297     -0.366           clock pessimism removed
    Info (332115):      4.297      0.000           clock uncertainty
    Info (332115):      4.297      0.000      uTh  system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem_asym:i_mem|altsyncram:m_ram_rtl_0|altsyncram_o3q1:auto_generated|ram_block1a0~porta_datain_reg18
    Info (332115): Data Arrival Time  :     4.411
    Info (332115): Data Required Time :     4.297
    Info (332115): Slack              :     0.114 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.121
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.121 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[126]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_939
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|clocks_resets|h2f_user0_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.431      1.431  R        clock network delay
    Info (332115):      1.431      0.000     uTco  system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core|data1[126]
    Info (332115):      1.431      0.000 RR  CELL  i_system_bd|mm_interconnect_2|agent_pipeline|core|data1[126]|q
    Info (332115):      1.721      0.290 RR    IC  i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_data_3[51]
    Info (332115):      1.721      0.000 RR  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_939
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.608      1.608  R        clock network delay
    Info (332115):      1.600     -0.008           clock pessimism removed
    Info (332115):      1.600      0.000           clock uncertainty
    Info (332115):      1.600      0.000      uTh  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_939
    Info (332115): Data Arrival Time  :     1.721
    Info (332115): Data Required Time :     1.600
    Info (332115): Slack              :     0.121 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.825
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.825 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Multicycle - Setup End   : 2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.286      2.286  R        clock network delay
    Info (332115):      2.286      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42
    Info (332115):      2.325      0.039 RR  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]
    Info (332115):      2.372      0.047 RR    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn
    Info (332115):      2.621      0.249 RF  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      5.000      5.000           latch edge time
    Info (332115):      5.756      0.756  R        clock network delay
    Info (332115):      6.506      0.750           clock pessimism removed
    Info (332115):      6.446     -0.060           clock uncertainty
    Info (332115):      6.446      0.000     uTsu  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Arrival Time  :     2.621
    Info (332115): Data Required Time :     6.446
    Info (332115): Slack              :     3.825 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.155
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 9.155 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_toggle
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.458      4.458  R        clock network delay
    Info (332115):      4.458      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115):      4.458      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_vdma_rst_reg|rst|q
    Info (332115):      4.978      0.520 FF    IC  i_system_bd|vga_out|i_up|i_vdma_xfer_status|d_xfer_toggle|clrn
    Info (332115):      5.196      0.218 FR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_toggle
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.890      3.890  R        clock network delay
    Info (332115):     14.431      0.541           clock pessimism removed
    Info (332115):     14.351     -0.080           clock uncertainty
    Info (332115):     14.351      0.000     uTsu  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_toggle
    Info (332115): Data Arrival Time  :     5.196
    Info (332115): Data Required Time :    14.351
    Info (332115): Slack              :     9.155 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.297
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.297 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[189]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.477      4.477  R        clock network delay
    Info (332115):      4.477      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115):      4.477      0.000 FF  CELL  i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q
    Info (332115):      6.223      1.746 FF    IC  i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[189]|clrn
    Info (332115):      6.436      0.213 FR  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[189]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     15.384     15.384           latch edge time
    Info (332115):     19.279      3.895  R        clock network delay
    Info (332115):     19.813      0.534           clock pessimism removed
    Info (332115):     19.733     -0.080           clock uncertainty
    Info (332115):     19.733      0.000     uTsu  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[189]
    Info (332115): Data Arrival Time  :     6.436
    Info (332115): Data Required Time :    19.733
    Info (332115): Slack              :    13.297 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.086
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.086 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_022|altera_avalon_st_pipeline_base:core|data1[65]
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.485      2.485  R        clock network delay
    Info (332115):      2.485      0.000     uTco  system_bd:i_system_bd|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      2.485      0.000 FF  CELL  i_system_bd|rst_controller|r_sync_rst|q
    Info (332115):      4.546      2.061 FF    IC  i_system_bd|rst_controller|r_sync_rst~CLKENA0|inclk
    Info (332115):      4.709      0.163 FF  CELL  i_system_bd|rst_controller|r_sync_rst~CLKENA0|outclk
    Info (332115):      5.762      1.053 FF    IC  i_system_bd|mm_interconnect_1|mux_pipeline_022|core|data1[65]|clrn
    Info (332115):      5.984      0.222 FR  CELL  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_022|altera_avalon_st_pipeline_base:core|data1[65]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.197      2.197  R        clock network delay
    Info (332115):     22.240      0.043           clock pessimism removed
    Info (332115):     22.070     -0.170           clock uncertainty
    Info (332115):     22.070      0.000     uTsu  system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_022|altera_avalon_st_pipeline_base:core|data1[65]
    Info (332115): Data Arrival Time  :     5.984
    Info (332115): Data Required Time :    22.070
    Info (332115): Slack              :    16.086 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.449
    Info (332115): -to_clock [get_clocks {sys_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.449 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_acc_data[34]
    Info (332115): Launch Clock : sys_clk
    Info (332115): Latch Clock  : sys_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.252      2.252  R        clock network delay
    Info (332115):      2.252      0.000     uTco  system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      2.252      0.000 RR  CELL  i_system_bd|axi_ltc235x|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      2.557      0.305 RR    IC  i_system_bd|axi_ltc235x|i_up_adc_common|i_xfer_status|d_acc_data[34]|clrn
    Info (332115):      2.751      0.194 RF  CELL  system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_acc_data[34]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.516      2.516  R        clock network delay
    Info (332115):      2.302     -0.214           clock pessimism removed
    Info (332115):      2.302      0.000           clock uncertainty
    Info (332115):      2.302      0.000      uTh  system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status|d_acc_data[34]
    Info (332115): Data Arrival Time  :     2.751
    Info (332115): Data Required Time :     2.302
    Info (332115): Slack              :     0.449 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.461
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.461 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[156]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.905      3.905  R        clock network delay
    Info (332115):      3.905      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.905      0.000 RR  CELL  i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q
    Info (332115):      4.197      0.292 RR    IC  i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[156]|clrn
    Info (332115):      4.393      0.196 RF  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[156]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.473      4.473  R        clock network delay
    Info (332115):      3.932     -0.541           clock pessimism removed
    Info (332115):      3.932      0.000           clock uncertainty
    Info (332115):      3.932      0.000      uTh  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[156]
    Info (332115): Data Arrival Time  :     4.393
    Info (332115): Data Required Time :     3.932
    Info (332115): Slack              :     0.461 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.473
    Info (332115): -to_clock [get_clocks {system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.473 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF
    Info (332115): Launch Clock : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Latch Clock  : system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332115): Multicycle - Setup End   : 2
    Info (332115): Multicycle - Hold End    : 1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.974      0.974  R        clock network delay
    Info (332115):      0.974      0.000     uTco  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35
    Info (332115):      0.991      0.017 FF  CELL  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]
    Info (332115):      1.091      0.100 FF    IC  i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|rstn
    Info (332115):      1.293      0.202 FR  CELL  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.570      1.570  R        clock network delay
    Info (332115):      0.820     -0.750           clock pessimism removed
    Info (332115):      0.820      0.000           clock uncertainty
    Info (332115):      0.820      0.000      uTh  system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF
    Info (332115): Data Arrival Time  :     1.293
    Info (332115): Data Required Time :     0.820
    Info (332115): Slack              :     0.473 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.498
    Info (332115): -to_clock [get_clocks {i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.498 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_data[0]
    Info (332115): Launch Clock : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Latch Clock  : i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.888      3.888  R        clock network delay
    Info (332115):      3.888      0.000     uTco  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_vdma_rst_reg|rst
    Info (332115):      3.888      0.000 RR  CELL  i_system_bd|vga_out|i_up|i_vdma_rst_reg|rst|q
    Info (332115):      4.232      0.344 RR    IC  i_system_bd|vga_out|i_up|i_vdma_xfer_status|d_xfer_data[0]|clrn
    Info (332115):      4.428      0.196 RF  CELL  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_data[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.471      4.471  R        clock network delay
    Info (332115):      3.930     -0.541           clock pessimism removed
    Info (332115):      3.930      0.000           clock uncertainty
    Info (332115):      3.930      0.000      uTh  system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_vdma_xfer_status|d_xfer_data[0]
    Info (332115): Data Arrival Time  :     4.428
    Info (332115): Data Required Time :     3.930
    Info (332115): Slack              :     0.498 
    Info (332115): ===================================================================
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (332060): Node: system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|adc_lane_7[14] is being clocked by system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock[0]
Warning (332060): Node: usb1_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|usb1_inst~FF_3474 is being clocked by usb1_clk
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_762
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_827
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_920
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_3  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_953
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_4  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1014
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|cmd_port_clk_5  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1079
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|rd_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_0  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_1  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|f2sdram|wr_clk_2  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): From: i_system_bd|sys_hps|fpga_interfaces|hps2fpga|clk  to: system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from ddr3_dqs_p[0]_IN (Rise) to ddr3_dqs_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[0]_IN (Rise) to ddr3_dqs_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[1]_IN (Rise) to ddr3_dqs_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[1]_IN (Rise) to ddr3_dqs_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[2]_IN (Rise) to ddr3_dqs_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[2]_IN (Rise) to ddr3_dqs_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[3]_IN (Rise) to ddr3_dqs_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from ddr3_dqs_p[3]_IN (Rise) to ddr3_dqs_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332115): Report Timing: Found 20 setup paths (0 violated).  Worst case slack is 1.435
    Info (332115): -setup
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
Info (332115): Report Timing: Found 20 hold paths (0 violated).  Worst case slack is 0.188
    Info (332115): -hold
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
    Info (332115): -append
Info (332115): Report Timing: Found 20 recovery paths (0 violated).  Worst case slack is 2.839
    Info (332115): -recovery
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
    Info (332115): -append
Info (332115): Report Timing: Found 20 removal paths (0 violated).  Worst case slack is 0.593
    Info (332115): -removal
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
    Info (332115): -append
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 160 warnings
    Info: Peak virtual memory: 6429 megabytes
    Info: Processing ended: Wed Jan 18 19:38:47 2023
    Info: Elapsed time: 00:03:49
    Info: Total CPU time (on all processors): 00:02:29
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 576 warnings
Info (23030): Evaluation of Tcl script system_project.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 576 warnings
    Info: Peak virtual memory: 4777 megabytes
    Info: Processing ended: Wed Jan 18 19:38:49 2023
    Info: Elapsed time: 00:45:05
    Info: Total CPU time (on all processors): 00:57:04
