// Seed: 2375730758
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_2 = 0;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always_comb @(posedge 1) begin : LABEL_0
    $clog2(91);
    ;
  end
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wor id_3,
    output uwire id_4
    , id_23,
    output tri id_5,
    input wire id_6,
    output wor id_7,
    output tri0 id_8,
    output supply0 id_9,
    input tri id_10,
    input wand id_11,
    output uwire id_12,
    input uwire id_13,
    output wand id_14,
    output supply0 id_15,
    input wire id_16,
    input wor id_17,
    input wand id_18,
    input supply0 id_19,
    output tri0 id_20,
    input wand id_21
);
  parameter id_24 = -1;
  logic id_25 = id_17 & -1;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_25,
      id_25
  );
  assign id_15 = (id_24);
  assign id_20 = id_16 >= id_1 ? 1 : id_13 * -1;
endmodule
