# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab4_3.gen/sources_1/ip/acc_adder/sim/acc_adder.vhd" \

# Do not sort compile order
nosort
