# vsim -c proc_hier_pbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 00:34:16 on Dec 14,2024
# ** Warning: License feature 'msimpevsimvlog' will expire in 6 days.
# Loading __work.proc_hier_pbench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.fetch
# Loading __work.reg_16
# Loading __work.memory2c
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor3
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor3
# Loading __work.FD_latch
# Loading __work.dff_we
# Loading __work.decode
# Loading __work.instructiondecoder
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.ALU_operation
# Loading __work.branchCnd
# Loading __work.DE_latch
# Loading __work.execute
# Loading __work.ALU
# Loading __work.xor_16b
# Loading __work.and_16b
# Loading __work.rol_16b_4b
# Loading __work.sll_16b_4b
# Loading __work.ror_16b_4b
# Loading __work.srl_16b_4b
# Loading __work.btr_16b
# Loading __work.seq_16b
# Loading __work.slt_16b
# Loading __work.sle_16b
# Loading __work.sco_16b
# Loading __work.forward_controller
# Loading __work.EM_latch
# Loading __work.memory
# Loading __work.MW_latch
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 10300
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.ptrace for output
# ** Note: $finish    : proc_hier_pbench.v(116)
#    Time: 1005 ns  Iteration: 0  Instance: /proc_hier_pbench
# End time: 00:34:16 on Dec 14,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
