m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/simulation/modelsim
Espi_controller
Z1 w1700588412
Z2 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
Z7 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd
l0
L9
V<bZo29<?JSi@T^kz;OeOC1
!s100 8=cfOX:@SHU[:TW61zXRB3
Z8 OV;C;10.5b;63
31
Z9 !s110 1700592637
!i10b 1
Z10 !s108 1700592637.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
Z12 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Controller.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Aarc
R2
R3
R4
R5
DEx4 work 14 spi_controller 0 22 <bZo29<?JSi@T^kz;OeOC1
l68
L26
V=e>8YD_bMKcTBd`fz8cTY3
!s100 m6QQ5@fi56H<o>0jK3Iib2
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Espi_testbench
Z15 w1695066076
R2
R3
R4
R5
R0
Z16 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd
Z17 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd
l0
L7
Vn]lji]>RRfQf31M58;gHi0
!s100 T?XTI?beEnkQ;i@KE=LMU1
R8
31
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd|
Z19 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_Testbench.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 13 spi_testbench 0 22 n]lji]>RRfQf31M58;gHi0
l45
L13
V47ON8`>^lfEnem4<]i_<>0
!s100 05Z4KSg>K>B3=kUa^E9Xi2
R8
31
R9
!i10b 1
R10
R18
R19
!i113 1
R13
R14
Espi_tx
Z20 w1694107085
R2
R3
R4
R5
R0
Z21 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
Z22 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd
l0
L7
V183cHDEz3PJZJOfmL@[fn2
!s100 >HYnVEXKgkOcbB91feQFE1
R8
31
R9
!i10b 1
R10
Z23 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
Z24 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/SPI_TX.vhd|
!i113 1
R13
R14
Aarc
R2
R3
R4
R5
DEx4 work 6 spi_tx 0 22 183cHDEz3PJZJOfmL@[fn2
l31
L22
V;51diZhQ[[;a1_=KB<ARJ2
!s100 _[f42AbDlAVbXI`n=>mhU2
R8
31
R9
!i10b 1
R10
R23
R24
!i113 1
R13
R14
Ewizard_spi_fifo
Z25 w1682621222
R4
R5
R0
Z26 8C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
Z27 FC:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd
l0
L42
VnEoDoOZiBaGXB0M^o1TmG0
!s100 Q9f_:eX4MPB@QYnf1LPdi3
R8
31
R9
!i10b 1
R10
Z28 !s90 -reportprogress|300|-93|-work|work|C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
Z29 !s107 C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/wizard_spi_fifo.vhd|
!i113 1
R13
R14
Asyn
R4
R5
DEx4 work 15 wizard_spi_fifo 0 22 nEoDoOZiBaGXB0M^o1TmG0
l85
L55
V?RG<5H=`bXb0;0JGz3N?_1
!s100 =U?IdY_K7edB0Jo@aQaLd3
R8
31
R9
!i10b 1
R10
R28
R29
!i113 1
R13
R14
