-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             ds6365@hansolo.poly.edu                             
-- Generated date:           Sun Mar 21 12:47:03 EDT 2021                        

Solution Settings: DES_syn.v1
  Current state: schedule
  Project: DES_SYN_FIN
  
  Design Input Files Specified
    $PROJECT_HOME/des_tb.cpp
    $PROJECT_HOME/des_fun.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process         Real Operation(s) count Latency Throughput Reset Length II Comments 
    --------------- ----------------------- ------- ---------- ------------ -- --------
    /des_check/core                    1414      16         17            0  0          
    Design Total:                      1414      16         17            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising  2.000             20.00    0.000000 /des_check/core          
    
  I/O Data Ranges
    Port                 Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    -------------------- ---- -------- --------- --------- ------- -------- --------
    clk                  IN   Unsigned         1                                     
    rst                  IN   Unsigned         1                                     
    input:rsc.dat        IN   Unsigned        64                                     
    key:rsc.dat          IN   Unsigned        64                                     
    input:rsc.triosy.lz  OUT  Unsigned         1                                     
    key:rsc.triosy.lz    OUT  Unsigned         1                                     
    return:rsc.dat       OUT  Unsigned        64                                     
    return:rsc.triosy.lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /des_check/input:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable         Indices Phys Memory Address     
      ---------------- ------- -----------------------
      /des_check/input    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /des_check/key:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable       Indices Phys Memory Address     
      -------------- ------- -----------------------
      /des_check/key    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /des_check/return:rsc
      Memory Component: ccs_out                      Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /des_check/return    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /des_check/S.rom:rsc
      Memory Component: mgc_rom                      Size:         512 x 4
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable         Indices Phys Memory Address       
      ---------------- ------- -------------------------
      /des_check/S.rom     0:3 000001ff-00000000 (511-0) 
      
  C++ to Interface Mappings
    Unable to generate report: can't read "hash_by_LOC(b8e4c680-4dd9-47da-8f76-a01329c4e058-236)": no such element in array

    Multi-Cycle (Combinational) Component Usage
      Instance Component Name Delay 
      -------- -------------- -----
      
    Loops
      Process         Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
      --------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
      /des_check/core core:rlp           Infinite       0           17  34.00 ns                       
      /des_check/core  main              Infinite      17           17  34.00 ns                       
      
    Loop Execution Profile
      Process         Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
      --------------- ---------------- ------------ -------------------------- ----------------- --------
      /des_check/core core:rlp                   0                        0.00               17           
      /des_check/core  main                     17                      100.00               17           
      
    End of Report
