# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Phase1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/Shra_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/Shra_32.v 
# -- Compiling module Shra_32
# ** Warning: C:/intelFPGA_lite/18.1/Phase1/ELEC374/Shra_32.v(13): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# 
# Top level modules:
# 	Shra_32
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/Shr_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/Shr_32.v 
# -- Compiling module Shr_32
# 
# Top level modules:
# 	Shr_32
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/Shl_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/Shl_32.v 
# -- Compiling module Shl_32
# 
# Top level modules:
# 	Shl_32
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/Ror_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/Ror_32.v 
# -- Compiling module Ror_32
# 
# Top level modules:
# 	Ror_32
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/Rol_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/Rol_32.v 
# -- Compiling module Rol_32
# 
# Top level modules:
# 	Rol_32
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/Register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/Register.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/Or_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/Or_32.v 
# -- Compiling module Or_32
# 
# Top level modules:
# 	Or_32
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/Not_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/Not_32.v 
# -- Compiling module Not_32
# 
# Top level modules:
# 	Not_32
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/Neg_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/Neg_32.v 
# -- Compiling module Neg_32
# 
# Top level modules:
# 	Neg_32
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/mux_32_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/mux_32_1.v 
# -- Compiling module mux_32_1
# 
# Top level modules:
# 	mux_32_1
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/mux_2_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/mux_2_1.v 
# -- Compiling module mux_2_1
# 
# Top level modules:
# 	mux_2_1
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/MDRreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/MDRreg.v 
# -- Compiling module MDRreg
# 
# Top level modules:
# 	MDRreg
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/mar.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/mar.v 
# -- Compiling module mar
# 
# Top level modules:
# 	mar
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/encoder_32_5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/encoder_32_5.v 
# -- Compiling module encoder_32_5
# 
# Top level modules:
# 	encoder_32_5
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/division.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/division.v 
# -- Compiling module division
# 
# Top level modules:
# 	division
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:02:20 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/CONFF.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:20 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/CONFF.v 
# -- Compiling module CONFF
# 
# Top level modules:
# 	CONFF
# End time: 21:02:21 on Mar 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_subtractor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:21 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_subtractor.v 
# -- Compiling module carry_lookahead_subtractor
# -- Compiling module full_adder_sub
# 
# Top level modules:
# 	carry_lookahead_subtractor
# End time: 21:02:21 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:21 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder.v 
# -- Compiling module Carry_lookahead_adder
# -- Compiling module full_adder
# 
# Top level modules:
# 	Carry_lookahead_adder
# End time: 21:02:21 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/And_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:21 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/And_32.v 
# -- Compiling module And_32
# 
# Top level modules:
# 	And_32
# End time: 21:02:21 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:21 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v 
# -- Compiling module Alu
# 
# Top level modules:
# 	Alu
# End time: 21:02:21 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/select_encode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:21 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/select_encode.v 
# -- Compiling module select_encode
# 
# Top level modules:
# 	select_encode
# End time: 21:02:21 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/Mul_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:21 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/Mul_64.v 
# -- Compiling module Mul_64
# 
# Top level modules:
# 	Mul_64
# End time: 21:02:21 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/inport.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:21 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/inport.v 
# -- Compiling module inport
# 
# Top level modules:
# 	inport
# End time: 21:02:21 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/outport.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:21 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/outport.v 
# -- Compiling module outport
# 
# Top level modules:
# 	outport
# End time: 21:02:21 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:21 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 21:02:21 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/PC_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:21 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/PC_reg.v 
# -- Compiling module PC_reg
# 
# Top level modules:
# 	PC_reg
# End time: 21:02:21 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374 {C:/intelFPGA_lite/18.1/Phase1/ELEC374/ldi_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:02:21 on Mar 21,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Phase1/ELEC374" C:/intelFPGA_lite/18.1/Phase1/ELEC374/ldi_tb.v 
# -- Compiling module ldi_tb
# 
# Top level modules:
# 	ldi_tb
# End time: 21:02:21 on Mar 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ldi_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ldi_tb 
# Start time: 21:02:21 on Mar 21,2024
# Loading work.ldi_tb
# Loading work.datapath
# Loading work.Register
# Loading work.PC_reg
# Loading work.MDRreg
# Loading work.mux_2_1
# Loading work.mar
# Loading work.CONFF
# Loading work.encoder_32_5
# Loading work.mux_32_1
# Loading work.Alu
# Loading work.Carry_lookahead_adder
# Loading work.carry_lookahead_subtractor
# Loading work.Shr_32
# Loading work.Shra_32
# Loading work.Shl_32
# Loading work.Ror_32
# Loading work.Rol_32
# Loading work.And_32
# Loading work.Or_32
# Loading work.Neg_32
# Loading work.Not_32
# Loading work.division
# Loading work.Mul_64
# Loading work.PC
# Loading work.select_encode
# Loading work.outport
# Loading work.inport
# Loading work.ram
# Loading work.full_adder
# Loading work.full_adder_sub
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v(113): [PCDPC] - Port size (33) does not match connection size (32) for port 'o_result'. The port definition is at: C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /ldi_tb/DUT/the_alu/add File: C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
restart
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v(113): [PCDPC] - Port size (33) does not match connection size (32) for port 'o_result'. The port definition is at: C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /ldi_tb/DUT/the_alu/add File: C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder.v
run 500ns
add wave -position insertpoint sim:/ldi_tb/DUT/r1/*
add wave -position insertpoint sim:/ldi_tb/DUT/r2/*
add wave -position insertpoint sim:/ldi_tb/DUT/r3/*
restart
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v(113): [PCDPC] - Port size (33) does not match connection size (32) for port 'o_result'. The port definition is at: C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /ldi_tb/DUT/the_alu/add File: C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder.v
restart
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v(113): [PCDPC] - Port size (33) does not match connection size (32) for port 'o_result'. The port definition is at: C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /ldi_tb/DUT/the_alu/add File: C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder.v
run 500ns
# End time: 21:06:52 on Mar 21,2024, Elapsed time: 0:04:31
# Errors: 0, Warnings: 4
