Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct 26 23:08:02 2021
| Host         : LANGLANG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file four_beat_timing_summary_routed.rpt -pb four_beat_timing_summary_routed.pb -rpx four_beat_timing_summary_routed.rpx -warn_on_violation
| Design       : four_beat
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.373       -5.250                      4                    6        0.219        0.000                      0                    6        4.500        0.000                       0                     3  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            -1.373       -5.250                      4                    6        0.219        0.000                      0                    6        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -1.373ns,  Total Violation       -5.250ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.373ns  (required time - arrival time)
  Source:                 u2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 4.166ns (67.562%)  route 2.000ns (32.438%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.626     5.172    u2/clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  u2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.518     5.690 f  u2/Q_reg/Q
                         net (fo=5, routed)           0.475     6.165    u1/y2
    SLICE_X64Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.289 r  u1/w_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.525     7.814    w_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         3.524    11.338 r  w_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.338    w[0]
    K2                                                                r  w[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                 -1.373    

Slack (VIOLATED) :        -1.348ns  (required time - arrival time)
  Source:                 u2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 4.172ns (67.941%)  route 1.969ns (32.059%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.626     5.172    u2/clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  u2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.518     5.690 r  u2/Q_reg/Q
                         net (fo=5, routed)           0.297     5.986    u2/y2
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.110 r  u2/w_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.672     7.783    w_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         3.530    11.313 r  w_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.313    w[3]
    H4                                                                r  w[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -11.313    
  -------------------------------------------------------------------
                         slack                                 -1.348    

Slack (VIOLATED) :        -1.333ns  (required time - arrival time)
  Source:                 u2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 4.160ns (67.909%)  route 1.966ns (32.091%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.626     5.172    u2/clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  u2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.518     5.690 f  u2/Q_reg/Q
                         net (fo=5, routed)           0.441     6.130    u1/y2
    SLICE_X65Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.254 r  u1/w_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525     7.780    w_OBUF[1]
    J2                   OBUF (Prop_obuf_I_O)         3.518    11.298 r  w_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.298    w[1]
    J2                                                                r  w[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -11.298    
  -------------------------------------------------------------------
                         slack                                 -1.333    

Slack (VIOLATED) :        -1.195ns  (required time - arrival time)
  Source:                 u2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 4.162ns (69.508%)  route 1.826ns (30.492%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.626     5.172    u2/clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  u2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.518     5.690 r  u2/Q_reg/Q
                         net (fo=5, routed)           0.301     5.990    u2/y2
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.114 r  u2/w_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     7.640    w_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.520    11.160 r  w_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.160    w[2]
    J3                                                                r  w[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.000     9.965    
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                 -1.195    

Slack (MET) :             8.407ns  (required time - arrival time)
  Source:                 u2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.642ns (39.272%)  route 0.993ns (60.728%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.626     5.172    u2/clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  u2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.518     5.690 r  u2/Q_reg/Q
                         net (fo=5, routed)           0.993     6.683    u2/y2
    SLICE_X64Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.807 r  u2/Q_i_1/O
                         net (fo=1, routed)           0.000     6.807    u2/temp
    SLICE_X64Y56         FDCE                                         r  u2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.509    14.876    u2/clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  u2/Q_reg/C
                         clock pessimism              0.296    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X64Y56         FDCE (Setup_fdce_C_D)        0.077    15.214    u2/Q_reg
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  8.407    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 u1/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.580ns (45.614%)  route 0.692ns (54.386%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.546 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.626     5.172    u1/clk_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  u1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.456     5.628 f  u1/Q_reg/Q
                         net (fo=6, routed)           0.692     6.319    u1/y1
    SLICE_X65Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.443 r  u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000     6.443    u1/temp10_in
    SLICE_X65Y54         FDCE                                         r  u1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.276    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.509    14.876    u1/clk_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  u1/Q_reg/C
                         clock pessimism              0.296    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X65Y54         FDCE (Setup_fdce_C_D)        0.031    15.168    u1/Q_reg
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  8.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u1/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.367%)  route 0.169ns (47.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.593     1.499    u1/clk_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  u1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  u1/Q_reg/Q
                         net (fo=6, routed)           0.169     1.809    u2/y1
    SLICE_X64Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  u2/Q_i_1/O
                         net (fo=1, routed)           0.000     1.854    u2/temp
    SLICE_X64Y56         FDCE                                         r  u2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.863     2.015    u2/clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  u2/Q_reg/C
                         clock pessimism             -0.500     1.515    
    SLICE_X64Y56         FDCE (Hold_fdce_C_D)         0.120     1.635    u2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 u1/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.125%)  route 0.256ns (57.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.593     1.499    u1/clk_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  u1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.141     1.640 f  u1/Q_reg/Q
                         net (fo=6, routed)           0.256     1.896    u1/y1
    SLICE_X65Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.941 r  u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.941    u1/temp10_in
    SLICE_X65Y54         FDCE                                         r  u1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.152 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.863     2.015    u1/clk_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  u1/Q_reg/C
                         clock pessimism             -0.516     1.499    
    SLICE_X65Y54         FDCE (Hold_fdce_C_D)         0.092     1.591    u1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             3.245ns  (arrival time - required time)
  Source:                 u1/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 1.411ns (79.229%)  route 0.370ns (20.771%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.593     1.499    u1/clk_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  u1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.141     1.640 f  u1/Q_reg/Q
                         net (fo=6, routed)           0.090     1.730    u1/y1
    SLICE_X64Y54         LUT2 (Prop_lut2_I0_O)        0.045     1.775 r  u1/w_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.055    w_OBUF[0]
    K2                   OBUF (Prop_obuf_I_O)         1.225     3.280 r  w_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.280    w[0]
    K2                                                                r  w[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -0.000     0.035    
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           3.280    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.290ns  (arrival time - required time)
  Source:                 u1/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.826ns  (logic 1.405ns (76.949%)  route 0.421ns (23.051%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.593     1.499    u1/clk_IBUF_BUFG
    SLICE_X65Y54         FDCE                                         r  u1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  u1/Q_reg/Q
                         net (fo=6, routed)           0.141     1.781    u1/y1
    SLICE_X65Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  u1/w_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.106    w_OBUF[1]
    J2                   OBUF (Prop_obuf_I_O)         1.219     3.325 r  w_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.325    w[1]
    J2                                                                r  w[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -0.000     0.035    
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  3.290    

Slack (MET) :             3.293ns  (arrival time - required time)
  Source:                 u2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 1.430ns (78.191%)  route 0.399ns (21.809%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.593     1.499    u2/clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  u2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.164     1.663 r  u2/Q_reg/Q
                         net (fo=5, routed)           0.119     1.782    u2/y2
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  u2/w_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.107    w_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.221     3.328 r  w_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.328    w[2]
    J3                                                                r  w[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -0.000     0.035    
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  3.293    

Slack (MET) :             3.349ns  (arrival time - required time)
  Source:                 u2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            w[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 1.440ns (76.406%)  route 0.445ns (23.594%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.593     1.499    u2/clk_IBUF_BUFG
    SLICE_X64Y56         FDCE                                         r  u2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDCE (Prop_fdce_C_Q)         0.164     1.663 r  u2/Q_reg/Q
                         net (fo=5, routed)           0.118     1.781    u2/y2
    SLICE_X65Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  u2/w_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.153    w_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         1.231     3.384 r  w_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.384    w[3]
    H4                                                                r  w[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -0.000     0.035    
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  3.349    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y54   u1/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y56   u2/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y54   u1/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   u2/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y54   u1/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   u2/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y54   u1/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   u2/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y54   u1/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   u2/Q_reg/C



