# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Lab_06_2_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Lab_06_2_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneiv_atom_pack
# -- Loading package cycloneiv_components
# -- Compiling entity Lab_06_2
# -- Compiling architecture structure of Lab_06_2
# 
vsim +altera -do Lab_06_2_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp /=C:/altera/13.1/quartus/bin64/work/Lab_06_2/simulation/modelsim/Lab_06_2_vhd.sdo gate_work.lab_06_2
# vsim +altera -do Lab_06_2_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp /=C:/altera/13.1/quartus/bin64/work/Lab_06_2/simulation/modelsim/Lab_06_2_vhd.sdo gate_work.lab_06_2 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneiv.cycloneiv_atom_pack(body)
# Loading cycloneiv.cycloneiv_components
# Loading gate_work.lab_06_2(structure)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading ieee.std_logic_arith(body)
# Loading cycloneiv.cycloneiv_io_obuf(arch)
# Loading cycloneiv.cycloneiv_io_ibuf(arch)
# Loading cycloneiv.cycloneiv_clkctrl(vital_clkctrl)
# Loading cycloneiv.cycloneiv_ena_reg(behave)
# Loading cycloneiv.cycloneiv_ram_block(block_arch)
# Loading cycloneiv.cycloneiv_ram_register(reg_arch)
# Loading cycloneiv.cycloneiv_ram_pulse_generator(pgen_arch)
# Loading instances from C:/altera/13.1/quartus/bin64/work/Lab_06_2/simulation/modelsim/Lab_06_2_vhd.sdo
# Loading timing data from C:/altera/13.1/quartus/bin64/work/Lab_06_2/simulation/modelsim/Lab_06_2_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /lab_06_2 File: Lab_06_2_6_1200mv_85c_slow.vho
# do Lab_06_2_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Lab_06_2_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneiv_atom_pack
# -- Loading package cycloneiv_components
# -- Compiling entity Lab_06_2
# -- Compiling architecture structure of Lab_06_2
# 
wave create -pattern none -portmode in -language vhdl /lab_06_2/clock1
# lab_06_2
wave create -pattern none -portmode in -language vhdl /lab_06_2/clock2
# lab_06_2
wave create -pattern none -portmode in -language vhdl -range 7 0 /lab_06_2/data_in
# lab_06_2
wave create -pattern none -portmode in -language vhdl -range 7 0 /lab_06_2/write_address
# lab_06_2
wave create -pattern none -portmode in -language vhdl -range 7 0 /lab_06_2/read_address
# lab_06_2
wave create -pattern none -portmode in -language vhdl /lab_06_2/wr
# lab_06_2
wave create -pattern none -portmode buffer -language vhdl -range 7 0 /lab_06_2/data_out
# lab_06_2
add wave -position end  sim:/lab_06_2/data_out
wave modify -driver freeze -pattern clock -initialvalue 0 -period 100ns -dutycycle 50 -starttime 0ns -endtime 1000ns Edit:/lab_06_2/clock1
# lab_06_2
wave modify -driver freeze -pattern clock -initialvalue 0 -period 150ns -dutycycle 50 -starttime 0ns -endtime 1000ns Edit:/lab_06_2/clock2
# lab_06_2
wave modify -driver freeze -pattern random -initialvalue 00000000 -period 100ns -random_type Uniform -seed 5 -range 7 0 -starttime 0ns -endtime 1000ns Edit:/lab_06_2/data_in
# lab_06_2
wave modify -driver freeze -pattern random -initialvalue 00000000 -period 100ns -random_type Uniform -seed 5 -range 7 0 -starttime 0ns -endtime 1000ns Edit:/lab_06_2/write_address
# lab_06_2
wave modify -driver freeze -pattern random -initialvalue 00000000 -period 100ns -random_type Normal -seed 5 -range 7 0 -starttime 0ns -endtime 1000ns Edit:/lab_06_2/write_address
# lab_06_2
wave modify -driver freeze -pattern random -initialvalue 00000000 -period 120ns -random_type Normal -seed 5 -range 7 0 -starttime 0ns -endtime 1000ns Edit:/lab_06_2/write_address
# lab_06_2
wave modify -driver freeze -pattern random -initialvalue 00000000 -period 150ns -random_type Uniform -seed 5 -range 7 0 -starttime 0ns -endtime 1000ns Edit:/lab_06_2/read_address
# lab_06_2
wave modify -driver freeze -pattern random -initialvalue 00000000 -period 120ns -random_type Normal -seed 5 -range 7 0 -starttime 0ns -endtime 1000ns Edit:/lab_06_2/read_address
# lab_06_2
wave modify -driver freeze -pattern random -initialvalue 00000000 -period 150ns -random_type Normal -seed 5 -range 7 0 -starttime 0ns -endtime 1000ns Edit:/lab_06_2/read_address
# lab_06_2
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns Edit:/lab_06_2/wr
# lab_06_2
wave edit invert -start 131225ps -end 219070ps Edit:/lab_06_2/wr
wave edit invert -start 340534ps -end 408858ps Edit:/lab_06_2/wr
wave edit invert -start 538998ps -end 614914ps Edit:/lab_06_2/wr
# Load canceled
run -all
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns Edit:/lab_06_2/wr
# lab_06_2
restart -f
# Loading gate_work.lab_06_2(structure)
# Loading instances from C:/altera/13.1/quartus/bin64/work/Lab_06_2/simulation/modelsim/Lab_06_2_vhd.sdo
# Loading timing data from C:/altera/13.1/quartus/bin64/work/Lab_06_2/simulation/modelsim/Lab_06_2_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /lab_06_2 File: Lab_06_2_6_1200mv_85c_slow.vho
wave edit invert -start 40127ps -end 81338ps Edit:/lab_06_2/wr
run -all
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns Edit:/lab_06_2/wr
# lab_06_2
wave edit invert -start 131225ps -end 219070ps Edit:/lab_06_2/wr
wave edit invert -start 340534ps -end 408858ps Edit:/lab_06_2/wr
wave edit invert -start 538998ps -end 614914ps Edit:/lab_06_2/wr
restart -f
# Loading instances from C:/altera/13.1/quartus/bin64/work/Lab_06_2/simulation/modelsim/Lab_06_2_vhd.sdo
# Loading timing data from C:/altera/13.1/quartus/bin64/work/Lab_06_2/simulation/modelsim/Lab_06_2_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /lab_06_2 File: Lab_06_2_6_1200mv_85c_slow.vho
run -all
wave editwrite -file C:/altera/13.1/quartus/bin64/work/Lab_06_2/simulation/modelsim/wave.do
