WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500105 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000105 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250106 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250106 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14521994 heartbeat IPC: 1.05 cumulative IPC: 0.6045 (Simulation time: 00 hr 01 min 29 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 31039606 heartbeat IPC: 0.6054 cumulative IPC: 0.6051 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 47528541 heartbeat IPC: 0.6065 cumulative IPC: 0.6056 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 63947615 heartbeat IPC: 0.609 cumulative IPC: 0.6066 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 80263880 heartbeat IPC: 0.6129 cumulative IPC: 0.608 (Simulation time: 00 hr 05 min 46 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 96674261 heartbeat IPC: 0.6094 cumulative IPC: 0.6082 (Simulation time: 00 hr 06 min 50 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv30.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000001 cycles: 113039171 heartbeat IPC: 0.6111 cumulative IPC: 0.6087 (Simulation time: 00 hr 07 min 54 sec)
Heartbeat CPU 0 instructions: 100000000 cycles: 129458057 heartbeat IPC: 0.6091 cumulative IPC: 0.6087 (Simulation time: 00 hr 08 min 58 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 145890681 heartbeat IPC: 0.6085 cumulative IPC: 0.6087 (Simulation time: 00 hr 10 min 02 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 162327833 heartbeat IPC: 0.6084 cumulative IPC: 0.6087 (Simulation time: 00 hr 11 min 07 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 164287030 cumulative IPC: 0.6087 (Simulation time: 00 hr 11 min 39 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 164287030 cumulative IPC: 0.6087 (Simulation time: 00 hr 11 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv30.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6087 instructions: 100000000 cycles: 164287030
CPU 0 Branch Prediction Accuracy: 70.77% MPKI: 51.89 Average ROB Occupancy at Mispredict: 3.654
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.529
BRANCH_INDIRECT: 36.1
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 1.63
BRANCH_INDIRECT_CALL: 2.27
BRANCH_RETURN: 1.33

LLC TOTAL        ACCESS:     788582 HIT:     779677 MISS:       8905
LLC LOAD         ACCESS:     610353 HIT:     601553 MISS:       8800
LLC RFO          ACCESS:      60311 HIT:      60278 MISS:         33
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     117451 HIT:     117447 MISS:          4
LLC TRANSLATION  ACCESS:        467 HIT:        399 MISS:         68
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 196 cycles
cpu0_DTLB TOTAL        ACCESS:   27816162 HIT:   26691272 MISS:    1124890
cpu0_DTLB LOAD         ACCESS:   27816162 HIT:   26691272 MISS:    1124890
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.796 cycles
cpu0_ITLB TOTAL        ACCESS:   12071938 HIT:    9703174 MISS:    2368764
cpu0_ITLB LOAD         ACCESS:   12071938 HIT:    9703174 MISS:    2368764
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.954 cycles
cpu0_L1D TOTAL        ACCESS:   34853450 HIT:   31222387 MISS:    3631063
cpu0_L1D LOAD         ACCESS:   20845240 HIT:   18882267 MISS:    1962973
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   14007523 HIT:   12340117 MISS:    1667406
cpu0_L1D TRANSLATION  ACCESS:        687 HIT:          3 MISS:        684
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.468 cycles
cpu0_L1I TOTAL        ACCESS:   13614647 HIT:    5868851 MISS:    7745796
cpu0_L1I LOAD         ACCESS:   13614647 HIT:    5868851 MISS:    7745796
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.874 cycles
cpu0_L2C TOTAL        ACCESS:    9506865 HIT:    8816172 MISS:     690693
cpu0_L2C LOAD         ACCESS:    7768884 HIT:    7158531 MISS:     610353
cpu0_L2C RFO          ACCESS:     583668 HIT:     523355 MISS:      60313
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1153629 HIT:    1134069 MISS:      19560
cpu0_L2C TRANSLATION  ACCESS:        684 HIT:        217 MISS:        467
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 21.98 cycles
cpu0_STLB TOTAL        ACCESS:    2121773 HIT:    2121101 MISS:        672
cpu0_STLB LOAD         ACCESS:    2121773 HIT:    2121101 MISS:        672
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 74.84 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4020
  ROW_BUFFER_MISS:       4881
 AVG DBUS CONGESTED CYCLE: 3.959
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          4
