[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SignedPort2/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 68
LIB: work
FILE: ${SURELOG_DIR}/tests/SignedPort2/dut.sv
n<> u<67> t<Top_level_rule> c<1> l<1:1> el<7:1>
  n<> u<1> t<Null_rule> p<67> s<66> l<1:1>
  n<> u<66> t<Source_text> p<67> c<65> l<1:1> el<6:10>
    n<> u<65> t<Description> p<66> c<64> l<1:1> el<6:10>
      n<> u<64> t<Module_declaration> p<65> c<18> l<1:1> el<6:10>
        n<> u<18> t<Module_nonansi_header> p<64> c<2> s<27> l<1:1> el<1:26>
          n<module> u<2> t<Module_keyword> p<18> s<3> l<1:1> el<1:7>
          n<wire_top> u<3> t<STRING_CONST> p<18> s<4> l<1:8> el<1:16>
          n<> u<4> t<Package_import_declaration_list> p<18> s<17> l<1:16> el<1:16>
          n<> u<17> t<Port_list> p<18> c<10> l<1:16> el<1:25>
            n<> u<10> t<Port> p<17> c<9> s<16> l<1:17> el<1:20>
              n<> u<9> t<Port_expression> p<10> c<8> l<1:17> el<1:20>
                n<> u<8> t<Port_reference> p<9> c<5> l<1:17> el<1:20>
                  n<inp> u<5> t<STRING_CONST> p<8> s<7> l<1:17> el<1:20>
                  n<> u<7> t<Constant_select> p<8> c<6> l<1:20> el<1:20>
                    n<> u<6> t<Constant_bit_select> p<7> l<1:20> el<1:20>
            n<> u<16> t<Port> p<17> c<15> l<1:22> el<1:24>
              n<> u<15> t<Port_expression> p<16> c<14> l<1:22> el<1:24>
                n<> u<14> t<Port_reference> p<15> c<11> l<1:22> el<1:24>
                  n<xn> u<11> t<STRING_CONST> p<14> s<13> l<1:22> el<1:24>
                  n<> u<13> t<Constant_select> p<14> c<12> l<1:24> el<1:24>
                    n<> u<12> t<Constant_bit_select> p<13> l<1:24> el<1:24>
        n<> u<27> t<Module_item> p<64> c<26> s<46> l<2:5> el<2:27>
          n<> u<26> t<Port_declaration> p<27> c<25> l<2:5> el<2:26>
            n<> u<25> t<Input_declaration> p<26> c<22> l<2:5> el<2:26>
              n<> u<22> t<Net_port_type> p<25> c<19> s<24> l<2:11> el<2:22>
                n<> u<19> t<NetType_Wire> p<22> s<21> l<2:11> el<2:15>
                n<> u<21> t<Data_type_or_implicit> p<22> c<20> l<2:16> el<2:22>
                  n<> u<20> t<Signing_Signed> p<21> l<2:16> el<2:22>
              n<> u<24> t<Port_identifier_list> p<25> c<23> l<2:23> el<2:26>
                n<inp> u<23> t<STRING_CONST> p<24> l<2:23> el<2:26>
        n<> u<46> t<Module_item> p<64> c<45> s<62> l<3:5> el<3:25>
          n<> u<45> t<Port_declaration> p<46> c<44> l<3:5> el<3:24>
            n<> u<44> t<Output_declaration> p<45> c<41> l<3:5> el<3:24>
              n<> u<41> t<Net_port_type> p<44> c<40> s<43> l<3:12> el<3:21>
                n<> u<40> t<Data_type_or_implicit> p<41> c<39> l<3:12> el<3:21>
                  n<> u<39> t<Data_type> p<40> c<28> l<3:12> el<3:21>
                    n<> u<28> t<IntVec_TypeReg> p<39> s<38> l<3:12> el<3:15>
                    n<> u<38> t<Packed_dimension> p<39> c<37> l<3:16> el<3:21>
                      n<> u<37> t<Constant_range> p<38> c<32> l<3:17> el<3:20>
                        n<> u<32> t<Constant_expression> p<37> c<31> s<36> l<3:17> el<3:18>
                          n<> u<31> t<Constant_primary> p<32> c<30> l<3:17> el<3:18>
                            n<> u<30> t<Primary_literal> p<31> c<29> l<3:17> el<3:18>
                              n<4> u<29> t<INT_CONST> p<30> l<3:17> el<3:18>
                        n<> u<36> t<Constant_expression> p<37> c<35> l<3:19> el<3:20>
                          n<> u<35> t<Constant_primary> p<36> c<34> l<3:19> el<3:20>
                            n<> u<34> t<Primary_literal> p<35> c<33> l<3:19> el<3:20>
                              n<0> u<33> t<INT_CONST> p<34> l<3:19> el<3:20>
              n<> u<43> t<Port_identifier_list> p<44> c<42> l<3:22> el<3:24>
                n<xn> u<42> t<STRING_CONST> p<43> l<3:22> el<3:24>
        n<> u<62> t<Module_item> p<64> c<61> s<63> l<5:5> el<5:21>
          n<> u<61> t<Non_port_module_item> p<62> c<60> l<5:5> el<5:21>
            n<> u<60> t<Module_or_generate_item> p<61> c<59> l<5:5> el<5:21>
              n<> u<59> t<Module_common_item> p<60> c<58> l<5:5> el<5:21>
                n<> u<58> t<Continuous_assign> p<59> c<57> l<5:5> el<5:21>
                  n<> u<57> t<Net_assignment_list> p<58> c<56> l<5:12> el<5:20>
                    n<> u<56> t<Net_assignment> p<57> c<51> l<5:12> el<5:20>
                      n<> u<51> t<Net_lvalue> p<56> c<48> s<55> l<5:12> el<5:14>
                        n<> u<48> t<Ps_or_hierarchical_identifier> p<51> c<47> s<50> l<5:12> el<5:14>
                          n<xn> u<47> t<STRING_CONST> p<48> l<5:12> el<5:14>
                        n<> u<50> t<Constant_select> p<51> c<49> l<5:15> el<5:15>
                          n<> u<49> t<Constant_bit_select> p<50> l<5:15> el<5:15>
                      n<> u<55> t<Expression> p<56> c<54> l<5:17> el<5:20>
                        n<> u<54> t<Primary> p<55> c<53> l<5:17> el<5:20>
                          n<> u<53> t<Primary_literal> p<54> c<52> l<5:17> el<5:20>
                            n<inp> u<52> t<STRING_CONST> p<53> l<5:17> el<5:20>
        n<> u<63> t<ENDMODULE> p<64> l<6:1> el<6:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SignedPort2/dut.sv:1:1: No timescale set for "wire_top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SignedPort2/dut.sv:1:1: Compile module "work@wire_top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ContAssign                                             1
Design                                                 1
Identifier                                             1
LogicNet                                               2
LogicTypespec                                          4
Module                                                 1
ModuleTypespec                                         1
Port                                                   2
RefObj                                                 2
RefTypespec                                            4
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SignedPort2/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@wire_top (work@wire_top), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@wire_top)
    |vpiParent:
    \_Module: work@wire_top (work@wire_top), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv, line:1:1, endln:6:10
    |vpiName:work@wire_top
  |vpiTypedef:
  \_LogicTypespec: , line:2:11, endln:2:15
    |vpiParent:
    \_Module: work@wire_top (work@wire_top), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv, line:1:1, endln:6:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:11, endln:2:15
  |vpiImportTypespec:
  \_LogicNet: (work@wire_top.inp), line:1:17, endln:1:20
    |vpiParent:
    \_Module: work@wire_top (work@wire_top), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv, line:1:1, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@wire_top.inp), line:2:11, endln:2:15
      |vpiParent:
      \_LogicNet: (work@wire_top.inp), line:1:17, endln:1:20
      |vpiFullName:work@wire_top.inp
      |vpiActual:
      \_LogicTypespec: , line:2:11, endln:2:15
    |vpiName:inp
    |vpiFullName:work@wire_top.inp
    |vpiNetType:1
    |vpiSigned:1
  |vpiImportTypespec:
  \_LogicNet: (work@wire_top.xn), line:1:22, endln:1:24
    |vpiParent:
    \_Module: work@wire_top (work@wire_top), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv, line:1:1, endln:6:10
    |vpiTypespec:
    \_RefTypespec: (work@wire_top.xn), line:3:12, endln:3:15
      |vpiParent:
      \_LogicNet: (work@wire_top.xn), line:1:22, endln:1:24
      |vpiFullName:work@wire_top.xn
      |vpiActual:
      \_LogicTypespec: , line:2:11, endln:2:15
    |vpiName:xn
    |vpiFullName:work@wire_top.xn
    |vpiNetType:48
  |vpiDefName:work@wire_top
  |vpiNet:
  \_LogicNet: (work@wire_top.inp), line:1:17, endln:1:20
  |vpiNet:
  \_LogicNet: (work@wire_top.xn), line:1:22, endln:1:24
  |vpiPort:
  \_Port: (inp), line:1:17, endln:1:20
    |vpiParent:
    \_Module: work@wire_top (work@wire_top), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv, line:1:1, endln:6:10
    |vpiName:inp
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@wire_top.inp), line:2:11, endln:2:15
      |vpiParent:
      \_Port: (inp), line:1:17, endln:1:20
      |vpiFullName:work@wire_top.inp
      |vpiActual:
      \_LogicTypespec: , line:2:11, endln:2:15
  |vpiPort:
  \_Port: (xn), line:1:22, endln:1:24
    |vpiParent:
    \_Module: work@wire_top (work@wire_top), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv, line:1:1, endln:6:10
    |vpiName:xn
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@wire_top.xn), line:3:12, endln:3:15
      |vpiParent:
      \_Port: (xn), line:1:22, endln:1:24
      |vpiFullName:work@wire_top.xn
      |vpiActual:
      \_LogicTypespec: , line:2:11, endln:2:15
  |vpiContAssign:
  \_ContAssign: , line:5:12, endln:5:20
    |vpiParent:
    \_Module: work@wire_top (work@wire_top), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv, line:1:1, endln:6:10
    |vpiRhs:
    \_RefObj: (work@wire_top.inp), line:5:17, endln:5:20
      |vpiParent:
      \_ContAssign: , line:5:12, endln:5:20
      |vpiName:inp
      |vpiFullName:work@wire_top.inp
      |vpiActual:
      \_LogicNet: (work@wire_top.inp), line:1:17, endln:1:20
    |vpiLhs:
    \_RefObj: (work@wire_top.xn), line:5:12, endln:5:14
      |vpiParent:
      \_ContAssign: , line:5:12, endln:5:20
      |vpiName:xn
      |vpiFullName:work@wire_top.xn
      |vpiActual:
      \_LogicNet: (work@wire_top.xn), line:1:22, endln:1:24
|vpiTypedef:
\_ModuleTypespec: (wire_top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:wire_top
  |vpiModule:
  \_Module: work@wire_top (work@wire_top), file:${SURELOG_DIR}/tests/SignedPort2/dut.sv, line:1:1, endln:6:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
