# 30-Days-of-RTL-Learning

# Description :

 Embark on a transformative journey through 30 days of Verilog coding, where each day unveils new insights into hardware description and design.

 # Table of contents :
- [Day 1: Half Adder & Full Adder]([./Day1](https://www.google.com))
 1. DAY 1 - HALF ADDER[]
 2. DAY 2 - FULL ADDER
 3. DAY 3 - MULTIPLEXER
