---
title: ORCONF Schedule
layout: default
---

| | **Friday** 
| -------- | ---------------------------------------------------------- | --------------
|          |                                                            |
| 1:00 PM  | RISC-V Update                                              | Krste Asanovic
| 1:30 PM  | An update on the lowRISC open source System-on-Chip        | Alex Bradbury
| 2:00 PM  | PULP: OpenRISC-based ultra-low power parallel platform     | Davide Rossi
| 2:30 PM  | Pulpino                                                    | Andreas Traber
| 3:00 PM  | Coffee break at venue (sponsored by CERN)                  |
| 3:20 PM  | Z-scale RISCV                                              | Yunsup Lee
| 3:50 PM  | Small footprint RISC-V core in Verilog                     | Tomasz Wlostowski
| 4:10 PM  | OPA: Out-of-Order Superscalar Soft CPU                     | Wesley W. Terpstra
| 4:40 PM  | Break                                                      |
| 5:00 PM  | Shakti RISC-V processors                                   | Rahul Bodduna
| 5:30 PM  | A fast RISC-V emulator in Javascript - How hard can it be? | Sebastian Macke
| 6:30 PM  | TCP/IP Offload to Minion Cores using Rump Kernels          | Sebastian Wicki
| 6:00 PM  | lowRISC general discussion                                 |
| | |
|---------------------------------------------------------------------------------------------
| | **Saturday** 
|---------------------------------------
|          |                                                            |
| 09:00 AM | SM18@CERN tour                                             |
| 10:00 AM |                                                            |
| 10:30 AM | Welcome + ORCONF history                                   | ORCONF organizers
| 11:00 AM | FOSSi announcement                                         | 
| 11:30 AM | Nerabus                                                    | Rob Taylor
| 12:00 PM | Lunch                                                      |
| 1:10 PM  | Open Source HDL Synthesis and Verification with Yosys      | Clifford Wolf
| 1:40 PM  | Cocotb                                                     | Chris Higgs
| 2:10 PM  | Kactus2: Open Source IP-XACT tool                          | Timo D. Hämäläinen/Esko Pekkarinen
| 2:40 PM  | Icarus VHDL                                                | Maciej Sumiński
| 3:00 PM  | Coffee break at venue (Sponsored by CERN)                  |
| 3:30 PM  | Open SoC debug                                             | Stefan Wallentowitz
| 3:50 PM  | Credo Semi or1k SoC                                        | Alex Guo
| 4:10 PM  | Open source at Antmicro                                    | Michael Gielda
| 4:40 PM  | Break                                                      |
| 5:00 PM  | Reduced Complexity ManyCore (RC/MC)                        | Jörg Mische
| 5:30 PM  | SeL4                                                       | Hesham ALMatary
| 6:00 PM  | Writing hardware in OCaml, Running OCaml in hardware       | Andrew Ray
| | |
|-----
|  | **Sunday**
|-----
| | |
| 10:30 AM | Xeons + FPGA and enabling Open Source third party IP | Gaurav Kaul
| 11:00 AM | AAP: An Altruistic Processor                         | Simon Cook
| 11:30 AM | Cosmic Pi                                            | James Dilwyn Devine
| 12:00 PM | Lunch                                                |
| 1:10 PM  | Interpretation of LGPL and GPL for HDL designs       | Javier Serrano
| 2:00 PM  | Placeholder for other topics/discussions             |
| 3:00 PM  | Go home!
