Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: clock_pll_275MHz.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "clock_pll_275MHz.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "clock_pll_275MHz"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : clock_pll_275MHz
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Jungho\workspace-xilinx\clock_pll_275MHz\ipcore_dir\pll_clock.vhd" into library work
Parsing entity <pll_clock>.
Parsing architecture <xilinx> of entity <pll_clock>.
Parsing VHDL file "C:\Users\Jungho\workspace-xilinx\clock_pll_275MHz\clock_pll_275MHz.vhd" into library work
Parsing entity <clock_pll_275MHz>.
Parsing architecture <Behavioral> of entity <clock_pll_275mhz>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <clock_pll_275MHz> (architecture <Behavioral>) from library <work>.

Elaborating entity <pll_clock> (architecture <xilinx>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <clock_pll_275MHz>.
    Related source file is "C:\Users\Jungho\workspace-xilinx\clock_pll_275MHz\clock_pll_275MHz.vhd".
    Found 1-bit register for signal <ff1>.
    Found 4-bit register for signal <cnt2>.
    Found 1-bit register for signal <ff2>.
    Found 2-bit register for signal <cnt1>.
    Found 1-bit register for signal <ff1_0006>.
    Found 27-bit register for signal <_v3>.
    Found 27-bit adder for signal <cnt1[26]_GND_6_o_add_2_OUT> created at line 164.
    Found 4-bit adder for signal <cnt2[3]_GND_6_o_add_5_OUT> created at line 171.
    Found 2-bit adder for signal <cnt1[1]_GND_6_o_add_10_OUT> created at line 189.
    Found 27-bit comparator greater for signal <cnt1[26]_PWR_6_o_LessThan_2_o> created at line 163
    Found 4-bit comparator greater for signal <cnt2[3]_PWR_6_o_LessThan_5_o> created at line 170
    Found 2-bit comparator greater for signal <cnt1[1]_PWR_6_o_LessThan_10_o> created at line 188
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <clock_pll_275MHz> synthesized.

Synthesizing Unit <pll_clock>.
    Related source file is "C:\Users\Jungho\workspace-xilinx\clock_pll_275MHz\ipcore_dir\pll_clock.vhd".
    Summary:
	no macro.
Unit <pll_clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 1
 27-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 3
 2-bit register                                        : 1
 27-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 3
 2-bit comparator greater                              : 1
 27-bit comparator greater                             : 1
 4-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clock_pll_275MHz>.
The following registers are absorbed into counter <cnt2>: 1 register on signal <cnt2>.
The following registers are absorbed into counter <_i000014>: 1 register on signal <_i000014>.
The following registers are absorbed into counter <cnt1>: 1 register on signal <cnt1>.
Unit <clock_pll_275MHz> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 2-bit up counter                                      : 1
 27-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 3
 2-bit comparator greater                              : 1
 27-bit comparator greater                             : 1
 4-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance pll_base_inst in unit pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <pll_clock> ...

Optimizing unit <clock_pll_275MHz> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block clock_pll_275MHz, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : clock_pll_275MHz.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 145
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 26
#      LUT2                        : 32
#      LUT3                        : 2
#      LUT4                        : 4
#      LUT5                        : 8
#      MUXCY                       : 32
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 42
#      FD                          : 29
#      FDE                         : 1
#      FDR                         : 6
#      ODDR2                       : 6
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 10
#      IBUFG                       : 1
#      OBUF                        : 9
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              42  out of  11440     0%  
 Number of Slice LUTs:                   84  out of   5720     1%  
    Number used as Logic:                84  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     90
   Number with an unused Flip Flop:      48  out of     90    53%  
   Number with an unused LUT:             6  out of     90     6%  
   Number of fully used LUT-FF pairs:    36  out of     90    40%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    102     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
my_new_clock/pll_base_inst/CLKOUT0 | BUFG                   | 35    |
my_new_clock/pll_base_inst/CLKOUT4 | BUFG                   | 5     |
my_new_clock/pll_base_inst/CLKOUT1 | BUFG                   | 2     |
my_new_clock/pll_base_inst/CLKOUT2 | BUFG                   | 2     |
my_new_clock/pll_base_inst/CLKOUT3 | BUFG                   | 2     |
my_new_clock/pll_base_inst/CLKOUT5 | BUFG                   | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.303ns (Maximum Frequency: 232.387MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.098ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_new_clock/pll_base_inst/CLKOUT0'
  Clock period: 4.303ns (frequency: 232.387MHz)
  Total number of paths / destination ports: 1754 / 38
-------------------------------------------------------------------------
Delay:               4.303ns (Levels of Logic = 7)
  Source:            _i000014_9 (FF)
  Destination:       _i000014_0 (FF)
  Source Clock:      my_new_clock/pll_base_inst/CLKOUT0 rising
  Destination Clock: my_new_clock/pll_base_inst/CLKOUT0 rising

  Data Path: _i000014_9 to _i000014_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  _i000014_9 (_i000014_9)
     LUT5:I0->O            1   0.254   0.000  Mcompar_cnt1[26]_PWR_6_o_LessThan_2_o_lut<1> (Mcompar_cnt1[26]_PWR_6_o_LessThan_2_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_cnt1[26]_PWR_6_o_LessThan_2_o_cy<1> (Mcompar_cnt1[26]_PWR_6_o_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_cnt1[26]_PWR_6_o_LessThan_2_o_cy<2> (Mcompar_cnt1[26]_PWR_6_o_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_cnt1[26]_PWR_6_o_LessThan_2_o_cy<3> (Mcompar_cnt1[26]_PWR_6_o_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_cnt1[26]_PWR_6_o_LessThan_2_o_cy<4> (Mcompar_cnt1[26]_PWR_6_o_LessThan_2_o_cy<4>)
     MUXCY:CI->O          28   0.262   1.453  Mcompar_cnt1[26]_PWR_6_o_LessThan_2_o_cy<5> (Mcompar_cnt1[26]_PWR_6_o_LessThan_2_o_cy<5>)
     LUT2:I1->O            1   0.254   0.000  _i000014_0_rstpot (_i000014_0_rstpot)
     FD:D                      0.074          _i000014_0
    ----------------------------------------
    Total                      4.303ns (1.654ns logic, 2.649ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_new_clock/pll_base_inst/CLKOUT4'
  Clock period: 2.871ns (frequency: 348.311MHz)
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Delay:               2.871ns (Levels of Logic = 1)
  Source:            cnt1_0 (FF)
  Destination:       cnt1_0 (FF)
  Source Clock:      my_new_clock/pll_base_inst/CLKOUT4 rising
  Destination Clock: my_new_clock/pll_base_inst/CLKOUT4 rising

  Data Path: cnt1_0 to cnt1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.525   0.912  cnt1_0 (cnt1_0)
     LUT2:I0->O            2   0.250   0.725  cnt1[1]_PWR_6_o_LessThan_10_o_inv1 (cnt1[1]_PWR_6_o_LessThan_10_o_inv)
     FDR:R                     0.459          cnt1_0
    ----------------------------------------
    Total                      2.871ns (1.234ns logic, 1.637ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_new_clock/pll_base_inst/CLKOUT4'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.098ns (Levels of Logic = 2)
  Source:            ff1_0006 (FF)
  Destination:       clk_out<7> (PAD)
  Source Clock:      my_new_clock/pll_base_inst/CLKOUT4 rising

  Data Path: ff1_0006 to clk_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  ff1_0006 (ff1_0006)
     INV:I->O              1   0.255   0.681  clk_out<7>1_INV_0 (clk_out_7_OBUF)
     OBUF:I->O                 2.912          clk_out_7_OBUF (clk_out<7>)
    ----------------------------------------
    Total                      5.098ns (3.692ns logic, 1.406ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_new_clock/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.098ns (Levels of Logic = 2)
  Source:            ff2 (FF)
  Destination:       clk_out<6> (PAD)
  Source Clock:      my_new_clock/pll_base_inst/CLKOUT0 rising

  Data Path: ff2 to clk_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  ff2 (ff2)
     INV:I->O              1   0.255   0.681  clk_out<6>1_INV_0 (clk_out_6_OBUF)
     OBUF:I->O                 2.912          clk_out_6_OBUF (clk_out<6>)
    ----------------------------------------
    Total                      5.098ns (3.692ns logic, 1.406ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock my_new_clock/pll_base_inst/CLKOUT0
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
my_new_clock/pll_base_inst/CLKOUT0|    4.303|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_new_clock/pll_base_inst/CLKOUT4
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
my_new_clock/pll_base_inst/CLKOUT4|    2.871|         |         |         |
----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.62 secs
 
--> 

Total memory usage is 269860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

