# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model dpram_instance
.inputs address1[0] address1[1] address1[2] address1[3] address1[4] address1[5] address1[6] address1[7] address2[0] address2[1] address2[2] address2[3] address2[4] address2[5] address2[6] address2[7] value_in1[0] value_in1[1] value_in1[2] value_in1[3] value_in1[4] value_in1[5] value_in1[6] value_in1[7] value_in1[8] value_in1[9] value_in1[10] value_in1[11] value_in1[12] value_in1[13] value_in1[14] value_in1[15] value_in2[0] value_in2[1] value_in2[2] value_in2[3] value_in2[4] value_in2[5] value_in2[6] value_in2[7] value_in2[8] value_in2[9] value_in2[10] value_in2[11] value_in2[12] value_in2[13] value_in2[14] value_in2[15] we1 we2 clock
.outputs value_out1[0] value_out1[1] value_out1[2] value_out1[3] value_out1[4] value_out1[5] value_out1[6] value_out1[7] value_out1[8] value_out1[9] value_out1[10] value_out1[11] value_out1[12] value_out1[13] value_out1[14] value_out1[15] value_out2[0] value_out2[1] value_out2[2] value_out2[3] value_out2[4] value_out2[5] value_out2[6] value_out2[7] value_out2[8] value_out2[9] value_out2[10] value_out2[11] value_out2[12] value_out2[13] value_out2[14] value_out2[15]
.subckt dual_port_ram addr1[0]=address1[0] addr1[1]=address1[1] addr1[2]=address1[2] addr1[3]=address1[3] addr1[4]=address1[4] addr1[5]=address1[5] addr1[6]=address1[6] addr1[7]=address1[7] addr2[0]=address2[0] addr2[1]=address2[1] addr2[2]=address2[2] addr2[3]=address2[3] addr2[4]=address2[4] addr2[5]=address2[5] addr2[6]=address2[6] addr2[7]=address2[7] clk=clock data1[0]=value_in1[0] data1[1]=value_in1[1] data1[2]=value_in1[2] data1[3]=value_in1[3] data1[4]=value_in1[4] data1[5]=value_in1[5] data1[6]=value_in1[6] data1[7]=value_in1[7] data1[8]=value_in1[8] data1[9]=value_in1[9] data1[10]=value_in1[10] data1[11]=value_in1[11] data1[12]=value_in1[12] data1[13]=value_in1[13] data1[14]=value_in1[14] data1[15]=value_in1[15] data2[0]=value_in2[0] data2[1]=value_in2[1] data2[2]=value_in2[2] data2[3]=value_in2[3] data2[4]=value_in2[4] data2[5]=value_in2[5] data2[6]=value_in2[6] data2[7]=value_in2[7] data2[8]=value_in2[8] data2[9]=value_in2[9] data2[10]=value_in2[10] data2[11]=value_in2[11] data2[12]=value_in2[12] data2[13]=value_in2[13] data2[14]=value_in2[14] data2[15]=value_in2[15] out1[0]=out_inst1[0] out1[1]=out_inst1[1] out1[2]=out_inst1[2] out1[3]=out_inst1[3] out1[4]=out_inst1[4] out1[5]=out_inst1[5] out1[6]=out_inst1[6] out1[7]=out_inst1[7] out1[8]=out_inst1[8] out1[9]=out_inst1[9] out1[10]=out_inst1[10] out1[11]=out_inst1[11] out1[12]=out_inst1[12] out1[13]=out_inst1[13] out1[14]=out_inst1[14] out1[15]=out_inst1[15] out2[0]=out_inst2[0] out2[1]=out_inst2[1] out2[2]=out_inst2[2] out2[3]=out_inst2[3] out2[4]=out_inst2[4] out2[5]=out_inst2[5] out2[6]=out_inst2[6] out2[7]=out_inst2[7] out2[8]=out_inst2[8] out2[9]=out_inst2[9] out2[10]=out_inst2[10] out2[11]=out_inst2[11] out2[12]=out_inst2[12] out2[13]=out_inst2[13] out2[14]=out_inst2[14] out2[15]=out_inst2[15] we1=clock we2=clock
.param ADDR_WIDTH 00000000000000000000000000001000
.param DATA_WIDTH 00000000000000000000000000010000
.names out_inst1[0] value_out1[0]
1 1
.names out_inst1[1] value_out1[1]
1 1
.names out_inst1[2] value_out1[2]
1 1
.names out_inst1[3] value_out1[3]
1 1
.names out_inst1[4] value_out1[4]
1 1
.names out_inst1[5] value_out1[5]
1 1
.names out_inst1[6] value_out1[6]
1 1
.names out_inst1[7] value_out1[7]
1 1
.names out_inst1[8] value_out1[8]
1 1
.names out_inst1[9] value_out1[9]
1 1
.names out_inst1[10] value_out1[10]
1 1
.names out_inst1[11] value_out1[11]
1 1
.names out_inst1[12] value_out1[12]
1 1
.names out_inst1[13] value_out1[13]
1 1
.names out_inst1[14] value_out1[14]
1 1
.names out_inst1[15] value_out1[15]
1 1
.names out_inst2[0] value_out2[0]
1 1
.names out_inst2[1] value_out2[1]
1 1
.names out_inst2[2] value_out2[2]
1 1
.names out_inst2[3] value_out2[3]
1 1
.names out_inst2[4] value_out2[4]
1 1
.names out_inst2[5] value_out2[5]
1 1
.names out_inst2[6] value_out2[6]
1 1
.names out_inst2[7] value_out2[7]
1 1
.names out_inst2[8] value_out2[8]
1 1
.names out_inst2[9] value_out2[9]
1 1
.names out_inst2[10] value_out2[10]
1 1
.names out_inst2[11] value_out2[11]
1 1
.names out_inst2[12] value_out2[12]
1 1
.names out_inst2[13] value_out2[13]
1 1
.names out_inst2[14] value_out2[14]
1 1
.names out_inst2[15] value_out2[15]
1 1
.end
