GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\centerctrl.v'
Analyzing Verilog file 'D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\gowin_prom\ascii_prom.v'
Analyzing Verilog file 'D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\lcd_init.v'
Analyzing Verilog file 'D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\lcd_show_char.v'
Analyzing Verilog file 'D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\lcd_write.v'
Analyzing Verilog file 'D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\show_string_number_ctrl.v'
Analyzing Verilog file 'D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\spi_st7735lcd.v'
Undeclared symbol '_sys_rst_n', assumed default net type 'wire'("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\spi_st7735lcd.v":54)
Compiling module 'spi_st7735lcd'("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\spi_st7735lcd.v":16)
Compiling module 'Gowin_rPLL'("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'lcd_init'("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\lcd_init.v":7)
Compiling module 'muxcontrol'("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\centerctrl.v":6)
Compiling module 'lcd_write(HALFBASE='d0)'("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\lcd_write.v":7)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\spi_st7735lcd.v":132)
Compiling module 'show_string_number_ctrl'("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\show_string_number_ctrl.v":16)
WARN  (EX3834) : Case condition never applies("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\show_string_number_ctrl.v":329)
WARN  (EX3834) : Case condition never applies("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\show_string_number_ctrl.v":330)
WARN  (EX3834) : Case condition never applies("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\show_string_number_ctrl.v":331)
WARN  (EX3834) : Case condition never applies("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\show_string_number_ctrl.v":332)
WARN  (EX3834) : Case condition never applies("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\show_string_number_ctrl.v":405)
WARN  (EX3834) : Case condition never applies("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\show_string_number_ctrl.v":406)
WARN  (EX3834) : Case condition never applies("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\show_string_number_ctrl.v":407)
WARN  (EX3834) : Case condition never applies("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\show_string_number_ctrl.v":408)
Compiling module 'lcd_show_char'("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\lcd_show_char.v":6)
Compiling module 'ascii_pROM'("D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\src\gowin_prom\ascii_prom.v":10)
NOTE  (EX0101) : Current top module is "spi_st7735lcd"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\impl\gwsynthesis\SPIlcd_prj.vg" completed
[100%] Generate report file "D:\CourseMaterials\Hardware\Proj\GwFPGAspi_st7735lcd_v2\impl\gwsynthesis\SPIlcd_prj_syn.rpt.html" completed
GowinSynthesis finish
