
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 401.023 ; gain = 94.320
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [F:/Desk/RandomX_normal/RandomX_normal.srcs/sources_1/new/Top.v:22]
INFO: [Synth 8-638] synthesizing module 'RandomX_Rom' [f:/Desk/RandomX_normal/RandomX_normal.srcs/sources_1/ip/RandomX_Rom/synth/RandomX_Rom.vhd:66]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: RandomX_Rom.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'f:/Desk/RandomX_normal/RandomX_normal.srcs/sources_1/ip/RandomX_Rom/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [f:/Desk/RandomX_normal/RandomX_normal.srcs/sources_1/ip/RandomX_Rom/synth/RandomX_Rom.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'RandomX_Rom' (4#1) [f:/Desk/RandomX_normal/RandomX_normal.srcs/sources_1/ip/RandomX_Rom/synth/RandomX_Rom.vhd:66]
INFO: [Synth 8-638] synthesizing module 'RandomX_normal' [F:/Desk/RandomX_normal/RandomX_normal.srcs/sources_1/new/RandomX_normal.v:21]
INFO: [Synth 8-256] done synthesizing module 'RandomX_normal' (5#1) [F:/Desk/RandomX_normal/RandomX_normal.srcs/sources_1/new/RandomX_normal.v:21]
INFO: [Synth 8-256] done synthesizing module 'Top' (6#1) [F:/Desk/RandomX_normal/RandomX_normal.srcs/sources_1/new/Top.v:22]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[7]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[6]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[5]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[4]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[3]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[2]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[0]
WARNING: [Synth 8-3331] design rom has unconnected port clk
WARNING: [Synth 8-3331] design rom has unconnected port qspo_ce
WARNING: [Synth 8-3331] design rom has unconnected port qspo_rst
WARNING: [Synth 8-3331] design rom has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port d[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port dpra[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port we
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port i_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth has unconnected port qdpo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpra[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port we
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port i_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo_srst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 454.602 ; gain = 147.898
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 454.602 ; gain = 147.898
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Desk/RandomX_normal/RandomX_normal.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Desk/RandomX_normal/RandomX_normal.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 811.297 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 811.297 ; gain = 504.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 811.297 ; gain = 504.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ROM_NEW. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 811.297 ; gain = 504.594
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "v" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [F:/Desk/RandomX_normal/RandomX_normal.srcs/sources_1/new/RandomX_normal.v:134]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [F:/Desk/RandomX_normal/RandomX_normal.srcs/sources_1/new/Top.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 811.297 ; gain = 504.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      8 Bit         XORs := 32    
+---Registers : 
	                8 Bit    Registers := 33    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 61    
	   5 Input      8 Bit        Muxes := 15    
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module RandomX_normal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 16    
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 32    
+---Registers : 
	                8 Bit    Registers := 33    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 61    
	   5 Input      8 Bit        Muxes := 15    
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [F:/Desk/RandomX_normal/RandomX_normal.srcs/sources_1/new/RandomX_normal.v:134]
WARNING: [Synth 8-6014] Unused sequential element addr_reg was removed.  [F:/Desk/RandomX_normal/RandomX_normal.srcs/sources_1/new/Top.v:35]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port dpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qspo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port qdpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12 has unconnected port d[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[15][4]' (FDRE) to 'random_data/m_reg[15][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[15][5]' (FDRE) to 'random_data/m_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[15][6]' (FDRE) to 'random_data/m_reg[15][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[15][7] )
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[14][4]' (FDRE) to 'random_data/m_reg[14][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[14][5]' (FDRE) to 'random_data/m_reg[14][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[14][6]' (FDRE) to 'random_data/m_reg[14][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[14][7] )
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[13][4]' (FDRE) to 'random_data/m_reg[13][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[13][5]' (FDRE) to 'random_data/m_reg[13][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[13][6]' (FDRE) to 'random_data/m_reg[13][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[13][7] )
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[12][4]' (FDRE) to 'random_data/m_reg[12][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[12][5]' (FDRE) to 'random_data/m_reg[12][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[12][6]' (FDRE) to 'random_data/m_reg[12][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[12][7] )
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[11][4]' (FDRE) to 'random_data/m_reg[11][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[11][5]' (FDRE) to 'random_data/m_reg[11][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[11][6]' (FDRE) to 'random_data/m_reg[11][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[11][7] )
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[10][4]' (FDRE) to 'random_data/m_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[10][5]' (FDRE) to 'random_data/m_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[10][6]' (FDRE) to 'random_data/m_reg[10][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[10][7] )
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[9][4]' (FDRE) to 'random_data/m_reg[9][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[9][5]' (FDRE) to 'random_data/m_reg[9][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[9][6]' (FDRE) to 'random_data/m_reg[9][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[9][7] )
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[5][4]' (FDRE) to 'random_data/m_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[5][5]' (FDRE) to 'random_data/m_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[5][6]' (FDRE) to 'random_data/m_reg[5][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[5][7] )
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[4][4]' (FDRE) to 'random_data/m_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[4][5]' (FDRE) to 'random_data/m_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[4][6]' (FDRE) to 'random_data/m_reg[4][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[4][7] )
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[7][4]' (FDRE) to 'random_data/m_reg[7][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[7][5]' (FDRE) to 'random_data/m_reg[7][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[7][6]' (FDRE) to 'random_data/m_reg[7][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[7][7] )
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[6][4]' (FDRE) to 'random_data/m_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[6][5]' (FDRE) to 'random_data/m_reg[6][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[6][6]' (FDRE) to 'random_data/m_reg[6][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[6][7] )
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[8][4]' (FDRE) to 'random_data/m_reg[8][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[8][5]' (FDRE) to 'random_data/m_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[8][6]' (FDRE) to 'random_data/m_reg[8][7]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[1][4]' (FDRE) to 'random_data/m_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[1][5]' (FDRE) to 'random_data/m_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[1][6]' (FDRE) to 'random_data/m_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[0][4]' (FDRE) to 'random_data/m_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[0][5]' (FDRE) to 'random_data/m_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[0][6]' (FDRE) to 'random_data/m_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[8][7] )
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[3][4]' (FDRE) to 'random_data/m_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[3][5]' (FDRE) to 'random_data/m_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[3][6]' (FDRE) to 'random_data/m_reg[3][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[3][7] )
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[2][4]' (FDRE) to 'random_data/m_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[2][5]' (FDRE) to 'random_data/m_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'random_data/m_reg[2][6]' (FDRE) to 'random_data/m_reg[2][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_data/m_reg[2][7] )
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[9][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[8][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[1][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[0][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[14][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[7][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[6][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[15][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[12][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[5][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[4][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[13][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[10][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[3][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[2][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[11][7]) is unused and will be removed from module Top.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\random_data/m_reg[15][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\random_data/m_reg[15][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\random_data/m_reg[15][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\random_data/m_reg[15][3] )
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[15][3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[15][2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[15][1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (random_data/m_reg[15][0]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 811.297 ; gain = 504.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                           | Depth x Width | Implemented As | 
+---------------------+------------------------------------------------------+---------------+----------------+
|rom                  | rom[15]                                              | 16x5          | LUT            | 
|dist_mem_gen_v8_0_12 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[15] | 16x5          | LUT            | 
+---------------------+------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 817.520 ; gain = 510.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 818.188 ; gain = 511.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 841.277 ; gain = 534.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 841.277 ; gain = 534.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 841.277 ; gain = 534.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 841.277 ; gain = 534.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 841.277 ; gain = 534.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 841.277 ; gain = 534.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 841.277 ; gain = 534.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    72|
|3     |LUT1   |     3|
|4     |LUT2   |    15|
|5     |LUT3   |   160|
|6     |LUT4   |   143|
|7     |LUT5   |   154|
|8     |LUT6   |   203|
|9     |MUXF7  |    16|
|10    |FDCE   |     4|
|11    |FDRE   |   209|
|12    |IBUF   |     2|
|13    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+--------------+---------------------+------+
|      |Instance      |Module               |Cells |
+------+--------------+---------------------+------+
|1     |top           |                     |  1004|
|2     |  ROM_NEW     |RandomX_Rom          |     1|
|3     |    U0        |dist_mem_gen_v8_0_12 |     1|
|4     |  random_data |RandomX_normal       |   970|
+------+--------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 841.277 ; gain = 534.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 841.277 ; gain = 177.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 841.277 ; gain = 534.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 844.195 ; gain = 548.969
INFO: [Common 17-1381] The checkpoint 'F:/Desk/RandomX_normal/RandomX_normal.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 844.195 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 21 23:17:42 2021...
