#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\alial\scoop\apps\iverilog\current\lib\ivl\system.vpi";
:vpi_module "C:\Users\alial\scoop\apps\iverilog\current\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\alial\scoop\apps\iverilog\current\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\alial\scoop\apps\iverilog\current\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\alial\scoop\apps\iverilog\current\lib\ivl\va_math.vpi";
S_0000025badcab4d0 .scope module, "alu_control_tb" "alu_control_tb" 2 3;
 .timescale -9 -12;
v0000025badbec790_0 .var "ALUOp", 1 0;
v0000025badbec830_0 .net "alu_control", 3 0, v0000025badbb6b80_0;  1 drivers
v0000025badbec8d0_0 .var "funct3", 2 0;
v0000025badbec970_0 .var "funct7_5", 0 0;
S_0000025badbec600 .scope module, "uut" "alu_control" 2 10, 3 1 0, S_0000025badcab4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /OUTPUT 4 "alu_control";
v0000025badbb6f30_0 .net "ALUOp", 1 0, v0000025badbec790_0;  1 drivers
v0000025badbb6b80_0 .var "alu_control", 3 0;
v0000025badcab660_0 .net "funct3", 2 0, v0000025badbec8d0_0;  1 drivers
v0000025badcabed0_0 .net "funct7_5", 0 0, v0000025badbec970_0;  1 drivers
E_0000025badbdbf20 .event anyedge, v0000025badbb6f30_0, v0000025badcabed0_0, v0000025badcab660_0;
    .scope S_0000025badbec600;
T_0 ;
    %wait E_0000025badbdbf20;
    %load/vec4 v0000025badbb6f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000025badcabed0_0;
    %load/vec4 v0000025badcab660_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.17;
T_0.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.17;
T_0.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.17;
T_0.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.17;
T_0.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.17;
T_0.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.17;
T_0.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.17;
T_0.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.17;
T_0.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.17;
T_0.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.17;
T_0.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000025badcab660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.27;
T_0.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.27;
T_0.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.27;
T_0.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.27;
T_0.21 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.27;
T_0.22 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.27;
T_0.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.27;
T_0.24 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.27;
T_0.25 ;
    %load/vec4 v0000025badcabed0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.28, 8;
    %pushi/vec4 13, 0, 4;
    %jmp/1 T_0.29, 8;
T_0.28 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_0.29, 8;
 ; End of false expr.
    %blend;
T_0.29;
    %store/vec4 v0000025badbb6b80_0, 0, 4;
    %jmp T_0.27;
T_0.27 ;
    %pop/vec4 1;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000025badcab4d0;
T_1 ;
    %vpi_call 2 18 "$dumpfile", "sim/alu_control.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025badcab4d0 {0 0 0};
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000025badbec790_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025badbec8d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025badbec970_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000025badbec790_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025badbec8d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025badbec970_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000025badbec790_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000025badbec8d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025badbec970_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000025badbec790_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000025badbec8d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025badbec970_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000025badbec790_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000025badbec8d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025badbec970_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000025badbec790_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025badbec8d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025badbec970_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000025badbec790_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000025badbec8d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025badbec970_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000025badbec790_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000025badbec8d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025badbec970_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000025badbec790_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000025badbec8d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025badbec970_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000025badbec790_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025badbec8d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025badbec970_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000025badbec790_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000025badbec8d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025badbec970_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench/alu_control_tb.v";
    "src/alu_control.v";
