{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522359994737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522359994750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 29 17:46:34 2018 " "Processing started: Thu Mar 29 17:46:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522359994750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522359994750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips2 -c mips2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips2 -c mips2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522359994750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522359995777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522359995777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_mapped/memory_mapped.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_mapped/memory_mapped.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_mapped-memory_mapped_IO " "Found design unit 1: memory_mapped-memory_mapped_IO" {  } { { "Memory_mapped/memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Memory_mapped/memory_mapped.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014229 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_mapped " "Found entity 1: memory_mapped" {  } { { "Memory_mapped/memory_mapped.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/Memory_mapped/memory_mapped.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360014229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu/memory_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_alu/memory_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_module-SYN " "Found design unit 1: memory_module-SYN" {  } { { "mips_alu/memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/mips_alu/memory_module.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014233 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_module " "Found entity 1: memory_module" {  } { { "mips_alu/memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/mips_alu/memory_module.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360014233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_alu/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-behavior " "Found design unit 1: mips-behavior" {  } { { "mips_alu/mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/mips_alu/mips.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014234 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips_alu/mips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/mips_alu/mips.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360014234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu/mips_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_alu/mips_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_alu-arch " "Found design unit 1: mips_alu-arch" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/mips_alu/mips_alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014239 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_alu " "Found entity 1: mips_alu" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/mips_alu/mips_alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360014239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_control/mips_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_control/mips_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_control-Behavior " "Found design unit 1: mips_control-Behavior" {  } { { "mips_control/mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/mips_control/mips_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014243 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_control " "Found entity 1: mips_control" {  } { { "mips_control/mips_control.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/mips_control/mips_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360014243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_register_file/mips_register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_register_file/mips_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_register_file-arch " "Found design unit 1: mips_register_file-arch" {  } { { "mips_register_file/mips_register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/mips_register_file/mips_register_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014247 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_register_file " "Found entity 1: mips_register_file" {  } { { "mips_register_file/mips_register_file.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/mips_register_file/mips_register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360014247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg/rom1port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcreg/rom1port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1port-SYN " "Found design unit 1: rom1port-SYN" {  } { { "PCReg/ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/PCReg/ROM1PORT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014256 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1PORT " "Found entity 1: ROM1PORT" {  } { { "PCReg/ROM1PORT.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/PCReg/ROM1PORT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360014256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcreg/pcreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcreg/pcreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCReg-Behavior " "Found design unit 1: PCReg-Behavior" {  } { { "PCReg/PCReg.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/PCReg/PCReg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014261 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCReg " "Found entity 1: PCReg" {  } { { "PCReg/PCReg.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/PCReg/PCReg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360014261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign-ext/signextimm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign-ext/signextimm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtImm-arch " "Found design unit 1: signExtImm-arch" {  } { { "sign-Ext/signExtImm.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/sign-Ext/signExtImm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014265 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtImm " "Found entity 1: signExtImm" {  } { { "sign-Ext/signExtImm.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/sign-Ext/signExtImm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360014265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory_module-SYN " "Found design unit 1: data_memory_module-SYN" {  } { { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/data_memory_module.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014269 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory_module " "Found entity 1: data_memory_module" {  } { { "data_memory_module.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/data_memory_module.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360014269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-topArch " "Found design unit 1: top_level-topArch" {  } { { "top_level.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/top_level.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014272 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/top_level.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522360014272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360014272 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" TopLevelMips.vhd(78) " "VHDL syntax error at TopLevelMips.vhd(78) near text \"END\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "TopLevelMips.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/TopLevelMips.vhd" 78 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360014277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevelmips.vhd 0 0 " "Found 0 design units, including 0 entities, in source file toplevelmips.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360014277 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "mips_alu work mips_alu.vhd(8) " "VHDL Primary Unit Declaration error at mips_alu.vhd(8): primary unit \"mips_alu\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/mips_alu.vhd" 8 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1522360014280 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "mips_alu mips_alu.vhd(8) " "HDL error at mips_alu.vhd(8): see declaration for object \"mips_alu\"" {  } { { "mips_alu/mips_alu.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_9/mips_alu/mips_alu.vhd" 8 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522360014280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mips_alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360014281 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522360014559 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 29 17:46:54 2018 " "Processing ended: Thu Mar 29 17:46:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522360014559 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522360014559 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522360014559 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360014559 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522360015290 ""}
