// Seed: 1342097780
module module_0 (
    output wand id_0,
    output tri id_1,
    input uwire id_2,
    output wire id_3,
    input tri0 id_4,
    output wand id_5,
    input wand id_6,
    input tri id_7
    , id_20,
    input wor id_8
    , id_21,
    input wand id_9,
    output uwire id_10,
    output wire id_11,
    input uwire id_12,
    input tri1 id_13,
    output wor id_14,
    input wand id_15,
    input supply1 id_16,
    input wand id_17,
    input wand id_18
);
  wire id_22;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd63,
    parameter id_4 = 32'd99,
    parameter id_8 = 32'd81
) (
    output tri id_0,
    output wand id_1,
    input tri0 _id_2,
    input wire id_3,
    input uwire _id_4,
    output tri0 id_5,
    output wor id_6,
    output tri1 id_7,
    input supply0 _id_8,
    output tri0 id_9
);
  module_0 modCall_1 (
      id_5,
      id_7,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_5,
      id_6,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_8 = 0;
  wire id_11;
  wire [~  id_4 : id_8] id_12[id_2 : -1];
endmodule
