Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar  4 14:53:44 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_cotrol/u_clock_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.168        0.000                      0                   18        0.487        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.168        0.000                      0                   18        0.487        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 1.014ns (26.163%)  route 2.862ns (73.837%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  U_cotrol/u_clock_div/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.680     6.342    U_cotrol/u_clock_div/r_counter[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.466 r  U_cotrol/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.667     7.134    U_cotrol/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_cotrol/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.491     7.748    U_cotrol/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.872 f  U_cotrol/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.024     8.896    U_cotrol/u_clock_div/r_clk
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.020 r  U_cotrol/u_clock_div/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.020    U_cotrol/u_clock_div/r_counter_0[14]
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.506    14.847    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.079    15.188    U_cotrol/u_clock_div/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.178ns  (required time - arrival time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 1.043ns (26.712%)  route 2.862ns (73.288%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  U_cotrol/u_clock_div/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.680     6.342    U_cotrol/u_clock_div/r_counter[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.466 r  U_cotrol/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.667     7.134    U_cotrol/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_cotrol/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.491     7.748    U_cotrol/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.872 f  U_cotrol/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.024     8.896    U_cotrol/u_clock_div/r_clk
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.153     9.049 r  U_cotrol/u_clock_div/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.049    U_cotrol/u_clock_div/r_counter_0[16]
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.506    14.847    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[16]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.118    15.227    U_cotrol/u_clock_div/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  6.178    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 1.014ns (27.376%)  route 2.690ns (72.624%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  U_cotrol/u_clock_div/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.680     6.342    U_cotrol/u_clock_div/r_counter[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.466 r  U_cotrol/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.667     7.134    U_cotrol/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_cotrol/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.491     7.748    U_cotrol/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.872 f  U_cotrol/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.852     8.724    U_cotrol/u_clock_div/r_clk
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.848 r  U_cotrol/u_clock_div/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     8.848    U_cotrol/u_clock_div/r_counter_0[3]
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[3]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.032    15.113    U_cotrol/u_clock_div/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.014ns (27.413%)  route 2.685ns (72.587%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  U_cotrol/u_clock_div/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.680     6.342    U_cotrol/u_clock_div/r_counter[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.466 r  U_cotrol/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.667     7.134    U_cotrol/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_cotrol/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.491     7.748    U_cotrol/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.872 f  U_cotrol/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.847     8.719    U_cotrol/u_clock_div/r_clk
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.124     8.843 r  U_cotrol/u_clock_div/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.843    U_cotrol/u_clock_div/r_counter_0[2]
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[2]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.031    15.112    U_cotrol/u_clock_div/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.282ns  (required time - arrival time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.890ns (25.072%)  route 2.660ns (74.928%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 f  U_cotrol/u_clock_div/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.680     6.342    U_cotrol/u_clock_div/r_counter[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.466 f  U_cotrol/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.667     7.134    U_cotrol/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.258 f  U_cotrol/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.491     7.748    U_cotrol/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  U_cotrol/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.822     8.694    U_cotrol/u_clock_div/r_clk
    SLICE_X61Y25         FDCE                                         r  U_cotrol/u_clock_div/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X61Y25         FDCE                                         r  U_cotrol/u_clock_div/r_clk_reg/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)       -0.105    14.976    U_cotrol/u_clock_div/r_clk_reg
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  6.282    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.044ns (27.997%)  route 2.685ns (72.003%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  U_cotrol/u_clock_div/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.680     6.342    U_cotrol/u_clock_div/r_counter[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.466 r  U_cotrol/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.667     7.134    U_cotrol/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_cotrol/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.491     7.748    U_cotrol/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.872 f  U_cotrol/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.847     8.719    U_cotrol/u_clock_div/r_clk
    SLICE_X59Y25         LUT2 (Prop_lut2_I0_O)        0.154     8.873 r  U_cotrol/u_clock_div/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     8.873    U_cotrol/u_clock_div/r_counter_0[4]
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.501    14.842    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[4]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.075    15.156    U_cotrol/u_clock_div/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.014ns (27.284%)  route 2.703ns (72.716%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  U_cotrol/u_clock_div/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.680     6.342    U_cotrol/u_clock_div/r_counter[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.466 r  U_cotrol/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.667     7.134    U_cotrol/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_cotrol/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.491     7.748    U_cotrol/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.872 f  U_cotrol/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.865     8.737    U_cotrol/u_clock_div/r_clk
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.124     8.861 r  U_cotrol/u_clock_div/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.861    U_cotrol/u_clock_div/r_counter_0[6]
    SLICE_X60Y27         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y27         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[6]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.079    15.163    U_cotrol/u_clock_div/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 1.043ns (27.847%)  route 2.703ns (72.153%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  U_cotrol/u_clock_div/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.680     6.342    U_cotrol/u_clock_div/r_counter[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.466 r  U_cotrol/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.667     7.134    U_cotrol/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_cotrol/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.491     7.748    U_cotrol/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.872 f  U_cotrol/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.865     8.737    U_cotrol/u_clock_div/r_clk
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.153     8.890 r  U_cotrol/u_clock_div/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.890    U_cotrol/u_clock_div/r_counter_0[8]
    SLICE_X60Y27         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.845    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y27         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[8]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.118    15.202    U_cotrol/u_clock_div/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.315ns  (required time - arrival time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.014ns (27.210%)  route 2.713ns (72.790%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  U_cotrol/u_clock_div/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.680     6.342    U_cotrol/u_clock_div/r_counter[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.466 r  U_cotrol/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.667     7.134    U_cotrol/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_cotrol/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.491     7.748    U_cotrol/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.872 f  U_cotrol/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.875     8.747    U_cotrol/u_clock_div/r_clk
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.124     8.871 r  U_cotrol/u_clock_div/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.871    U_cotrol/u_clock_div/r_counter_0[10]
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.506    14.847    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[10]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.077    15.186    U_cotrol/u_clock_div/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  6.315    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.038ns (27.675%)  route 2.713ns (72.325%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.623     5.144    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.518     5.662 r  U_cotrol/u_clock_div/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.680     6.342    U_cotrol/u_clock_div/r_counter[14]
    SLICE_X60Y28         LUT4 (Prop_lut4_I2_O)        0.124     6.466 r  U_cotrol/u_clock_div/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.667     7.134    U_cotrol/u_clock_div/r_counter[16]_i_5_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_cotrol/u_clock_div/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.491     7.748    U_cotrol/u_clock_div/r_counter[16]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.872 f  U_cotrol/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.875     8.747    U_cotrol/u_clock_div/r_clk
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.148     8.895 r  U_cotrol/u_clock_div/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.895    U_cotrol/u_clock_div/r_counter_0[12]
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.506    14.847    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[12]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.118    15.227    U_cotrol/u_clock_div/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  6.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.381ns (62.691%)  route 0.227ns (37.309%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U_cotrol/u_clock_div/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.061     1.692    U_cotrol/u_clock_div/r_counter[14]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.802 r  U_cotrol/u_clock_div/r_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.166     1.968    U_cotrol/u_clock_div/r_counter0_carry__2_n_6
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.107     2.075 r  U_cotrol/u_clock_div/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.075    U_cotrol/u_clock_div/r_counter_0[14]
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.852     1.979    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y28         FDCE (Hold_fdce_C_D)         0.121     1.588    U_cotrol/u_clock_div/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.234ns (33.241%)  route 0.470ns (66.759%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  U_cotrol/u_clock_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.289     1.894    U_cotrol/u_clock_div/r_counter[3]
    SLICE_X59Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.939 f  U_cotrol/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.181     2.120    U_cotrol/u_clock_div/r_clk
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.048     2.168 r  U_cotrol/u_clock_div/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.168    U_cotrol/u_clock_div/r_counter_0[9]
    SLICE_X60Y27         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.851     1.978    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y27         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[9]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.131     1.611    U_cotrol/u_clock_div/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.234ns (33.053%)  route 0.474ns (66.947%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  U_cotrol/u_clock_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.289     1.894    U_cotrol/u_clock_div/r_counter[3]
    SLICE_X59Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.939 f  U_cotrol/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.185     2.124    U_cotrol/u_clock_div/r_clk
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.048     2.172 r  U_cotrol/u_clock_div/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.172    U_cotrol/u_clock_div/r_counter_0[7]
    SLICE_X60Y27         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.851     1.978    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y27         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[7]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.131     1.611    U_cotrol/u_clock_div/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.467ns (67.251%)  route 0.227ns (32.749%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U_cotrol/u_clock_div/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.061     1.692    U_cotrol/u_clock_div/r_counter[14]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197     1.889 r  U_cotrol/u_clock_div/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.166     2.056    U_cotrol/u_clock_div/r_counter0_carry__2_n_5
    SLICE_X60Y28         LUT2 (Prop_lut2_I1_O)        0.106     2.162 r  U_cotrol/u_clock_div/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.162    U_cotrol/u_clock_div/r_counter_0[15]
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.852     1.979    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y28         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[15]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y28         FDCE (Hold_fdce_C_D)         0.131     1.598    U_cotrol/u_clock_div/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.231ns (32.955%)  route 0.470ns (67.045%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  U_cotrol/u_clock_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.289     1.894    U_cotrol/u_clock_div/r_counter[3]
    SLICE_X59Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.939 f  U_cotrol/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.181     2.120    U_cotrol/u_clock_div/r_clk
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.165 r  U_cotrol/u_clock_div/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.165    U_cotrol/u_clock_div/r_counter_0[11]
    SLICE_X60Y27         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.851     1.978    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y27         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[11]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.120     1.600    U_cotrol/u_clock_div/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.231ns (32.768%)  route 0.474ns (67.232%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  U_cotrol/u_clock_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.289     1.894    U_cotrol/u_clock_div/r_counter[3]
    SLICE_X59Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.939 f  U_cotrol/u_clock_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.185     2.124    U_cotrol/u_clock_div/r_clk
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.169 r  U_cotrol/u_clock_div/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.169    U_cotrol/u_clock_div/r_counter_0[5]
    SLICE_X60Y27         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.851     1.978    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y27         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[5]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.121     1.601    U_cotrol/u_clock_div/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.360ns (53.264%)  route 0.316ns (46.736%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_cotrol/u_clock_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.215     1.820    U_cotrol/u_clock_div/r_counter[3]
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.931 r  U_cotrol/u_clock_div/r_counter0_carry/O[2]
                         net (fo=1, routed)           0.101     2.032    U_cotrol/u_clock_div/r_counter0_carry_n_5
    SLICE_X59Y25         LUT2 (Prop_lut2_I1_O)        0.108     2.140 r  U_cotrol/u_clock_div/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.140    U_cotrol/u_clock_div/r_counter_0[3]
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[3]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.092     1.556    U_cotrol/u_clock_div/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.358ns (52.570%)  route 0.323ns (47.430%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_cotrol/u_clock_div/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.139     1.744    U_cotrol/u_clock_div/r_counter[2]
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.854 r  U_cotrol/u_clock_div/r_counter0_carry/O[1]
                         net (fo=1, routed)           0.184     2.038    U_cotrol/u_clock_div/r_counter0_carry_n_6
    SLICE_X59Y25         LUT2 (Prop_lut2_I1_O)        0.107     2.145 r  U_cotrol/u_clock_div/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.145    U_cotrol/u_clock_div/r_counter_0[2]
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X59Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[2]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.092     1.556    U_cotrol/u_clock_div/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.185ns (30.771%)  route 0.416ns (69.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.581     1.464    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X58Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 f  U_cotrol/u_clock_div/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.291     1.896    U_cotrol/u_clock_div/r_counter[0]
    SLICE_X59Y25         LUT1 (Prop_lut1_I0_O)        0.044     1.940 r  U_cotrol/u_clock_div/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.125     2.065    U_cotrol/u_clock_div/r_counter_0[0]
    SLICE_X58Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.848     1.975    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X58Y25         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[0]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y25         FDCE (Hold_fdce_C_D)         0.008     1.472    U_cotrol/u_clock_div/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 U_cotrol/u_clock_div/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_cotrol/u_clock_div/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.381ns (53.140%)  route 0.336ns (46.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.584     1.467    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y27         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U_cotrol/u_clock_div/r_counter_reg[6]/Q
                         net (fo=2, routed)           0.114     1.745    U_cotrol/u_clock_div/r_counter[6]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.855 r  U_cotrol/u_clock_div/r_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.222     2.077    U_cotrol/u_clock_div/r_counter0_carry__0_n_6
    SLICE_X60Y27         LUT2 (Prop_lut2_I1_O)        0.107     2.184 r  U_cotrol/u_clock_div/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.184    U_cotrol/u_clock_div/r_counter_0[6]
    SLICE_X60Y27         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.851     1.978    U_cotrol/u_clock_div/r_counter_reg[16]_0
    SLICE_X60Y27         FDCE                                         r  U_cotrol/u_clock_div/r_counter_reg[6]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.121     1.588    U_cotrol/u_clock_div/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.596    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   U_cotrol/u_clock_div/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   U_cotrol/u_clock_div/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   U_cotrol/u_clock_div/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   U_cotrol/u_clock_div/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   U_cotrol/u_clock_div/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   U_cotrol/u_clock_div/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   U_cotrol/u_clock_div/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   U_cotrol/u_clock_div/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   U_cotrol/u_clock_div/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   U_cotrol/u_clock_div/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   U_cotrol/u_clock_div/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   U_cotrol/u_clock_div/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   U_cotrol/u_clock_div/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   U_cotrol/u_clock_div/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   U_cotrol/u_clock_div/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   U_cotrol/u_clock_div/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   U_cotrol/u_clock_div/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   U_cotrol/u_clock_div/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   U_cotrol/u_clock_div/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   U_cotrol/u_clock_div/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   U_cotrol/u_clock_div/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   U_cotrol/u_clock_div/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   U_cotrol/u_clock_div/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   U_cotrol/u_clock_div/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   U_cotrol/u_clock_div/r_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   U_cotrol/u_clock_div/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   U_cotrol/u_clock_div/r_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   U_cotrol/u_clock_div/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y25   U_cotrol/u_clock_div/r_counter_reg[3]/C



