#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov 14 16:53:26 2019
# Process ID: 21814
# Current directory: /home/yao/Class/FPGA/project/lab5/lab5.runs/design_1_mem_control_0_1_synth_1
# Command line: vivado -log design_1_mem_control_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mem_control_0_1.tcl
# Log file: /home/yao/Class/FPGA/project/lab5/lab5.runs/design_1_mem_control_0_1_synth_1/design_1_mem_control_0_1.vds
# Journal file: /home/yao/Class/FPGA/project/lab5/lab5.runs/design_1_mem_control_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_mem_control_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yao/Class/FPGA/IP/lab5'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yao/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_mem_control_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21881 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1384.367 ; gain = 1.891 ; free physical = 264 ; free virtual = 4986
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_mem_control_0_1' [/home/yao/Class/FPGA/project/lab5/lab5.srcs/sources_1/bd/design_1/ip/design_1_mem_control_0_1_1/synth/design_1_mem_control_0_1.v:56]
INFO: [Synth 8-6157] synthesizing module 'mem_control_v1_0' [/home/yao/Class/FPGA/project/lab5/lab5.srcs/sources_1/bd/design_1/ipshared/e938/hdl/mem_control_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mem_control_v1_0_S00_AXI' [/home/yao/Class/FPGA/project/lab5/lab5.srcs/sources_1/bd/design_1/ipshared/e938/hdl/mem_control_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/yao/Class/FPGA/project/lab5/lab5.srcs/sources_1/bd/design_1/ipshared/e938/hdl/mem_control_v1_0_S00_AXI.v:237]
INFO: [Synth 8-226] default block is never used [/home/yao/Class/FPGA/project/lab5/lab5.srcs/sources_1/bd/design_1/ipshared/e938/hdl/mem_control_v1_0_S00_AXI.v:378]
INFO: [Synth 8-6157] synthesizing module 'memory_ctrl' [/home/yao/Class/FPGA/project/lab5/lab5.srcs/sources_1/bd/2019_FPGA_Design_Group8/lab5/memory_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'memory_ctrl' (1#1) [/home/yao/Class/FPGA/project/lab5/lab5.srcs/sources_1/bd/2019_FPGA_Design_Group8/lab5/memory_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_control_v1_0_S00_AXI' (2#1) [/home/yao/Class/FPGA/project/lab5/lab5.srcs/sources_1/bd/design_1/ipshared/e938/hdl/mem_control_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mem_control_v1_0' (3#1) [/home/yao/Class/FPGA/project/lab5/lab5.srcs/sources_1/bd/design_1/ipshared/e938/hdl/mem_control_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mem_control_0_1' (4#1) [/home/yao/Class/FPGA/project/lab5/lab5.srcs/sources_1/bd/design_1/ip/design_1_mem_control_0_1_1/synth/design_1_mem_control_0_1.v:56]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[7]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[6]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[5]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[4]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[3]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[2]
WARNING: [Synth 8-3331] design mem_control_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design mem_control_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design mem_control_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design mem_control_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design mem_control_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design mem_control_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1429.117 ; gain = 46.641 ; free physical = 276 ; free virtual = 4999
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1429.117 ; gain = 46.641 ; free physical = 271 ; free virtual = 4999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1429.117 ; gain = 46.641 ; free physical = 271 ; free virtual = 4999
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1776.156 ; gain = 0.000 ; free physical = 255 ; free virtual = 4740
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1776.156 ; gain = 0.000 ; free physical = 255 ; free virtual = 4740
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1778.156 ; gain = 2.000 ; free physical = 250 ; free virtual = 4736
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 339 ; free virtual = 4824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 339 ; free virtual = 4824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 339 ; free virtual = 4824
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "write_enable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 331 ; free virtual = 4816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memory_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mem_control_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[7]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[6]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[5]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[4]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[3]
WARNING: [Synth 8-3331] design memory_ctrl has unconnected port cmd[2]
WARNING: [Synth 8-3331] design design_1_mem_control_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_mem_control_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_mem_control_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_mem_control_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_mem_control_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_mem_control_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/mem_control_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/mem_control_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/mem_control_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/mem_control_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/mem_control_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/mem_control_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 324 ; free virtual = 4811
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 186 ; free virtual = 4681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 186 ; free virtual = 4681
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 185 ; free virtual = 4680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 185 ; free virtual = 4680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 185 ; free virtual = 4680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 185 ; free virtual = 4680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 185 ; free virtual = 4680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 187 ; free virtual = 4682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 187 ; free virtual = 4682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |     4|
|3     |LUT3 |     1|
|4     |LUT4 |    17|
|5     |LUT5 |    30|
|6     |LUT6 |     8|
|7     |FDCE |     4|
|8     |FDRE |   115|
|9     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |   183|
|2     |  inst                            |mem_control_v1_0         |   183|
|3     |    mem_control_v1_0_S00_AXI_inst |mem_control_v1_0_S00_AXI |   183|
|4     |      m_ctrl1                     |memory_ctrl              |    11|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 187 ; free virtual = 4682
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1778.156 ; gain = 46.641 ; free physical = 245 ; free virtual = 4740
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1778.156 ; gain = 395.680 ; free physical = 245 ; free virtual = 4740
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1792.164 ; gain = 0.000 ; free physical = 177 ; free virtual = 4677
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1792.164 ; gain = 409.797 ; free physical = 233 ; free virtual = 4732
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1792.164 ; gain = 0.000 ; free physical = 233 ; free virtual = 4732
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/yao/Class/FPGA/project/lab5/lab5.runs/design_1_mem_control_0_1_synth_1/design_1_mem_control_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mem_control_0_1, cache-ID = 9a841ff5a4b2a996
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1816.176 ; gain = 0.000 ; free physical = 235 ; free virtual = 4733
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/yao/Class/FPGA/project/lab5/lab5.runs/design_1_mem_control_0_1_synth_1/design_1_mem_control_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_mem_control_0_1_utilization_synth.rpt -pb design_1_mem_control_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 16:53:47 2019...
