// Seed: 4103667804
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    output tri id_5
);
  integer [-1 : ""] id_7;
  parameter id_8 = {1, 1, 1, -1};
  assign id_7 = -1;
  logic id_9 = id_8;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input tri id_2,
    output tri id_3,
    output supply1 id_4
    , id_11,
    input wire id_5,
    input wire id_6,
    output uwire id_7,
    output logic id_8,
    output uwire id_9
);
  assign id_11[""] = -1 != id_6;
  initial if (-1 == -1 && 1) id_8 <= 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1
  );
endmodule
