# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../display_7seg.srcs/sources_1/new/X7segb.vhd" \
"../../../../display_7seg.srcs/sim_1/new/X7segb_tb.vhd" \

# Do not sort compile order
nosort
