#
project b_1to5via layout
I36
I35
I34
I33
I26
I25
I23
I22
I24
I19
I18
I16
I15
I14
#
project nDDYNLATCH layout
I1
#ISCELL
NCSU_TechLib_tsmc03d M1_POLY symbolic
I5
I13
I10
I9
I8
I7
I6
I0
I4
I2
#ISCELL
NCSU_TechLib_tsmc03d M2_M1 symbolic
I3
I27
I32
I17
I29
I11
#ISCELL
NCSU_TechLib_tsmc03d M3_M2 symbolic
I28
I20
