# FPGA ä¸Ž MCU ç®€æ˜“spié€šä¿¡

## 0. Intro

â€‹æœ¬ä»“åº“å®žçŽ°ä¸¤ç§åŸºäºŽSPIçš„FPGAä¸ŽMCUé€šè®¯æ–¹å¼ï¼šç±»SRAMæŽ¥å£ä¸ŽæŒ‡ä»¤è§£æžã€‚

â€‹ä¸è®ºå“ªç§æ–¹å¼ï¼ŒMCUéƒ½æ˜¯é€šè¿‡ä¿®æ”¹FPGAå†…éƒ¨ä¸€äº›æŽ§åˆ¶å¯„å­˜å™¨çš„å€¼å®žçŽ°å¯¹FPGAç¡¬ä»¶çš„æŽ§åˆ¶ã€‚åœ¨ç±»SRAMæŽ¥å£æ–¹å¼ä¸­ï¼Œæ¯ä¸€ä¸ªæŽ§åˆ¶å¯„å­˜å™¨ä¸Žæ•°æ®å¯„å­˜å™¨çš„è¯»å†™éƒ½è¢«åˆ†é…äº†å”¯ä¸€çš„åœ°å€ï¼Œé€šè¿‡æŒ‡å®šåœ°å€ï¼Œå³å¯å®žçŽ°å¯¹ç›®æ ‡å¯„å­˜å™¨çš„è¯»æˆ–å†™æ“ä½œã€‚åœ¨æŒ‡ä»¤è§£æžæ–¹å¼ä¸­ï¼Œåˆ™æ˜¯é€šè¿‡çŠ¶æ€æœºå¯¹MCUå‘é€çš„æŒ‡ä»¤è¿›è¡Œè§£æžï¼Œå®žçŽ°å¯¹ç›®æ ‡å¯„å­˜å™¨çš„è¯»å†™ã€‚

â€‹æœ¬ä»“åº“åˆ†ä¸ºä¸¤ä¸ªéƒ¨åˆ†ï¼Œessentialä¸­å®žçŽ°äº†åŸºæœ¬çš„è¯»å†™åŠŸèƒ½ï¼Œå³å¯„å­˜å™¨çš„è¯»å†™ã€FIFOçš„è¯»å†™ä¸ŽDPRAMçš„è¯»å†™ï¼ŒsimpleDSPä¸­å®žçŽ°äº†ç®€å•çš„æ•°å­—ä¿¡å·å¤„ç†åŠŸèƒ½ï¼ŒåŒ…æ‹¬ä¿¡å·é‡‡æ ·ã€FFTä¸ŽIFFTã€FIRæ»¤æ³¢ã€‚

â€‹å®žéªŒä¸­ä½¿ç”¨äº†Intelçš„IPæ ¸ï¼Œå¹¶æä¾›ç›¸åº”çš„ä»¿çœŸï¼Œå…·ä½“çš„è½¯ç¡¬ä»¶å¹³å°å¦‚ä¸‹è¡¨æ‰€ç¤ºã€‚

| å¹³å°          |                 |
| ----------- |:--------------- |
| FPGA        | EP4CE15         |
| MCU         | STM32F407       |
| **è½¯ä»¶**      |                 |
| Quartus     | 18.1.1 Standard |
| Keil        |                 |
| STM32CubeMX | 6.5.0           |

## 1. ç›®å½•ç»“æž„

**æœ‰çš„æ–‡ä»¶æ‰¾ä¸åˆ°ï¼Œæ˜¯è¿˜æ²¡åšå®Œã€‚**

```
FPGA_MCU_SPI_COM
â”œâ”€â”€ LICENSE
â”œâ”€â”€ README.assertÂ Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â    // READMEä¸­å›¾åƒ
â”œâ”€â”€ README.md
â”œâ”€â”€ essential                       // åŸºç¡€éƒ¨åˆ†
â”‚Â Â  â”œâ”€â”€ alt_ip                      // ä½¿ç”¨åˆ°çš„IPæ ¸
â”‚Â Â  â”œâ”€â”€ Inst_pars                   // æŒ‡ä»¤è§£æžæ–¹å¼
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ RTLÂ Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â Â  // RTLå®žçŽ°
â”‚Â Â  â”‚Â Â  â”œâ”€â”€ mcu_driver              // é©±åŠ¨ç¨‹åº
â”‚Â Â  â”‚Â Â  â””â”€â”€ sim
â”‚Â Â  â”‚Â Â      â”œâ”€â”€ modelsim_prj
â”‚Â Â  â”‚Â Â      â”‚Â Â  â”œâ”€â”€ run.do          // ä»¿çœŸè¿è¡Œè„šæœ¬
â”‚Â Â  â”‚Â Â      â”‚Â Â  â””â”€â”€ wave.do         // æ³¢å½¢è„šæœ¬
â”‚Â Â  â”‚Â Â      â”œâ”€â”€ run.bat             // å¯åŠ¨è„šæœ¬
â”‚Â Â  â”‚Â Â      â””â”€â”€ tb_main.v
â”‚Â Â  â””â”€â”€ sram_like                   // ç±»SRAMæŽ¥å£æ–¹å¼
â”‚Â Â      â”œâ”€â”€ RTL
â”‚Â Â      â”œâ”€â”€ mcu_driver
â”‚Â Â      â””â”€â”€ sim                     // ä¸ŽInst_parsç±»ä¼¼ï¼Œå°±ä¸å±•å¼€äº†
â””â”€â”€ simpleDSP                       // todo
    â”œâ”€â”€ dsp
    â”œâ”€â”€ inst_pars
    â””â”€â”€ sram_like
```

## 2. SPIæ¨¡å—

![](README.assert/diagram_SPI.png)

![](README.assert/wave_SPI.png)

â€‹SPIæ¨¡å—å®žçŽ°äº†spiçš„ä»Žæœºæ¨¡å¼ï¼Œå¹¶ä¸”åªæ”¯æŒmode 0ï¼Œå³ä¸Šå‡æ²¿é‡‡æ ·ä¸‹é™æ²¿åˆ‡æ¢ã€‚é€šè¿‡å¯¹sclã€selç­‰ä¿¡å·çš„é‡‡æ ·ï¼Œåˆ¤æ–­å‡ºè¿™äº›ä¿¡å·çš„ä¸Šå‡ä¸‹é™æ²¿ï¼Œä½œå‡ºç›¸åº”çš„åŠ¨ä½œï¼Œå› æ­¤ï¼Œsclçš„æœ€å¤§é¢‘çŽ‡å—åˆ°clkçš„åˆ¶çº¦ã€‚ä¾‹å¦‚clkå–50Mï¼Œsclçš„é¢‘çŽ‡å°±ä¸èƒ½è¶…è¿‡25Mã€‚ç”±äºŽä»…ä½œä»Žæœºï¼ŒFPGAç«¯æ²¡æœ‰ä¸»åŠ¨å‘MCUå‘èµ·ä¼ è¾“çš„èƒ½åŠ›ï¼Œå½“MCUéœ€è¦è¯»å–æ•°æ®æ—¶ï¼Œéœ€è¦å‘é€ç©ºæ•°æ®0äº§ç”Ÿsclæ—¶é’Ÿï¼Œå¾…è¯»å–çš„æ•°æ®æ‰èƒ½åœ¨sdoçº¿ï¼ˆFPGAç«¯ï¼Œå¯¹åº”MCUç«¯sdiçº¿ï¼‰ä¸Šå‡ºçŽ°ã€‚

â€‹Data_beginä¸ŽData_endä¿¡å·ä½œä¸ºé€šè®¯çš„å¼€å§‹ä¸Žç»“æŸæ ‡å¿—ï¼Œä¹Ÿæ˜¯Dinä¸ŽDoutç«¯å£æ•°æ®çš„æœ‰æ•ˆæ ‡å¿—ã€‚åœ¨data_beginæ‹‰åº•å‰ï¼ŒDinç«¯å£å°±åº”å‡†å¤‡å¥½æ•°æ®ï¼Œå¦åˆ™Dinæ•°æ®æ— æ³•åŠæ—¶åœ°è¢«SPIæ¨¡å—è£…è½½ï¼Œsdoä¹Ÿå°±æ— æ³•æ­£ç¡®è¾“å‡ºã€‚åŒç†ï¼Œåœ¨Data_endæ‹‰é«˜å‰ï¼Œä¹Ÿä¸åº”è¯¥åŽ»è¯»å–Doutç«¯å£çš„æ•°æ®ã€‚

## 3. essential

* ç®€å•æ±‚å’Œ

â€‹SPIæŽ¥å£æ¨¡å—å†…å­˜åœ¨ä¸€äº›å¯„å­˜å™¨ï¼Œå¹¶åœ¨ç«¯å£å¤„å°†ä»–ä»¬å¼•å‡ºã€‚ä¸ºäº†ç®€å•æµ‹è¯•å¯„å­˜å™¨çš„åŠŸèƒ½ï¼Œç”¨çº¯ç»„åˆé€»è¾‘å®žçŽ°äº†è¿™äº›å¯„å­˜å™¨çš„æ±‚å’Œã€‚

* dual clk FIFO

â€‹ä½¿ç”¨Intelçš„IPæ ¸ï¼Œé…ç½®å¤§å°ä¸º16ä½*256ï¼Œshow aheadæ¨¡å¼ã€‚

* dual port RAM

â€‹ä½¿ç”¨Intelçš„IPæ ¸ï¼Œé…ç½®å¤§å°ä¸º16ä½*256ï¼ŒåŒºåˆ†è¯»å†™æ—¶é’Ÿï¼Œè¯»ç«¯å£æ•°æ®ä¸éœ€è¦å¯„å­˜ã€‚

* ä½¿èƒ½æŽ§åˆ¶

å¯¹ä¸Šè¿°3ç‚¹åŠŸèƒ½æ·»åŠ ä½¿èƒ½æŽ§åˆ¶ã€‚

## 4. ç±»SRAMæŽ¥å£

SPIæ¨¡å—é‡‡ç”¨åŒselçº¿spi_cs_addrä¸Žspi_cs_dataï¼Œä»¥åŒºåˆ«æœ¬æ¬¡ä¼ è¾“çš„æ•°æ®æ˜¯åœ°å€è¿˜æ˜¯æ•°æ®ã€‚æ¯æ¬¡è¯»å†™æ“ä½œæ—¶ï¼Œé¦–å…ˆä¼ è¾“å¯¹åº”ç«¯å£çš„åœ°å€ï¼Œå†è¿›è¡Œæ•°æ®çš„æ”¶å‘ã€‚

![](README.assert/diagram_SPI_DCS.png)

æ¨¡å—å†…ä¸ºæ¯ä¸ªéœ€è¦é€šè¿‡spiè®¿é—®çš„å¯„å­˜å™¨åˆ†é…**å¯„å­˜å™¨åœ°å€**ï¼Œspiä¼ è¾“æ—¶çš„åœ°å€ä¾æ®**å¯„å­˜å™¨åœ°å€**åˆ†ä¸ºå¯¹åº”å¯„å­˜å™¨çš„è¯»å†™åœ°å€ï¼Œå†™åœ°å€æœ€é«˜ä½ä¸º0ï¼Œè¯»åœ°å€çš„æœ€é«˜ä½ä¸º1ï¼Œå…¶ä½™ä½ä¸Ž**å¯„å­˜å™¨åœ°å€**ä¿æŒç›¸åŒï¼Œä»¥æ­¤åŒºåˆ†ã€‚

| å¯„å­˜å™¨åœ°å€ | ä¼ è¾“åœ°å€(8ä½ï¼Œå†™æ“ä½œï¼‰ | ä¼ è¾“åœ°å€ï¼ˆ8ä½ï¼Œè¯»æ“ä½œï¼‰ |
| ----- | ------------ | ------------ |
| 1     | 1            | 1+128        |

å¯¹äºŽFIFOçš„è¯»å†™æ“ä½œï¼Œåœ¨é¦–æ¬¡æŒ‡å®šåœ°å€åŽï¼Œå…è®¸è¿žç»­çš„è¯»**æˆ–**å†™æ•°æ®ã€‚

å¯¹äºŽæ‰€æœ‰çš„å†™æ“ä½œï¼Œé‡‡ç”¨æ—¶åºé€»è¾‘ï¼›å¯¹äºŽæ‰€æœ‰çš„è¯»æ“ä½œï¼Œé‡‡ç”¨ç»„åˆé€»è¾‘ã€‚

## 5. æŒ‡ä»¤è§£æžæŽ¥å£

spiä¼ è¾“ä½å®½ä¸º8ä½ï¼ŒFPGAä¸­æ•°æ®çš„ä½å®½ä½ä¸º16ä½ã€‚SPIæ¨¡å—ä¸ºæ ‡å‡†4çº¿SPIã€‚

### 5.1. æŒ‡ä»¤è®¾è®¡

å…±è®¾è®¡äº†8æ¡æŒ‡ä»¤ï¼š

| æŒ‡ä»¤æè¿°    | æ“ä½œç ï¼ˆé¦–å­—èŠ‚ï¼‰ |
| ------- | -------- |
| disable | 0x00     |
| enable  | 0x01     |

ç”¨äºŽç½®ä½æŽ§åˆ¶å¯„å­˜å™¨ren;

| æŒ‡ä»¤æè¿°           | æ“ä½œç ï¼ˆé¦–å­—èŠ‚ï¼‰ |         |           |           |
| -------------- | -------- | ------- | --------- | --------- |
| write register | 0x02     | regAddr | regData_0 | regData_1 |
| read register  | 0x03     | regAddr | 0x00      | 0x00      |

regAddrï¼Œå†…éƒ¨æ•°æ®å¯„å­˜å™¨ç¼–å€ã€‚

regData_0ï¼Œ16ä½æ•°æ®çš„é«˜8ä½ã€‚

regData_1ï¼Œ16ä½æ•°æ®çš„ä½Ž8ä½ã€‚

| æŒ‡ä»¤æè¿°       | æ“ä½œç ï¼ˆé¦–å­—èŠ‚ï¼‰ |           |           |         |         |     |         |         |
| ---------- | -------- | --------- | --------- | ------- | ------- | --- | ------- | ------- |
| write fifo | 0x04     | dataCnt_0 | dataCnt_1 | data0_0 | data0_1 | ... | dataX_0 | dataX_1 |
| read fifo  | 0x05     | dataCnt_0 | dataCnt_1 | 0x00    | 0x00    | ... | 0x00    | 0x00    |

FIFOè¯»å†™ï¼Œé‡‡ç”¨è¿žç»­ä¼ è¾“ã€‚

dataCntï¼Œ16ä½ï¼Œä¼ è¾“æ•°æ®çš„é•¿åº¦ã€‚

å½“FIFOæ»¡æ—¶ï¼Œå¤šä½™çš„æ•°æ®æ— æ•ˆï¼›FIFOç©ºæ—¶ï¼Œè¯»å‡º0ã€‚

| æŒ‡ä»¤æè¿°      | æ“ä½œç ï¼ˆé¦–å­—èŠ‚ï¼‰ |             |             |           |           |         |         |     |         |         |
| --------- | -------- | ----------- | ----------- | --------- | --------- | ------- | ------- | --- | ------- | ------- |
| write ram | 0x06     | firstAddr_0 | firstAddr_1 | dataCnt_0 | dataCnt_1 | data0_0 | data0_1 | ... | dataX_0 | dataX_1 |
| read ram  | 0x07     | firstAddr_0 | firstAddr_1 | dataCnt_0 | dataCnt_1 | 0x00    | 0x00    | ... | 0x00    | 0x00    |

RAMè¯»å†™ï¼Œé‡‡ç”¨è¿žç»­ä¼ è¾“ã€‚

firstAddrï¼Œ16ä½ï¼Œä¸ºæ•°æ®çš„é¦–åœ°å€ã€‚ï¼ˆramå¤§å°å…¶å®žä»…ä¸º16ä½*256ï¼Œ8ä½å¤Ÿäº†ï¼Œè®¾è®¡æˆ16ä½æ˜¯ä¸ºäº†é€šç”¨æ€§å¼ºç‚¹ï¼Œramæ·±åº¦å¤§ç‚¹æŒ‡ä»¤ä¹Ÿå¯ä»¥å…¼å®¹ï¼Œä½†æ— ç–‘æ˜¯ç‰ºç‰²äº†æ•ˆçŽ‡çš„ï¼ˆå…¶å®žä¹Ÿæ²¡ç‰ºç‰²å¤šå°‘ï¼Œå®žé™…åº”ç”¨ä¸­æ—¶é—´æ²¡è¿™ä¹ˆç´§å¼ å§ðŸ‘€ï¼‰ï¼‰

dataCntï¼Œ16ä½ï¼Œä¼ è¾“æ•°æ®çš„é•¿åº¦ã€‚

ä»Žé¦–åœ°å€å¼€å§‹é¡ºåºè¯»å†™ï¼Œå½“æ•°æ®å¯¹åº”çš„åœ°å€è¶…å‡ºRAMä¸Šé™æ—¶ï¼Œå†™å…¥æ— æ•ˆï¼Œè¯»å–ä¸º0ã€‚

### 5.2. çŠ¶æ€æœºè®¾è®¡

é‡‡ç”¨ä¸‰æ®µå¼çŠ¶æ€æœºï¼Œå¯¹äºŽå†™æ“ä½œä½¿ç”¨æ—¶åºé€»è¾‘ï¼Œå¯¹äºŽè¯»æ“ä½œä½¿ç”¨ç»„åˆé€»è¾‘ã€‚éœ€è¦æ³¨æ„çš„æ˜¯å†™æ“ä½œçš„æ—¶åºé€»è¾‘æ˜¯ä»¥**çŽ°æ€**ä¸ºå‡†çš„ã€‚

**disable ä¸Ž enable**

```mermaid
stateDiagram
    s_idle      --> s_idle          
    s_idle      --> s_opDect        : SPI_Data_begin

    s_opDect    --> s_opDect        
    s_opDect    --> s_disable       :SPI_Data_end

    s_disable   --> s_idle
```

**write register ä¸Ž read register**

```mermaid
stateDiagram
    s_idle      --> s_idle          
    s_idle      --> s_opDect            : SPI_Data_begin

    s_opDect    --> s_opDect       
    s_opDect    --> s_writeReg_getAddr  : SPI_Data_end

    s_writeReg_getAddr  --> s_writeReg_getAddr
    s_writeReg_getAddr  --> s_writeReg_writeData_0  : SPI_Data_end

    s_writeReg_writeData_0 --> s_writeReg_writeData_0
    s_writeReg_writeData_0 --> s_writeReg_writeData_1   : SPI_Data_end

    s_writeReg_writeData_1 --> s_writeReg_writeData_1
    s_writeReg_writeData_1 --> s_idle   : SPI_Data_end
```

**write fifo ä¸Ž read fifo**

```mermaid
stateDiagram
    s_idle      --> s_idle          
    s_idle      --> s_opDect        : SPI_Data_begin

    s_opDect    --> s_opDect
    s_opDect    --> s_writeFIFO_getCNT_0 : SPI_Data_end

    s_writeFIFO_getCNT_0 --> s_writeFIFO_getCNT_0
    s_writeFIFO_getCNT_0 --> s_writeFIFO_getCNT_1 : SPI_Data_end

    s_writeFIFO_getCNT_1 --> s_writeFIFO_getCNT_1
    s_writeFIFO_getCNT_1 --> s_writeFIFO_writeData_0 : SPI_Data_end

    s_writeFIFO_writeData_0 --> s_writeFIFO_writeData_0
    s_writeFIFO_writeData_0 --> s_writeFIFO_writeData_1 : SPI_Data_end

    s_writeFIFO_writeData_1 --> s_writeFIFO_writeData_1
    s_writeFIFO_writeData_1 --> s_writeFIFO_writeData_0 : SPI_Data_end && (fsm_cnt != 1)
    s_writeFIFO_writeData_1 --> s_idle                  : SPI_Data_end && (fsm_cnt == 1)
```

fsm_cntæ˜¯åœ¨**s_writeFIFO_writeData_1**çŠ¶æ€æ‰è‡ªå‡çš„ï¼Œç”±äºŽçŠ¶æ€æœºè¾“å‡ºä¸­fsm_cntæ˜¯æ—¶åºé€»è¾‘å¹¶ä¸”åŸºäºŽ**çŽ°æ€**ï¼Œæ‰€ä»¥åœ¨çŠ¶æ€è½¬ç§»ä¸­çŽ°æ€æ ¹æ®fsm_cntè½¬ç§»çš„ä¸‹ä¸€æ‹è‡ªå‡æ‰å®Œæˆã€‚æ€»çš„æ¥è¯´ï¼Œfsm_cntä»£è¡¨æœ¬æ•°æ®æ˜¯éœ€è¦ä¼ è¾“çš„å€’æ•°ç¬¬fsm_cntä¸ªæ•°æ®ï¼Œæ‰€ä»¥çŠ¶æ€è½¬ç§»æ—¶**fsm_cnt == 1**å°±ä»£è¡¨æœ¬æ•°æ®æ˜¯æœ€åŽä¸€ä¸ªäº†ã€‚

**write ram ä¸Ž read ram**

```mermaid
stateDiagram
    s_idle      --> s_idle          
    s_idle      --> s_opDect        : SPI_Data_begin

    s_opDect    --> s_opDect
    s_opDect    --> s_writeRAM_getFirstAddr_0 : SPI_Data_end

    s_writeRAM_getFirstAddr_0 --> s_writeRAM_getFirstAddr_0
    s_writeRAM_getFirstAddr_0 --> s_writeRAM_getFirstAddr_1 : SPI_Data_end

    s_writeRAM_getFirstAddr_1 --> s_writeRAM_getFirstAddr_1
    s_writeRAM_getFirstAddr_1 --> s_writeRAM_getCNT_0 : SPI_Data_end

    s_writeRAM_getCNT_0 --> s_writeRAM_getCNT_0
    s_writeRAM_getCNT_0 --> s_writeRAM_getCNT_1 : SPI_Data_end

    s_writeRAM_getCNT_1 --> s_writeRAM_getCNT_1
    s_writeRAM_getCNT_1 --> s_writeRAM_setAddr : SPI_Data_end

    s_writeRAM_setAddr --> s_writeRAM_writeData_0

    s_writeRAM_writeData_0 --> s_writeRAM_writeData_0
    s_writeRAM_writeData_0 --> s_writeRAM_writeData_1 : SPI_Data_end

    s_writeRAM_writeData_1 --> s_writeRAM_writeData_1
    s_writeRAM_writeData_1 --> s_writeRAM_setAddr   : SPI_Data_end && (fsm_cnt != 1)
    s_writeRAM_writeData_1 --> s_idle               : SPI_Data_end && (fsm_cnt == 1)
```

## 6. simpleDSP
