
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Thu Mar 23 01:04:50 2023
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -localCpu 8
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../dualcore.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell dualcore
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Mar 23 01:05:22 2023
viaInitial ends at Thu Mar 23 01:05:22 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading WC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib.
Read 811 cells in library tcbn65gpluswc.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading BC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib.
Read 811 cells in library tcbn65gplusbc.
Library reading multithread flow ended.
*** End library_loading (cpu=0.07min, real=0.02min, mem=67.0M, fe_cpu=0.38min, fe_real=0.55min, fe_mem=781.4M) ***
#% Begin Load netlist data ... (date=03/23 01:05:23, mem=521.1M)
*** Begin netlist parsing (mem=781.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../dualcore.out.v'

*** Memory Usage v#1 (Current mem = 783.375M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=783.4M) ***
#% End Load netlist data ... (date=03/23 01:05:23, total cpu=0:00:00.3, real=0:00:00.0, peak res=549.4M, current mem=549.4M)
Set top cell to dualcore.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dualcore ...
*** Netlist is unique.
** info: there are 2186 modules.
** info: there are 37325 stdCell insts.

*** Memory Usage v#1 (Current mem = 828.789M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../dualcore.sdc' ...
Current (total cpu=0:00:24.6, real=0:00:35.0, peak res=791.8M, current mem=791.8M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=835.8M, current mem=835.8M)
Current (total cpu=0:00:24.8, real=0:00:35.0, peak res=835.8M, current mem=835.8M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
*** Message Summary: 1633 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Multithreaded Timing Analysis is initialized with 8 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1415.07 CPU=0:00:00.3 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=1436.79)
Total number of fetched objects 39634
End delay calculation. (MEM=1892.32 CPU=0:00:04.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1809.25 CPU=0:00:06.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.2 real=0:00:03.0 totSessionCpu=0:00:36.6 mem=1777.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.312  | -1.312  |  0.236  | -0.219  |
|           TNS (ns):|-133.177 |-115.838 |  0.000  | -17.338 |
|    Violating Paths:|  3507   |  3419   |    0    |   88    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

Density: 49.986%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 12.61 sec
Total Real time: 5.0 sec
Total Memory Usage: 1423.722656 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
37325 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
37325 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/23 01:05:30, mem=1032.7M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1423.7M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/23 01:05:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1034.6M, current mem=1034.6M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer M4 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 20 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=03/23 01:05:30, mem=1034.6M)

Initialize fgc environment(mem: 1423.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1423.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1423.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1423.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1423.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4063):	Multi-CPU is set to 7 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 7, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 7 CPU(s).
Multi-CPU acceleration using 7 CPU(s).
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-4063):	Multi-CPU is set to 7 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 7, addStripe gets worse runtime caused by data exchange and other time consuming operations
Multi-CPU acceleration using 7 CPU(s).
Multi-CPU acceleration using 7 CPU(s).
Multi-CPU acceleration using 7 CPU(s).
Multi-CPU acceleration using 7 CPU(s).
addStripe created 40 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       80       |        0       |
|  VIA2  |       80       |        0       |
|  VIA3  |       80       |        0       |
|   M4   |       40       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/23 01:05:31, total cpu=0:00:00.9, real=0:00:01.0, peak res=1035.1M, current mem=1035.1M)
<CMD> sroute
#% Begin sroute (date=03/23 01:05:32, mem=1035.1M)
*** Begin SPECIAL ROUTE on Thu Mar 23 01:05:32 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2568.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 188 used
Read in 188 components
  188 core components: 188 unplaced, 0 placed, 0 fixed
Read in 305 logical pins
Read in 305 nets
Read in 2 special nets, 2 routed
Read in 376 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 586
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 293
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2578.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 879 wires.
ViaGen created 18166 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       879      |       NA       |
|  VIA1  |      6446      |        0       |
|  VIA2  |      5860      |        0       |
|  VIA3  |      5860      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/23 01:05:33, total cpu=0:00:01.6, real=0:00:01.0, peak res=1049.0M, current mem=1049.0M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk* core_gate* rst* inst_core* mem_in_*}
Successfully spread [104] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1462.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {s_valid* norm_valid psum_norm* out_core* }
Successfully spread [201] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1462.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin
#% Begin legalizePin (date=03/23 01:05:34, mem=1088.3M)

Start pin legalization for the partition [dualcore]:
Moving Pin [out_core1[87]] to LEGAL location ( 213.100    0.000 2 )
Moving Pin [out_core1[86]] to LEGAL location ( 213.900    0.000 2 )
Moving Pin [out_core1[85]] to LEGAL location ( 214.700    0.000 2 )
Moving Pin [out_core1[84]] to LEGAL location ( 215.500    0.000 2 )
Moving Pin [out_core1[83]] to LEGAL location ( 216.300    0.000 2 )
Moving Pin [out_core1[82]] to LEGAL location ( 217.100    0.000 2 )
Moving Pin [out_core1[81]] to LEGAL location ( 217.900    0.000 2 )
Moving Pin [out_core1[80]] to LEGAL location ( 218.700    0.000 2 )
Moving Pin [out_core1[79]] to LEGAL location ( 219.500    0.000 2 )
Moving Pin [out_core1[78]] to LEGAL location ( 220.300    0.000 2 )
Moving Pin [out_core1[77]] to LEGAL location ( 221.100    0.000 2 )
Moving Pin [out_core1[76]] to LEGAL location ( 221.900    0.000 2 )
Moving Pin [out_core1[75]] to LEGAL location ( 222.700    0.000 2 )
Moving Pin [out_core1[74]] to LEGAL location ( 223.500    0.000 2 )
Moving Pin [out_core1[73]] to LEGAL location ( 224.300    0.000 2 )
Moving Pin [out_core1[72]] to LEGAL location ( 225.100    0.000 2 )
Moving Pin [out_core1[71]] to LEGAL location ( 225.900    0.000 2 )
Moving Pin [out_core1[70]] to LEGAL location ( 226.700    0.000 2 )
Moving Pin [out_core1[69]] to LEGAL location ( 227.500    0.000 2 )
Moving Pin [out_core1[68]] to LEGAL location ( 228.300    0.000 2 )
Moving Pin [out_core1[67]] to LEGAL location ( 229.100    0.000 2 )
Moving Pin [out_core1[66]] to LEGAL location ( 229.900    0.000 2 )
Moving Pin [out_core1[65]] to LEGAL location ( 230.700    0.000 2 )
Moving Pin [out_core1[64]] to LEGAL location ( 231.500    0.000 2 )
Moving Pin [out_core1[63]] to LEGAL location ( 232.300    0.000 2 )
Moving Pin [out_core1[62]] to LEGAL location ( 233.100    0.000 2 )
Moving Pin [out_core1[61]] to LEGAL location ( 233.900    0.000 2 )
Moving Pin [out_core1[60]] to LEGAL location ( 234.700    0.000 2 )
Moving Pin [out_core1[59]] to LEGAL location ( 235.500    0.000 2 )
Moving Pin [out_core1[58]] to LEGAL location ( 236.300    0.000 2 )
Moving Pin [out_core1[57]] to LEGAL location ( 237.100    0.000 2 )
Moving Pin [out_core1[56]] to LEGAL location ( 237.900    0.000 2 )
Moving Pin [out_core1[55]] to LEGAL location ( 238.700    0.000 2 )
Moving Pin [out_core1[54]] to LEGAL location ( 239.500    0.000 2 )
Moving Pin [out_core1[53]] to LEGAL location ( 240.300    0.000 2 )
Moving Pin [out_core1[52]] to LEGAL location ( 241.100    0.000 2 )
Moving Pin [out_core1[51]] to LEGAL location ( 241.900    0.000 2 )
Moving Pin [out_core1[50]] to LEGAL location ( 242.700    0.000 2 )
Moving Pin [out_core1[49]] to LEGAL location ( 243.500    0.000 2 )
Moving Pin [out_core1[48]] to LEGAL location ( 244.300    0.000 2 )
Moving Pin [out_core1[47]] to LEGAL location ( 245.100    0.000 2 )
Moving Pin [out_core1[46]] to LEGAL location ( 245.900    0.000 2 )
Moving Pin [out_core1[45]] to LEGAL location ( 246.700    0.000 2 )
Moving Pin [out_core1[44]] to LEGAL location ( 247.500    0.000 2 )
Moving Pin [out_core1[43]] to LEGAL location ( 248.300    0.000 2 )
Moving Pin [out_core1[42]] to LEGAL location ( 249.100    0.000 2 )
Moving Pin [out_core1[41]] to LEGAL location ( 249.900    0.000 2 )
Moving Pin [out_core1[40]] to LEGAL location ( 250.700    0.000 2 )
Moving Pin [out_core1[39]] to LEGAL location ( 251.500    0.000 2 )
Moving Pin [out_core1[38]] to LEGAL location ( 252.300    0.000 2 )
Moving Pin [out_core1[37]] to LEGAL location ( 253.100    0.000 2 )
Moving Pin [out_core1[36]] to LEGAL location ( 253.900    0.000 2 )
Moving Pin [out_core1[35]] to LEGAL location ( 254.700    0.000 2 )
Moving Pin [out_core1[34]] to LEGAL location ( 255.500    0.000 2 )
Moving Pin [out_core1[33]] to LEGAL location ( 256.300    0.000 2 )
Moving Pin [out_core1[32]] to LEGAL location ( 257.100    0.000 2 )
Moving Pin [out_core1[31]] to LEGAL location ( 257.900    0.000 2 )
Moving Pin [out_core1[30]] to LEGAL location ( 258.700    0.000 2 )
Moving Pin [out_core1[29]] to LEGAL location ( 259.500    0.000 2 )
Moving Pin [out_core1[28]] to LEGAL location ( 260.300    0.000 2 )
Moving Pin [out_core1[27]] to LEGAL location ( 261.100    0.000 2 )
Moving Pin [out_core1[26]] to LEGAL location ( 261.900    0.000 2 )
Moving Pin [out_core1[25]] to LEGAL location ( 262.700    0.000 2 )
Moving Pin [out_core1[24]] to LEGAL location ( 263.500    0.000 2 )
Moving Pin [out_core1[23]] to LEGAL location ( 264.300    0.000 2 )
Moving Pin [out_core1[22]] to LEGAL location ( 265.100    0.000 2 )
Moving Pin [out_core1[21]] to LEGAL location ( 265.900    0.000 2 )
Moving Pin [out_core1[20]] to LEGAL location ( 266.700    0.000 2 )
Moving Pin [out_core1[19]] to LEGAL location ( 267.500    0.000 2 )
Moving Pin [out_core1[18]] to LEGAL location ( 268.300    0.000 2 )
Moving Pin [out_core1[17]] to LEGAL location ( 269.100    0.000 2 )
Moving Pin [out_core1[16]] to LEGAL location ( 269.900    0.000 2 )
Moving Pin [out_core1[15]] to LEGAL location ( 270.700    0.000 2 )
Moving Pin [out_core1[14]] to LEGAL location ( 271.500    0.000 2 )
Moving Pin [out_core1[13]] to LEGAL location ( 272.300    0.000 2 )
Moving Pin [out_core1[12]] to LEGAL location ( 273.100    0.000 2 )
Moving Pin [out_core1[11]] to LEGAL location ( 273.900    0.000 2 )
Moving Pin [out_core1[10]] to LEGAL location ( 274.700    0.000 2 )
Moving Pin [out_core1[9]] to LEGAL location ( 275.500    0.000 2 )
Moving Pin [out_core1[8]] to LEGAL location ( 276.300    0.000 2 )
Moving Pin [out_core1[7]] to LEGAL location ( 277.100    0.000 2 )
Moving Pin [out_core1[6]] to LEGAL location ( 277.900    0.000 2 )
Moving Pin [out_core1[5]] to LEGAL location ( 278.700    0.000 2 )
Moving Pin [out_core1[4]] to LEGAL location ( 279.500    0.000 2 )
Moving Pin [out_core1[3]] to LEGAL location ( 280.300    0.000 2 )
Moving Pin [out_core1[2]] to LEGAL location ( 281.100    0.000 2 )
Moving Pin [out_core1[1]] to LEGAL location ( 281.900    0.000 2 )
Moving Pin [out_core1[0]] to LEGAL location ( 282.700    0.000 2 )
Moving Pin [out_core2[87]] to LEGAL location ( 283.500    0.000 2 )
Moving Pin [out_core2[86]] to LEGAL location ( 284.300    0.000 2 )
Moving Pin [out_core2[85]] to LEGAL location ( 285.100    0.000 2 )
Moving Pin [out_core2[84]] to LEGAL location ( 285.900    0.000 2 )
Moving Pin [out_core2[83]] to LEGAL location ( 286.700    0.000 2 )
Moving Pin [out_core2[82]] to LEGAL location ( 287.500    0.000 2 )
Moving Pin [out_core2[81]] to LEGAL location ( 288.300    0.000 2 )
Moving Pin [out_core2[80]] to LEGAL location ( 289.100    0.000 2 )
Moving Pin [out_core2[79]] to LEGAL location ( 289.900    0.000 2 )
Moving Pin [out_core2[78]] to LEGAL location ( 290.700    0.000 2 )
Moving Pin [out_core2[77]] to LEGAL location ( 291.500    0.000 2 )
Moving Pin [out_core2[76]] to LEGAL location ( 292.300    0.000 2 )
Moving Pin [out_core2[75]] to LEGAL location ( 293.100    0.000 2 )
Moving Pin [out_core2[74]] to LEGAL location ( 293.900    0.000 2 )
Moving Pin [out_core2[73]] to LEGAL location ( 294.700    0.000 2 )
Moving Pin [out_core2[72]] to LEGAL location ( 295.500    0.000 2 )
Moving Pin [out_core2[71]] to LEGAL location ( 296.300    0.000 2 )
Moving Pin [out_core2[70]] to LEGAL location ( 297.100    0.000 2 )
Moving Pin [out_core2[69]] to LEGAL location ( 297.900    0.000 2 )
Moving Pin [out_core2[68]] to LEGAL location ( 298.700    0.000 2 )
Moving Pin [out_core2[67]] to LEGAL location ( 299.500    0.000 2 )
Moving Pin [out_core2[66]] to LEGAL location ( 300.300    0.000 2 )
Moving Pin [out_core2[65]] to LEGAL location ( 301.100    0.000 2 )
Moving Pin [out_core2[64]] to LEGAL location ( 301.900    0.000 2 )
Moving Pin [out_core2[63]] to LEGAL location ( 302.700    0.000 2 )
Moving Pin [out_core2[62]] to LEGAL location ( 303.500    0.000 2 )
Moving Pin [out_core2[61]] to LEGAL location ( 304.300    0.000 2 )
Moving Pin [out_core2[60]] to LEGAL location ( 305.100    0.000 2 )
Moving Pin [out_core2[59]] to LEGAL location ( 305.900    0.000 2 )
Moving Pin [out_core2[58]] to LEGAL location ( 306.700    0.000 2 )
Moving Pin [out_core2[57]] to LEGAL location ( 307.500    0.000 2 )
Moving Pin [out_core2[56]] to LEGAL location ( 308.300    0.000 2 )
Moving Pin [out_core2[55]] to LEGAL location ( 309.100    0.000 2 )
Moving Pin [out_core2[54]] to LEGAL location ( 309.900    0.000 2 )
Moving Pin [out_core2[53]] to LEGAL location ( 310.700    0.000 2 )
Moving Pin [out_core2[52]] to LEGAL location ( 311.500    0.000 2 )
Moving Pin [out_core2[51]] to LEGAL location ( 312.300    0.000 2 )
Moving Pin [out_core2[50]] to LEGAL location ( 313.100    0.000 2 )
Moving Pin [out_core2[49]] to LEGAL location ( 313.900    0.000 2 )
Moving Pin [out_core2[48]] to LEGAL location ( 314.700    0.000 2 )
Moving Pin [out_core2[47]] to LEGAL location ( 315.500    0.000 2 )
Moving Pin [out_core2[46]] to LEGAL location ( 316.300    0.000 2 )
Moving Pin [out_core2[45]] to LEGAL location ( 317.100    0.000 2 )
Moving Pin [out_core2[44]] to LEGAL location ( 317.900    0.000 2 )
Moving Pin [out_core2[43]] to LEGAL location ( 318.700    0.000 2 )
Moving Pin [out_core2[42]] to LEGAL location ( 319.500    0.000 2 )
Moving Pin [out_core2[41]] to LEGAL location ( 320.300    0.000 2 )
Moving Pin [out_core2[40]] to LEGAL location ( 321.100    0.000 2 )
Moving Pin [out_core2[39]] to LEGAL location ( 321.900    0.000 2 )
Moving Pin [out_core2[38]] to LEGAL location ( 322.700    0.000 2 )
Moving Pin [out_core2[37]] to LEGAL location ( 323.500    0.000 2 )
Moving Pin [out_core2[36]] to LEGAL location ( 324.300    0.000 2 )
Moving Pin [out_core2[35]] to LEGAL location ( 325.100    0.000 2 )
Moving Pin [out_core2[34]] to LEGAL location ( 325.900    0.000 2 )
Moving Pin [out_core2[33]] to LEGAL location ( 326.700    0.000 2 )
Moving Pin [out_core2[32]] to LEGAL location ( 327.500    0.000 2 )
Moving Pin [out_core2[31]] to LEGAL location ( 328.300    0.000 2 )
Moving Pin [out_core2[30]] to LEGAL location ( 329.100    0.000 2 )
Moving Pin [out_core2[29]] to LEGAL location ( 329.900    0.000 2 )
Moving Pin [out_core2[28]] to LEGAL location ( 330.700    0.000 2 )
Moving Pin [out_core2[27]] to LEGAL location ( 331.500    0.000 2 )
Moving Pin [out_core2[26]] to LEGAL location ( 332.300    0.000 2 )
Moving Pin [out_core2[25]] to LEGAL location ( 333.100    0.000 2 )
Moving Pin [out_core2[24]] to LEGAL location ( 333.900    0.000 2 )
Moving Pin [out_core2[23]] to LEGAL location ( 334.700    0.000 2 )
Moving Pin [out_core2[22]] to LEGAL location ( 335.500    0.000 2 )
Moving Pin [out_core2[21]] to LEGAL location ( 336.300    0.000 2 )
Moving Pin [out_core2[20]] to LEGAL location ( 337.100    0.000 2 )
Moving Pin [out_core2[19]] to LEGAL location ( 337.900    0.000 2 )
Moving Pin [out_core2[18]] to LEGAL location ( 338.700    0.000 2 )
Moving Pin [out_core2[17]] to LEGAL location ( 339.500    0.000 2 )
Moving Pin [out_core2[16]] to LEGAL location ( 340.300    0.000 2 )
Moving Pin [out_core2[15]] to LEGAL location ( 341.100    0.000 2 )
Moving Pin [out_core2[14]] to LEGAL location ( 341.900    0.000 2 )
Moving Pin [out_core2[13]] to LEGAL location ( 342.700    0.000 2 )
Moving Pin [out_core2[12]] to LEGAL location ( 343.500    0.000 2 )
Moving Pin [out_core2[11]] to LEGAL location ( 344.300    0.000 2 )
Moving Pin [out_core2[10]] to LEGAL location ( 345.100    0.000 2 )
Moving Pin [out_core2[9]] to LEGAL location ( 345.900    0.000 2 )
Moving Pin [out_core2[8]] to LEGAL location ( 346.700    0.000 2 )
Moving Pin [out_core2[7]] to LEGAL location ( 347.500    0.000 2 )
Moving Pin [out_core2[6]] to LEGAL location ( 348.300    0.000 2 )
Moving Pin [out_core2[5]] to LEGAL location ( 349.100    0.000 2 )
Moving Pin [out_core2[4]] to LEGAL location ( 349.900    0.000 2 )
Moving Pin [out_core2[3]] to LEGAL location ( 350.700    0.000 2 )
Moving Pin [out_core2[2]] to LEGAL location ( 351.500    0.000 2 )
Moving Pin [out_core2[1]] to LEGAL location ( 352.300    0.000 2 )
Moving Pin [out_core2[0]] to LEGAL location ( 353.100    0.000 2 )
Moving Pin [s_valid1] to LEGAL location ( 193.100    0.000 2 )
Moving Pin [s_valid2] to LEGAL location ( 193.900    0.000 2 )
Moving Pin [psum_norm_1[10]] to LEGAL location ( 195.500    0.000 2 )
Moving Pin [psum_norm_1[9]] to LEGAL location ( 196.300    0.000 2 )
Moving Pin [psum_norm_1[8]] to LEGAL location ( 197.100    0.000 2 )
Moving Pin [psum_norm_1[7]] to LEGAL location ( 197.900    0.000 2 )
Moving Pin [psum_norm_1[6]] to LEGAL location ( 198.700    0.000 2 )
Moving Pin [psum_norm_1[5]] to LEGAL location ( 199.500    0.000 2 )
Moving Pin [psum_norm_1[4]] to LEGAL location ( 200.300    0.000 2 )
Moving Pin [psum_norm_1[3]] to LEGAL location ( 201.100    0.000 2 )
Moving Pin [psum_norm_1[2]] to LEGAL location ( 201.900    0.000 2 )
Moving Pin [psum_norm_1[1]] to LEGAL location ( 202.700    0.000 2 )
Moving Pin [psum_norm_1[0]] to LEGAL location ( 203.500    0.000 2 )
Moving Pin [psum_norm_2[10]] to LEGAL location ( 204.300    0.000 2 )
Moving Pin [psum_norm_2[9]] to LEGAL location ( 205.100    0.000 2 )
Moving Pin [psum_norm_2[8]] to LEGAL location ( 205.900    0.000 2 )
Moving Pin [psum_norm_2[7]] to LEGAL location ( 206.700    0.000 2 )
Moving Pin [psum_norm_2[6]] to LEGAL location ( 207.500    0.000 2 )
Moving Pin [psum_norm_2[5]] to LEGAL location ( 208.300    0.000 2 )
Moving Pin [psum_norm_2[4]] to LEGAL location ( 209.100    0.000 2 )
Moving Pin [psum_norm_2[3]] to LEGAL location ( 209.900    0.000 2 )
Moving Pin [psum_norm_2[2]] to LEGAL location ( 210.700    0.000 2 )
Moving Pin [psum_norm_2[1]] to LEGAL location ( 211.500    0.000 2 )
Moving Pin [psum_norm_2[0]] to LEGAL location ( 212.300    0.000 2 )
Moving Pin [norm_valid] to LEGAL location ( 194.700    0.000 2 )
Summary report for top level: [dualcore] 
	Total Pads                         : 0
	Total Pins                         : 305
	Legally Assigned Pins              : 305
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
201 pin(s) of the Partition dualcore were legalized.
End pin legalization for the partition [dualcore].

#% End legalizePin (date=03/23 01:05:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1089.4M, current mem=1089.4M)
<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/23 01:05:34, mem=1089.4M)
Checking pins of top cell dualcore ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
dualcore    |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    305 |    305 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/23 01:05:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1089.6M, current mem=1089.6M)
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/23 01:05:34, mem=1089.8M)
% Begin Save ccopt configuration ... (date=03/23 01:05:35, mem=1092.8M)
% End Save ccopt configuration ... (date=03/23 01:05:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1093.7M, current mem=1093.7M)
% Begin Save netlist data ... (date=03/23 01:05:35, mem=1093.7M)
Writing Binary DB to floorplan.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 01:05:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1097.1M, current mem=1097.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file floorplan.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 01:05:35, mem=1098.0M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 01:05:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1098.1M, current mem=1098.1M)
% Begin Save clock tree data ... (date=03/23 01:05:35, mem=1109.2M)
% End Save clock tree data ... (date=03/23 01:05:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1109.3M, current mem=1109.3M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file floorplan.enc.dat.tmp/dualcore.pg.gz
Saving property file floorplan.enc.dat.tmp/dualcore.prop
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1554.1M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1554.1M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1538.1M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 01:05:36, mem=1111.8M)
% End Save power constraints data ... (date=03/23 01:05:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1111.9M, current mem=1111.9M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/23 01:05:37, total cpu=0:00:02.2, real=0:00:03.0, peak res=1112.7M, current mem=1112.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 340 instances (buffers/inverters) removed
*       :      2 instances of type 'INVD6' removed
*       :      1 instance  of type 'INVD4' removed
*       :      1 instance  of type 'INVD3' removed
*       :      1 instance  of type 'INVD2' removed
*       :     70 instances of type 'INVD1' removed
*       :    141 instances of type 'INVD0' removed
*       :      4 instances of type 'CKND6' removed
*       :      3 instances of type 'CKND4' removed
*       :      4 instances of type 'CKND3' removed
*       :     36 instances of type 'CKND2' removed
*       :      2 instances of type 'CKND16' removed
*       :      1 instance  of type 'CKND12' removed
*       :      5 instances of type 'CKBD4' removed
*       :      1 instance  of type 'CKBD3' removed
*       :      5 instances of type 'CKBD2' removed
*       :      5 instances of type 'CKBD1' removed
*       :      4 instances of type 'BUFFD8' removed
*       :      2 instances of type 'BUFFD6' removed
*       :      1 instance  of type 'BUFFD3' removed
*       :      9 instances of type 'BUFFD2' removed
*       :      1 instance  of type 'BUFFD16' removed
*       :     30 instances of type 'BUFFD1' removed
*       :     11 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:02.1) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk2(1000MHz) clk1(1000MHz) 
Starting Levelizing
2023-Mar-23 01:05:42 (2023-Mar-23 08:05:42 GMT)
2023-Mar-23 01:05:43 (2023-Mar-23 08:05:43 GMT): 10%
2023-Mar-23 01:05:43 (2023-Mar-23 08:05:43 GMT): 20%
2023-Mar-23 01:05:43 (2023-Mar-23 08:05:43 GMT): 30%
2023-Mar-23 01:05:43 (2023-Mar-23 08:05:43 GMT): 40%
2023-Mar-23 01:05:43 (2023-Mar-23 08:05:43 GMT): 50%
2023-Mar-23 01:05:43 (2023-Mar-23 08:05:43 GMT): 60%
2023-Mar-23 01:05:43 (2023-Mar-23 08:05:43 GMT): 70%
2023-Mar-23 01:05:43 (2023-Mar-23 08:05:43 GMT): 80%
2023-Mar-23 01:05:43 (2023-Mar-23 08:05:43 GMT): 90%

Finished Levelizing
2023-Mar-23 01:05:43 (2023-Mar-23 08:05:43 GMT)

Starting Activity Propagation
2023-Mar-23 01:05:43 (2023-Mar-23 08:05:43 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-23 01:05:43 (2023-Mar-23 08:05:43 GMT): 10%
2023-Mar-23 01:05:43 (2023-Mar-23 08:05:43 GMT): 20%

Finished Activity Propagation
2023-Mar-23 01:05:44 (2023-Mar-23 08:05:44 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 28862 (74.1%) nets
3		: 5173 (13.3%) nets
4     -	14	: 4205 (10.8%) nets
15    -	39	: 590 (1.5%) nets
40    -	79	: 63 (0.2%) nets
80    -	159	: 78 (0.2%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 2 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=37054 (0 fixed + 37054 movable) #buf cell=0 #inv cell=4322 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38975 #term=125240 #term/net=3.21, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=305
stdCell: 37054 single + 0 double + 0 multi
Total standard cell length = 76.6390 (mm), area = 0.1380 (mm^2)
Average module density = 0.501.
Density for the design = 0.501.
       = stdcell_area 383195 sites (137950 um^2) / alloc_area 765150 sites (275454 um^2).
Pin Density = 0.1629.
            = total # of pins 125240 / total area 768836.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 9 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.333e+05 (9.58e+04 1.38e+05)
              Est.  stn bbox = 2.649e+05 (1.18e+05 1.47e+05)
              cpu = 0:00:01.5 real = 0:00:00.0 mem = 1696.5M
Iteration  2: Total net bbox = 2.333e+05 (9.58e+04 1.38e+05)
              Est.  stn bbox = 2.649e+05 (1.18e+05 1.47e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1696.5M
*** Finished SKP initialization (cpu=0:00:13.8, real=0:00:09.0)***
Iteration  3: Total net bbox = 1.754e+05 (7.03e+04 1.05e+05)
              Est.  stn bbox = 2.191e+05 (9.63e+04 1.23e+05)
              cpu = 0:00:25.5 real = 0:00:13.0 mem = 2495.3M
Iteration  4: Total net bbox = 2.966e+05 (1.03e+05 1.93e+05)
              Est.  stn bbox = 3.836e+05 (1.32e+05 2.52e+05)
              cpu = 0:01:23 real = 0:00:25.0 mem = 2586.2M
Iteration  5: Total net bbox = 2.966e+05 (1.03e+05 1.93e+05)
              Est.  stn bbox = 3.836e+05 (1.32e+05 2.52e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2586.2M
Iteration  6: Total net bbox = 3.728e+05 (1.50e+05 2.23e+05)
              Est.  stn bbox = 5.094e+05 (2.04e+05 3.05e+05)
              cpu = 0:00:45.1 real = 0:00:13.0 mem = 2609.1M
Iteration  7: Total net bbox = 3.898e+05 (1.63e+05 2.27e+05)
              Est.  stn bbox = 5.252e+05 (2.16e+05 3.09e+05)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 2254.0M
Iteration  8: Total net bbox = 3.898e+05 (1.63e+05 2.27e+05)
              Est.  stn bbox = 5.252e+05 (2.16e+05 3.09e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2254.0M
Iteration  9: Total net bbox = 4.288e+05 (1.88e+05 2.41e+05)
              Est.  stn bbox = 5.779e+05 (2.50e+05 3.28e+05)
              cpu = 0:00:46.7 real = 0:00:14.0 mem = 2240.3M
Iteration 10: Total net bbox = 4.288e+05 (1.88e+05 2.41e+05)
              Est.  stn bbox = 5.779e+05 (2.50e+05 3.28e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2240.3M
Iteration 11: Total net bbox = 4.409e+05 (1.94e+05 2.47e+05)
              Est.  stn bbox = 5.924e+05 (2.56e+05 3.36e+05)
              cpu = 0:00:43.0 real = 0:00:13.0 mem = 2238.6M
Iteration 12: Total net bbox = 4.409e+05 (1.94e+05 2.47e+05)
              Est.  stn bbox = 5.924e+05 (2.56e+05 3.36e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2238.6M
Iteration 13: Total net bbox = 4.650e+05 (2.09e+05 2.56e+05)
              Est.  stn bbox = 6.075e+05 (2.70e+05 3.37e+05)
              cpu = 0:02:48 real = 0:00:48.0 mem = 2248.8M
Iteration 14: Total net bbox = 4.650e+05 (2.09e+05 2.56e+05)
              Est.  stn bbox = 6.075e+05 (2.70e+05 3.37e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2248.8M
Iteration 15: Total net bbox = 4.650e+05 (2.09e+05 2.56e+05)
              Est.  stn bbox = 6.075e+05 (2.70e+05 3.37e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2248.8M
Finished Global Placement (cpu=0:06:56, real=0:02:10, mem=2248.8M)
0 delay mode for cte disabled.
Info: 336 clock gating cells identified, 336 (on average) moved 2352/7
net ignore based on current view = 0
*** Starting refinePlace (0:07:50 mem=1912.7M) ***
Total net bbox length = 4.650e+05 (2.093e+05 2.558e+05) (ext = 2.572e+04)
Move report: Detail placement moves 37054 insts, mean move: 1.15 um, max move: 45.93 um
	Max move on inst (gclk_inst1/U3): (128.39, 174.26) --> (83.80, 175.60)
	Runtime: CPU: 0:00:09.0 REAL: 0:00:04.0 MEM: 1912.7MB
Summary Report:
Instances move: 37054 (out of 37054 movable)
Instances flipped: 0
Mean displacement: 1.15 um
Max displacement: 45.93 um (Instance: gclk_inst1/U3) (128.393, 174.259) -> (83.8, 175.6)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 4.485e+05 (1.895e+05 2.590e+05) (ext = 2.558e+04)
Runtime: CPU: 0:00:09.1 REAL: 0:00:04.0 MEM: 1912.7MB
*** Finished refinePlace (0:07:59 mem=1912.7M) ***
*** Finished Initial Placement (cpu=0:07:06, real=0:02:15, mem=1909.6M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1909.57 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1909.57 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38975  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38975 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38975 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.532030e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       125( 0.14%)        14( 0.02%)         1( 0.00%)   ( 0.16%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              133( 0.02%)        14( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.77 seconds, mem = 1909.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 124935
[NR-eGR]     M2  (2V) length: 2.442932e+05um, number of vias: 183497
[NR-eGR]     M3  (3H) length: 2.390756e+05um, number of vias: 5776
[NR-eGR]     M4  (4V) length: 6.950415e+04um, number of vias: 1147
[NR-eGR]     M5  (5H) length: 1.684170e+04um, number of vias: 389
[NR-eGR]     M6  (6V) length: 6.812600e+03um, number of vias: 8
[NR-eGR]     M7  (7H) length: 9.820000e+01um, number of vias: 4
[NR-eGR]     M8  (8V) length: 8.880000e+01um, number of vias: 0
[NR-eGR] Total length: 5.767142e+05um, number of vias: 315756
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.005180e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.41 seconds, mem = 1792.6M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.3, real=0:00:02.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 7:18, real = 0: 2:24, mem = 1784.6M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1286.6M, totSessionCpu=0:08:03 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:08, real = 0:00:03, mem = 1631.5M, totSessionCpu=0:08:10 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2101.58 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2125.46 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2125.46 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=38975  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 38975 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38975 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.597982e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       123( 0.14%)        13( 0.01%)   ( 0.15%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        10( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              133( 0.02%)        13( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 124935
[NR-eGR]     M2  (2V) length: 2.461149e+05um, number of vias: 183663
[NR-eGR]     M3  (3H) length: 2.421358e+05um, number of vias: 5914
[NR-eGR]     M4  (4V) length: 6.966677e+04um, number of vias: 1263
[NR-eGR]     M5  (5H) length: 1.758830e+04um, number of vias: 438
[NR-eGR]     M6  (6V) length: 7.436800e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 3.904000e+02um, number of vias: 4
[NR-eGR]     M8  (8V) length: 1.656000e+02um, number of vias: 0
[NR-eGR] Total length: 5.834986e+05um, number of vias: 316221
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.259790e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.47 sec, Real: 1.32 sec, Curr Mem: 2128.09 MB )
Extraction called for design 'dualcore' of instances=37054 and nets=39090 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2120.090M)
** Profile ** Start :  cpu=0:00:00.0, mem=2120.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=2123.2M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2226.84)
Total number of fetched objects 39363
End delay calculation. (MEM=2562.68 CPU=0:00:05.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2562.68 CPU=0:00:07.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.1 real=0:00:02.0 totSessionCpu=0:08:24 mem=2530.7M)
** Profile ** Overall slacks :  cpu=0:00:10.3, mem=2538.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2561.2M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -10.082 |
|           TNS (ns):| -2715.1 |
|    Violating Paths:|  4661   |
|          All Paths:|  10926  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    289 (289)     |   -0.323   |    339 (339)     |
|   max_tran     |   520 (10813)    |   -5.411   |   520 (10833)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.841%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2561.2M
**optDesign ... cpu = 0:00:23, real = 0:00:09, mem = 1788.8M, totSessionCpu=0:08:25 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2253.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2253.7M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1810.26MB/3501.52MB/1810.26MB)

Begin Processing Timing Window Data for Power Calculation

clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1810.27MB/3501.52MB/1810.27MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1810.28MB/3501.52MB/1810.28MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 01:08:13 (2023-Mar-23 08:08:13 GMT)
2023-Mar-23 01:08:13 (2023-Mar-23 08:08:13 GMT): 10%
2023-Mar-23 01:08:13 (2023-Mar-23 08:08:13 GMT): 20%
2023-Mar-23 01:08:13 (2023-Mar-23 08:08:13 GMT): 30%
2023-Mar-23 01:08:13 (2023-Mar-23 08:08:13 GMT): 40%
2023-Mar-23 01:08:13 (2023-Mar-23 08:08:13 GMT): 50%
2023-Mar-23 01:08:13 (2023-Mar-23 08:08:13 GMT): 60%
2023-Mar-23 01:08:13 (2023-Mar-23 08:08:13 GMT): 70%
2023-Mar-23 01:08:13 (2023-Mar-23 08:08:13 GMT): 80%
2023-Mar-23 01:08:13 (2023-Mar-23 08:08:13 GMT): 90%

Finished Levelizing
2023-Mar-23 01:08:13 (2023-Mar-23 08:08:13 GMT)

Starting Activity Propagation
2023-Mar-23 01:08:13 (2023-Mar-23 08:08:13 GMT)
2023-Mar-23 01:08:13 (2023-Mar-23 08:08:13 GMT): 10%
2023-Mar-23 01:08:13 (2023-Mar-23 08:08:13 GMT): 20%

Finished Activity Propagation
2023-Mar-23 01:08:14 (2023-Mar-23 08:08:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1811.18MB/3503.52MB/1811.18MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 01:08:14 (2023-Mar-23 08:08:14 GMT)
2023-Mar-23 01:08:15 (2023-Mar-23 08:08:15 GMT): 10%
2023-Mar-23 01:08:15 (2023-Mar-23 08:08:15 GMT): 20%
2023-Mar-23 01:08:15 (2023-Mar-23 08:08:15 GMT): 30%
2023-Mar-23 01:08:15 (2023-Mar-23 08:08:15 GMT): 40%
2023-Mar-23 01:08:15 (2023-Mar-23 08:08:15 GMT): 50%
2023-Mar-23 01:08:15 (2023-Mar-23 08:08:15 GMT): 60%
2023-Mar-23 01:08:15 (2023-Mar-23 08:08:15 GMT): 70%
2023-Mar-23 01:08:15 (2023-Mar-23 08:08:15 GMT): 80%
2023-Mar-23 01:08:15 (2023-Mar-23 08:08:15 GMT): 90%

Finished Calculating power
2023-Mar-23 01:08:15 (2023-Mar-23 08:08:15 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1813.33MB/3567.54MB/1813.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1813.33MB/3567.54MB/1813.39MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=1813.39MB/3567.54MB/1813.39MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1813.39MB/3567.54MB/1813.40MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 01:08:15 (2023-Mar-23 08:08:15 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       40.04939906 	   63.9736%
Total Switching Power:      21.52830900 	   34.3886%
Total Leakage Power:         1.02526806 	    1.6377%
Total Power:                62.60297605
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         24.09       3.051      0.5765       27.72       44.27
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   4.856e-05
Combinational                      14.88       18.48      0.4352       33.79       53.98
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.004195
Clock (Sequential)                  1.08           0     0.01351       1.093       1.746
-----------------------------------------------------------------------------------------
Total                              40.05       21.53       1.025        62.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      40.05       21.53       1.025        62.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5205           0    0.006642      0.5272      0.8421
clk1                              0.5617           0    0.006885      0.5686      0.9083
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.096        1.75
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:     normalizer_inst/U2136 (ND2D8):          0.05604
*              Highest Leakage Power:     normalizer_inst/U2180 (ND3D8):        0.0001882
*                Total Cap:      1.58752e-10 F
*                Total instances in design: 37054
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1823.94MB/3579.79MB/1824.01MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -11.155 ns

 283 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0        280          3        283

 283 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:11.3 real=0:00:07.0 mem=2644.2M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:38.6/0:03:27.1 (2.5), mem = 2644.2M
(I,S,L,T): WC_VIEW: 39.8297, 21.0088, 0.987845, 61.8264

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :2852.2M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :2852.2M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :2852.2M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :2852.2M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :2852.2M)
CPU of: netlist preparation :0:00:00.1 (mem :2852.2M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :2852.2M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 39.8297, 21.0088, 0.987845, 61.8264
*** AreaOpt [finish] : cpu/real = 0:00:05.1/0:00:04.5 (1.1), totSession cpu/real = 0:08:43.7/0:03:31.6 (2.5), mem = 2644.2M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt high fanout net optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:44.8/0:03:32.3 (2.5), mem = 2398.2M
(I,S,L,T): WC_VIEW: 39.8297, 21.0088, 0.987845, 61.8264
(I,S,L,T): WC_VIEW: 39.8297, 21.0088, 0.987845, 61.8264
*** DrvOpt [finish] : cpu/real = 0:00:05.5/0:00:04.5 (1.2), totSession cpu/real = 0:08:50.3/0:03:36.8 (2.4), mem = 2398.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:50.4/0:03:36.9 (2.4), mem = 2398.2M
(I,S,L,T): WC_VIEW: 39.8297, 21.0088, 0.987845, 61.8264
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1113| 13520|    -5.55|   397|   397|    -0.33|     0|     0|     0|     0|   -11.16| -2734.17|       0|       0|       0|  49.63|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.34|  -838.37|      97|       0|     387|  49.79| 0:00:02.0|  2960.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.34|  -838.37|       0|       0|       0|  49.79| 0:00:01.0|  2960.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:09.5 real=0:00:03.0 mem=2960.4M) ***

(I,S,L,T): WC_VIEW: 38.5595, 21.0644, 0.996647, 60.6205
*** DrvOpt [finish] : cpu/real = 0:00:13.8/0:00:06.1 (2.3), totSession cpu/real = 0:09:04.2/0:03:43.0 (2.4), mem = 2752.4M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:02, real = 0:00:33, mem = 1914.8M, totSessionCpu=0:09:04 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:04.7/0:03:43.5 (2.4), mem = 2447.0M
(I,S,L,T): WC_VIEW: 38.5595, 21.0644, 0.996647, 60.6205
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -6.338  TNS Slack -838.365 
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -6.338|-838.365|    49.79%|   0:00:00.0| 2682.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -5.023|-426.564|    50.09%|   0:00:06.0| 3077.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.656|-393.629|    50.22%|   0:00:02.0| 3100.4M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.656|-393.629|    50.22%|   0:00:01.0| 3100.4M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.013|-156.858|    50.51%|   0:00:04.0| 3100.4M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.754|-132.036|    50.61%|   0:00:05.0| 3183.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.632|-124.895|    50.69%|   0:00:01.0| 3183.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.632|-124.895|    50.69%|   0:00:01.0| 3183.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.363| -96.114|    50.77%|   0:00:01.0| 3183.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.247| -88.949|    50.83%|   0:00:02.0| 3183.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.184| -82.523|    50.89%|   0:00:01.0| 3183.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.184| -82.523|    50.89%|   0:00:01.0| 3183.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -3.075| -77.134|    50.92%|   0:00:01.0| 3183.8M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.980| -74.800|    50.95%|   0:00:01.0| 3200.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.963| -74.137|    50.98%|   0:00:01.0| 3200.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.963| -74.137|    50.98%|   0:00:00.0| 3200.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.912| -72.130|    51.01%|   0:00:01.0| 3200.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.859| -70.414|    51.03%|   0:00:02.0| 3200.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.850| -70.057|    51.06%|   0:00:01.0| 3200.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.850| -70.057|    51.06%|   0:00:00.0| 3200.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.769| -68.063|    51.09%|   0:00:01.0| 3200.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.746| -67.483|    51.10%|   0:00:02.0| 3200.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.744| -67.110|    51.13%|   0:00:00.0| 3200.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.744| -67.110|    51.13%|   0:00:00.0| 3200.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.683| -65.616|    51.15%|   0:00:01.0| 3200.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.674| -65.231|    51.15%|   0:00:02.0| 3183.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.667| -65.061|    51.17%|   0:00:00.0| 3183.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.667| -65.061|    51.17%|   0:00:01.0| 3183.9M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.633| -64.350|    51.18%|   0:00:00.0| 3183.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.633| -64.427|    51.17%|   0:00:02.0| 3183.9M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:57 real=0:00:41.0 mem=3183.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:57 real=0:00:41.0 mem=3183.9M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -2.633  TNS Slack -64.427 
(I,S,L,T): WC_VIEW: 39.9833, 22.2926, 1.09187, 63.3678
*** SetupOpt [finish] : cpu/real = 0:03:07.4/0:00:51.1 (3.7), totSession cpu/real = 0:12:12.2/0:04:34.6 (2.7), mem = 2974.4M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -2.633
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Info: 338 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:14.1/0:04:36.5 (2.7), mem = 2789.4M
(I,S,L,T): WC_VIEW: 39.9833, 22.2926, 1.09187, 63.3678
Reclaim Optimization WNS Slack -2.633  TNS Slack -64.427 Density 51.17
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.17%|        -|  -2.633| -64.427|   0:00:00.0| 2789.4M|
|    51.13%|      246|  -2.632| -64.064|   0:00:04.0| 3094.6M|
|    51.13%|        4|  -2.632| -64.064|   0:00:01.0| 3094.6M|
|    51.13%|        0|  -2.632| -64.064|   0:00:00.0| 3094.6M|
|    51.10%|       52|  -2.632| -64.047|   0:00:01.0| 3094.6M|
|    50.88%|      722|  -2.622| -63.813|   0:00:07.0| 3113.7M|
|    50.86%|       59|  -2.622| -63.809|   0:00:01.0| 3113.7M|
|    50.86%|        7|  -2.622| -63.809|   0:00:00.0| 3113.7M|
|    50.86%|        0|  -2.622| -63.809|   0:00:01.0| 3113.7M|
|    50.86%|        0|  -2.622| -63.809|   0:00:00.0| 3113.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.622  TNS Slack -63.809 Density 50.86
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:43.8) (real = 0:00:18.0) **
(I,S,L,T): WC_VIEW: 39.8937, 22.144, 1.08084, 63.1186
*** AreaOpt [finish] : cpu/real = 0:00:43.0/0:00:16.8 (2.6), totSession cpu/real = 0:12:57.1/0:04:53.3 (2.6), mem = 3113.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:44, real=0:00:18, mem=2581.75M, totSessionCpu=0:12:57).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2607.62 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2607.62 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39559  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39534 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39534 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 5.557104e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       148( 0.16%)        11( 0.01%)         1( 0.00%)   ( 0.18%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        16( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              164( 0.03%)        11( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.85 seconds, mem = 2616.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.3, real=0:00:03.0)***
Iteration  7: Total net bbox = 3.768e+05 (1.66e+05 2.10e+05)
              Est.  stn bbox = 4.975e+05 (2.21e+05 2.77e+05)
              cpu = 0:00:34.1 real = 0:00:10.0 mem = 3330.8M
Iteration  8: Total net bbox = 4.105e+05 (1.89e+05 2.21e+05)
              Est.  stn bbox = 5.380e+05 (2.49e+05 2.89e+05)
              cpu = 0:01:33 real = 0:00:26.0 mem = 3317.8M
Iteration  9: Total net bbox = 4.244e+05 (1.99e+05 2.26e+05)
              Est.  stn bbox = 5.542e+05 (2.61e+05 2.94e+05)
              cpu = 0:01:36 real = 0:00:26.0 mem = 3320.6M
Iteration 10: Total net bbox = 4.381e+05 (2.04e+05 2.34e+05)
              Est.  stn bbox = 5.648e+05 (2.65e+05 3.00e+05)
              cpu = 0:01:03 real = 0:00:21.0 mem = 3224.1M
Iteration 11: Total net bbox = 4.561e+05 (2.11e+05 2.45e+05)
              Est.  stn bbox = 5.818e+05 (2.70e+05 3.12e+05)
              cpu = 0:00:23.2 real = 0:00:07.0 mem = 3228.9M
Move report: Timing Driven Placement moves 37638 insts, mean move: 22.97 um, max move: 160.09 um
	Max move on inst (normalizer_inst/FE_OFC2498_sum_6): (377.60, 65.80) --> (434.74, 168.75)

Finished Incremental Placement (cpu=0:05:27, real=0:01:40, mem=2969.7M)
*** Starting refinePlace (0:18:28 mem=2972.8M) ***
Total net bbox length = 4.607e+05 (2.153e+05 2.454e+05) (ext = 2.343e+04)
Move report: Detail placement moves 37638 insts, mean move: 0.93 um, max move: 18.83 um
	Max move on inst (core1_inst/ofifo_inst/col_idx_6__fifo_instance/U5): (217.30, 142.27) --> (235.20, 143.20)
	Runtime: CPU: 0:00:07.2 REAL: 0:00:04.0 MEM: 2972.8MB
Summary Report:
Instances move: 37638 (out of 37638 movable)
Instances flipped: 0
Mean displacement: 0.93 um
Max displacement: 18.83 um (Instance: core1_inst/ofifo_inst/col_idx_6__fifo_instance/U5) (217.299, 142.273) -> (235.2, 143.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: TIEL
Total net bbox length = 4.461e+05 (1.960e+05 2.501e+05) (ext = 2.335e+04)
Runtime: CPU: 0:00:07.3 REAL: 0:00:04.0 MEM: 2972.8MB
*** Finished refinePlace (0:18:35 mem=2972.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2972.81 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2972.81 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39559  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39559 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39559 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.218704e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       142( 0.16%)        23( 0.03%)         1( 0.00%)   ( 0.18%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              152( 0.02%)        23( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.82 seconds, mem = 2972.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 126070
[NR-eGR]     M2  (2V) length: 2.260489e+05um, number of vias: 182559
[NR-eGR]     M3  (3H) length: 2.211268e+05um, number of vias: 6968
[NR-eGR]     M4  (4V) length: 6.707982e+04um, number of vias: 1459
[NR-eGR]     M5  (5H) length: 2.204710e+04um, number of vias: 543
[NR-eGR]     M6  (6V) length: 8.403735e+03um, number of vias: 6
[NR-eGR]     M7  (7H) length: 4.142000e+02um, number of vias: 4
[NR-eGR]     M8  (8V) length: 1.502000e+02um, number of vias: 0
[NR-eGR] Total length: 5.452707e+05um, number of vias: 317609
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.876160e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.48 seconds, mem = 2923.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:05:40, real=0:01:46)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2584.6M)
Extraction called for design 'dualcore' of instances=37638 and nets=39674 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 2584.574M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:37, real = 0:03:32, mem = 1811.4M, totSessionCpu=0:18:39 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2498.7)
Total number of fetched objects 39947
End delay calculation. (MEM=2864.69 CPU=0:00:05.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2864.69 CPU=0:00:07.0 REAL=0:00:01.0)
*** Timing NOT met, worst failing slack is -2.662
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:55.0/0:06:47.5 (2.8), mem = 2832.7M
(I,S,L,T): WC_VIEW: 39.8389, 21.1095, 1.08084, 62.0292
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.662 TNS Slack -66.031 Density 50.86
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.027| -0.189|
|reg2cgate |-0.064| -0.066|
|reg2reg   |-2.662|-65.777|
|HEPG      |-2.662|-65.843|
|All Paths |-2.662|-66.031|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.662|   -2.662| -65.843|  -66.031|    50.86%|   0:00:01.0| 3075.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.605|   -2.605| -64.892|  -65.081|    50.86%|   0:00:01.0| 3075.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.594|   -2.594| -64.712|  -64.901|    50.87%|   0:00:00.0| 3075.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.584|   -2.584| -64.444|  -64.633|    50.87%|   0:00:00.0| 3094.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.561|   -2.561| -64.289|  -64.477|    50.87%|   0:00:00.0| 3094.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.550|   -2.550| -63.808|  -63.997|    50.87%|   0:00:01.0| 3094.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.542|   -2.542| -63.727|  -63.916|    50.88%|   0:00:00.0| 3114.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.537|   -2.537| -63.562|  -63.750|    50.88%|   0:00:00.0| 3114.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.532|   -2.532| -63.532|  -63.720|    50.88%|   0:00:01.0| 3114.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.508|   -2.508| -63.194|  -63.382|    50.88%|   0:00:00.0| 3114.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.501|   -2.501| -62.907|  -63.096|    50.88%|   0:00:00.0| 3114.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.491|   -2.491| -62.684|  -62.872|    50.88%|   0:00:00.0| 3114.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.480|   -2.480| -62.493|  -62.682|    50.89%|   0:00:01.0| 3114.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.473|   -2.473| -62.412|  -62.601|    50.89%|   0:00:00.0| 3114.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.461|   -2.461| -62.198|  -62.386|    50.89%|   0:00:00.0| 3114.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.455|   -2.455| -62.092|  -62.281|    50.89%|   0:00:00.0| 3114.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.451|   -2.451| -61.676|  -61.865|    50.89%|   0:00:00.0| 3114.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.442|   -2.442| -61.460|  -61.649|    50.89%|   0:00:01.0| 3114.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.435|   -2.435| -61.364|  -61.553|    50.89%|   0:00:00.0| 3114.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.431|   -2.431| -61.180|  -61.368|    50.89%|   0:00:00.0| 3114.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.422|   -2.422| -60.995|  -61.184|    50.90%|   0:00:00.0| 3114.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.416|   -2.416| -60.856|  -61.045|    50.90%|   0:00:01.0| 3122.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.411|   -2.411| -60.631|  -60.820|    50.90%|   0:00:00.0| 3122.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.405|   -2.405| -60.447|  -60.636|    50.90%|   0:00:00.0| 3122.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.397|   -2.397| -60.220|  -60.408|    50.90%|   0:00:01.0| 3122.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.388|   -2.388| -60.050|  -60.238|    50.90%|   0:00:00.0| 3122.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.385|   -2.385| -59.904|  -60.093|    50.91%|   0:00:00.0| 3122.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.381|   -2.381| -59.674|  -59.863|    50.91%|   0:00:00.0| 3122.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.377|   -2.377| -59.525|  -59.714|    50.91%|   0:00:01.0| 3122.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.373|   -2.373| -59.439|  -59.627|    50.91%|   0:00:00.0| 3122.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.366|   -2.366| -59.223|  -59.412|    50.91%|   0:00:00.0| 3122.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.362|   -2.362| -59.112|  -59.300|    50.92%|   0:00:00.0| 3122.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.358|   -2.358| -58.948|  -59.137|    50.92%|   0:00:00.0| 3130.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.352|   -2.352| -58.837|  -59.026|    50.92%|   0:00:01.0| 3130.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.346|   -2.346| -58.739|  -58.927|    50.92%|   0:00:00.0| 3130.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.344|   -2.344| -58.553|  -58.741|    50.92%|   0:00:00.0| 3130.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.344|   -2.344| -58.500|  -58.689|    50.92%|   0:00:00.0| 3130.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.340|   -2.340| -58.377|  -58.566|    50.92%|   0:00:01.0| 3130.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.336|   -2.336| -58.275|  -58.464|    50.93%|   0:00:00.0| 3130.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.336|   -2.336| -58.218|  -58.407|    50.93%|   0:00:00.0| 3130.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.328|   -2.328| -58.196|  -58.385|    50.93%|   0:00:00.0| 3130.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.324|   -2.324| -58.089|  -58.277|    50.93%|   0:00:00.0| 3138.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.325|   -2.325| -57.979|  -58.167|    50.93%|   0:00:00.0| 3138.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.320|   -2.320| -57.819|  -58.007|    50.93%|   0:00:00.0| 3138.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.320|   -2.320| -57.744|  -57.932|    50.93%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.315|   -2.315| -57.746|  -57.935|    50.94%|   0:00:01.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.312|   -2.312| -57.625|  -57.814|    50.94%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.312|   -2.312| -57.579|  -57.767|    50.94%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.307|   -2.307| -57.401|  -57.590|    50.94%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.306|   -2.306| -57.336|  -57.525|    50.95%|   0:00:01.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.306|   -2.306| -57.240|  -57.429|    50.95%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.298|   -2.298| -57.146|  -57.335|    50.95%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.298|   -2.298| -57.119|  -57.308|    50.95%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.293|   -2.293| -56.987|  -57.175|    50.95%|   0:00:01.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.293|   -2.293| -56.913|  -57.101|    50.95%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.289|   -2.289| -56.822|  -57.011|    50.96%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.288|   -2.288| -56.797|  -56.986|    50.96%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.288|   -2.288| -56.762|  -56.951|    50.96%|   0:00:01.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.282|   -2.282| -56.659|  -56.848|    50.96%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.277|   -2.277| -56.574|  -56.763|    50.96%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.274|   -2.274| -56.520|  -56.708|    50.96%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.268|   -2.268| -56.304|  -56.493|    50.97%|   0:00:01.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.263|   -2.263| -56.207|  -56.396|    50.97%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.264|   -2.264| -56.110|  -56.299|    50.97%|   0:00:01.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.259|   -2.259| -56.003|  -56.191|    50.97%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.259|   -2.259| -55.905|  -56.094|    50.97%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.254|   -2.254| -55.764|  -55.952|    50.98%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.254|   -2.254| -55.753|  -55.942|    50.98%|   0:00:01.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.250|   -2.250| -55.610|  -55.798|    50.99%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.245|   -2.245| -55.576|  -55.764|    50.99%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.245|   -2.245| -55.510|  -55.699|    50.99%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.239|   -2.239| -55.307|  -55.496|    50.99%|   0:00:01.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.234|   -2.234| -55.263|  -55.451|    51.00%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.233|   -2.233| -55.230|  -55.419|    51.00%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.231|   -2.231| -55.223|  -55.412|    51.00%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.227|   -2.227| -55.149|  -55.338|    51.00%|   0:00:01.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.228|   -2.228| -55.116|  -55.305|    51.00%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.223|   -2.223| -54.952|  -55.141|    51.01%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.218|   -2.218| -54.907|  -55.095|    51.01%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.218|   -2.218| -54.830|  -55.019|    51.01%|   0:00:01.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.218|   -2.218| -54.821|  -55.010|    51.01%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.215|   -2.215| -54.663|  -54.852|    51.02%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.214|   -2.214| -54.637|  -54.825|    51.02%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.214|   -2.214| -54.631|  -54.820|    51.02%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.214|   -2.214| -54.631|  -54.820|    51.03%|   0:00:01.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.204|   -2.204| -54.536|  -54.725|    51.03%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.202|   -2.202| -54.467|  -54.656|    51.03%|   0:00:00.0| 3146.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.202|   -2.202| -54.459|  -54.648|    51.03%|   0:00:00.0| 3154.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.198|   -2.198| -54.323|  -54.512|    51.04%|   0:00:01.0| 3154.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.192|   -2.192| -54.237|  -54.426|    51.05%|   0:00:00.0| 3154.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.188|   -2.188| -54.213|  -54.401|    51.05%|   0:00:00.0| 3154.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.184|   -2.184| -54.207|  -54.396|    51.05%|   0:00:00.0| 3154.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.180|   -2.180| -54.159|  -54.348|    51.05%|   0:00:01.0| 3154.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.179|   -2.179| -54.134|  -54.322|    51.05%|   0:00:00.0| 3154.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.175|   -2.175| -53.954|  -54.143|    51.05%|   0:00:00.0| 3154.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.175|   -2.175| -53.934|  -54.123|    51.05%|   0:00:01.0| 3154.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.171|   -2.171| -53.848|  -54.037|    51.06%|   0:00:00.0| 3154.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.169|   -2.169| -53.788|  -53.977|    51.06%|   0:00:00.0| 3162.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.164|   -2.164| -53.649|  -53.838|    51.07%|   0:00:01.0| 3162.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.164|   -2.164| -53.610|  -53.799|    51.07%|   0:00:00.0| 3162.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.164|   -2.164| -53.604|  -53.793|    51.07%|   0:00:00.0| 3162.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.160|   -2.160| -53.445|  -53.634|    51.07%|   0:00:01.0| 3162.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.158|   -2.158| -53.300|  -53.488|    51.08%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.158|   -2.158| -53.280|  -53.469|    51.08%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.158|   -2.158| -53.280|  -53.468|    51.08%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.153|   -2.153| -53.096|  -53.284|    51.08%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.153|   -2.153| -53.070|  -53.258|    51.08%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.149|   -2.149| -52.975|  -53.164|    51.09%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.147|   -2.147| -52.937|  -53.125|    51.09%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.147|   -2.147| -52.937|  -53.125|    51.09%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.137|   -2.137| -52.794|  -52.982|    51.10%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.136|   -2.136| -52.769|  -52.958|    51.10%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.130|   -2.130| -52.562|  -52.751|    51.11%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.127|   -2.127| -52.490|  -52.678|    51.11%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.127|   -2.127| -52.486|  -52.675|    51.11%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.122|   -2.122| -52.336|  -52.524|    51.12%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.122|   -2.122| -52.320|  -52.509|    51.12%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.121|   -2.121| -52.213|  -52.401|    51.13%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.119|   -2.119| -52.185|  -52.374|    51.13%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.119|   -2.119| -52.172|  -52.361|    51.13%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.111|   -2.111| -52.074|  -52.262|    51.14%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.111|   -2.111| -52.052|  -52.240|    51.14%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.111|   -2.111| -52.045|  -52.234|    51.14%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.107|   -2.107| -51.933|  -52.121|    51.15%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.107|   -2.107| -51.933|  -52.121|    51.15%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.099|   -2.099| -51.774|  -51.963|    51.17%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.097|   -2.097| -51.740|  -51.929|    51.17%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.094|   -2.094| -51.606|  -51.795|    51.18%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.086|   -2.086| -51.332|  -51.521|    51.20%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.081|   -2.081| -51.249|  -51.437|    51.20%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.081|   -2.081| -51.238|  -51.426|    51.21%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.075|   -2.075| -51.107|  -51.296|    51.22%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.071|   -2.071| -51.026|  -51.215|    51.22%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.071|   -2.071| -51.001|  -51.190|    51.23%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.064|   -2.064| -50.893|  -51.081|    51.23%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.063|   -2.063| -50.835|  -51.024|    51.23%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.063|   -2.063| -50.820|  -51.009|    51.23%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.059|   -2.059| -50.752|  -50.940|    51.24%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.060|   -2.060| -50.745|  -50.934|    51.24%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.056|   -2.056| -50.633|  -50.822|    51.26%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.055|   -2.055| -50.623|  -50.811|    51.26%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.053|   -2.053| -50.558|  -50.746|    51.27%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.053|   -2.053| -50.537|  -50.725|    51.27%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.049|   -2.049| -50.442|  -50.631|    51.28%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.049|   -2.049| -50.422|  -50.611|    51.28%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.049|   -2.049| -50.369|  -50.558|    51.30%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.046|   -2.046| -50.359|  -50.548|    51.30%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.045|   -2.045| -50.345|  -50.534|    51.30%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.045|   -2.045| -50.341|  -50.530|    51.30%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.041|   -2.041| -50.298|  -50.487|    51.30%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.041|   -2.041| -50.289|  -50.478|    51.30%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.037|   -2.037| -50.109|  -50.298|    51.31%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.033|   -2.033| -49.938|  -50.127|    51.32%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.033|   -2.033| -49.921|  -50.110|    51.32%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.029|   -2.029| -49.856|  -50.045|    51.33%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.028|   -2.028| -49.796|  -49.984|    51.34%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.026|   -2.026| -49.792|  -49.981|    51.34%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.026|   -2.026| -49.783|  -49.972|    51.34%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.022|   -2.022| -49.746|  -49.934|    51.35%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.018|   -2.018| -49.727|  -49.916|    51.35%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.017|   -2.017| -49.726|  -49.914|    51.35%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.013|   -2.013| -49.582|  -49.770|    51.36%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.013|   -2.013| -49.578|  -49.766|    51.36%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.007|   -2.007| -49.378|  -49.567|    51.36%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.005|   -2.005| -49.343|  -49.532|    51.37%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.005|   -2.005| -49.330|  -49.519|    51.37%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.005|   -2.005| -49.292|  -49.481|    51.37%|   0:00:01.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.001|   -2.001| -49.274|  -49.463|    51.38%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.998|   -1.998| -49.187|  -49.375|    51.38%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.998|   -1.998| -49.167|  -49.356|    51.38%|   0:00:00.0| 3170.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.991|   -1.991| -48.916|  -49.105|    51.39%|   0:00:01.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.990|   -1.990| -48.873|  -49.062|    51.39%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.990|   -1.990| -48.869|  -49.058|    51.39%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.989|   -1.989| -48.801|  -48.990|    51.41%|   0:00:01.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -48.772|  -48.961|    51.41%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.984|   -1.984| -48.769|  -48.958|    51.41%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.982|   -1.982| -48.729|  -48.918|    51.41%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.982|   -1.982| -48.711|  -48.900|    51.41%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.980|   -1.980| -48.602|  -48.790|    51.42%|   0:00:01.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.980|   -1.980| -48.588|  -48.776|    51.42%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.975|   -1.975| -48.508|  -48.696|    51.44%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.975|   -1.975| -48.490|  -48.679|    51.44%|   0:00:01.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.970|   -1.970| -48.290|  -48.478|    51.45%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.969|   -1.969| -48.273|  -48.461|    51.45%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.967|   -1.967| -48.169|  -48.358|    51.46%|   0:00:01.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.967|   -1.967| -48.155|  -48.344|    51.46%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.963|   -1.963| -48.055|  -48.244|    51.47%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.963|   -1.963| -48.040|  -48.229|    51.47%|   0:00:01.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.963|   -1.963| -47.965|  -48.154|    51.48%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.957|   -1.957| -47.881|  -48.070|    51.48%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.956|   -1.956| -47.816|  -48.005|    51.48%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.956|   -1.956| -47.813|  -48.002|    51.48%|   0:00:01.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.955|   -1.955| -47.644|  -47.833|    51.50%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.955|   -1.955| -47.636|  -47.825|    51.50%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.950|   -1.950| -47.562|  -47.750|    51.51%|   0:00:01.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.944|   -1.944| -47.457|  -47.646|    51.52%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.940|   -1.940| -47.354|  -47.543|    51.53%|   0:00:01.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.940|   -1.940| -47.340|  -47.528|    51.53%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.936|   -1.936| -47.241|  -47.430|    51.54%|   0:00:01.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.936|   -1.936| -47.215|  -47.404|    51.54%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.936|   -1.936| -47.189|  -47.378|    51.55%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.931|   -1.931| -47.101|  -47.290|    51.56%|   0:00:01.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.930|   -1.930| -47.068|  -47.257|    51.56%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.930|   -1.930| -47.031|  -47.220|    51.56%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.923|   -1.923| -46.948|  -47.137|    51.57%|   0:00:01.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.921|   -1.921| -46.896|  -47.085|    51.57%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.921|   -1.921| -46.897|  -47.086|    51.57%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.919|   -1.919| -46.855|  -47.043|    51.58%|   0:00:01.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.919|   -1.919| -46.842|  -47.030|    51.58%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.917|   -1.917| -46.818|  -47.006|    51.59%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.917|   -1.917| -46.798|  -46.987|    51.59%|   0:00:01.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.913|   -1.913| -46.700|  -46.889|    51.60%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.913|   -1.913| -46.685|  -46.873|    51.60%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.907|   -1.907| -46.517|  -46.705|    51.60%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.907|   -1.907| -46.510|  -46.699|    51.61%|   0:00:01.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.904|   -1.904| -46.474|  -46.663|    51.62%|   0:00:00.0| 3168.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.904|   -1.904| -46.467|  -46.655|    51.61%|   0:00:01.0| 3166.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.902|   -1.902| -46.332|  -46.521|    51.63%|   0:00:00.0| 3166.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.901|   -1.901| -46.328|  -46.517|    51.63%|   0:00:01.0| 3226.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.901|   -1.901| -46.328|  -46.517|    51.63%|   0:00:00.0| 3226.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.899|   -1.899| -46.223|  -46.412|    51.65%|   0:00:00.0| 3226.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.897|   -1.897| -46.204|  -46.393|    51.65%|   0:00:01.0| 3226.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.896|   -1.896| -46.153|  -46.341|    51.66%|   0:00:00.0| 3226.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.895|   -1.895| -46.147|  -46.336|    51.67%|   0:00:00.0| 3226.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.893|   -1.893| -46.109|  -46.298|    51.66%|   0:00:01.0| 3226.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.888|   -1.888| -45.958|  -46.147|    51.68%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.888|   -1.888| -45.930|  -46.118|    51.68%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.887|   -1.887| -45.890|  -46.079|    51.69%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.886|   -1.886| -45.863|  -46.051|    51.69%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.886|   -1.886| -45.862|  -46.051|    51.69%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.883|   -1.883| -45.774|  -45.963|    51.71%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.883|   -1.883| -45.740|  -45.929|    51.71%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.880|   -1.880| -45.713|  -45.901|    51.72%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.880|   -1.880| -45.711|  -45.900|    51.72%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.879|   -1.879| -45.658|  -45.847|    51.72%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.879|   -1.879| -45.644|  -45.832|    51.73%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.877|   -1.877| -45.591|  -45.779|    51.73%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.877|   -1.877| -45.581|  -45.770|    51.74%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.877|   -1.877| -45.579|  -45.768|    51.74%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.877|   -1.877| -45.569|  -45.758|    51.74%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.877|   -1.877| -45.563|  -45.752|    51.74%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.877|   -1.877| -45.558|  -45.747|    51.74%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.877|   -1.877| -45.544|  -45.733|    51.74%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.877|   -1.877| -45.525|  -45.713|    51.75%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.877|   -1.877| -45.494|  -45.683|    51.75%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.877|   -1.877| -45.484|  -45.672|    51.75%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.877|   -1.877| -45.456|  -45.645|    51.75%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.877|   -1.877| -45.450|  -45.638|    51.76%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.877|   -1.877| -45.439|  -45.627|    51.76%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.877|   -1.877| -45.438|  -45.627|    51.76%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.877|   -1.877| -45.408|  -45.596|    51.77%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.877|   -1.877| -45.407|  -45.596|    51.77%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.877|   -1.877| -45.356|  -45.545|    51.77%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.877|   -1.877| -45.321|  -45.510|    51.78%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.877|   -1.877| -45.258|  -45.447|    51.78%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.877|   -1.877| -45.244|  -45.433|    51.79%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.877|   -1.877| -45.233|  -45.422|    51.79%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.877|   -1.877| -45.210|  -45.399|    51.80%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.877|   -1.877| -45.209|  -45.397|    51.80%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.877|   -1.877| -45.206|  -45.394|    51.80%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.877|   -1.877| -45.202|  -45.391|    51.80%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.877|   -1.877| -45.197|  -45.386|    51.80%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.877|   -1.877| -45.195|  -45.384|    51.80%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.877|   -1.877| -45.128|  -45.317|    51.81%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.877|   -1.877| -45.124|  -45.312|    51.81%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.877|   -1.877| -45.123|  -45.311|    51.81%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.877|   -1.877| -45.114|  -45.303|    51.82%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -45.105|  -45.294|    51.82%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -45.105|  -45.293|    51.82%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -45.078|  -45.267|    51.82%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -45.063|  -45.251|    51.82%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -45.041|  -45.229|    51.83%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -45.023|  -45.212|    51.83%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -45.010|  -45.199|    51.83%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -44.993|  -45.181|    51.83%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -44.972|  -45.161|    51.84%|   0:00:01.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -44.924|  -45.113|    51.84%|   0:00:00.0| 3245.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -44.924|  -45.113|    51.84%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -44.888|  -45.077|    51.85%|   0:00:01.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -44.886|  -45.075|    51.85%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -44.870|  -45.058|    51.85%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -44.859|  -45.048|    51.85%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -44.838|  -45.026|    51.85%|   0:00:01.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -44.829|  -45.017|    51.85%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -44.809|  -44.998|    51.85%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.877|   -1.877| -44.789|  -44.977|    51.85%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.877|   -1.877| -44.603|  -44.791|    51.86%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.877|   -1.877| -44.590|  -44.779|    51.86%|   0:00:01.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.877|   -1.877| -44.559|  -44.747|    51.86%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.877|   -1.877| -44.523|  -44.711|    51.86%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.877|   -1.877| -44.504|  -44.693|    51.86%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.877|   -1.877| -44.445|  -44.634|    51.86%|   0:00:01.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.877|   -1.877| -44.443|  -44.632|    51.87%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.877|   -1.877| -44.443|  -44.631|    51.87%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.877|   -1.877| -44.353|  -44.541|    51.87%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.877|   -1.877| -44.339|  -44.527|    51.87%|   0:00:01.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.877|   -1.877| -44.334|  -44.522|    51.87%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.877|   -1.877| -44.327|  -44.516|    51.87%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.877|   -1.877| -44.326|  -44.514|    51.87%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.877|   -1.877| -44.319|  -44.507|    51.87%|   0:00:01.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.877|   -1.877| -44.317|  -44.506|    51.87%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.877|   -1.877| -44.315|  -44.504|    51.87%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.877|   -1.877| -44.201|  -44.390|    51.87%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.877|   -1.877| -44.061|  -44.250|    51.87%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.877|   -1.877| -43.887|  -44.075|    51.87%|   0:00:01.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.877|   -1.877| -43.854|  -44.043|    51.87%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.877|   -1.877| -43.815|  -44.004|    51.88%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.877|   -1.877| -43.767|  -43.956|    51.88%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.877|   -1.877| -43.674|  -43.862|    51.88%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.877|   -1.877| -43.640|  -43.829|    51.88%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.877|   -1.877| -43.598|  -43.787|    51.88%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.877|   -1.877| -43.528|  -43.716|    51.89%|   0:00:01.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.877|   -1.877| -43.514|  -43.702|    51.89%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.877|   -1.877| -43.477|  -43.665|    51.89%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.877|   -1.877| -43.453|  -43.641|    51.89%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.877|   -1.877| -43.434|  -43.623|    51.89%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.877|   -1.877| -43.341|  -43.529|    51.89%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.877|   -1.877| -43.331|  -43.520|    51.89%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.877|   -1.877| -43.293|  -43.482|    51.89%|   0:00:01.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.877|   -1.877| -43.265|  -43.454|    51.89%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.877|   -1.877| -43.210|  -43.398|    51.89%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.877|   -1.877| -43.183|  -43.372|    51.90%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.877|   -1.877| -43.154|  -43.342|    51.90%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.877|   -1.877| -43.074|  -43.262|    51.90%|   0:00:01.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.877|   -1.877| -42.962|  -43.150|    51.90%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.877|   -1.877| -42.956|  -43.145|    51.90%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.877|   -1.877| -42.887|  -43.075|    51.91%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.877|   -1.877| -42.865|  -43.053|    51.91%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.877|   -1.877| -42.785|  -42.973|    51.92%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.877|   -1.877| -42.764|  -42.952|    51.92%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.877|   -1.877| -42.695|  -42.884|    51.92%|   0:00:01.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.877|   -1.877| -42.663|  -42.851|    51.93%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.877|   -1.877| -42.657|  -42.846|    51.93%|   0:00:01.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.877|   -1.877| -42.637|  -42.825|    51.93%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.877|   -1.877| -42.634|  -42.822|    51.93%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.877|   -1.877| -42.628|  -42.817|    51.93%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.877|   -1.877| -42.563|  -42.752|    51.93%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.877|   -1.877| -42.563|  -42.752|    51.93%|   0:00:01.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.877|   -1.877| -42.526|  -42.715|    51.93%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.877|   -1.877| -42.526|  -42.714|    51.94%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.877|   -1.877| -42.575|  -42.763|    51.94%|   0:00:01.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__8_/D              |
|  -1.877|   -1.877| -42.571|  -42.759|    51.94%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.877|   -1.877| -42.310|  -42.499|    51.94%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.877|   -1.877| -42.295|  -42.484|    51.94%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.877|   -1.877| -42.289|  -42.477|    51.94%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.877|   -1.877| -41.917|  -42.105|    51.94%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.877|   -1.877| -41.593|  -41.781|    51.95%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.877|   -1.877| -41.439|  -41.627|    51.95%|   0:00:01.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.877|   -1.877| -40.815|  -41.004|    51.95%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.877|   -1.877| -40.803|  -40.992|    51.95%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__9_/D              |
|  -1.877|   -1.877| -40.796|  -40.984|    51.95%|   0:00:00.0| 3253.8M|        NA|       NA| NA                                                 |
|  -1.877|   -1.877| -40.795|  -40.984|    51.95%|   0:00:00.0| 3253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:25 real=0:01:37 mem=3253.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:25 real=0:01:37 mem=3253.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.027| -0.189|
|reg2cgate | 0.034|  0.000|
|reg2reg   |-1.877|-40.795|
|HEPG      |-1.877|-40.795|
|All Paths |-1.877|-40.984|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.877 TNS Slack -40.984 Density 51.95
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:31.9/0:08:35.3 (2.7), mem = 3253.8M
(I,S,L,T): WC_VIEW: 41.4813, 22.4732, 1.13152, 65.0861
Reclaim Optimization WNS Slack -1.877  TNS Slack -40.984 Density 51.95
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.95%|        -|  -1.877| -40.984|   0:00:00.0| 3253.8M|
|    51.94%|       31|  -1.877| -40.985|   0:00:01.0| 3253.8M|
|    51.80%|      511|  -1.867| -40.908|   0:00:06.0| 3253.8M|
|    51.80%|        5|  -1.867| -40.906|   0:00:01.0| 3253.8M|
|    51.80%|        0|  -1.867| -40.906|   0:00:00.0| 3253.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.867  TNS Slack -40.906 Density 51.80
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:23.6) (real = 0:00:10.0) **
(I,S,L,T): WC_VIEW: 41.3387, 22.3713, 1.12443, 64.8344
*** AreaOpt [finish] : cpu/real = 0:00:23.8/0:00:10.3 (2.3), totSession cpu/real = 0:23:55.8/0:08:45.6 (2.7), mem = 3253.8M
End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:10, mem=3153.77M, totSessionCpu=0:23:56).
** GigaOpt Optimizer WNS Slack -1.867 TNS Slack -40.906 Density 51.80
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.027| -0.172|
|reg2cgate | 0.034|  0.000|
|reg2reg   |-1.867|-40.735|
|HEPG      |-1.867|-40.735|
|All Paths |-1.867|-40.906|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:50 real=0:01:48 mem=3153.8M) ***

(I,S,L,T): WC_VIEW: 41.3387, 22.3713, 1.12443, 64.8344
*** SetupOpt [finish] : cpu/real = 0:05:01.6/0:01:58.9 (2.5), totSession cpu/real = 0:23:56.6/0:08:46.3 (2.7), mem = 2945.8M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2663.68 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2663.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39804  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39798 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39798 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.241348e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-9)           (10-13)           (14-18)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       190( 0.21%)         4( 0.00%)         1( 0.00%)         2( 0.00%)   ( 0.22%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        12( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              204( 0.03%)         4( 0.00%)         1( 0.00%)         2( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.87 seconds, mem = 2672.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.4, real=0:00:03.0)***
Iteration  7: Total net bbox = 3.762e+05 (1.68e+05 2.08e+05)
              Est.  stn bbox = 4.959e+05 (2.23e+05 2.73e+05)
              cpu = 0:00:33.4 real = 0:00:10.0 mem = 3403.8M
Iteration  8: Total net bbox = 4.116e+05 (1.92e+05 2.20e+05)
              Est.  stn bbox = 5.383e+05 (2.52e+05 2.86e+05)
              cpu = 0:01:15 real = 0:00:21.0 mem = 3386.8M
Iteration  9: Total net bbox = 4.214e+05 (1.98e+05 2.23e+05)
              Est.  stn bbox = 5.500e+05 (2.60e+05 2.90e+05)
              cpu = 0:01:39 real = 0:00:29.0 mem = 3390.7M
Iteration 10: Total net bbox = 4.407e+05 (2.08e+05 2.33e+05)
              Est.  stn bbox = 5.671e+05 (2.68e+05 2.99e+05)
              cpu = 0:01:01 real = 0:00:18.0 mem = 3299.4M
Iteration 11: Total net bbox = 4.581e+05 (2.14e+05 2.45e+05)
              Est.  stn bbox = 5.833e+05 (2.73e+05 3.10e+05)
              cpu = 0:00:27.8 real = 0:00:08.0 mem = 3302.3M
Move report: Timing Driven Placement moves 37888 insts, mean move: 14.81 um, max move: 92.16 um
	Max move on inst (normalizer_inst/FE_RC_281_0): (399.40, 87.40) --> (481.86, 97.11)

Finished Incremental Placement (cpu=0:05:19, real=0:01:36, mem=3043.1M)
*** Starting refinePlace (0:29:18 mem=3046.2M) ***
Total net bbox length = 4.624e+05 (2.179e+05 2.445e+05) (ext = 2.291e+04)
Move report: Detail placement moves 37888 insts, mean move: 0.94 um, max move: 23.39 um
	Max move on inst (gclk_inst2/U3): (37.16, 231.83) --> (14.20, 231.40)
	Runtime: CPU: 0:00:07.5 REAL: 0:00:04.0 MEM: 3046.2MB
Summary Report:
Instances move: 37888 (out of 37888 movable)
Instances flipped: 0
Mean displacement: 0.94 um
Max displacement: 23.39 um (Instance: gclk_inst2/U3) (37.159, 231.828) -> (14.2, 231.4)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 4.475e+05 (1.983e+05 2.492e+05) (ext = 2.285e+04)
Runtime: CPU: 0:00:07.6 REAL: 0:00:04.0 MEM: 3046.2MB
*** Finished refinePlace (0:29:25 mem=3046.2M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3046.21 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3046.21 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39804  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39804 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39804 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.241024e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       172( 0.19%)        27( 0.03%)         3( 0.00%)   ( 0.22%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        18( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              190( 0.03%)        27( 0.00%)         3( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.85 seconds, mem = 3046.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 126614
[NR-eGR]     M2  (2V) length: 2.268549e+05um, number of vias: 182893
[NR-eGR]     M3  (3H) length: 2.285409e+05um, number of vias: 6703
[NR-eGR]     M4  (4V) length: 6.753117e+04um, number of vias: 1385
[NR-eGR]     M5  (5H) length: 1.829180e+04um, number of vias: 515
[NR-eGR]     M6  (6V) length: 6.287445e+03um, number of vias: 12
[NR-eGR]     M7  (7H) length: 4.046000e+02um, number of vias: 4
[NR-eGR]     M8  (8V) length: 1.104000e+02um, number of vias: 0
[NR-eGR] Total length: 5.480212e+05um, number of vias: 318126
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.924270e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.50 seconds, mem = 3003.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:05:31, real=0:01:42)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2664.0M)
Extraction called for design 'dualcore' of instances=37888 and nets=39919 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 2663.973M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:21:27, real = 0:07:21, mem = 1843.6M, totSessionCpu=0:29:30 **
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2564.8)
Total number of fetched objects 40192
End delay calculation. (MEM=2911.71 CPU=0:00:05.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2911.71 CPU=0:00:07.1 REAL=0:00:01.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -2.017
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:29:42.7/0:10:35.0 (2.8), mem = 2911.7M
(I,S,L,T): WC_VIEW: 41.3353, 22.4176, 1.12443, 64.8773
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.017 TNS Slack -45.984 Density 51.80
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.039| -0.290|
|reg2cgate | 0.002|  0.000|
|reg2reg   |-2.017|-45.694|
|HEPG      |-2.017|-45.694|
|All Paths |-2.017|-45.984|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.017|   -2.017| -45.694|  -45.984|    51.80%|   0:00:00.0| 3122.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.995|   -1.995| -45.074|  -45.363|    51.80%|   0:00:01.0| 3130.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.986|   -1.986| -44.934|  -45.223|    51.80%|   0:00:00.0| 3130.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.974|   -1.974| -44.623|  -44.913|    51.80%|   0:00:01.0| 3130.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.962|   -1.962| -44.470|  -44.759|    51.80%|   0:00:00.0| 3130.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.951|   -1.951| -44.136|  -44.425|    51.81%|   0:00:00.0| 3138.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.941|   -1.941| -43.866|  -44.156|    51.81%|   0:00:00.0| 3138.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.934|   -1.934| -43.676|  -43.966|    51.81%|   0:00:01.0| 3138.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.927|   -1.927| -43.612|  -43.902|    51.81%|   0:00:00.0| 3138.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.919|   -1.919| -43.451|  -43.740|    51.81%|   0:00:00.0| 3138.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.915|   -1.915| -43.308|  -43.597|    51.82%|   0:00:01.0| 3146.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.908|   -1.908| -43.246|  -43.536|    51.82%|   0:00:00.0| 3146.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.903|   -1.903| -43.050|  -43.340|    51.82%|   0:00:00.0| 3146.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.903|   -1.903| -43.000|  -43.289|    51.82%|   0:00:00.0| 3146.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.898|   -1.898| -42.950|  -43.239|    51.83%|   0:00:01.0| 3146.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.896|   -1.896| -42.853|  -43.143|    51.83%|   0:00:00.0| 3146.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.896|   -1.896| -42.841|  -43.131|    51.83%|   0:00:00.0| 3146.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.890|   -1.890| -42.621|  -42.911|    51.84%|   0:00:01.0| 3146.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.890|   -1.890| -42.611|  -42.901|    51.84%|   0:00:00.0| 3146.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.883|   -1.883| -42.475|  -42.765|    51.84%|   0:00:00.0| 3146.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.885|   -1.885| -42.464|  -42.753|    51.84%|   0:00:01.0| 3154.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.886|   -1.886| -42.437|  -42.726|    51.85%|   0:00:00.0| 3154.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.879|   -1.879| -42.375|  -42.665|    51.85%|   0:00:00.0| 3154.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.877|   -1.877| -42.338|  -42.628|    51.85%|   0:00:00.0| 3154.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.877|   -1.877| -42.331|  -42.620|    51.85%|   0:00:00.0| 3154.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.870|   -1.870| -42.288|  -42.577|    51.85%|   0:00:01.0| 3154.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.871|   -1.871| -42.211|  -42.501|    51.86%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.861|   -1.861| -42.012|  -42.302|    51.87%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.861|   -1.861| -41.992|  -42.282|    51.87%|   0:00:01.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.856|   -1.856| -41.778|  -42.067|    51.88%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.853|   -1.853| -41.732|  -42.022|    51.88%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.853|   -1.853| -41.730|  -42.020|    51.89%|   0:00:01.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.845|   -1.845| -41.507|  -41.796|    51.90%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.845|   -1.845| -41.491|  -41.781|    51.90%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.835|   -1.835| -41.292|  -41.581|    51.91%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.835|   -1.835| -41.286|  -41.576|    51.92%|   0:00:01.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.828|   -1.828| -41.126|  -41.416|    51.94%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.827|   -1.827| -41.056|  -41.345|    51.94%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.827|   -1.827| -41.048|  -41.338|    51.94%|   0:00:01.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.820|   -1.820| -40.802|  -41.091|    51.96%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.816|   -1.816| -40.771|  -41.061|    51.96%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.816|   -1.816| -40.768|  -41.058|    51.96%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.809|   -1.809| -40.531|  -40.821|    51.97%|   0:00:01.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.809|   -1.809| -40.530|  -40.820|    51.97%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.803|   -1.803| -40.404|  -40.694|    51.99%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.803|   -1.803| -40.398|  -40.687|    51.99%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.799|   -1.799| -40.221|  -40.511|    52.01%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.796|   -1.796| -40.208|  -40.498|    52.01%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.796|   -1.796| -40.207|  -40.497|    52.01%|   0:00:01.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.796|   -1.796| -40.204|  -40.494|    52.01%|   0:00:00.0| 3162.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.791|   -1.791| -40.042|  -40.331|    52.03%|   0:00:00.0| 3201.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.782|   -1.782| -39.921|  -40.211|    52.04%|   0:00:01.0| 3201.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.782|   -1.782| -39.900|  -40.190|    52.04%|   0:00:01.0| 3201.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.783|   -1.783| -39.859|  -40.149|    52.07%|   0:00:00.0| 3201.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.778|   -1.778| -39.772|  -40.061|    52.07%|   0:00:00.0| 3201.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.769|   -1.769| -40.024|  -40.313|    52.09%|   0:00:02.0| 3201.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.768|   -1.768| -39.994|  -40.284|    52.09%|   0:00:00.0| 3201.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.768|   -1.768| -39.992|  -40.281|    52.09%|   0:00:00.0| 3201.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.762|   -1.762| -39.957|  -40.246|    52.09%|   0:00:00.0| 3201.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.762|   -1.762| -39.951|  -40.241|    52.09%|   0:00:00.0| 3201.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.757|   -1.757| -39.937|  -40.227|    52.12%|   0:00:01.0| 3201.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.756|   -1.756| -39.935|  -40.225|    52.12%|   0:00:00.0| 3201.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.756|   -1.756| -39.934|  -40.224|    52.12%|   0:00:00.0| 3201.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.755|   -1.755| -39.867|  -40.157|    52.15%|   0:00:02.0| 3198.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.755|   -1.755| -39.825|  -40.114|    52.15%|   0:00:00.0| 3198.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.750|   -1.750| -39.761|  -40.051|    52.15%|   0:00:00.0| 3198.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.748|   -1.748| -39.670|  -39.960|    52.16%|   0:00:01.0| 3198.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.748|   -1.748| -39.652|  -39.942|    52.16%|   0:00:00.0| 3198.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.741|   -1.741| -39.540|  -39.830|    52.17%|   0:00:00.0| 3198.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.741|   -1.741| -39.538|  -39.828|    52.17%|   0:00:01.0| 3198.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.740|   -1.740| -39.507|  -39.797|    52.19%|   0:00:00.0| 3198.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.735|   -1.735| -39.431|  -39.720|    52.19%|   0:00:01.0| 3198.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.735|   -1.735| -39.429|  -39.719|    52.19%|   0:00:00.0| 3198.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.735|   -1.735| -39.425|  -39.715|    52.19%|   0:00:00.0| 3198.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.730|   -1.730| -39.420|  -39.710|    52.21%|   0:00:01.0| 3198.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.728|   -1.728| -39.382|  -39.672|    52.21%|   0:00:00.0| 3198.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.728|   -1.728| -39.364|  -39.654|    52.21%|   0:00:00.0| 3198.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.726|   -1.726| -39.336|  -39.625|    52.23%|   0:00:01.0| 3206.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.722|   -1.722| -39.225|  -39.514|    52.23%|   0:00:02.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.722|   -1.722| -39.209|  -39.498|    52.23%|   0:00:00.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.721|   -1.721| -39.159|  -39.448|    52.24%|   0:00:00.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.717|   -1.717| -39.094|  -39.384|    52.25%|   0:00:01.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.717|   -1.717| -39.086|  -39.376|    52.25%|   0:00:00.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.715|   -1.715| -38.964|  -39.253|    52.26%|   0:00:01.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.715|   -1.715| -38.953|  -39.243|    52.26%|   0:00:00.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.709|   -1.709| -38.872|  -39.162|    52.26%|   0:00:00.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.709|   -1.709| -38.865|  -39.155|    52.26%|   0:00:00.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.706|   -1.706| -38.747|  -39.036|    52.28%|   0:00:01.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.702|   -1.702| -38.683|  -38.973|    52.28%|   0:00:00.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.702|   -1.702| -38.670|  -38.960|    52.28%|   0:00:01.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.700|   -1.700| -38.592|  -38.881|    52.29%|   0:00:00.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.700|   -1.700| -38.586|  -38.876|    52.29%|   0:00:00.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.698|   -1.698| -38.550|  -38.840|    52.30%|   0:00:01.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.696|   -1.696| -38.479|  -38.769|    52.31%|   0:00:01.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.695|   -1.695| -38.460|  -38.749|    52.31%|   0:00:00.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.695|   -1.695| -38.454|  -38.744|    52.31%|   0:00:00.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.692|   -1.692| -38.288|  -38.578|    52.31%|   0:00:00.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.691|   -1.691| -38.253|  -38.543|    52.31%|   0:00:01.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.691|   -1.691| -38.229|  -38.519|    52.32%|   0:00:00.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.685|   -1.685| -38.143|  -38.432|    52.32%|   0:00:00.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.683|   -1.683| -38.068|  -38.358|    52.32%|   0:00:01.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.680|   -1.680| -37.980|  -38.270|    52.32%|   0:00:00.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.676|   -1.676| -37.894|  -38.183|    52.32%|   0:00:01.0| 3261.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.673|   -1.673| -37.835|  -38.125|    52.32%|   0:00:04.0| 3482.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.671|   -1.671| -37.803|  -38.093|    52.32%|   0:00:01.0| 3482.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.670|   -1.670| -37.764|  -38.054|    52.32%|   0:00:00.0| 3482.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.662|   -1.662| -37.748|  -38.038|    52.32%|   0:00:00.0| 3482.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.660|   -1.660| -37.673|  -37.962|    52.32%|   0:00:00.0| 3482.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.658|   -1.658| -37.662|  -37.952|    52.32%|   0:00:05.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.654|   -1.654| -37.608|  -37.897|    52.32%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.650|   -1.650| -37.490|  -37.779|    52.32%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.647|   -1.647| -37.426|  -37.716|    52.32%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.643|   -1.643| -37.411|  -37.701|    52.32%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.641|   -1.641| -37.390|  -37.680|    52.32%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.640|   -1.640| -37.318|  -37.607|    52.32%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.635|   -1.635| -37.278|  -37.568|    52.32%|   0:00:02.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.635|   -1.635| -37.275|  -37.565|    52.32%|   0:00:02.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.634|   -1.634| -37.273|  -37.563|    52.32%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.634|   -1.634| -37.263|  -37.553|    52.32%|   0:00:03.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.628|   -1.628| -37.099|  -37.389|    52.34%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.622|   -1.622| -37.018|  -37.307|    52.34%|   0:00:02.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.622|   -1.622| -36.992|  -37.282|    52.34%|   0:00:04.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.617|   -1.617| -36.914|  -37.203|    52.36%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.613|   -1.613| -36.825|  -37.115|    52.37%|   0:00:03.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.614|   -1.614| -36.811|  -37.101|    52.36%|   0:00:04.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.613|   -1.613| -36.774|  -37.064|    52.36%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.613|   -1.613| -36.767|  -37.057|    52.36%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.612|   -1.612| -36.641|  -36.931|    52.38%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.606|   -1.606| -36.570|  -36.860|    52.39%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.604|   -1.604| -36.554|  -36.844|    52.39%|   0:00:02.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.603|   -1.603| -36.542|  -36.832|    52.39%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.603|   -1.603| -36.505|  -36.795|    52.39%|   0:00:04.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.602|   -1.602| -36.484|  -36.774|    52.39%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.602|   -1.602| -36.480|  -36.770|    52.39%|   0:00:03.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.599|   -1.599| -36.356|  -36.646|    52.41%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.595|   -1.595| -36.335|  -36.625|    52.41%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.595|   -1.595| -36.333|  -36.623|    52.41%|   0:00:03.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.595|   -1.595| -36.332|  -36.621|    52.41%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.590|   -1.590| -36.153|  -36.443|    52.44%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.590|   -1.590| -36.147|  -36.436|    52.44%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.590|   -1.590| -36.146|  -36.436|    52.44%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.590|   -1.590| -36.133|  -36.423|    52.45%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.588|   -1.588| -35.990|  -36.280|    52.47%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.586|   -1.586| -35.981|  -36.271|    52.47%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.585|   -1.585| -35.977|  -36.267|    52.47%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.584|   -1.584| -35.953|  -36.243|    52.47%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.583|   -1.583| -35.931|  -36.220|    52.47%|   0:00:02.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.579|   -1.579| -35.877|  -36.167|    52.50%|   0:00:02.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.579|   -1.579| -35.875|  -36.165|    52.50%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.577|   -1.577| -35.813|  -36.102|    52.52%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.577|   -1.577| -35.759|  -36.049|    52.52%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.576|   -1.576| -35.712|  -36.002|    52.53%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.574|   -1.574| -35.710|  -36.000|    52.53%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.574|   -1.574| -35.705|  -35.995|    52.53%|   0:00:02.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.572|   -1.572| -35.565|  -35.855|    52.55%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.570|   -1.570| -35.507|  -35.797|    52.56%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.570|   -1.570| -35.507|  -35.797|    52.56%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.567|   -1.567| -35.384|  -35.674|    52.59%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.567|   -1.567| -35.381|  -35.670|    52.59%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.561|   -1.561| -35.291|  -35.581|    52.60%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.560|   -1.560| -35.255|  -35.545|    52.61%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.559|   -1.559| -35.219|  -35.509|    52.61%|   0:00:02.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.559|   -1.559| -35.215|  -35.504|    52.61%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.558|   -1.558| -35.171|  -35.460|    52.63%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.552|   -1.552| -35.035|  -35.325|    52.65%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.554|   -1.554| -35.028|  -35.318|    52.65%|   0:00:03.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.553|   -1.553| -35.025|  -35.314|    52.65%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.551|   -1.551| -34.945|  -35.235|    52.67%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.551|   -1.551| -34.931|  -35.221|    52.67%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.552|   -1.552| -34.930|  -35.220|    52.68%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.547|   -1.547| -34.856|  -35.146|    52.68%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.546|   -1.546| -34.795|  -35.084|    52.68%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.546|   -1.546| -34.793|  -35.083|    52.68%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.546|   -1.546| -34.784|  -35.074|    52.68%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.542|   -1.542| -34.723|  -35.013|    52.70%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.543|   -1.543| -34.715|  -35.005|    52.70%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.541|   -1.541| -34.690|  -34.980|    52.71%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.541|   -1.541| -34.677|  -34.967|    52.71%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.537|   -1.537| -34.631|  -34.921|    52.72%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.536|   -1.536| -34.630|  -34.919|    52.72%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.535|   -1.535| -34.627|  -34.917|    52.72%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.535|   -1.535| -34.611|  -34.901|    52.72%|   0:00:02.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.533|   -1.533| -34.539|  -34.829|    52.75%|   0:00:02.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.533|   -1.533| -34.523|  -34.812|    52.75%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.532|   -1.532| -34.521|  -34.810|    52.75%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.531|   -1.531| -34.427|  -34.717|    52.77%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.531|   -1.531| -34.424|  -34.714|    52.77%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.531|   -1.531| -34.422|  -34.712|    52.77%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.526|   -1.526| -34.325|  -34.614|    52.78%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.524|   -1.524| -34.287|  -34.576|    52.78%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.524|   -1.524| -34.283|  -34.573|    52.78%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.522|   -1.522| -34.160|  -34.450|    52.81%|   0:00:00.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.522|   -1.522| -34.141|  -34.431|    52.81%|   0:00:02.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.519|   -1.519| -34.036|  -34.325|    52.82%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.518|   -1.518| -34.024|  -34.314|    52.82%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.515|   -1.515| -33.984|  -34.274|    52.82%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.514|   -1.514| -33.964|  -34.254|    52.81%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.514|   -1.514| -33.939|  -34.229|    52.81%|   0:00:01.0| 3492.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.511|   -1.511| -33.843|  -34.132|    52.83%|   0:00:04.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.511|   -1.511| -33.842|  -34.132|    52.83%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.507|   -1.507| -33.759|  -34.049|    52.84%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.507|   -1.507| -33.758|  -34.047|    52.84%|   0:00:02.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.506|   -1.506| -33.769|  -34.059|    52.85%|   0:00:03.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.505|   -1.505| -33.755|  -34.045|    52.85%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.504|   -1.504| -33.697|  -33.987|    52.86%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.504|   -1.504| -33.689|  -33.979|    52.87%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.500|   -1.500| -33.653|  -33.942|    52.87%|   0:00:00.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.499|   -1.499| -33.644|  -33.933|    52.87%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.499|   -1.499| -33.636|  -33.926|    52.87%|   0:00:02.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.497|   -1.497| -33.497|  -33.787|    52.88%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.497|   -1.497| -33.492|  -33.782|    52.88%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.496|   -1.496| -33.405|  -33.694|    52.89%|   0:00:00.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.495|   -1.495| -33.397|  -33.687|    52.89%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.495|   -1.495| -33.381|  -33.671|    52.89%|   0:00:02.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.492|   -1.492| -33.339|  -33.629|    52.90%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.490|   -1.490| -33.329|  -33.619|    52.90%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.490|   -1.490| -33.324|  -33.613|    52.90%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.490|   -1.490| -33.321|  -33.610|    52.90%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.490|   -1.490| -33.325|  -33.614|    52.91%|   0:00:00.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.489|   -1.489| -33.305|  -33.594|    52.93%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.489|   -1.489| -33.299|  -33.589|    52.93%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.489|   -1.489| -33.285|  -33.575|    52.93%|   0:00:00.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.488|   -1.488| -33.248|  -33.538|    52.93%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.486|   -1.486| -33.237|  -33.527|    52.93%|   0:00:00.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.486|   -1.486| -33.229|  -33.519|    52.93%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.484|   -1.484| -33.095|  -33.385|    52.95%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.484|   -1.484| -33.085|  -33.374|    52.95%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.480|   -1.480| -33.106|  -33.396|    52.95%|   0:00:00.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.480|   -1.480| -33.071|  -33.361|    52.95%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.476|   -1.476| -33.011|  -33.300|    52.97%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.476|   -1.476| -32.994|  -33.284|    52.97%|   0:00:02.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.472|   -1.472| -32.887|  -33.176|    52.99%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.471|   -1.471| -32.882|  -33.171|    52.99%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.469|   -1.469| -32.928|  -33.217|    53.01%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.467|   -1.467| -32.922|  -33.212|    53.01%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.467|   -1.467| -32.886|  -33.176|    53.01%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.463|   -1.463| -32.766|  -33.056|    53.02%|   0:00:00.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.461|   -1.461| -32.742|  -33.032|    53.02%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.459|   -1.459| -32.644|  -32.934|    53.04%|   0:00:02.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.457|   -1.457| -32.631|  -32.921|    53.04%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.456|   -1.456| -32.631|  -32.921|    53.04%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.457|   -1.457| -32.574|  -32.863|    53.06%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.454|   -1.454| -32.493|  -32.782|    53.07%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.453|   -1.453| -32.424|  -32.714|    53.07%|   0:00:02.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.451|   -1.451| -32.395|  -32.685|    53.07%|   0:00:00.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.451|   -1.451| -32.386|  -32.675|    53.07%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.451|   -1.451| -32.383|  -32.673|    53.07%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.449|   -1.449| -32.332|  -32.621|    53.08%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.447|   -1.447| -32.290|  -32.579|    53.09%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.447|   -1.447| -32.279|  -32.569|    53.09%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.447|   -1.447| -32.275|  -32.565|    53.09%|   0:00:01.0| 3489.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.444|   -1.444| -32.187|  -32.477|    53.10%|   0:00:02.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.442|   -1.442| -32.168|  -32.458|    53.11%|   0:00:02.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.441|   -1.441| -32.164|  -32.454|    53.11%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.441|   -1.441| -32.160|  -32.450|    53.11%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.440|   -1.440| -32.127|  -32.417|    53.12%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.440|   -1.440| -32.126|  -32.416|    53.12%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.438|   -1.438| -32.072|  -32.362|    53.14%|   0:00:00.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.438|   -1.438| -32.047|  -32.337|    53.14%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.436|   -1.436| -31.993|  -32.282|    53.15%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.436|   -1.436| -31.983|  -32.273|    53.15%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.434|   -1.434| -31.968|  -32.257|    53.15%|   0:00:00.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.432|   -1.432| -31.944|  -32.234|    53.16%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.432|   -1.432| -31.928|  -32.218|    53.16%|   0:00:02.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.432|   -1.432| -31.839|  -32.129|    53.18%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.432|   -1.432| -31.816|  -32.106|    53.18%|   0:00:00.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.429|   -1.429| -31.818|  -32.108|    53.18%|   0:00:00.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.426|   -1.426| -31.740|  -32.030|    53.19%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.426|   -1.426| -31.740|  -32.030|    53.19%|   0:00:02.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.423|   -1.423| -31.713|  -32.002|    53.20%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.423|   -1.423| -31.700|  -31.990|    53.20%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.422|   -1.422| -31.639|  -31.929|    53.21%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.420|   -1.420| -31.623|  -31.913|    53.22%|   0:00:02.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.420|   -1.420| -31.620|  -31.910|    53.22%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.420|   -1.420| -31.558|  -31.847|    53.23%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.419|   -1.419| -31.536|  -31.825|    53.24%|   0:00:00.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.416|   -1.416| -31.518|  -31.808|    53.24%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.416|   -1.416| -31.511|  -31.801|    53.24%|   0:00:02.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.416|   -1.416| -31.503|  -31.792|    53.24%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.416|   -1.416| -31.481|  -31.771|    53.25%|   0:00:00.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.414|   -1.414| -31.432|  -31.722|    53.25%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.413|   -1.413| -31.396|  -31.686|    53.25%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.411|   -1.411| -31.393|  -31.683|    53.25%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.411|   -1.411| -31.389|  -31.678|    53.25%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.410|   -1.410| -31.342|  -31.632|    53.27%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.408|   -1.408| -31.291|  -31.580|    53.28%|   0:00:02.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.408|   -1.408| -31.282|  -31.572|    53.28%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.406|   -1.406| -31.214|  -31.503|    53.29%|   0:00:02.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.405|   -1.405| -31.153|  -31.443|    53.30%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.404|   -1.404| -31.172|  -31.462|    53.30%|   0:00:01.0| 3476.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.404|   -1.404| -31.156|  -31.445|    53.30%|   0:00:00.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.403|   -1.403| -31.117|  -31.407|    53.32%|   0:00:02.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.403|   -1.403| -31.108|  -31.398|    53.32%|   0:00:00.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.401|   -1.401| -31.110|  -31.399|    53.32%|   0:00:01.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.400|   -1.400| -31.081|  -31.371|    53.32%|   0:00:01.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.400|   -1.400| -31.079|  -31.369|    53.32%|   0:00:01.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.401|   -1.401| -31.055|  -31.344|    53.33%|   0:00:01.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.398|   -1.398| -31.018|  -31.308|    53.33%|   0:00:01.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.398|   -1.398| -31.009|  -31.299|    53.33%|   0:00:00.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.396|   -1.396| -31.011|  -31.301|    53.34%|   0:00:01.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.396|   -1.396| -30.996|  -31.285|    53.34%|   0:00:02.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.395|   -1.395| -30.953|  -31.242|    53.35%|   0:00:01.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.395|   -1.395| -30.937|  -31.226|    53.35%|   0:00:01.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.395|   -1.395| -30.913|  -31.202|    53.36%|   0:00:00.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.393|   -1.393| -30.885|  -31.175|    53.37%|   0:00:01.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.391|   -1.391| -30.882|  -31.171|    53.37%|   0:00:01.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.389|   -1.389| -30.875|  -31.164|    53.38%|   0:00:01.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.390|   -1.390| -30.815|  -31.105|    53.40%|   0:00:03.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.388|   -1.388| -30.805|  -31.095|    53.41%|   0:00:00.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.388|   -1.388| -30.799|  -31.088|    53.41%|   0:00:01.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.387|   -1.387| -30.753|  -31.043|    53.42%|   0:00:02.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.387|   -1.387| -30.753|  -31.043|    53.42%|   0:00:01.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.385|   -1.385| -30.738|  -31.028|    53.42%|   0:00:01.0| 3457.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.385|   -1.385| -30.737|  -31.027|    53.42%|   0:00:03.0| 3419.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.387|   -1.387| -30.722|  -31.011|    53.43%|   0:00:03.0| 3515.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.384|   -1.384| -30.700|  -30.990|    53.44%|   0:00:01.0| 3515.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.384|   -1.384| -30.684|  -30.974|    53.44%|   0:00:01.0| 3515.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.384|   -1.384| -30.684|  -30.973|    53.44%|   0:00:00.0| 3515.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.385|   -1.385| -30.681|  -30.971|    53.61%|   0:00:09.0| 3515.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.385|   -1.385| -30.679|  -30.969|    53.61%|   0:00:01.0| 3515.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.385|   -1.385| -30.620|  -30.910|    53.62%|   0:00:01.0| 3515.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.385|   -1.385| -30.611|  -30.900|    53.62%|   0:00:00.0| 3515.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.386|   -1.386| -30.639|  -30.928|    53.65%|   0:00:01.0| 3515.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:21:44 real=0:04:48 mem=3515.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.039|   -1.386|  -0.290|  -30.928|    53.65%|   0:00:01.0| 3515.4M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_0_/D            |
|   0.001|   -1.386|   0.000|  -30.639|    53.66%|   0:00:01.0| 3553.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_44_/D           |
|   0.007|   -1.386|   0.000|  -30.639|    53.66%|   0:00:00.0| 3553.5M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_27_/D               |
|   0.016|   -1.386|   0.000|  -30.639|    53.66%|   0:00:00.0| 3553.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
|   0.016|   -1.386|   0.000|  -30.639|    53.66%|   0:00:00.0| 3553.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_43_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:02.0 mem=3553.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:21:47 real=0:04:50 mem=3553.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.016|  0.000|
|reg2cgate | 0.002|  0.000|
|reg2reg   |-1.386|-30.639|
|HEPG      |-1.386|-30.639|
|All Paths |-1.386|-30.639|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.386 TNS Slack -30.639 Density 53.66
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:51:41.7/0:15:36.3 (3.3), mem = 3553.5M
(I,S,L,T): WC_VIEW: 43.9047, 24.609, 1.19734, 69.7111
Reclaim Optimization WNS Slack -1.386  TNS Slack -30.639 Density 53.66
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.66%|        -|  -1.386| -30.639|   0:00:00.0| 3553.5M|
|    53.64%|       38|  -1.386| -30.490|   0:00:01.0| 3553.5M|
|    53.42%|      819|  -1.378| -30.442|   0:00:08.0| 3553.5M|
|    53.41%|       12|  -1.378| -30.431|   0:00:00.0| 3553.5M|
|    53.41%|        0|  -1.378| -30.431|   0:00:01.0| 3553.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.378  TNS Slack -30.431 Density 53.41
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 362 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:29.7) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 43.6462, 24.399, 1.18718, 69.2325
*** AreaOpt [finish] : cpu/real = 0:00:29.9/0:00:11.8 (2.5), totSession cpu/real = 0:52:11.7/0:15:48.1 (3.3), mem = 3553.5M
End: Area Reclaim Optimization (cpu=0:00:30, real=0:00:12, mem=3438.54M, totSessionCpu=0:52:12).
*** Starting refinePlace (0:52:12 mem=3438.5M) ***
Total net bbox length = 4.527e+05 (2.017e+05 2.511e+05) (ext = 2.285e+04)
Move report: Timing Driven Placement moves 9491 insts, mean move: 6.64 um, max move: 94.00 um
	Max move on inst (normalizer_inst/FE_RC_1034_0): (440.20, 134.20) --> (429.00, 217.00)
	Runtime: CPU: 0:00:16.4 REAL: 0:00:07.0 MEM: 3456.1MB
Move report: Detail placement moves 8213 insts, mean move: 0.50 um, max move: 4.20 um
	Max move on inst (normalizer_inst/FE_RC_162_0): (382.60, 209.80) --> (385.00, 208.00)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3456.1MB
Summary Report:
Instances move: 12213 (out of 38322 movable)
Instances flipped: 37
Mean displacement: 5.32 um
Max displacement: 94.20 um (Instance: normalizer_inst/FE_RC_1034_0) (440.2, 134.2) -> (428.8, 217)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.602e+05 (2.074e+05 2.528e+05) (ext = 2.295e+04)
Runtime: CPU: 0:00:17.6 REAL: 0:00:07.0 MEM: 3456.1MB
*** Finished refinePlace (0:52:30 mem=3456.1M) ***
Finished re-routing un-routed nets (0:00:00.1 3456.1M)


Density : 0.5341
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:19.9 real=0:00:08.0 mem=3456.1M) ***
** GigaOpt Optimizer WNS Slack -1.502 TNS Slack -32.135 Density 53.41
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate | 0.008|  0.000|
|reg2reg   |-1.502|-32.135|
|HEPG      |-1.502|-32.135|
|All Paths |-1.502|-32.135|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.502|   -1.502| -32.135|  -32.135|    53.41%|   0:00:00.0| 3456.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.447|   -1.447| -31.804|  -31.804|    53.41%|   0:00:02.0| 3456.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.434|   -1.434| -31.789|  -31.789|    53.41%|   0:00:01.0| 3475.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.422|   -1.422| -31.753|  -31.753|    53.41%|   0:00:00.0| 3475.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.414|   -1.414| -31.697|  -31.697|    53.41%|   0:00:00.0| 3475.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.408|   -1.408| -31.571|  -31.571|    53.41%|   0:00:01.0| 3475.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.403|   -1.403| -31.461|  -31.461|    53.42%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.404|   -1.404| -31.421|  -31.421|    53.41%|   0:00:04.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.402|   -1.402| -31.399|  -31.399|    53.42%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.402|   -1.402| -31.390|  -31.390|    53.42%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.402|   -1.402| -31.389|  -31.389|    53.42%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.394|   -1.394| -31.341|  -31.341|    53.42%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.390|   -1.390| -31.071|  -31.071|    53.42%|   0:00:04.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.390|   -1.390| -31.043|  -31.043|    53.42%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.386|   -1.386| -30.952|  -30.952|    53.44%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.378|   -1.378| -30.850|  -30.850|    53.45%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.378|   -1.378| -30.849|  -30.849|    53.45%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.376|   -1.376| -30.707|  -30.707|    53.49%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.370|   -1.370| -30.592|  -30.592|    53.51%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.372|   -1.372| -30.577|  -30.577|    53.54%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.365|   -1.365| -30.517|  -30.517|    53.55%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.365|   -1.365| -30.506|  -30.506|    53.55%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.362|   -1.362| -30.453|  -30.453|    53.61%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.362|   -1.362| -30.422|  -30.422|    53.61%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.358|   -1.358| -30.262|  -30.262|    53.65%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.358|   -1.358| -30.251|  -30.251|    53.64%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.354|   -1.354| -30.197|  -30.197|    53.67%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.355|   -1.355| -30.196|  -30.196|    53.67%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.350|   -1.350| -30.069|  -30.069|    53.71%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.349|   -1.349| -30.061|  -30.061|    53.71%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.349|   -1.349| -29.951|  -29.951|    53.77%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.347|   -1.347| -29.925|  -29.925|    53.78%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.347|   -1.347| -29.913|  -29.913|    53.78%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.347|   -1.347| -29.907|  -29.907|    53.81%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.346|   -1.346| -29.910|  -29.910|    53.81%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.346|   -1.346| -29.907|  -29.907|    53.81%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.342|   -1.342| -29.876|  -29.876|    53.82%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.340|   -1.340| -29.861|  -29.861|    53.84%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.338|   -1.338| -29.842|  -29.842|    53.89%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.337|   -1.337| -29.761|  -29.761|    53.94%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.332|   -1.332| -29.729|  -29.729|    53.95%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.332|   -1.332| -29.715|  -29.715|    53.95%|   0:00:00.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.333|   -1.333| -29.667|  -29.667|    53.99%|   0:00:02.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.331|   -1.331| -29.644|  -29.644|    54.00%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.326|   -1.326| -29.541|  -29.541|    54.03%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.326|   -1.326| -29.501|  -29.501|    54.05%|   0:00:01.0| 3532.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.324|   -1.324| -29.456|  -29.456|    54.07%|   0:00:03.0| 3537.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324| -29.454|  -29.454|    54.07%|   0:00:00.0| 3537.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324| -29.448|  -29.448|    54.09%|   0:00:03.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.321|   -1.321| -29.433|  -29.433|    54.11%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.322|   -1.322| -29.429|  -29.429|    54.11%|   0:00:00.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.320|   -1.320| -29.435|  -29.435|    54.14%|   0:00:00.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.320|   -1.320| -29.434|  -29.434|    54.14%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.324|   -1.324| -29.414|  -29.414|    54.16%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.320|   -1.320| -29.379|  -29.379|    54.16%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.319|   -1.319| -29.338|  -29.338|    54.17%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.318|   -1.318| -29.329|  -29.329|    54.19%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.313|   -1.313| -29.305|  -29.305|    54.20%|   0:00:00.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.313|   -1.313| -29.290|  -29.290|    54.24%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.310|   -1.310| -29.169|  -29.169|    54.26%|   0:00:00.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.308|   -1.308| -29.160|  -29.160|    54.28%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.306|   -1.306| -29.100|  -29.100|    54.31%|   0:00:03.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.304|   -1.304| -29.048|  -29.048|    54.33%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.305|   -1.305| -29.030|  -29.030|    54.36%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.304|   -1.304| -28.987|  -28.987|    54.37%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.302|   -1.302| -28.970|  -28.970|    54.38%|   0:00:00.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.303|   -1.303| -28.950|  -28.950|    54.38%|   0:00:00.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.302|   -1.302| -28.939|  -28.939|    54.38%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.301|   -1.301| -28.950|  -28.950|    54.39%|   0:00:00.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.299|   -1.299| -28.927|  -28.927|    54.41%|   0:00:02.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.297|   -1.297| -28.848|  -28.848|    54.43%|   0:00:03.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.297|   -1.297| -28.828|  -28.828|    54.46%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.294|   -1.294| -28.788|  -28.788|    54.47%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.294|   -1.294| -28.783|  -28.783|    54.47%|   0:00:04.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.293|   -1.293| -28.778|  -28.778|    54.47%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.293|   -1.293| -28.765|  -28.765|    54.47%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.292|   -1.292| -28.709|  -28.709|    54.50%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.291|   -1.291| -28.694|  -28.694|    54.50%|   0:00:02.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.289|   -1.289| -28.677|  -28.677|    54.50%|   0:00:02.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.288|   -1.288| -28.648|  -28.648|    54.49%|   0:00:02.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.288|   -1.288| -28.643|  -28.643|    54.49%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.286|   -1.286| -28.616|  -28.616|    54.54%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.284|   -1.284| -28.596|  -28.596|    54.54%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.283|   -1.283| -28.580|  -28.580|    54.54%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.282|   -1.282| -28.547|  -28.547|    54.53%|   0:00:09.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.282|   -1.282| -28.538|  -28.538|    54.53%|   0:00:02.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.278|   -1.278| -28.388|  -28.388|    54.63%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.278|   -1.278| -28.369|  -28.369|    54.62%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.276|   -1.276| -28.389|  -28.389|    54.68%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.276|   -1.276| -28.388|  -28.388|    54.68%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.272|   -1.272| -28.365|  -28.365|    54.71%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.272|   -1.272| -28.358|  -28.358|    54.71%|   0:00:03.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.268|   -1.268| -28.365|  -28.365|    54.79%|   0:00:02.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.268|   -1.268| -28.361|  -28.361|    54.79%|   0:00:03.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.267|   -1.267| -28.352|  -28.352|    54.83%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.267|   -1.267| -28.552|  -28.552|    54.86%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.266|   -1.266| -28.595|  -28.595|    54.87%|   0:00:04.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.266|   -1.266| -28.561|  -28.561|    54.87%|   0:00:01.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.261|   -1.261| -28.540|  -28.540|    54.88%|   0:00:00.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.260|   -1.260| -28.536|  -28.536|    54.88%|   0:00:03.0| 3586.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.262|   -1.262| -28.490|  -28.490|    54.93%|   0:00:03.0| 3574.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.259|   -1.259| -28.477|  -28.477|    54.94%|   0:00:00.0| 3574.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.259|   -1.259| -28.462|  -28.462|    54.94%|   0:00:03.0| 3593.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.258|   -1.258| -28.424|  -28.424|    54.96%|   0:00:00.0| 3593.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.258|   -1.258| -28.422|  -28.422|    54.96%|   0:00:01.0| 3593.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.257|   -1.257| -28.379|  -28.379|    54.98%|   0:00:01.0| 3593.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.256|   -1.256| -28.368|  -28.368|    54.98%|   0:00:01.0| 3593.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.254|   -1.254| -28.337|  -28.337|    55.00%|   0:00:01.0| 3593.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.253|   -1.253| -28.323|  -28.323|    55.05%|   0:00:05.0| 3593.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.252|   -1.252| -28.318|  -28.318|    55.05%|   0:00:01.0| 3593.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.251|   -1.251| -28.255|  -28.255|    55.09%|   0:00:03.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.251|   -1.251| -28.254|  -28.254|    55.09%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.250|   -1.250| -28.229|  -28.229|    55.12%|   0:00:00.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.250|   -1.250| -28.196|  -28.196|    55.12%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.247|   -1.247| -28.160|  -28.160|    55.13%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.246|   -1.246| -28.119|  -28.119|    55.17%|   0:00:03.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.246|   -1.246| -28.102|  -28.102|    55.17%|   0:00:02.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.246|   -1.246| -28.101|  -28.101|    55.17%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.245|   -1.245| -28.101|  -28.101|    55.19%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.244|   -1.244| -28.072|  -28.072|    55.21%|   0:00:02.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.244|   -1.244| -28.047|  -28.047|    55.23%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.244|   -1.244| -28.035|  -28.035|    55.23%|   0:00:02.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.242|   -1.242| -27.995|  -27.995|    55.24%|   0:00:00.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.240|   -1.240| -27.989|  -27.989|    55.24%|   0:00:00.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.240|   -1.240| -27.985|  -27.985|    55.23%|   0:00:02.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.238|   -1.238| -27.908|  -27.908|    55.26%|   0:00:02.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.238|   -1.238| -27.891|  -27.891|    55.26%|   0:00:02.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.235|   -1.235| -27.874|  -27.874|    55.28%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.235|   -1.235| -27.829|  -27.829|    55.31%|   0:00:02.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.234|   -1.234| -27.764|  -27.764|    55.33%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.233|   -1.233| -27.766|  -27.766|    55.34%|   0:00:02.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.232|   -1.232| -27.750|  -27.750|    55.36%|   0:00:00.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.231|   -1.231| -27.697|  -27.697|    55.38%|   0:00:07.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.229|   -1.229| -27.694|  -27.694|    55.39%|   0:00:00.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.229|   -1.229| -27.693|  -27.693|    55.39%|   0:00:03.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.229|   -1.229| -27.678|  -27.678|    55.43%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.227|   -1.227| -27.633|  -27.633|    55.45%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.227|   -1.227| -27.621|  -27.621|    55.48%|   0:00:02.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.228|   -1.228| -27.601|  -27.601|    55.49%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.226|   -1.226| -27.572|  -27.572|    55.49%|   0:00:00.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.225|   -1.225| -27.561|  -27.561|    55.50%|   0:00:02.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.225|   -1.225| -27.555|  -27.555|    55.50%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.223|   -1.223| -27.530|  -27.530|    55.51%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.223|   -1.223| -27.529|  -27.529|    55.51%|   0:00:00.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.222|   -1.222| -27.534|  -27.534|    55.53%|   0:00:00.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.222|   -1.222| -27.528|  -27.528|    55.53%|   0:00:03.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.221|   -1.221| -27.479|  -27.479|    55.55%|   0:00:00.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.221|   -1.221| -27.485|  -27.485|    55.55%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.231|   -1.231| -27.650|  -27.650|    55.79%|   0:00:08.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.234|   -1.234| -27.688|  -27.688|    55.82%|   0:00:01.0| 3650.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:15:54 real=0:03:10 mem=3650.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.234|   0.000|  -27.688|    55.82%|   0:00:01.0| 3650.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_35_/D           |
|   0.006|   -1.234|   0.000|  -27.688|    55.83%|   0:00:00.0| 3689.0M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_0_/D                |
|   0.011|   -1.234|   0.000|  -27.688|    55.83%|   0:00:00.0| 3689.0M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_0_/D                |
|   0.016|   -1.234|   0.000|  -27.688|    55.84%|   0:00:01.0| 3689.0M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_25_/D           |
|   0.017|   -1.234|   0.000|  -27.688|    55.84%|   0:00:00.0| 3689.0M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_25_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:02.0 mem=3689.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:15:57 real=0:03:12 mem=3689.0M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.008|  0.000|
|reg2reg   |-1.234|-27.688|
|HEPG      |-1.234|-27.688|
|All Paths |-1.234|-27.688|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.234 TNS Slack -27.688 Density 55.84
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:08:29.6/0:19:09.1 (3.6), mem = 3689.0M
(I,S,L,T): WC_VIEW: 46.9729, 27.1913, 1.27413, 75.4383
Reclaim Optimization WNS Slack -1.234  TNS Slack -27.688 Density 55.84
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.84%|        -|  -1.234| -27.688|   0:00:00.0| 3689.0M|
|    55.79%|       71|  -1.234| -27.558|   0:00:01.0| 3689.0M|
|    55.48%|     1008|  -1.214| -27.179|   0:00:10.0| 3689.0M|
|    55.48%|       11|  -1.214| -27.175|   0:00:00.0| 3689.0M|
|    55.48%|        0|  -1.214| -27.175|   0:00:00.0| 3689.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.214  TNS Slack -27.175 Density 55.48
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 482 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:35.1) (real = 0:00:13.0) **
(I,S,L,T): WC_VIEW: 46.5174, 26.8544, 1.26062, 74.6325
*** AreaOpt [finish] : cpu/real = 0:00:35.4/0:00:13.8 (2.6), totSession cpu/real = 1:09:05.0/0:19:22.9 (3.6), mem = 3689.0M
End: Area Reclaim Optimization (cpu=0:00:35, real=0:00:14, mem=3525.98M, totSessionCpu=1:09:05).
*** Starting refinePlace (1:09:05 mem=3526.0M) ***
Total net bbox length = 4.646e+05 (2.099e+05 2.547e+05) (ext = 2.295e+04)
Move report: Timing Driven Placement moves 15183 insts, mean move: 13.12 um, max move: 111.80 um
	Max move on inst (normalizer_inst/FE_OCPC3136_sum_0): (364.40, 58.60) --> (424.00, 110.80)
	Runtime: CPU: 0:00:18.4 REAL: 0:00:07.0 MEM: 3545.7MB
Move report: Detail placement moves 8987 insts, mean move: 0.46 um, max move: 4.00 um
	Max move on inst (normalizer_inst/FE_RC_363_0): (418.00, 24.40) --> (420.20, 26.20)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3567.7MB
Summary Report:
Instances move: 15343 (out of 38716 movable)
Instances flipped: 20
Mean displacement: 13.01 um
Max displacement: 111.80 um (Instance: normalizer_inst/FE_OCPC3136_sum_0) (364.4, 58.6) -> (424, 110.8)
	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
Total net bbox length = 4.739e+05 (2.134e+05 2.605e+05) (ext = 2.298e+04)
Runtime: CPU: 0:00:19.5 REAL: 0:00:07.0 MEM: 3567.7MB
*** Finished refinePlace (1:09:25 mem=3567.7M) ***
Finished re-routing un-routed nets (0:00:00.4 3567.7M)


Density : 0.5548
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:24.7 real=0:00:09.0 mem=3567.7M) ***
** GigaOpt Optimizer WNS Slack -1.357 TNS Slack -30.426 Density 55.48
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.003|  0.000|
|reg2reg   |-1.357|-30.426|
|HEPG      |-1.357|-30.426|
|All Paths |-1.357|-30.426|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.357|   -1.357| -30.426|  -30.426|    55.48%|   0:00:00.0| 3567.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.326|   -1.326| -29.961|  -29.961|    55.48%|   0:00:01.0| 3586.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.318|   -1.318| -29.839|  -29.839|    55.48%|   0:00:02.0| 3605.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.309|   -1.309| -29.673|  -29.673|    55.48%|   0:00:01.0| 3605.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.307|   -1.307| -29.505|  -29.505|    55.48%|   0:00:01.0| 3605.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.301|   -1.301| -29.435|  -29.435|    55.48%|   0:00:01.0| 3605.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.298|   -1.298| -29.364|  -29.364|    55.48%|   0:00:01.0| 3605.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.290|   -1.290| -29.283|  -29.283|    55.49%|   0:00:02.0| 3605.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.290|   -1.290| -29.214|  -29.214|    55.48%|   0:00:04.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.289|   -1.289| -29.043|  -29.043|    55.48%|   0:00:00.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.288|   -1.288| -29.809|  -29.809|    55.48%|   0:00:01.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.288|   -1.288| -29.803|  -29.803|    55.48%|   0:00:00.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.286|   -1.286| -29.779|  -29.779|    55.51%|   0:00:00.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.286|   -1.286| -29.741|  -29.741|    55.51%|   0:00:01.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.282|   -1.282| -29.732|  -29.732|    55.51%|   0:00:00.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.282|   -1.282| -29.725|  -29.725|    55.51%|   0:00:00.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.279|   -1.279| -29.691|  -29.691|    55.52%|   0:00:00.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.279|   -1.279| -29.683|  -29.683|    55.52%|   0:00:00.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.278|   -1.278| -29.667|  -29.667|    55.54%|   0:00:00.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.278|   -1.278| -29.622|  -29.622|    55.54%|   0:00:00.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.274|   -1.274| -29.572|  -29.572|    55.55%|   0:00:01.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.274|   -1.274| -29.568|  -29.568|    55.55%|   0:00:00.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.272|   -1.272| -29.497|  -29.497|    55.57%|   0:00:01.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.265|   -1.265| -29.448|  -29.448|    55.59%|   0:00:00.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.262|   -1.262| -29.335|  -29.335|    55.64%|   0:00:02.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.259|   -1.259| -29.367|  -29.367|    55.67%|   0:00:02.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.257|   -1.257| -29.376|  -29.376|    55.67%|   0:00:01.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.257|   -1.257| -29.369|  -29.369|    55.67%|   0:00:00.0| 3624.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.256|   -1.256| -29.331|  -29.331|    55.70%|   0:00:03.0| 3668.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.254|   -1.254| -29.286|  -29.286|    55.72%|   0:00:03.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.252|   -1.252| -29.240|  -29.240|    55.75%|   0:00:02.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.250|   -1.250| -29.124|  -29.124|    55.76%|   0:00:03.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.250|   -1.250| -29.122|  -29.122|    55.76%|   0:00:00.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.247|   -1.247| -29.096|  -29.096|    55.78%|   0:00:01.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.245|   -1.245| -29.076|  -29.076|    55.83%|   0:00:01.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.243|   -1.243| -29.013|  -29.013|    55.88%|   0:00:02.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.243|   -1.243| -29.011|  -29.011|    55.88%|   0:00:01.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.242|   -1.242| -28.981|  -28.981|    55.90%|   0:00:01.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.238|   -1.238| -28.922|  -28.922|    55.93%|   0:00:01.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.238|   -1.238| -28.922|  -28.922|    55.92%|   0:00:01.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.241|   -1.241| -28.863|  -28.863|    55.99%|   0:00:02.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.238|   -1.238| -28.825|  -28.825|    56.00%|   0:00:00.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.235|   -1.235| -28.822|  -28.822|    56.00%|   0:00:00.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.234|   -1.234| -28.805|  -28.805|    56.00%|   0:00:01.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.232|   -1.232| -28.759|  -28.759|    56.03%|   0:00:01.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.232|   -1.232| -28.739|  -28.739|    56.05%|   0:00:01.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.229|   -1.229| -28.663|  -28.663|    56.08%|   0:00:01.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.228|   -1.228| -28.655|  -28.655|    56.10%|   0:00:00.0| 3683.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.227|   -1.227| -28.640|  -28.640|    56.12%|   0:00:04.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.226|   -1.226| -28.635|  -28.635|    56.13%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.224|   -1.224| -28.647|  -28.647|    56.14%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.224|   -1.224| -28.646|  -28.646|    56.14%|   0:00:00.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.222|   -1.222| -28.630|  -28.630|    56.15%|   0:00:00.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.222|   -1.222| -28.627|  -28.627|    56.15%|   0:00:00.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.222|   -1.222| -28.594|  -28.594|    56.16%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.220|   -1.220| -28.568|  -28.568|    56.17%|   0:00:00.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.218|   -1.218| -28.520|  -28.520|    56.18%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.220|   -1.220| -28.507|  -28.507|    56.20%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.220|   -1.220| -28.511|  -28.511|    56.20%|   0:00:00.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.216|   -1.216| -28.495|  -28.495|    56.20%|   0:00:00.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.216|   -1.216| -28.491|  -28.491|    56.20%|   0:00:00.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.216|   -1.216| -28.487|  -28.487|    56.22%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.213|   -1.213| -28.457|  -28.457|    56.25%|   0:00:00.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.212|   -1.212| -28.415|  -28.415|    56.28%|   0:00:02.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.210|   -1.210| -28.332|  -28.332|    56.30%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.207|   -1.207| -28.275|  -28.275|    56.35%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.206|   -1.206| -28.262|  -28.262|    56.35%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.206|   -1.206| -28.253|  -28.253|    56.35%|   0:00:05.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.206|   -1.206| -28.248|  -28.248|    56.35%|   0:00:03.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.203|   -1.203| -28.177|  -28.177|    56.37%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.204|   -1.204| -28.175|  -28.175|    56.42%|   0:00:06.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.202|   -1.202| -28.159|  -28.159|    56.43%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.201|   -1.201| -28.150|  -28.150|    56.43%|   0:00:02.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.201|   -1.201| -28.129|  -28.129|    56.46%|   0:00:00.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.201|   -1.201| -28.077|  -28.077|    56.48%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.199|   -1.199| -28.058|  -28.058|    56.49%|   0:00:00.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.199|   -1.199| -28.053|  -28.053|    56.49%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.199|   -1.199| -28.028|  -28.028|    56.51%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.197|   -1.197| -27.996|  -27.996|    56.54%|   0:00:02.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.196|   -1.196| -27.990|  -27.990|    56.54%|   0:00:02.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.195|   -1.195| -27.990|  -27.990|    56.56%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.194|   -1.194| -27.950|  -27.950|    56.58%|   0:00:01.0| 3702.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.193|   -1.193| -27.946|  -27.946|    56.58%|   0:00:04.0| 3728.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.193|   -1.193| -27.919|  -27.919|    56.59%|   0:00:02.0| 3728.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.191|   -1.191| -27.882|  -27.882|    56.60%|   0:00:01.0| 3728.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.191|   -1.191| -27.868|  -27.868|    56.62%|   0:00:02.0| 3728.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.189|   -1.189| -27.862|  -27.862|    56.64%|   0:00:00.0| 3728.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.189|   -1.189| -27.859|  -27.859|    56.64%|   0:00:02.0| 3728.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.188|   -1.188| -27.898|  -27.898|    56.65%|   0:00:01.0| 3728.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.187|   -1.187| -27.851|  -27.851|    56.69%|   0:00:04.0| 3728.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.187|   -1.187| -27.851|  -27.851|    56.68%|   0:00:02.0| 3728.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.187|   -1.187| -27.835|  -27.835|    56.71%|   0:00:00.0| 3728.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.186|   -1.186| -27.830|  -27.830|    56.72%|   0:00:01.0| 3728.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.186|   -1.186| -27.829|  -27.829|    56.72%|   0:00:02.0| 3728.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.185|   -1.185| -27.770|  -27.770|    56.73%|   0:00:00.0| 3728.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.184|   -1.184| -27.758|  -27.758|    56.75%|   0:00:02.0| 3728.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.183|   -1.183| -27.731|  -27.731|    56.78%|   0:00:02.0| 3728.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.186|   -1.186| -27.690|  -27.690|    56.80%|   0:00:04.0| 3766.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.186|   -1.186| -27.697|  -27.697|    56.81%|   0:00:00.0| 3766.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.182|   -1.182| -27.654|  -27.654|    56.81%|   0:00:00.0| 3766.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.182|   -1.182| -27.647|  -27.647|    56.81%|   0:00:01.0| 3766.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.188|   -1.188| -27.813|  -27.813|    57.21%|   0:00:12.0| 3766.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.188|   -1.188| -27.826|  -27.826|    57.25%|   0:00:01.0| 3766.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:48 real=0:02:13 mem=3766.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -1.188|   0.000|  -27.826|    57.25%|   0:00:00.0| 3766.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_6_/D            |
|   0.009|   -1.188|   0.000|  -27.826|    57.25%|   0:00:01.0| 3766.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_28_/D           |
|   0.011|   -1.188|   0.000|  -27.826|    57.26%|   0:00:00.0| 3766.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_40_/D           |
|   0.019|   -1.188|   0.000|  -27.826|    57.26%|   0:00:00.0| 3766.9M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_5_/D                |
|   0.019|   -1.188|   0.000|  -27.826|    57.26%|   0:00:00.0| 3766.9M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_5_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=3766.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:50 real=0:02:14 mem=3766.9M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.003|  0.000|
|reg2reg   |-1.188|-27.826|
|HEPG      |-1.188|-27.826|
|All Paths |-1.188|-27.826|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.188 TNS Slack -27.826 Density 57.26
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:20:20.1/0:21:47.3 (3.7), mem = 3766.9M
(I,S,L,T): WC_VIEW: 49.0918, 29.355, 1.32191, 79.7687
Reclaim Optimization WNS Slack -1.188  TNS Slack -27.826 Density 57.26
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    57.26%|        -|  -1.188| -27.826|   0:00:00.0| 3766.9M|
|    57.22%|       40|  -1.195| -27.891|   0:00:01.0| 3766.9M|
|    56.80%|     1323|  -1.179| -27.412|   0:00:11.0| 3766.9M|
|    56.80%|        2|  -1.179| -27.412|   0:00:00.0| 3766.9M|
|    56.80%|        0|  -1.179| -27.412|   0:00:00.0| 3766.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.179  TNS Slack -27.412 Density 56.80
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 545 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:35.7) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 48.4498, 28.8895, 1.30468, 78.644
*** AreaOpt [finish] : cpu/real = 0:00:36.0/0:00:14.7 (2.4), totSession cpu/real = 1:20:56.0/0:22:02.0 (3.7), mem = 3766.9M
End: Area Reclaim Optimization (cpu=0:00:36, real=0:00:15, mem=3643.91M, totSessionCpu=1:20:56).
*** Starting refinePlace (1:20:56 mem=3643.9M) ***
Total net bbox length = 4.765e+05 (2.147e+05 2.618e+05) (ext = 2.298e+04)
Move report: Timing Driven Placement moves 15982 insts, mean move: 10.27 um, max move: 57.80 um
	Max move on inst (normalizer_inst/FE_OCPC3169_FE_RN_627_0): (452.20, 157.60) --> (456.00, 211.60)
	Runtime: CPU: 0:00:18.3 REAL: 0:00:08.0 MEM: 3663.9MB
Move report: Detail placement moves 9516 insts, mean move: 0.50 um, max move: 4.00 um
	Max move on inst (normalizer_inst/U3610): (476.20, 73.00) --> (474.00, 71.20)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 3663.9MB
Summary Report:
Instances move: 16132 (out of 38812 movable)
Instances flipped: 15
Mean displacement: 10.20 um
Max displacement: 57.60 um (Instance: normalizer_inst/FE_OCPC3169_FE_RN_627_0) (452.2, 157.6) -> (455.8, 211.6)
	Length: 9 sites, height: 1 rows, site name: core, cell type: INVD6
Total net bbox length = 4.839e+05 (2.162e+05 2.677e+05) (ext = 2.319e+04)
Runtime: CPU: 0:00:19.4 REAL: 0:00:08.0 MEM: 3663.9MB
*** Finished refinePlace (1:21:16 mem=3663.9M) ***
Finished re-routing un-routed nets (0:00:00.3 3664.0M)


Density : 0.5680
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:23.3 real=0:00:10.0 mem=3664.0M) ***
** GigaOpt Optimizer WNS Slack -1.260 TNS Slack -28.602 Density 56.80
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate | 0.003|  0.000|
|reg2reg   |-1.260|-28.602|
|HEPG      |-1.260|-28.602|
|All Paths |-1.260|-28.602|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.260|   -1.260| -28.602|  -28.602|    56.80%|   0:00:01.0| 3663.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.223|   -1.223| -28.211|  -28.211|    56.80%|   0:00:12.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.218|   -1.218| -28.182|  -28.182|    56.83%|   0:00:00.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.218|   -1.218| -28.141|  -28.141|    56.83%|   0:00:03.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.213|   -1.213| -28.051|  -28.051|    56.85%|   0:00:01.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.210|   -1.210| -27.944|  -27.944|    56.85%|   0:00:02.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.210|   -1.210| -27.941|  -27.941|    56.85%|   0:00:00.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.204|   -1.204| -27.809|  -27.809|    56.88%|   0:00:02.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.204|   -1.204| -27.802|  -27.802|    56.88%|   0:00:00.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.205|   -1.205| -27.763|  -27.763|    56.93%|   0:00:01.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.200|   -1.200| -27.727|  -27.727|    56.94%|   0:00:00.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.200|   -1.200| -27.720|  -27.720|    56.94%|   0:00:01.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.195|   -1.195| -27.617|  -27.617|    56.97%|   0:00:01.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.194|   -1.194| -27.587|  -27.587|    56.97%|   0:00:00.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.198|   -1.198| -27.567|  -27.567|    57.04%|   0:00:01.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.190|   -1.190| -27.539|  -27.539|    57.05%|   0:00:00.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.190|   -1.190| -27.538|  -27.538|    57.05%|   0:00:01.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.189|   -1.189| -27.463|  -27.463|    57.12%|   0:00:01.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.187|   -1.187| -27.467|  -27.467|    57.14%|   0:00:01.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.185|   -1.185| -27.451|  -27.451|    57.15%|   0:00:01.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.184|   -1.184| -27.401|  -27.401|    57.18%|   0:00:01.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.183|   -1.183| -27.382|  -27.382|    57.20%|   0:00:00.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.181|   -1.181| -27.374|  -27.374|    57.20%|   0:00:01.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.181|   -1.181| -27.022|  -27.022|    57.20%|   0:00:00.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.181|   -1.181| -27.000|  -27.000|    57.24%|   0:00:01.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.179|   -1.179| -26.976|  -26.976|    57.27%|   0:00:02.0| 3759.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.179|   -1.179| -26.969|  -26.969|    57.34%|   0:00:02.0| 3747.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.177|   -1.177| -26.959|  -26.959|    57.34%|   0:00:01.0| 3747.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.176|   -1.176| -26.909|  -26.909|    57.38%|   0:00:02.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.173|   -1.173| -26.874|  -26.874|    57.41%|   0:00:01.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.173|   -1.173| -26.874|  -26.874|    57.41%|   0:00:00.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.172|   -1.172| -26.846|  -26.846|    57.46%|   0:00:02.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.171|   -1.171| -26.829|  -26.829|    57.46%|   0:00:00.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.171|   -1.171| -26.828|  -26.828|    57.46%|   0:00:01.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.173|   -1.173| -26.814|  -26.814|    57.52%|   0:00:02.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.170|   -1.170| -26.809|  -26.809|    57.53%|   0:00:01.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.169|   -1.169| -26.805|  -26.805|    57.55%|   0:00:01.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.169|   -1.169| -26.816|  -26.816|    57.58%|   0:00:01.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.167|   -1.167| -26.797|  -26.797|    57.59%|   0:00:01.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.165|   -1.165| -26.706|  -26.706|    57.62%|   0:00:01.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.165|   -1.165| -26.699|  -26.699|    57.61%|   0:00:01.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.164|   -1.164| -26.666|  -26.666|    57.64%|   0:00:02.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.171|   -1.171| -26.875|  -26.875|    58.00%|   0:00:10.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.171|   -1.171| -26.871|  -26.871|    57.99%|   0:00:04.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.171|   -1.171| -26.886|  -26.886|    57.99%|   0:00:01.0| 3785.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.171|   -1.171| -26.887|  -26.887|    58.14%|   0:00:03.0| 3804.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.170|   -1.170| -26.841|  -26.841|    58.13%|   0:00:06.0| 3804.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.170|   -1.170| -26.828|  -26.828|    58.15%|   0:00:01.0| 3804.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.169|   -1.169| -26.812|  -26.812|    58.16%|   0:00:02.0| 3804.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.169|   -1.169| -26.826|  -26.826|    58.16%|   0:00:01.0| 3804.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.171|   -1.171| -26.838|  -26.838|    58.22%|   0:00:02.0| 3787.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:17 real=0:01:23 mem=3787.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -1.171|   0.000|  -26.838|    58.22%|   0:00:00.0| 3787.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_22_/D           |
|   0.011|   -1.171|   0.000|  -26.838|    58.22%|   0:00:01.0| 3787.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_24_/D           |
|   0.019|   -1.171|   0.000|  -26.838|    58.22%|   0:00:00.0| 3787.6M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_5_/D                |
|   0.019|   -1.171|   0.000|  -26.838|    58.22%|   0:00:00.0| 3787.6M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_5_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=3787.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:18 real=0:01:24 mem=3787.6M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.003|  0.000|
|reg2reg   |-1.171|-26.838|
|HEPG      |-1.171|-26.838|
|All Paths |-1.171|-26.838|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.171 TNS Slack -26.838 Density 58.22
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:28:37.9/0:23:36.2 (3.8), mem = 3787.6M
(I,S,L,T): WC_VIEW: 50.517, 30.6894, 1.35441, 82.5608
Reclaim Optimization WNS Slack -1.171  TNS Slack -26.838 Density 58.22
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.22%|        -|  -1.171| -26.838|   0:00:00.0| 3787.6M|
|    58.19%|       55|  -1.170| -26.635|   0:00:01.0| 3787.6M|
|    57.68%|     1518|  -1.153| -26.247|   0:00:10.0| 3787.6M|
|    57.67%|       10|  -1.153| -26.243|   0:00:01.0| 3787.6M|
|    57.67%|        0|  -1.153| -26.243|   0:00:00.0| 3787.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.153  TNS Slack -26.244 Density 57.67
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 579 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:37.1) (real = 0:00:14.0) **
(I,S,L,T): WC_VIEW: 49.6548, 30.0568, 1.3341, 81.0458
*** AreaOpt [finish] : cpu/real = 0:00:37.3/0:00:14.2 (2.6), totSession cpu/real = 1:29:15.2/0:23:50.4 (3.7), mem = 3787.6M
End: Area Reclaim Optimization (cpu=0:00:37, real=0:00:14, mem=3673.57M, totSessionCpu=1:29:15).
*** Starting refinePlace (1:29:16 mem=3673.6M) ***
Total net bbox length = 4.859e+05 (2.173e+05 2.686e+05) (ext = 2.319e+04)
Move report: Timing Driven Placement moves 6659 insts, mean move: 3.65 um, max move: 35.00 um
	Max move on inst (normalizer_inst/FE_OFC770_n8350): (415.60, 137.80) --> (402.20, 116.20)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:03.0 MEM: 3690.2MB
Move report: Detail placement moves 9452 insts, mean move: 0.65 um, max move: 5.20 um
	Max move on inst (normalizer_inst/U2399): (509.00, 253.00) --> (507.40, 256.60)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 3720.2MB
Summary Report:
Instances move: 11769 (out of 38888 movable)
Instances flipped: 9
Mean displacement: 2.42 um
Max displacement: 36.60 um (Instance: normalizer_inst/FE_OFC770_n8350) (415.6, 137.8) -> (402.4, 114.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: BUFFD3
Total net bbox length = 4.889e+05 (2.193e+05 2.696e+05) (ext = 2.311e+04)
Runtime: CPU: 0:00:08.9 REAL: 0:00:05.0 MEM: 3720.2MB
*** Finished refinePlace (1:29:25 mem=3720.2M) ***
Finished re-routing un-routed nets (0:00:00.1 3720.2M)


Density : 0.5767
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:10.8 real=0:00:06.0 mem=3720.2M) ***
** GigaOpt Optimizer WNS Slack -1.170 TNS Slack -26.634 Density 57.67
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.003| -0.003|
|reg2cgate | 0.003|  0.000|
|reg2reg   |-1.170|-26.631|
|HEPG      |-1.170|-26.631|
|All Paths |-1.170|-26.634|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.170|   -1.170| -26.631|  -26.634|    57.67%|   0:00:00.0| 3720.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.154|   -1.154| -26.396|  -26.399|    57.84%|   0:00:27.0| 3851.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.154|   -1.154| -26.348|  -26.352|    57.84%|   0:00:04.0| 3851.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.153|   -1.153| -26.358|  -26.361|    58.26%|   0:00:29.0| 3954.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.154|   -1.154| -26.346|  -26.349|    58.28%|   0:00:02.0| 3954.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.152|   -1.152| -26.359|  -26.362|    58.28%|   0:00:01.0| 3954.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.153|   -1.153| -26.351|  -26.354|    58.29%|   0:00:02.0| 3954.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.155|   -1.155| -26.342|  -26.346|    58.31%|   0:00:01.0| 3954.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.153|   -1.153| -26.361|  -26.364|    58.39%|   0:00:03.0| 3954.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.152|   -1.152| -26.355|  -26.358|    58.49%|   0:00:04.0| 3954.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.152|   -1.152| -26.355|  -26.358|    58.50%|   0:00:01.0| 3954.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.151|   -1.151| -26.353|  -26.356|    58.50%|   0:00:01.0| 3954.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.150|   -1.150| -26.352|  -26.355|    58.50%|   0:00:01.0| 3954.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.150|   -1.150| -26.352|  -26.355|    58.50%|   0:00:00.0| 3954.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.151|   -1.151| -26.344|  -26.348|    58.57%|   0:00:03.0| 3954.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.152|   -1.152| -26.338|  -26.341|    58.62%|   0:00:04.0| 3954.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.152|   -1.152| -26.324|  -26.327|    58.62%|   0:00:00.0| 3954.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.153|   -1.153| -26.334|  -26.337|    58.64%|   0:00:01.0| 3954.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:08:51 real=0:01:24 mem=3954.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.003|   -1.153|  -0.003|  -26.337|    58.64%|   0:00:01.0| 3954.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_61_/D           |
|   0.005|   -1.153|   0.000|  -26.334|    58.64%|   0:00:00.0| 3954.5M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_35_/D           |
|   0.011|   -1.153|   0.000|  -26.334|    58.64%|   0:00:00.0| 3954.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_24_/D           |
|   0.019|   -1.153|   0.000|  -26.334|    58.64%|   0:00:00.0| 3973.6M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_5_/D                |
|   0.019|   -1.153|   0.000|  -26.334|    58.64%|   0:00:00.0| 3973.6M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_5_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:01.0 mem=3973.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:08:54 real=0:01:25 mem=3973.6M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.003|  0.000|
|reg2reg   |-1.153|-26.334|
|HEPG      |-1.153|-26.334|
|All Paths |-1.153|-26.334|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.153 TNS Slack -26.334 Density 58.64
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:38:20.3/0:25:21.7 (3.9), mem = 3973.6M
(I,S,L,T): WC_VIEW: 50.9167, 31.2801, 1.36543, 83.5622
Reclaim Optimization WNS Slack -1.153  TNS Slack -26.334 Density 58.64
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    58.64%|        -|  -1.153| -26.334|   0:00:00.0| 3973.6M|
|    58.62%|       30|  -1.150| -26.186|   0:00:01.0| 3973.6M|
|    58.20%|     1378|  -1.134| -25.836|   0:00:11.0| 3973.6M|
|    58.20%|        4|  -1.134| -25.836|   0:00:00.0| 3973.6M|
|    58.20%|        0|  -1.134| -25.836|   0:00:01.0| 3973.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.134  TNS Slack -25.836 Density 58.20
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 585 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:40.2) (real = 0:00:16.0) **
(I,S,L,T): WC_VIEW: 50.2905, 30.7994, 1.3491, 82.439
*** AreaOpt [finish] : cpu/real = 0:00:40.4/0:00:15.5 (2.6), totSession cpu/real = 1:39:00.7/0:25:37.1 (3.9), mem = 3973.6M
End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:16, mem=3851.59M, totSessionCpu=1:39:01).
*** Starting refinePlace (1:39:01 mem=3851.6M) ***
Total net bbox length = 4.913e+05 (2.206e+05 2.707e+05) (ext = 2.311e+04)
Move report: Timing Driven Placement moves 16513 insts, mean move: 9.98 um, max move: 84.80 um
	Max move on inst (normalizer_inst/FE_RC_2940_0): (503.40, 204.40) --> (516.20, 276.40)
	Runtime: CPU: 0:00:19.2 REAL: 0:00:07.0 MEM: 3871.9MB
Move report: Detail placement moves 10300 insts, mean move: 0.53 um, max move: 5.40 um
	Max move on inst (normalizer_inst/U1950): (534.20, 121.60) --> (532.40, 118.00)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3871.9MB
Summary Report:
Instances move: 17310 (out of 39157 movable)
Instances flipped: 13
Mean displacement: 9.58 um
Max displacement: 85.00 um (Instance: normalizer_inst/FE_RC_2940_0) (503.4, 204.4) -> (516.4, 276.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.965e+05 (2.209e+05 2.756e+05) (ext = 2.331e+04)
Runtime: CPU: 0:00:20.5 REAL: 0:00:08.0 MEM: 3871.9MB
*** Finished refinePlace (1:39:22 mem=3871.9M) ***
Finished re-routing un-routed nets (0:00:00.4 3871.9M)


Density : 0.5820
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:25.4 real=0:00:10.0 mem=3871.9M) ***
** GigaOpt Optimizer WNS Slack -1.218 TNS Slack -27.563 Density 58.20
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.004| -0.004|
|reg2cgate | 0.003|  0.000|
|reg2reg   |-1.218|-27.559|
|HEPG      |-1.218|-27.559|
|All Paths |-1.218|-27.563|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.218|   -1.218| -27.559|  -27.563|    58.20%|   0:00:01.0| 3871.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.168|   -1.168| -26.997|  -27.001|    58.23%|   0:00:11.0| 3999.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.166|   -1.166| -26.960|  -26.963|    58.22%|   0:00:05.0| 3999.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.166|   -1.166| -26.959|  -26.963|    58.22%|   0:00:02.0| 3999.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.166|   -1.166| -26.948|  -26.952|    58.22%|   0:00:00.0| 3999.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.166|   -1.166| -26.855|  -26.858|    58.25%|   0:00:00.0| 3999.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.160|   -1.160| -26.764|  -26.767|    58.26%|   0:00:01.0| 3999.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.160|   -1.160| -26.730|  -26.734|    58.26%|   0:00:03.0| 3999.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.160|   -1.160| -26.722|  -26.726|    58.26%|   0:00:00.0| 3999.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.157|   -1.157| -26.764|  -26.767|    58.27%|   0:00:01.0| 3999.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.157|   -1.157| -26.761|  -26.765|    58.27%|   0:00:00.0| 3999.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.157|   -1.157| -26.771|  -26.775|    58.30%|   0:00:01.0| 3999.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.156|   -1.156| -26.729|  -26.732|    58.33%|   0:00:01.0| 3999.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.156|   -1.156| -26.711|  -26.715|    58.33%|   0:00:00.0| 3999.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.155|   -1.155| -26.692|  -26.696|    58.35%|   0:00:05.0| 4010.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.153|   -1.153| -26.661|  -26.665|    58.35%|   0:00:00.0| 4010.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.152|   -1.152| -26.648|  -26.652|    58.38%|   0:00:01.0| 4010.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.149|   -1.149| -26.606|  -26.610|    58.40%|   0:00:01.0| 4010.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.146|   -1.146| -26.667|  -26.671|    58.43%|   0:00:04.0| 4010.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.145|   -1.145| -26.618|  -26.622|    58.51%|   0:00:04.0| 4010.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.144|   -1.144| -26.586|  -26.590|    58.55%|   0:00:04.0| 4010.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.143|   -1.143| -26.655|  -26.658|    58.60%|   0:00:06.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.141|   -1.141| -26.634|  -26.638|    58.63%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.141|   -1.141| -26.633|  -26.636|    58.63%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.140|   -1.140| -26.602|  -26.606|    58.67%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.140|   -1.140| -26.577|  -26.581|    58.74%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.137|   -1.137| -26.548|  -26.551|    58.76%|   0:00:05.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.134|   -1.134| -26.496|  -26.500|    58.79%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.133|   -1.133| -26.479|  -26.483|    58.85%|   0:00:04.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.132|   -1.132| -26.462|  -26.466|    58.88%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.132|   -1.132| -26.451|  -26.454|    58.88%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.132|   -1.132| -26.402|  -26.406|    58.91%|   0:00:03.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.131|   -1.131| -26.404|  -26.407|    58.91%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.129|   -1.129| -26.380|  -26.384|    58.93%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.130|   -1.130| -26.372|  -26.376|    58.97%|   0:00:02.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.128|   -1.128| -26.390|  -26.394|    58.99%|   0:00:02.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.127|   -1.127| -26.394|  -26.397|    59.04%|   0:00:04.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.51498)
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.096|   -1.096| -26.459|  -26.462|    59.38%|   0:00:10.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.087|   -1.087| -26.077|  -26.080|    59.39%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.084|   -1.084| -26.034|  -26.038|    59.38%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.083|   -1.083| -25.928|  -25.931|    59.38%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.081|   -1.081| -25.754|  -25.758|    59.38%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.073|   -1.073| -25.696|  -25.700|    59.38%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.073|   -1.073| -25.542|  -25.545|    59.39%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.064|   -1.064| -25.410|  -25.414|    59.39%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.061|   -1.061| -25.323|  -25.327|    59.39%|   0:00:02.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.058|   -1.058| -25.296|  -25.300|    59.39%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.056|   -1.056| -25.253|  -25.257|    59.38%|   0:00:02.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.056|   -1.056| -25.240|  -25.244|    59.38%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.049|   -1.049| -25.006|  -25.010|    59.40%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.049|   -1.049| -24.981|  -24.985|    59.41%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.049|   -1.049| -24.980|  -24.984|    59.41%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.047|   -1.047| -24.892|  -24.895|    59.42%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.047|   -1.047| -24.883|  -24.887|    59.42%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.044|   -1.044| -24.854|  -24.858|    59.43%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.042|   -1.042| -24.764|  -24.767|    59.44%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.035|   -1.035| -24.652|  -24.655|    59.45%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.035|   -1.035| -24.589|  -24.592|    59.45%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.034|   -1.034| -24.571|  -24.574|    59.46%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.032|   -1.032| -24.526|  -24.530|    59.47%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.032|   -1.032| -24.503|  -24.506|    59.49%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.032|   -1.032| -24.488|  -24.492|    59.49%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.002|   -1.002| -22.480|  -22.483|    59.57%|   0:00:04.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.000|   -1.000| -22.466|  -22.469|    59.57%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.996|   -0.996| -22.439|  -22.442|    59.58%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.993|   -0.993| -22.421|  -22.424|    59.57%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.990|   -0.990| -22.407|  -22.410|    59.58%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.988|   -0.988| -22.397|  -22.401|    59.57%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.982|   -0.982| -22.358|  -22.362|    59.57%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.982|   -0.982| -22.356|  -22.360|    59.57%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.972|   -0.972| -22.302|  -22.305|    59.57%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.971|   -0.971| -22.288|  -22.291|    59.57%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.968|   -0.968| -22.647|  -22.651|    59.58%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.966|   -0.966| -22.535|  -22.539|    59.58%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.963|   -0.963| -22.541|  -22.545|    59.59%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.963|   -0.963| -22.473|  -22.477|    59.59%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.961|   -0.961| -22.453|  -22.456|    59.59%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.961|   -0.961| -22.435|  -22.438|    59.59%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.960|   -0.960| -22.416|  -22.419|    59.60%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.958|   -0.958| -22.405|  -22.409|    59.60%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.953|   -0.953| -22.349|  -22.353|    59.60%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.953|   -0.953| -22.349|  -22.353|    59.60%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.952|   -0.952| -22.288|  -22.291|    59.61%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.952|   -0.952| -22.274|  -22.277|    59.61%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.952|   -0.952| -22.235|  -22.239|    59.61%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.952|   -0.952| -22.227|  -22.231|    59.61%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.943|   -0.943| -22.059|  -22.062|    59.65%|   0:00:02.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.942|   -0.942| -22.033|  -22.037|    59.64%|   0:00:02.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.942|   -0.942| -22.005|  -22.009|    59.64%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.939|   -0.939| -21.925|  -21.929|    59.64%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.939|   -0.939| -21.909|  -21.913|    59.64%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.940|   -0.940| -21.931|  -21.935|    59.72%|   0:00:05.0| 4067.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_10_/Q                      |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.940|   -0.940| -21.895|  -21.899|    59.72%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.937|   -0.937| -21.878|  -21.881|    59.72%|   0:00:03.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.937|   -0.937| -21.875|  -21.878|    59.72%|   0:00:00.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.937|   -0.937| -21.874|  -21.877|    59.72%|   0:00:01.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.936|   -0.936| -21.853|  -21.857|    59.72%|   0:00:02.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.936|   -0.936| -21.838|  -21.842|    59.73%|   0:00:02.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.934|   -0.934| -21.845|  -21.848|    59.79%|   0:00:02.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.934|   -0.934| -21.834|  -21.838|    59.79%|   0:00:05.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.936|   -0.936| -21.848|  -21.852|    59.82%|   0:00:03.0| 4067.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:16 real=0:02:25 mem=4067.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.004|   -0.936|  -0.004|  -21.852|    59.82%|   0:00:00.0| 4067.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_50_/D           |
|   0.004|   -0.936|   0.000|  -21.848|    59.82%|   0:00:00.0| 4067.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_22_/D           |
|   0.011|   -0.936|   0.000|  -21.848|    59.83%|   0:00:00.0| 4067.7M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_24_/D           |
|   0.019|   -0.936|   0.000|  -21.848|    59.83%|   0:00:01.0| 4067.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_31_/D           |
|   0.019|   -0.936|   0.000|  -21.848|    59.83%|   0:00:00.0| 4067.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_31_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=4067.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:17 real=0:02:26 mem=4067.7M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.003|  0.000|
|reg2reg   |-0.936|-21.848|
|HEPG      |-0.936|-21.848|
|All Paths |-0.936|-21.848|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.936 TNS Slack -21.848 Density 59.83
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:49:44.4/0:28:13.0 (3.9), mem = 4067.7M
(I,S,L,T): WC_VIEW: 52.7466, 32.8635, 1.40807, 87.0182
Reclaim Optimization WNS Slack -0.936  TNS Slack -21.848 Density 59.83
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.83%|        -|  -0.936| -21.848|   0:00:00.0| 4067.7M|
|    59.77%|       88|  -0.935| -21.681|   0:00:02.0| 4067.7M|
|    59.23%|     1649|  -0.915| -21.318|   0:00:13.0| 4067.7M|
|    59.22%|       13|  -0.915| -21.318|   0:00:00.0| 4067.7M|
|    59.22%|        0|  -0.915| -21.318|   0:00:00.0| 4067.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.915  TNS Slack -21.318 Density 59.22
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 649 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:43.7) (real = 0:00:17.0) **
(I,S,L,T): WC_VIEW: 51.8135, 32.2334, 1.38464, 85.4316
*** AreaOpt [finish] : cpu/real = 0:00:44.0/0:00:17.7 (2.5), totSession cpu/real = 1:50:28.4/0:28:30.8 (3.9), mem = 4067.7M
End: Area Reclaim Optimization (cpu=0:00:44, real=0:00:18, mem=3920.74M, totSessionCpu=1:50:28).
*** Starting refinePlace (1:50:29 mem=3920.8M) ***
Total net bbox length = 5.007e+05 (2.226e+05 2.780e+05) (ext = 2.331e+04)
Move report: Timing Driven Placement moves 15052 insts, mean move: 17.93 um, max move: 97.80 um
	Max move on inst (normalizer_inst/FE_RC_3096_0): (422.60, 240.40) --> (443.00, 317.80)
	Runtime: CPU: 0:00:23.8 REAL: 0:00:10.0 MEM: 3947.0MB
Move report: Detail placement moves 9405 insts, mean move: 0.51 um, max move: 3.80 um
	Max move on inst (normalizer_inst/FE_OCPC4015_n7243): (433.60, 172.00) --> (435.60, 173.80)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3947.0MB
Summary Report:
Instances move: 15698 (out of 39572 movable)
Instances flipped: 4
Mean displacement: 17.22 um
Max displacement: 98.00 um (Instance: normalizer_inst/FE_RC_3096_0) (422.6, 240.4) -> (443.2, 317.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.084e+05 (2.225e+05 2.859e+05) (ext = 2.378e+04)
Runtime: CPU: 0:00:25.0 REAL: 0:00:10.0 MEM: 3947.0MB
*** Finished refinePlace (1:50:54 mem=3947.0M) ***
Finished re-routing un-routed nets (0:00:00.4 3947.0M)


Density : 0.5922
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:30.2 real=0:00:12.0 mem=3947.0M) ***
** GigaOpt Optimizer WNS Slack -1.031 TNS Slack -22.367 Density 59.22
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate | 0.003|  0.000|
|reg2reg   |-1.031|-22.367|
|HEPG      |-1.031|-22.367|
|All Paths |-1.031|-22.367|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.031|   -1.031| -22.367|  -22.367|    59.22%|   0:00:00.0| 3947.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.988|   -0.988| -22.200|  -22.200|    59.22%|   0:00:03.0| 3966.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.977|   -0.977| -22.109|  -22.109|    59.22%|   0:00:00.0| 3966.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.968|   -0.968| -22.083|  -22.083|    59.22%|   0:00:01.0| 3966.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.964|   -0.964| -22.055|  -22.055|    59.22%|   0:00:02.0| 3985.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.962|   -0.962| -22.039|  -22.039|    59.22%|   0:00:02.0| 3985.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.955|   -0.955| -21.962|  -21.962|    59.23%|   0:00:03.0| 3985.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.955|   -0.955| -21.938|  -21.938|    59.23%|   0:00:03.0| 3985.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.955|   -0.955| -21.920|  -21.920|    59.23%|   0:00:00.0| 3985.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.951|   -0.951| -21.924|  -21.924|    59.26%|   0:00:00.0| 3985.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.950|   -0.950| -21.869|  -21.869|    59.26%|   0:00:01.0| 3985.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.947|   -0.947| -21.735|  -21.735|    59.31%|   0:00:01.0| 3985.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.942|   -0.942| -21.738|  -21.738|    59.33%|   0:00:01.0| 3985.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.942|   -0.942| -21.735|  -21.735|    59.33%|   0:00:00.0| 3985.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.942|   -0.942| -21.719|  -21.719|    59.37%|   0:00:01.0| 3985.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.939|   -0.939| -21.663|  -21.663|    59.39%|   0:00:01.0| 3985.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.936|   -0.936| -21.658|  -21.658|    59.39%|   0:00:00.0| 3985.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.937|   -0.937| -21.641|  -21.641|    59.46%|   0:00:05.0| 3987.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.936|   -0.936| -21.623|  -21.623|    59.48%|   0:00:02.0| 4006.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.934|   -0.934| -21.679|  -21.679|    59.49%|   0:00:01.0| 4006.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.932|   -0.932| -21.661|  -21.661|    59.48%|   0:00:01.0| 4006.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.930|   -0.930| -21.626|  -21.626|    59.52%|   0:00:01.0| 4006.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.930|   -0.930| -21.594|  -21.594|    59.52%|   0:00:01.0| 4006.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.932|   -0.932| -21.559|  -21.559|    59.54%|   0:00:03.0| 4082.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.928|   -0.928| -21.524|  -21.524|    59.55%|   0:00:01.0| 4082.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.926|   -0.926| -21.525|  -21.525|    59.55%|   0:00:00.0| 4082.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.925|   -0.925| -21.521|  -21.521|    59.61%|   0:00:05.0| 4082.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.922|   -0.922| -21.508|  -21.508|    59.65%|   0:00:01.0| 4082.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.922|   -0.922| -21.458|  -21.458|    59.70%|   0:00:03.0| 4082.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.920|   -0.920| -21.431|  -21.431|    59.72%|   0:00:02.0| 4082.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.920|   -0.920| -21.411|  -21.411|    59.74%|   0:00:03.0| 4079.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.927|   -0.927| -21.561|  -21.561|    60.03%|   0:00:06.0| 4079.6M|   WC_VIEW|  default| normalizer_inst/sum_reg_4_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.927|   -0.927| -21.560|  -21.560|    60.04%|   0:00:01.0| 4079.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.927|   -0.927| -21.541|  -21.541|    60.05%|   0:00:01.0| 4079.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.926|   -0.926| -21.555|  -21.555|    60.20%|   0:00:03.0| 4079.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.926|   -0.926| -21.545|  -21.545|    60.20%|   0:00:01.0| 4079.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -0.926|   -0.926| -21.543|  -21.543|    60.21%|   0:00:00.0| 4079.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_1__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -0.926|   -0.926| -21.574|  -21.574|    60.31%|   0:00:02.0| 4079.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:47 real=0:01:03 mem=4079.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.926|   0.000|  -21.574|    60.31%|   0:00:00.0| 4079.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_22_/D           |
|   0.011|   -0.926|   0.000|  -21.574|    60.32%|   0:00:00.0| 4079.6M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_24_/D           |
|   0.019|   -0.926|   0.000|  -21.574|    60.32%|   0:00:00.0| 4079.6M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_5_/D                |
|   0.019|   -0.926|   0.000|  -21.574|    60.32%|   0:00:00.0| 4079.6M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_5_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=4079.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:48 real=0:01:04 mem=4079.6M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.019|  0.000|
|reg2cgate | 0.003|  0.000|
|reg2reg   |-0.926|-21.574|
|HEPG      |-0.926|-21.574|
|All Paths |-0.926|-21.574|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.926 TNS Slack -21.574 Density 60.32
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:55:47.2/0:29:47.8 (3.9), mem = 4079.6M
(I,S,L,T): WC_VIEW: 53.5648, 33.5466, 1.42443, 88.5359
Reclaim Optimization WNS Slack -0.926  TNS Slack -21.574 Density 60.32
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.32%|        -|  -0.926| -21.574|   0:00:00.0| 4079.6M|
|    60.27%|       72|  -0.925| -21.539|   0:00:02.0| 4079.6M|
|    59.73%|     1642|  -0.910| -21.203|   0:00:11.0| 4079.6M|
|    59.73%|        7|  -0.910| -21.203|   0:00:00.0| 4079.6M|
|    59.73%|        0|  -0.910| -21.203|   0:00:01.0| 4079.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.910  TNS Slack -21.203 Density 59.73
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 663 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:38.9) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 52.621, 32.9189, 1.40248, 86.9424
*** AreaOpt [finish] : cpu/real = 0:00:39.1/0:00:15.2 (2.6), totSession cpu/real = 1:56:26.3/0:30:03.0 (3.9), mem = 4079.6M
End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:15, mem=3952.65M, totSessionCpu=1:56:26).
*** Starting refinePlace (1:56:27 mem=3952.7M) ***
Total net bbox length = 5.096e+05 (2.230e+05 2.866e+05) (ext = 2.378e+04)
Move report: Timing Driven Placement moves 6015 insts, mean move: 3.61 um, max move: 38.40 um
	Max move on inst (normalizer_inst/FE_RC_3348_0): (388.80, 51.40) --> (388.20, 13.60)
	Runtime: CPU: 0:00:08.3 REAL: 0:00:05.0 MEM: 3969.2MB
Move report: Detail placement moves 9883 insts, mean move: 1.04 um, max move: 13.00 um
	Max move on inst (normalizer_inst/FE_OCPC4221_FE_OFN13383_sum_4): (386.40, 71.20) --> (397.60, 73.00)
	Runtime: CPU: 0:00:05.4 REAL: 0:00:03.0 MEM: 3969.2MB
Summary Report:
Instances move: 11631 (out of 39661 movable)
Instances flipped: 5380
Mean displacement: 2.47 um
Max displacement: 40.60 um (Instance: normalizer_inst/FE_RC_3348_0) (388.8, 51.4) -> (386, 13.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 4.985e+05 (2.117e+05 2.868e+05) (ext = 2.374e+04)
Runtime: CPU: 0:00:13.9 REAL: 0:00:08.0 MEM: 3969.2MB
*** Finished refinePlace (1:56:41 mem=3969.2M) ***
Finished re-routing un-routed nets (0:00:00.1 3969.2M)


Density : 0.5973
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.9 real=0:00:09.0 mem=3969.2M) ***
** GigaOpt Optimizer WNS Slack -0.926 TNS Slack -21.494 Density 59.73
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate | 0.003|  0.000|
|reg2reg   |-0.926|-21.494|
|HEPG      |-0.926|-21.494|
|All Paths |-0.926|-21.494|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 663 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=1:26:49 real=0:19:27 mem=3969.2M) ***

(I,S,L,T): WC_VIEW: 52.6212, 32.9132, 1.40248, 86.9369
*** SetupOpt [finish] : cpu/real = 1:27:00.9/0:19:38.0 (4.4), totSession cpu/real = 1:56:43.6/0:30:13.0 (3.9), mem = 3761.2M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -0.926
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:56:44.3/0:30:13.7 (3.9), mem = 3436.2M
(I,S,L,T): WC_VIEW: 52.6212, 32.9132, 1.40248, 86.9369
*info: 338 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.926 TNS Slack -21.494 Density 59.73
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.004|  0.000|
|reg2cgate | 0.003|  0.000|
|reg2reg   |-0.926|-21.494|
|HEPG      |-0.926|-21.494|
|All Paths |-0.926|-21.494|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.926|   -0.926| -21.494|  -21.494|    59.73%|   0:00:01.0| 3647.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.914|   -0.914| -21.266|  -21.266|    59.79%|   0:00:28.0| 4086.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.910|   -0.910| -21.202|  -21.202|    59.84%|   0:00:00.0| 4086.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.910|   -0.910| -21.115|  -21.115|    59.87%|   0:00:03.0| 4086.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.909|   -0.909| -21.118|  -21.118|    59.87%|   0:00:01.0| 4086.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.909|   -0.909| -21.110|  -21.110|    59.87%|   0:00:02.0| 4086.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.909|   -0.909| -21.098|  -21.098|    59.91%|   0:00:01.0| 4086.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.909|   -0.909| -21.098|  -21.098|    59.91%|   0:00:00.0| 4086.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.909|   -0.909| -21.094|  -21.094|    59.91%|   0:00:00.0| 4086.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.909|   -0.909| -21.043|  -21.043|    59.91%|   0:00:01.0| 4086.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.909|   -0.909| -21.043|  -21.043|    59.92%|   0:00:00.0| 4086.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -0.909|   -0.909| -20.995|  -20.995|    59.92%|   0:00:00.0| 4086.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.909|   -0.909| -20.974|  -20.974|    59.94%|   0:00:03.0| 3991.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -0.909|   -0.909| -20.944|  -20.944|    59.94%|   0:00:02.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -0.909|   -0.909| -20.924|  -20.924|    59.95%|   0:00:02.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -0.909|   -0.909| -20.889|  -20.889|    59.95%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -0.909|   -0.909| -20.878|  -20.878|    59.95%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -0.909|   -0.909| -20.872|  -20.872|    59.95%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -0.909|   -0.909| -20.868|  -20.868|    59.95%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -0.909|   -0.909| -20.850|  -20.850|    59.96%|   0:00:02.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -0.909|   -0.909| -20.846|  -20.846|    59.96%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -0.909|   -0.909| -20.824|  -20.824|    59.96%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.909|   -0.909| -20.754|  -20.754|    59.96%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.683|  -20.683|    59.96%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.637|  -20.637|    59.96%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.610|  -20.610|    59.96%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.584|  -20.584|    59.96%|   0:00:02.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.580|  -20.580|    59.96%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.580|  -20.580|    59.96%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.544|  -20.544|    59.97%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.511|  -20.511|    59.97%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.505|  -20.505|    59.97%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.484|  -20.484|    59.97%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.401|  -20.401|    59.97%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.396|  -20.396|    59.97%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.351|  -20.351|    59.97%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.351|  -20.351|    59.97%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.317|  -20.317|    59.97%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.315|  -20.315|    59.97%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.261|  -20.261|    59.98%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.233|  -20.233|    59.98%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.226|  -20.226|    59.98%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.192|  -20.192|    59.98%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.188|  -20.188|    59.98%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.183|  -20.183|    59.98%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.154|  -20.154|    59.98%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.130|  -20.130|    59.98%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.907|   -0.907| -20.076|  -20.076|    59.98%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.047|  -20.047|    59.98%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -20.003|  -20.003|    59.98%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -19.970|  -19.970|    59.99%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -19.902|  -19.902|    59.99%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -19.847|  -19.847|    59.99%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -19.847|  -19.847|    59.99%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -19.838|  -19.838|    59.99%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.907|   -0.907| -19.821|  -19.821|    59.99%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.907|   -0.907| -19.816|  -19.816|    59.99%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -0.907|   -0.907| -19.774|  -19.774|    59.99%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.907|   -0.907| -19.756|  -19.756|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.907|   -0.907| -19.750|  -19.750|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -0.907|   -0.907| -19.718|  -19.718|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.907|   -0.907| -19.715|  -19.715|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -0.907|   -0.907| -19.686|  -19.686|    60.00%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -0.907|   -0.907| -19.673|  -19.673|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -0.907|   -0.907| -19.647|  -19.647|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -0.907|   -0.907| -19.633|  -19.633|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -0.907|   -0.907| -19.527|  -19.527|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -0.907|   -0.907| -19.512|  -19.512|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -0.907|   -0.907| -19.468|  -19.468|    60.00%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -0.907|   -0.907| -19.462|  -19.462|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -0.907|   -0.907| -19.456|  -19.456|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -0.907|   -0.907| -19.445|  -19.445|    60.00%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -0.907|   -0.907| -19.414|  -19.414|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -0.907|   -0.907| -19.322|  -19.322|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -0.907|   -0.907| -19.204|  -19.204|    60.00%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -0.907|   -0.907| -19.193|  -19.193|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -0.907|   -0.907| -19.166|  -19.166|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -0.907|   -0.907| -19.083|  -19.083|    60.00%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -0.907|   -0.907| -19.074|  -19.074|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -0.907|   -0.907| -19.050|  -19.050|    60.00%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -0.907|   -0.907| -19.035|  -19.035|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -0.908|   -0.908| -19.031|  -19.031|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -0.908|   -0.908| -19.000|  -19.000|    60.00%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -0.908|   -0.908| -18.999|  -18.999|    60.01%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -0.908|   -0.908| -18.998|  -18.998|    60.02%|   0:00:02.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -0.908|   -0.908| -18.672|  -18.672|    60.02%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -0.908|   -0.908| -18.644|  -18.644|    60.02%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.908|   -0.908| -18.637|  -18.637|    60.02%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.908|   -0.908| -18.632|  -18.632|    60.02%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -0.908|   -0.908| -18.608|  -18.608|    60.02%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -0.908|   -0.908| -18.602|  -18.602|    60.02%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -0.908|   -0.908| -18.600|  -18.600|    60.02%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -0.908|   -0.908| -18.453|  -18.453|    60.02%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/D                       |
|  -0.908|   -0.908| -18.307|  -18.307|    60.02%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.908|   -0.908| -18.299|  -18.299|    60.02%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.908|   -0.908| -18.294|  -18.294|    60.02%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.908|   -0.908| -18.244|  -18.244|    60.02%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -0.908|   -0.908| -18.051|  -18.051|    60.03%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -0.908|   -0.908| -17.167|  -17.167|    60.04%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -0.908|   -0.908| -17.054|  -17.054|    60.05%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -0.908|   -0.908| -17.032|  -17.032|    60.05%|   0:00:00.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
|  -0.908|   -0.908| -17.032|  -17.032|    60.12%|   0:00:01.0| 4048.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:28 real=0:01:12 mem=4048.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.004|   -0.908|   0.000|  -17.032|    60.12%|   0:00:00.0| 4048.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_25_/D           |
|   0.016|   -0.908|   0.000|  -17.032|    60.13%|   0:00:00.0| 4029.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_35_/D           |
|   0.016|   -0.908|   0.000|  -17.032|    60.13%|   0:00:00.0| 4029.8M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_35_/D           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=4029.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:29 real=0:01:12 mem=4029.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.016|  0.000|
|reg2cgate | 0.049|  0.000|
|reg2reg   |-0.908|-17.032|
|HEPG      |-0.908|-17.032|
|All Paths |-0.908|-17.032|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.908 TNS Slack -17.032 Density 60.13
*** Starting refinePlace (2:02:25 mem=4029.8M) ***
Total net bbox length = 5.023e+05 (2.133e+05 2.890e+05) (ext = 2.374e+04)
Move report: Timing Driven Placement moves 1621 insts, mean move: 3.35 um, max move: 43.40 um
	Max move on inst (normalizer_inst/FE_RC_3421_0): (515.60, 53.20) --> (533.80, 78.40)
	Runtime: CPU: 0:00:06.1 REAL: 0:00:03.0 MEM: 4029.8MB
Move report: Detail placement moves 6299 insts, mean move: 0.94 um, max move: 12.60 um
	Max move on inst (normalizer_inst/FE_RC_3439_0): (426.60, 260.20) --> (439.20, 260.20)
	Runtime: CPU: 0:00:05.4 REAL: 0:00:03.0 MEM: 4029.8MB
Summary Report:
Instances move: 6867 (out of 39782 movable)
Instances flipped: 409
Mean displacement: 1.55 um
Max displacement: 44.60 um (Instance: normalizer_inst/FE_RC_3421_0) (515.6, 53.2) -> (535, 78.4)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
Total net bbox length = 5.027e+05 (2.129e+05 2.898e+05) (ext = 2.371e+04)
Runtime: CPU: 0:00:11.7 REAL: 0:00:06.0 MEM: 4029.8MB
*** Finished refinePlace (2:02:37 mem=4029.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4029.8M)


Density : 0.6013
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.4 real=0:00:08.0 mem=4029.8M) ***
** GigaOpt Optimizer WNS Slack -0.906 TNS Slack -17.042 Density 60.13
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.016|  0.000|
|reg2cgate | 0.049|  0.000|
|reg2reg   |-0.906|-17.042|
|HEPG      |-0.906|-17.042|
|All Paths |-0.906|-17.042|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 699 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:05:44 real=0:01:20 mem=4029.8M) ***

(I,S,L,T): WC_VIEW: 53.1358, 33.3585, 1.41877, 87.9131
*** SetupOpt [finish] : cpu/real = 0:05:54.6/0:01:31.1 (3.9), totSession cpu/real = 2:02:38.9/0:31:44.8 (3.9), mem = 3820.3M
End: GigaOpt Optimization in TNS mode
Info: 338 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:02:39.9/0:31:45.7 (3.9), mem = 3645.3M
(I,S,L,T): WC_VIEW: 53.1358, 33.3585, 1.41877, 87.9131
Reclaim Optimization WNS Slack -0.906  TNS Slack -17.042 Density 60.13
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.13%|        -|  -0.906| -17.042|   0:00:01.0| 3645.3M|
|    60.13%|       98|  -0.906| -17.029|   0:00:01.0| 3950.6M|
|    60.08%|       60|  -0.904| -16.942|   0:00:02.0| 3950.6M|
|    59.65%|     1367|  -0.893| -16.804|   0:00:10.0| 3950.6M|
|    59.64%|       16|  -0.893| -16.804|   0:00:00.0| 3950.6M|
|    59.64%|        0|  -0.893| -16.804|   0:00:00.0| 3950.6M|
|    59.64%|       10|  -0.893| -16.804|   0:00:01.0| 3950.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.893  TNS Slack -16.804 Density 59.64
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 584 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:43.5) (real = 0:00:16.0) **
*** Starting refinePlace (2:03:24 mem=3950.6M) ***
Total net bbox length = 5.030e+05 (2.132e+05 2.897e+05) (ext = 2.371e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3950.6MB
Summary Report:
Instances move: 0 (out of 39719 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.030e+05 (2.132e+05 2.897e+05) (ext = 2.371e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3950.6MB
*** Finished refinePlace (2:03:25 mem=3950.6M) ***
Finished re-routing un-routed nets (0:00:00.0 3950.6M)


Density : 0.5964
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=3950.6M) ***
(I,S,L,T): WC_VIEW: 52.387, 32.8629, 1.39838, 86.6483
*** AreaOpt [finish] : cpu/real = 0:00:46.7/0:00:18.6 (2.5), totSession cpu/real = 2:03:26.6/0:32:04.4 (3.8), mem = 3950.6M
End: Area Reclaim Optimization (cpu=0:00:47, real=0:00:18, mem=3438.59M, totSessionCpu=2:03:27).
Begin: GigaOpt postEco DRV Optimization
Info: 338 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:03:27.5/0:32:05.2 (3.8), mem = 3438.6M
(I,S,L,T): WC_VIEW: 52.387, 32.8629, 1.39838, 86.6483
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    15|   224|    -0.21|     8|     8|    -0.05|     0|     0|     0|     0|    -0.89|   -16.80|       0|       0|       0|  59.64|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.89|   -16.80|       2|       0|      15|  59.65| 0:00:00.0|  3990.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.89|   -16.80|       0|       0|       0|  59.65| 0:00:00.0|  3990.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 584 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:00.0 mem=3990.0M) ***

*** Starting refinePlace (2:03:35 mem=3990.0M) ***
Total net bbox length = 5.030e+05 (2.132e+05 2.897e+05) (ext = 2.371e+04)
Move report: Detail placement moves 35 insts, mean move: 2.97 um, max move: 12.00 um
	Max move on inst (normalizer_inst/FE_RC_1483_0): (517.20, 325.00) --> (505.20, 325.00)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3990.0MB
Summary Report:
Instances move: 35 (out of 39721 movable)
Instances flipped: 0
Mean displacement: 2.97 um
Max displacement: 12.00 um (Instance: normalizer_inst/FE_RC_1483_0) (517.2, 325) -> (505.2, 325)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.031e+05 (2.133e+05 2.898e+05) (ext = 2.371e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 3990.0MB
*** Finished refinePlace (2:03:37 mem=3990.0M) ***
Finished re-routing un-routed nets (0:00:00.0 3990.0M)


Density : 0.5965
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.2 real=0:00:02.0 mem=3990.0M) ***
(I,S,L,T): WC_VIEW: 52.2779, 32.8649, 1.39873, 86.5415
*** DrvOpt [finish] : cpu/real = 0:00:10.4/0:00:06.7 (1.6), totSession cpu/real = 2:03:37.9/0:32:11.9 (3.8), mem = 3782.0M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 1:55:37, real = 0:29:03, mem = 2667.0M, totSessionCpu=2:03:40 **
**optDesign ... cpu = 1:55:37, real = 0:29:03, mem = 2666.2M, totSessionCpu=2:03:40 **
** Profile ** Start :  cpu=0:00:00.0, mem=3437.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=3437.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3520.9M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3520.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.894  | -0.894  |  0.049  |  0.004  |
|           TNS (ns):| -16.803 | -16.803 |  0.000  |  0.000  |
|    Violating Paths:|   34    |   34    |    0    |    0    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     53 (53)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.648%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3520.9M
Info: 338 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2710.02MB/4769.24MB/3169.91MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2710.27MB/4769.24MB/3169.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2710.27MB/4769.24MB/3169.91MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 01:37:07 (2023-Mar-23 08:37:07 GMT)
2023-Mar-23 01:37:07 (2023-Mar-23 08:37:07 GMT): 10%
2023-Mar-23 01:37:07 (2023-Mar-23 08:37:07 GMT): 20%
2023-Mar-23 01:37:07 (2023-Mar-23 08:37:07 GMT): 30%
2023-Mar-23 01:37:07 (2023-Mar-23 08:37:07 GMT): 40%
2023-Mar-23 01:37:07 (2023-Mar-23 08:37:07 GMT): 50%
2023-Mar-23 01:37:07 (2023-Mar-23 08:37:07 GMT): 60%
2023-Mar-23 01:37:07 (2023-Mar-23 08:37:07 GMT): 70%
2023-Mar-23 01:37:07 (2023-Mar-23 08:37:07 GMT): 80%
2023-Mar-23 01:37:07 (2023-Mar-23 08:37:07 GMT): 90%

Finished Levelizing
2023-Mar-23 01:37:07 (2023-Mar-23 08:37:07 GMT)

Starting Activity Propagation
2023-Mar-23 01:37:07 (2023-Mar-23 08:37:07 GMT)
2023-Mar-23 01:37:07 (2023-Mar-23 08:37:07 GMT): 10%
2023-Mar-23 01:37:08 (2023-Mar-23 08:37:08 GMT): 20%

Finished Activity Propagation
2023-Mar-23 01:37:08 (2023-Mar-23 08:37:08 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2711.62MB/4769.24MB/3169.91MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 01:37:08 (2023-Mar-23 08:37:08 GMT)
2023-Mar-23 01:37:10 (2023-Mar-23 08:37:10 GMT): 10%
2023-Mar-23 01:37:10 (2023-Mar-23 08:37:10 GMT): 20%
2023-Mar-23 01:37:10 (2023-Mar-23 08:37:10 GMT): 30%
2023-Mar-23 01:37:10 (2023-Mar-23 08:37:10 GMT): 40%
2023-Mar-23 01:37:10 (2023-Mar-23 08:37:10 GMT): 50%
2023-Mar-23 01:37:10 (2023-Mar-23 08:37:10 GMT): 60%
2023-Mar-23 01:37:10 (2023-Mar-23 08:37:10 GMT): 70%
2023-Mar-23 01:37:10 (2023-Mar-23 08:37:10 GMT): 80%
2023-Mar-23 01:37:10 (2023-Mar-23 08:37:10 GMT): 90%

Finished Calculating power
2023-Mar-23 01:37:10 (2023-Mar-23 08:37:10 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2715.68MB/4770.00MB/3169.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2715.68MB/4770.00MB/3169.91MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=2715.68MB/4770.00MB/3169.91MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2715.68MB/4770.00MB/3169.91MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 01:37:10 (2023-Mar-23 08:37:10 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.34346286 	   60.1384%
Total Switching Power:      32.55849578 	   38.1357%
Total Leakage Power:         1.47350730 	    1.7259%
Total Power:                85.37546576
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.33       2.592       0.579        26.5       31.04
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.561e-05
Combinational                      26.93       29.97       0.881       57.78       67.68
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.003076
Clock (Sequential)                 1.079           0     0.01351       1.093        1.28
-----------------------------------------------------------------------------------------
Total                              51.34       32.56       1.474       85.38         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.34       32.56       1.474       85.38         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642       0.527      0.6173
clk1                              0.5615           0    0.006885      0.5684      0.6658
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.283
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC2916_n12746_dup (BUFFD16):          0.07773
*              Highest Leakage Power: normalizer_inst/FE_RC_594_0 (ND3D8):        0.0003019
*                Total Cap:      2.14377e-10 F
*                Total instances in design: 39721
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2720.57MB/4770.00MB/3169.91MB)


Phase 1 finished in (cpu = 0:00:07.1) (real = 0:00:02.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 584 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:10.5) (real = 0:00:04.0) **
(I,S,L,T): WC_VIEW: 51.9379, 32.5209, 1.39328, 85.8521
*** PowerOpt [finish] : cpu/real = 0:00:10.5/0:00:04.6 (2.3), totSession cpu/real = 2:03:59.5/0:32:24.7 (3.8), mem = 3997.5M
Finished Timing Update in (cpu = 0:00:10.7) (real = 0:00:05.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
*** Starting refinePlace (2:04:02 mem=3997.5M) ***
Total net bbox length = 5.031e+05 (2.133e+05 2.898e+05) (ext = 2.371e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3997.5MB
Summary Report:
Instances move: 0 (out of 39721 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.031e+05 (2.133e+05 2.898e+05) (ext = 2.371e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3997.5MB
*** Finished refinePlace (2:04:04 mem=3997.5M) ***
Finished re-routing un-routed nets (0:00:00.0 3997.5M)


Density : 0.5959
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:04:04.8/0:32:28.6 (3.8), mem = 3997.5M
(I,S,L,T): WC_VIEW: 51.9379, 32.5209, 1.39328, 85.8521
Reclaim Optimization WNS Slack -0.894  TNS Slack -20.894 Density 59.59
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.59%|        -|  -0.894| -20.894|   0:00:01.0| 3997.5M|
|    59.59%|        0|  -0.894| -20.894|   0:00:00.0| 3997.5M|
|    59.59%|      419|  -0.894| -20.858|   0:00:04.0| 4035.6M|
|    59.59%|       12|  -0.894| -20.844|   0:00:02.0| 4035.6M|
|    59.58%|        1|  -0.894| -20.844|   0:00:01.0| 4035.6M|
|    59.58%|        0|  -0.894| -20.844|   0:00:02.0| 4035.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.894  TNS Slack -20.844 Density 59.58
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 584 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:40.0) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 51.935, 32.502, 1.39315, 85.8301
*** PowerOpt [finish] : cpu/real = 0:00:40.2/0:00:11.8 (3.4), totSession cpu/real = 2:04:45.0/0:32:40.4 (3.8), mem = 4035.6M
*** Starting refinePlace (2:04:45 mem=4035.7M) ***
Total net bbox length = 5.031e+05 (2.136e+05 2.896e+05) (ext = 2.423e+04)
Move report: Detail placement moves 11 insts, mean move: 1.84 um, max move: 3.80 um
	Max move on inst (normalizer_inst/FE_RC_3605_0): (351.00, 46.00) --> (349.00, 47.80)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 4035.6MB
Summary Report:
Instances move: 11 (out of 39705 movable)
Instances flipped: 0
Mean displacement: 1.84 um
Max displacement: 3.80 um (Instance: normalizer_inst/FE_RC_3605_0) (351, 46) -> (349, 47.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 5.032e+05 (2.136e+05 2.896e+05) (ext = 2.423e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 4035.6MB
*** Finished refinePlace (2:04:47 mem=4035.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4035.7M)


Density : 0.5958
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=4035.7M) ***
Checking setup slack degradation ...
Info: 338 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:04:49.5/0:32:43.8 (3.8), mem = 4035.6M
(I,S,L,T): WC_VIEW: 51.935, 32.502, 1.39315, 85.8301
Info: 338 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.894|   -0.894| -20.844|  -20.844|    59.58%|   0:00:00.0| 4234.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=4386.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=4386.7M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 584 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 51.935, 32.502, 1.39315, 85.8301
*** SetupOpt [finish] : cpu/real = 0:00:09.3/0:00:09.4 (1.0), totSession cpu/real = 2:04:58.8/0:32:53.2 (3.8), mem = 4186.8M
Executing incremental physical updates
*** Starting refinePlace (2:04:59 mem=4188.3M) ***
Total net bbox length = 5.032e+05 (2.136e+05 2.896e+05) (ext = 2.423e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 4188.3MB
Summary Report:
Instances move: 0 (out of 39705 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.032e+05 (2.136e+05 2.896e+05) (ext = 2.423e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 4188.3MB
*** Finished refinePlace (2:05:01 mem=4188.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4188.3M)


Density : 0.5958
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.8 real=0:00:02.0 mem=4188.3M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2785.80MB/5436.70MB/3169.91MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2785.80MB/5436.70MB/3169.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2785.80MB/5436.70MB/3169.91MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 01:37:48 (2023-Mar-23 08:37:48 GMT)
2023-Mar-23 01:37:48 (2023-Mar-23 08:37:48 GMT): 10%
2023-Mar-23 01:37:48 (2023-Mar-23 08:37:48 GMT): 20%
2023-Mar-23 01:37:48 (2023-Mar-23 08:37:48 GMT): 30%
2023-Mar-23 01:37:48 (2023-Mar-23 08:37:48 GMT): 40%
2023-Mar-23 01:37:48 (2023-Mar-23 08:37:48 GMT): 50%
2023-Mar-23 01:37:48 (2023-Mar-23 08:37:48 GMT): 60%
2023-Mar-23 01:37:48 (2023-Mar-23 08:37:48 GMT): 70%
2023-Mar-23 01:37:48 (2023-Mar-23 08:37:48 GMT): 80%
2023-Mar-23 01:37:48 (2023-Mar-23 08:37:48 GMT): 90%

Finished Levelizing
2023-Mar-23 01:37:48 (2023-Mar-23 08:37:48 GMT)

Starting Activity Propagation
2023-Mar-23 01:37:48 (2023-Mar-23 08:37:48 GMT)
2023-Mar-23 01:37:49 (2023-Mar-23 08:37:49 GMT): 10%
2023-Mar-23 01:37:49 (2023-Mar-23 08:37:49 GMT): 20%

Finished Activity Propagation
2023-Mar-23 01:37:49 (2023-Mar-23 08:37:49 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2785.87MB/5436.70MB/3169.91MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 01:37:49 (2023-Mar-23 08:37:49 GMT)
2023-Mar-23 01:37:51 (2023-Mar-23 08:37:51 GMT): 10%
2023-Mar-23 01:37:51 (2023-Mar-23 08:37:51 GMT): 20%
2023-Mar-23 01:37:51 (2023-Mar-23 08:37:51 GMT): 30%
2023-Mar-23 01:37:51 (2023-Mar-23 08:37:51 GMT): 40%
2023-Mar-23 01:37:51 (2023-Mar-23 08:37:51 GMT): 50%
2023-Mar-23 01:37:51 (2023-Mar-23 08:37:51 GMT): 60%
2023-Mar-23 01:37:51 (2023-Mar-23 08:37:51 GMT): 70%
2023-Mar-23 01:37:51 (2023-Mar-23 08:37:51 GMT): 80%
2023-Mar-23 01:37:51 (2023-Mar-23 08:37:51 GMT): 90%

Finished Calculating power
2023-Mar-23 01:37:51 (2023-Mar-23 08:37:51 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2787.65MB/5500.71MB/3169.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2787.65MB/5500.71MB/3169.91MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=2787.65MB/5500.71MB/3169.91MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2787.65MB/5500.71MB/3169.91MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 01:37:51 (2023-Mar-23 08:37:51 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.24273432 	   60.1331%
Total Switching Power:      32.50508317 	   38.1446%
Total Leakage Power:         1.46771774 	    1.7224%
Total Power:                85.21553508
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.33       2.588      0.5789        26.5       31.09
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.567e-05
Combinational                      26.83       29.92      0.8753       57.62       67.62
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.003082
Clock (Sequential)                 1.079           0     0.01351       1.093       1.282
-----------------------------------------------------------------------------------------
Total                              51.24       32.51       1.468       85.22         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.24       32.51       1.468       85.22         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642       0.527      0.6185
clk1                              0.5615           0    0.006885      0.5684       0.667
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.286
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC2916_n12746_dup (BUFFD16):          0.07773
*              Highest Leakage Power: normalizer_inst/FE_RC_594_0 (ND3D8):        0.0003019
*                Total Cap:      2.13848e-10 F
*                Total instances in design: 39705
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2788.99MB/5500.71MB/3169.91MB)

** Power Reclaim End WNS Slack -0.894  TNS Slack -20.844 
End: Power Optimization (cpu=0:01:19, real=0:00:40, mem=3506.30M, totSessionCpu=2:05:08).
**optDesign ... cpu = 1:57:06, real = 0:29:50, mem = 2667.1M, totSessionCpu=2:05:08 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=39705 and nets=41733 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 3427.305M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:42   (Analysis view: WC_VIEW)
 Advancing count:42, Max:-200.0(ps) Min:-200.0(ps) Total:-8400.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3514.66 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3514.66 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41616  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41616 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 584 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.12% V. EstWL: 3.392460e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41032 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.823612e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       163( 0.18%)        23( 0.03%)   ( 0.21%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        22( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        99( 0.11%)         1( 0.00%)   ( 0.11%) 
[NR-eGR]      M8  (8)       104( 0.11%)         0( 0.00%)   ( 0.11%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              396( 0.06%)        24( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.73 sec, Real: 1.27 sec, Curr Mem: 3525.35 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3395.34)
Total number of fetched objects 42004
End delay calculation. (MEM=3721.64 CPU=0:00:05.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3721.64 CPU=0:00:07.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:03.0 totSessionCpu=2:05:23 mem=3689.6M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2720.22MB/4938.06MB/3169.91MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2720.22MB/4938.06MB/3169.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2720.22MB/4938.06MB/3169.91MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 01:37:59 (2023-Mar-23 08:37:59 GMT)
2023-Mar-23 01:37:59 (2023-Mar-23 08:37:59 GMT): 10%
2023-Mar-23 01:37:59 (2023-Mar-23 08:37:59 GMT): 20%
2023-Mar-23 01:37:59 (2023-Mar-23 08:37:59 GMT): 30%
2023-Mar-23 01:37:59 (2023-Mar-23 08:37:59 GMT): 40%
2023-Mar-23 01:37:59 (2023-Mar-23 08:37:59 GMT): 50%
2023-Mar-23 01:37:59 (2023-Mar-23 08:37:59 GMT): 60%
2023-Mar-23 01:37:59 (2023-Mar-23 08:37:59 GMT): 70%
2023-Mar-23 01:37:59 (2023-Mar-23 08:37:59 GMT): 80%
2023-Mar-23 01:37:59 (2023-Mar-23 08:37:59 GMT): 90%

Finished Levelizing
2023-Mar-23 01:37:59 (2023-Mar-23 08:37:59 GMT)

Starting Activity Propagation
2023-Mar-23 01:37:59 (2023-Mar-23 08:37:59 GMT)
2023-Mar-23 01:37:59 (2023-Mar-23 08:37:59 GMT): 10%
2023-Mar-23 01:38:00 (2023-Mar-23 08:38:00 GMT): 20%

Finished Activity Propagation
2023-Mar-23 01:38:00 (2023-Mar-23 08:38:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2721.53MB/4938.06MB/3169.91MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 01:38:00 (2023-Mar-23 08:38:00 GMT)
2023-Mar-23 01:38:02 (2023-Mar-23 08:38:02 GMT): 10%
2023-Mar-23 01:38:02 (2023-Mar-23 08:38:02 GMT): 20%
2023-Mar-23 01:38:02 (2023-Mar-23 08:38:02 GMT): 30%
2023-Mar-23 01:38:02 (2023-Mar-23 08:38:02 GMT): 40%
2023-Mar-23 01:38:02 (2023-Mar-23 08:38:02 GMT): 50%
2023-Mar-23 01:38:02 (2023-Mar-23 08:38:02 GMT): 60%
2023-Mar-23 01:38:02 (2023-Mar-23 08:38:02 GMT): 70%
2023-Mar-23 01:38:02 (2023-Mar-23 08:38:02 GMT): 80%
2023-Mar-23 01:38:02 (2023-Mar-23 08:38:02 GMT): 90%

Finished Calculating power
2023-Mar-23 01:38:02 (2023-Mar-23 08:38:02 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=2726.10MB/5018.09MB/3169.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2726.10MB/5018.09MB/3169.91MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2726.10MB/5018.09MB/3169.91MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2726.10MB/5018.09MB/3169.91MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 01:38:02 (2023-Mar-23 08:38:02 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.24276300 	   60.1331%
Total Switching Power:      32.50508317 	   38.1445%
Total Leakage Power:         1.46771774 	    1.7224%
Total Power:                85.21556376
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.33       2.588      0.5789        26.5       31.09
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.567e-05
Combinational                      26.83       29.92      0.8753       57.62       67.62
Clock (Combinational)            0.00261           0   1.615e-05    0.002626    0.003082
Clock (Sequential)                 1.079           0     0.01351       1.093       1.282
-----------------------------------------------------------------------------------------
Total                              51.24       32.51       1.468       85.22         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.24       32.51       1.468       85.22         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                              0.5204           0    0.006642       0.527      0.6185
clk1                              0.5615           0    0.006885      0.5684       0.667
-----------------------------------------------------------------------------------------
Total                              1.082           0     0.01353       1.095       1.286
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2738.74MB/5018.09MB/3169.91MB)


Output file is ./timingReports/dualcore_preCTS.power.
**optDesign ... cpu = 1:57:27, real = 0:30:01, mem = 2672.6M, totSessionCpu=2:05:29 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:57:27, real = 0:30:01, mem = 2657.6M, totSessionCpu=2:05:30 **
** Profile ** Start :  cpu=0:00:00.0, mem=3419.7M
** Profile ** Other data :  cpu=0:00:00.2, mem=3419.7M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3507.1M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3431.1M
** Profile ** DRVs :  cpu=0:00:02.0, mem=3435.6M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.895  | -0.895  |  0.049  | -0.005  |
|           TNS (ns):| -20.762 | -20.755 |  0.000  | -0.007  |
|    Violating Paths:|   224   |   221   |    0    |    3    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     53 (53)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.584%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3435.6M
**optDesign ... cpu = 1:57:30, real = 0:30:04, mem = 2645.7M, totSessionCpu=2:05:33 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.21038' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 2:04:49, real = 0:32:29, mem = 3370.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 6125 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 976 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 2365 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 5071 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 14995 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 29532 filler insts added - prefix FILLER (CPU: 0:00:02.9).
For 29532 new insts, 29532 new pwr-pin connections were made to global net 'VDD'.
29532 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/23 01:38:08, mem=2567.0M)
% Begin Save ccopt configuration ... (date=03/23 01:38:08, mem=2567.0M)
% End Save ccopt configuration ... (date=03/23 01:38:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=2567.3M, current mem=2567.3M)
% Begin Save netlist data ... (date=03/23 01:38:08, mem=2567.3M)
Writing Binary DB to placement.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 01:38:08, total cpu=0:00:00.2, real=0:00:00.0, peak res=2567.3M, current mem=2567.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file placement.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 01:38:08, mem=2568.1M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 01:38:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2568.1M, current mem=2568.1M)
Saving scheduling_file.cts.21038 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 01:38:09, mem=2568.4M)
% End Save clock tree data ... (date=03/23 01:38:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2568.4M, current mem=2568.4M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving property file placement.enc.dat.tmp/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file placement.enc.dat.tmp/dualcore.pg.gz
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3442.1M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=3434.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=3418.0M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map placement.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 01:38:10, mem=2569.6M)
% End Save power constraints data ... (date=03/23 01:38:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2569.6M, current mem=2569.6M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/23 01:38:12, total cpu=0:00:03.4, real=0:00:04.0, peak res=2570.9M, current mem=2570.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/dualcore.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./constraints/dualcore.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/23 01:38:15, mem=2459.5M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk2...
  clock_tree clk2 contains 5020 sinks and 164 clock gates.
  Extraction for clk2 complete.
Extracting original clock gating for clk2 done.
Extracting original clock gating for clk1...
  clock_tree clk1 contains 5252 sinks and 170 clock gates.
  Extraction for clk1 complete.
Extracting original clock gating for clk1 done.
The skew group clk1/CON was created. It contains 5252 sinks and 1 sources.
The skew group clk2/CON was created. It contains 5020 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3337.7M, init mem=3340.8M)
*info: Placed = 69237         
*info: Unplaced = 0           
Placement Density:98.06%(271407/276781)
Placement Density (including fixed std cells):98.06%(271407/276781)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=3337.7M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 276780.960um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          2           library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5252
  Delay constrained sinks:     5252
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5020
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5252 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=6, max=258, avg=77, sd=62, total=25645]
   0          1          4     [min=480, max=802, avg=625, sd=146, total=2499]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.3)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:02.9 real=0:00:02.9)
CCOpt::Phase::Initialization done. (took cpu=0:00:02.9 real=0:00:02.9)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 01:38:22 (2023-Mar-23 08:38:22 GMT)
2023-Mar-23 01:38:22 (2023-Mar-23 08:38:22 GMT): 10%
2023-Mar-23 01:38:23 (2023-Mar-23 08:38:23 GMT): 20%

Finished Activity Propagation
2023-Mar-23 01:38:23 (2023-Mar-23 08:38:23 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 42 advancing pin insertion delay (0.409% of 10272 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 10272 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3584.65 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3584.65 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41616  numIgnoredNets=0
[NR-eGR] There are 338 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41616 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 584 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.12% V. EstWL: 3.392460e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41032 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.823612e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       163( 0.18%)        23( 0.03%)   ( 0.21%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        22( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        99( 0.11%)         1( 0.00%)   ( 0.11%) 
[NR-eGR]      M8  (8)       104( 0.11%)         0( 0.00%)   ( 0.11%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              396( 0.06%)        24( 0.00%)   ( 0.07%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 131020
[NR-eGR]     M2  (2V) length: 2.384060e+05um, number of vias: 188696
[NR-eGR]     M3  (3H) length: 2.350585e+05um, number of vias: 9475
[NR-eGR]     M4  (4V) length: 7.185670e+04um, number of vias: 4588
[NR-eGR]     M5  (5H) length: 1.762680e+04um, number of vias: 3946
[NR-eGR]     M6  (6V) length: 9.307940e+03um, number of vias: 3407
[NR-eGR]     M7  (7H) length: 1.275100e+04um, number of vias: 4274
[NR-eGR]     M8  (8V) length: 2.197380e+04um, number of vias: 0
[NR-eGR] Total length: 6.069808e+05um, number of vias: 345406
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.023920e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.66 sec, Real: 1.73 sec, Curr Mem: 3566.88 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.8 real=0:00:01.8)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.4)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 276780.960um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          2           library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5252
  Delay constrained sinks:     5252
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5020
  Delay constrained sinks:     5020
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5252 clock sinks

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------------
   0          0        334     [min=6, max=258, avg=77, sd=62, total=25645]
   0          1          4     [min=480, max=802, avg=625, sd=146, total=2499]
------------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.3 real=0:00:04.9)
Synthesizing clock trees...
  Preparing To Balance...
  Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=334, nicg=0, l=2, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=2164.320um^2, nicg=0.000um^2, l=4.320um^2, total=2168.640um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=26862.300um, total=26862.300um
    Clock DAG library cell distribution before merging {count}:
       ICGs: CKLNQD1: 334 
     Logics: CKAN2D0: 2 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             334
    Globally unique enables                       334
    Potentially mergeable clock gates               0
    Actually merged clock gates                     0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  334
    --------------------------------------------
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              2
    Globally unique logic expressions               2
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   2
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:01.3 real=0:00:01.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=334, nicg=0, l=2, total=336
      cell areas       : b=0.000um^2, i=0.000um^2, icg=5050.080um^2, nicg=0.000um^2, l=4.320um^2, total=5054.400um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=26862.300um, total=26862.300um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: CKLNQD16: 334 
     Logics: CKAN2D1: 2 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk2...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
    Clustering clock_tree clk2 done.
    Clustering clock_tree clk1...
    Clustering clock_tree clk1 done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=104, i=0, icg=334, nicg=0, l=2, total=440
      cell areas       : b=1031.040um^2, i=0.000um^2, icg=3069.000um^2, nicg=0.000um^2, l=4.320um^2, total=4104.360um^2
      hp wire lengths  : top=0.000um, trunk=6228.200um, leaf=30056.600um, total=36284.800um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 101 CKBD12: 1 CKBD3: 2 
       ICGs: CKLNQD16: 43 CKLNQD12: 12 CKLNQD8: 71 CKLNQD6: 30 CKLNQD4: 1 CKLNQD3: 53 CKLNQD2: 75 CKLNQD1: 49 
     Logics: CKAN2D1: 2 
    Bottom-up phase done. (took cpu=0:00:05.7 real=0:00:05.5)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (2:06:09 mem=4025.6M) ***
Total net bbox length = 5.161e+05 (2.212e+05 2.949e+05) (ext = 2.460e+04)
Move report: Detail placement moves 30970 insts, mean move: 1.48 um, max move: 25.60 um
	Max move on inst (core1_inst/psum_mem_instance/memory13_reg_10_): (140.60, 51.40) --> (140.20, 26.20)
	Runtime: CPU: 0:00:04.7 REAL: 0:00:03.0 MEM: 4025.6MB
Summary Report:
Instances move: 19175 (out of 39809 movable)
Instances flipped: 0
Mean displacement: 1.50 um
Max displacement: 25.60 um (Instance: core1_inst/psum_mem_instance/memory13_reg_10_) (140.6, 51.4) -> (140.2, 26.2)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 5.306e+05 (2.311e+05 2.995e+05) (ext = 2.457e+04)
Runtime: CPU: 0:00:04.9 REAL: 0:00:03.0 MEM: 4025.6MB
*** Finished refinePlace (2:06:14 mem=4025.6M) ***
    Moved 6635, flipped 897 and cell swapped 0 of 10712 clock instance(s) during refinement.
    The largest move was 25.6 microns for core1_inst/psum_mem_instance/memory13_reg_10_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.7 real=0:00:03.6)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.2,1.48)             14
    [1.48,2.76)            30
    [2.76,4.04)            69
    [4.04,5.32)            10
    [5.32,6.6)              8
    [6.6,7.88)             25
    [7.88,9.16)             3
    [9.16,10.44)            0
    [10.44,11.72)           3
    [11.72,13)              2
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        13           (316.600,161.200)    (324.200,166.600)    CTS_ccl_a_buf_00069 (a lib_cell CKBD16) at (324.200,166.600), in power domain auto-default
        12           (187.200,76.600)     (195.600,73.000)     CTS_ccl_a_buf_00241 (a lib_cell CKBD16) at (195.600,73.000), in power domain auto-default
        11.4         (316.000,186.400)    (320.200,193.600)    CTS_ccl_a_buf_00021 (a lib_cell CKBD16) at (320.200,193.600), in power domain auto-default
        11.2         (313.000,163.000)    (324.200,163.000)    CTS_ccl_a_buf_00010 (a lib_cell CKBD16) at (324.200,163.000), in power domain auto-default
        10.8         (187.000,80.200)     (187.000,91.000)     CTS_ccl_a_buf_00244 (a lib_cell CKBD16) at (187.000,91.000), in power domain auto-default
         9           (313.000,161.200)    (313.000,170.200)    CTS_ccl_a_buf_00066 (a lib_cell CKBD16) at (313.000,170.200), in power domain auto-default
         9           (312.600,184.600)    (312.600,193.600)    CTS_ccl_a_buf_00046 (a lib_cell CKBD16) at (312.600,193.600), in power domain auto-default
         8.2         (188.200,82.000)     (194.600,80.200)     cell core1_inst/psum_mem_instance/clk_gate_memory4_reg/latch (a lib_cell CKLNQD16) at (194.600,80.200), in power domain auto-default
         7.8         (90.000,346.600)     (97.800,346.600)     cell core2_inst/qmem_instance/clk_gate_memory12_reg/latch (a lib_cell CKLNQD6) at (97.800,346.600), in power domain auto-default
         7.8         (90.000,375.400)     (82.200,375.400)     cell core2_inst/qmem_instance/clk_gate_memory5_reg/latch (a lib_cell CKLNQD8) at (82.200,375.400), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:07.0 real=0:00:04.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=104, i=0, icg=334, nicg=0, l=2, total=440
      cell areas       : b=1031.040um^2, i=0.000um^2, icg=3069.000um^2, nicg=0.000um^2, l=4.320um^2, total=4104.360um^2
      cell capacitance : b=0.562pF, i=0.000pF, icg=0.701pF, nicg=0.000pF, l=0.001pF, total=1.264pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.409pF, leaf=10.161pF, total=11.570pF
      wire lengths     : top=0.000um, trunk=8959.993um, leaf=61412.610um, total=70372.603um
      hp wire lengths  : top=0.000um, trunk=6491.400um, leaf=30762.400um, total=37253.800um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=11, worst=[0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.001ns sum=0.019ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=73 avg=0.050ns sd=0.016ns min=0.010ns max=0.079ns {59 <= 0.063ns, 14 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=369 avg=0.087ns sd=0.014ns min=0.031ns max=0.108ns {41 <= 0.063ns, 85 <= 0.084ns, 115 <= 0.094ns, 57 <= 0.100ns, 60 <= 0.105ns} {11 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 101 CKBD12: 1 CKBD3: 2 
       ICGs: CKLNQD16: 43 CKLNQD12: 12 CKLNQD8: 71 CKLNQD6: 30 CKLNQD4: 1 CKLNQD3: 53 CKLNQD2: 75 CKLNQD1: 49 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.325, max=0.524, avg=0.485, sd=0.034], skew [0.199 vs 0.057*], 81.1% {0.461, 0.518} (wid=0.053 ws=0.040) (gid=0.493 gs=0.185)
    Skew group summary after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.325, max=0.524, avg=0.485, sd=0.034], skew [0.199 vs 0.057*], 81.1% {0.461, 0.518} (wid=0.053 ws=0.040) (gid=0.493 gs=0.185)
      skew_group clk2/CON: insertion delay [min=0.210, max=0.426, avg=0.400, sd=0.023], skew [0.216 vs 0.057*], 89.1% {0.369, 0.426} (wid=0.044 ws=0.036) (gid=0.410 gs=0.223)
    Legalizer API calls during this step: 6174 succeeded with high effort: 6174 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:13.0 real=0:00:10.3)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       442 (unrouted=442, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50916 (unrouted=10018, trialRouted=40898, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9638, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 442 nets for routing of which 442 have one or more fixed wires.
(ccopt eGR): Start to route 442 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4022.45 MB )
[NR-eGR] Read 54682 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4022.45 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54682
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41720  numIgnoredNets=41278
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 442 clock nets ( 442 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 442 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 442 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.14% V. EstWL: 7.083360e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 248 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 248 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.243044e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 189 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 189 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.700136e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 41 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 41 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.937250e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        49( 0.06%)   ( 0.06%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               49( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 129952
[NR-eGR]     M2  (2V) length: 2.128353e+05um, number of vias: 179569
[NR-eGR]     M3  (3H) length: 2.293969e+05um, number of vias: 16325
[NR-eGR]     M4  (4V) length: 9.385329e+04um, number of vias: 6774
[NR-eGR]     M5  (5H) length: 2.656310e+04um, number of vias: 4914
[NR-eGR]     M6  (6V) length: 1.295734e+04um, number of vias: 3413
[NR-eGR]     M7  (7H) length: 1.275660e+04um, number of vias: 4276
[NR-eGR]     M8  (8V) length: 2.198260e+04um, number of vias: 0
[NR-eGR] Total length: 6.103452e+05um, number of vias: 345223
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.004430e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11152
[NR-eGR]     M2  (2V) length: 6.487400e+03um, number of vias: 12668
[NR-eGR]     M3  (3H) length: 2.728870e+04um, number of vias: 7272
[NR-eGR]     M4  (4V) length: 2.328300e+04um, number of vias: 2232
[NR-eGR]     M5  (5H) length: 9.179800e+03um, number of vias: 997
[NR-eGR]     M6  (6V) length: 3.791000e+03um, number of vias: 6
[NR-eGR]     M7  (7H) length: 5.600000e+00um, number of vias: 2
[NR-eGR]     M8  (8V) length: 8.800000e+00um, number of vias: 0
[NR-eGR] Total length: 7.004430e+04um, number of vias: 34329
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.004430e+04um, number of vias: 34329
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.54 sec, Real: 1.50 sec, Curr Mem: 3650.45 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/.rgfbTo44Y
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.8 real=0:00:01.7)
    Routing using eGR only done.
Net route status summary:
  Clock:       442 (unrouted=0, trialRouted=0, noStatus=0, routed=442, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50916 (unrouted=10018, trialRouted=40898, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9638, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3695.32 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3695.32 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 442  Num Prerouted Wires = 35656
[NR-eGR] Read numTotalNets=41720  numIgnoredNets=442
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 41278 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 584 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.15% V. EstWL: 3.401820e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 40694 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.04% V. EstWL: 5.435208e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       196( 0.22%)        23( 0.03%)         1( 0.00%)   ( 0.24%) 
[NR-eGR]      M3  (3)        10( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       117( 0.14%)         2( 0.00%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         8( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        89( 0.10%)         1( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M8  (8)       131( 0.14%)         0( 0.00%)         0( 0.00%)   ( 0.14%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              551( 0.09%)        26( 0.00%)         1( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.17 seconds, mem = 3704.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 131228
[NR-eGR]     M2  (2V) length: 2.103007e+05um, number of vias: 181190
[NR-eGR]     M3  (3H) length: 2.269609e+05um, number of vias: 19054
[NR-eGR]     M4  (4V) length: 9.116665e+04um, number of vias: 8744
[NR-eGR]     M5  (5H) length: 4.425490e+04um, number of vias: 5510
[NR-eGR]     M6  (6V) length: 2.716655e+04um, number of vias: 3421
[NR-eGR]     M7  (7H) length: 1.327530e+04um, number of vias: 4287
[NR-eGR]     M8  (8V) length: 2.249280e+04um, number of vias: 0
[NR-eGR] Total length: 6.356178e+05um, number of vias: 353434
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.47 seconds, mem = 3659.5M
End of congRepair (cpu=0:00:02.6, real=0:00:02.0)
    Congestion Repair done. (took cpu=0:00:02.7 real=0:00:01.8)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.4 real=0:00:04.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=69341 and nets=51358 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 3662.594M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=104, i=0, icg=334, nicg=0, l=2, total=440
    cell areas       : b=1031.040um^2, i=0.000um^2, icg=3069.000um^2, nicg=0.000um^2, l=4.320um^2, total=4104.360um^2
    cell capacitance : b=0.562pF, i=0.000pF, icg=0.701pF, nicg=0.000pF, l=0.001pF, total=1.264pF
    sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.452pF, leaf=10.419pF, total=11.870pF
    wire lengths     : top=0.000um, trunk=8959.993um, leaf=61412.610um, total=70372.603um
    hp wire lengths  : top=0.000um, trunk=6491.400um, leaf=30762.400um, total=37253.800um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=25, worst=[0.007ns, 0.005ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.002ns sd=0.002ns sum=0.045ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=73 avg=0.050ns sd=0.016ns min=0.010ns max=0.079ns {59 <= 0.063ns, 14 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=369 avg=0.088ns sd=0.015ns min=0.031ns max=0.112ns {36 <= 0.063ns, 83 <= 0.084ns, 105 <= 0.094ns, 59 <= 0.100ns, 61 <= 0.105ns} {24 <= 0.110ns, 1 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 101 CKBD12: 1 CKBD3: 2 
     ICGs: CKLNQD16: 43 CKLNQD12: 12 CKLNQD8: 71 CKLNQD6: 30 CKLNQD4: 1 CKLNQD3: 53 CKLNQD2: 75 CKLNQD1: 49 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.327, max=0.526, avg=0.486, sd=0.034], skew [0.200 vs 0.057*], 81.7% {0.462, 0.519} (wid=0.054 ws=0.040) (gid=0.495 gs=0.186)
  Skew group summary after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.327, max=0.526, avg=0.486, sd=0.034], skew [0.200 vs 0.057*], 81.7% {0.462, 0.519} (wid=0.054 ws=0.040) (gid=0.495 gs=0.186)
    skew_group clk2/CON: insertion delay [min=0.212, max=0.429, avg=0.403, sd=0.023], skew [0.217 vs 0.057*], 91.1% {0.371, 0.428} (wid=0.044 ws=0.036) (gid=0.413 gs=0.224)
  CongRepair After Initial Clustering done. (took cpu=0:00:07.1 real=0:00:05.5)
  Stage::Clustering done. (took cpu=0:00:20.2 real=0:00:15.8)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% .    ..60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=120, i=0, icg=334, nicg=0, l=2, total=456
      cell areas       : b=1129.680um^2, i=0.000um^2, icg=3136.320um^2, nicg=0.000um^2, l=4.320um^2, total=4270.320um^2
      cell capacitance : b=0.617pF, i=0.000pF, icg=0.710pF, nicg=0.000pF, l=0.001pF, total=1.329pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.593pF, leaf=10.391pF, total=11.985pF
      wire lengths     : top=0.000um, trunk=9838.192um, leaf=61239.814um, total=71078.006um
      hp wire lengths  : top=0.000um, trunk=7356.600um, leaf=31646.900um, total=39003.500um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=81 avg=0.048ns sd=0.017ns min=0.010ns max=0.079ns {66 <= 0.063ns, 15 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.087ns sd=0.014ns min=0.031ns max=0.105ns {39 <= 0.063ns, 94 <= 0.084ns, 108 <= 0.094ns, 60 <= 0.100ns, 75 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 101 CKBD12: 4 CKBD8: 13 CKBD3: 2 
       ICGs: CKLNQD16: 56 CKLNQD12: 9 CKLNQD8: 70 CKLNQD6: 23 CKLNQD4: 1 CKLNQD3: 53 CKLNQD2: 72 CKLNQD1: 50 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.327, max=0.531], skew [0.205 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.327, max=0.531], skew [0.205 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.212, max=0.460], skew [0.247 vs 0.057*]
    Legalizer API calls during this step: 1510 succeeded with high effort: 1510 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:04.6 real=0:00:04.6)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=120, i=0, icg=334, nicg=0, l=2, total=456
      cell areas       : b=1129.680um^2, i=0.000um^2, icg=3136.320um^2, nicg=0.000um^2, l=4.320um^2, total=4270.320um^2
      cell capacitance : b=0.617pF, i=0.000pF, icg=0.710pF, nicg=0.000pF, l=0.001pF, total=1.329pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.593pF, leaf=10.391pF, total=11.985pF
      wire lengths     : top=0.000um, trunk=9838.192um, leaf=61239.814um, total=71078.006um
      hp wire lengths  : top=0.000um, trunk=7356.600um, leaf=31646.900um, total=39003.500um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=81 avg=0.048ns sd=0.017ns min=0.010ns max=0.079ns {66 <= 0.063ns, 15 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.087ns sd=0.014ns min=0.031ns max=0.105ns {39 <= 0.063ns, 94 <= 0.084ns, 108 <= 0.094ns, 60 <= 0.100ns, 75 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 101 CKBD12: 4 CKBD8: 13 CKBD3: 2 
       ICGs: CKLNQD16: 56 CKLNQD12: 9 CKLNQD8: 70 CKLNQD6: 23 CKLNQD4: 1 CKLNQD3: 53 CKLNQD2: 72 CKLNQD1: 50 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.327, max=0.531, avg=0.489, sd=0.036], skew [0.205 vs 0.057*], 78.8% {0.478, 0.531} (wid=0.054 ws=0.040) (gid=0.512 gs=0.203)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.327, max=0.531, avg=0.489, sd=0.036], skew [0.205 vs 0.057*], 78.8% {0.478, 0.531} (wid=0.054 ws=0.040) (gid=0.512 gs=0.203)
      skew_group clk2/CON: insertion delay [min=0.212, max=0.460, avg=0.405, sd=0.025], skew [0.247 vs 0.057*], 85.9% {0.371, 0.428} (wid=0.044 ws=0.036) (gid=0.443 gs=0.255)
    Legalizer API calls during this step: 1464 succeeded with high effort: 1464 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:04.7 real=0:00:04.6)
  Stage::DRV Fixing done. (took cpu=0:00:09.2 real=0:00:09.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
      cell areas       : b=1119.600um^2, i=0.000um^2, icg=3136.320um^2, nicg=0.000um^2, l=4.320um^2, total=4260.240um^2
      cell capacitance : b=0.612pF, i=0.000pF, icg=0.710pF, nicg=0.000pF, l=0.001pF, total=1.323pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.593pF, leaf=10.391pF, total=11.985pF
      wire lengths     : top=0.000um, trunk=9837.591um, leaf=61239.814um, total=71077.405um
      hp wire lengths  : top=0.000um, trunk=7233.200um, leaf=31646.900um, total=38880.100um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=80 avg=0.049ns sd=0.018ns min=0.010ns max=0.098ns {65 <= 0.063ns, 14 <= 0.084ns, 0 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.087ns sd=0.014ns min=0.031ns max=0.105ns {39 <= 0.063ns, 94 <= 0.084ns, 108 <= 0.094ns, 60 <= 0.100ns, 75 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 100 CKBD12: 4 CKBD8: 13 CKBD3: 2 
       ICGs: CKLNQD16: 56 CKLNQD12: 9 CKLNQD8: 70 CKLNQD6: 23 CKLNQD4: 1 CKLNQD3: 53 CKLNQD2: 72 CKLNQD1: 50 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.508], skew [0.217 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.508], skew [0.217 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.212, max=0.460], skew [0.247 vs 0.057*]
    Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=119, i=0, icg=334, nicg=0, l=2, total=455
      cell areas       : b=1119.600um^2, i=0.000um^2, icg=3136.320um^2, nicg=0.000um^2, l=4.320um^2, total=4260.240um^2
      cell capacitance : b=0.612pF, i=0.000pF, icg=0.710pF, nicg=0.000pF, l=0.001pF, total=1.323pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.593pF, leaf=10.391pF, total=11.985pF
      wire lengths     : top=0.000um, trunk=9837.591um, leaf=61239.814um, total=71077.405um
      hp wire lengths  : top=0.000um, trunk=7233.200um, leaf=31646.900um, total=38880.100um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=80 avg=0.049ns sd=0.018ns min=0.010ns max=0.098ns {65 <= 0.063ns, 14 <= 0.084ns, 0 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.087ns sd=0.014ns min=0.031ns max=0.105ns {39 <= 0.063ns, 94 <= 0.084ns, 108 <= 0.094ns, 60 <= 0.100ns, 75 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 100 CKBD12: 4 CKBD8: 13 CKBD3: 2 
       ICGs: CKLNQD16: 56 CKLNQD12: 9 CKLNQD8: 70 CKLNQD6: 23 CKLNQD4: 1 CKLNQD3: 53 CKLNQD2: 72 CKLNQD1: 50 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.508], skew [0.217 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.508], skew [0.217 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.212, max=0.460], skew [0.247 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=120, i=0, icg=334, nicg=0, l=2, total=456
      cell areas       : b=1122.840um^2, i=0.000um^2, icg=3136.320um^2, nicg=0.000um^2, l=4.320um^2, total=4263.480um^2
      cell capacitance : b=0.614pF, i=0.000pF, icg=0.710pF, nicg=0.000pF, l=0.001pF, total=1.325pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.593pF, leaf=10.391pF, total=11.985pF
      wire lengths     : top=0.000um, trunk=9836.391um, leaf=61239.814um, total=71076.205um
      hp wire lengths  : top=0.000um, trunk=7233.200um, leaf=31646.900um, total=38880.100um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=81 avg=0.048ns sd=0.017ns min=0.010ns max=0.079ns {67 <= 0.063ns, 14 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.087ns sd=0.014ns min=0.031ns max=0.105ns {39 <= 0.063ns, 94 <= 0.084ns, 108 <= 0.094ns, 60 <= 0.100ns, 75 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 100 CKBD12: 4 CKBD8: 13 CKBD4: 1 CKBD3: 2 
       ICGs: CKLNQD16: 56 CKLNQD12: 9 CKLNQD8: 70 CKLNQD6: 23 CKLNQD4: 1 CKLNQD3: 53 CKLNQD2: 72 CKLNQD1: 50 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.499], skew [0.208 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.499], skew [0.208 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.212, max=0.460], skew [0.247 vs 0.057*]
    Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=111, i=0, icg=334, nicg=0, l=2, total=447
      cell areas       : b=1094.760um^2, i=0.000um^2, icg=3136.320um^2, nicg=0.000um^2, l=4.320um^2, total=4235.400um^2
      cell capacitance : b=0.597pF, i=0.000pF, icg=0.710pF, nicg=0.000pF, l=0.001pF, total=1.309pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.564pF, leaf=10.394pF, total=11.958pF
      wire lengths     : top=0.000um, trunk=9658.491um, leaf=61257.213um, total=70915.704um
      hp wire lengths  : top=0.000um, trunk=7060.600um, leaf=31646.900um, total=38707.500um
    Clock DAG net violations after 'Removing longest path buffering':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=72 avg=0.052ns sd=0.016ns min=0.010ns max=0.079ns {58 <= 0.063ns, 14 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.085ns sd=0.015ns min=0.031ns max=0.105ns {55 <= 0.063ns, 91 <= 0.084ns, 108 <= 0.094ns, 59 <= 0.100ns, 63 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 107 CKBD12: 1 CKBD4: 1 CKBD3: 2 
       ICGs: CKLNQD16: 56 CKLNQD12: 9 CKLNQD8: 70 CKLNQD6: 23 CKLNQD4: 1 CKLNQD3: 53 CKLNQD2: 72 CKLNQD1: 50 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.463], skew [0.172 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.463], skew [0.172 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.212, max=0.429], skew [0.217 vs 0.057*]
    Legalizer API calls during this step: 135 succeeded with high effort: 135 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.8 real=0:00:00.8)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=111, i=0, icg=334, nicg=0, l=2, total=447
      cell areas       : b=1092.600um^2, i=0.000um^2, icg=3151.440um^2, nicg=0.000um^2, l=4.320um^2, total=4248.360um^2
      cell capacitance : b=0.596pF, i=0.000pF, icg=0.713pF, nicg=0.000pF, l=0.001pF, total=1.310pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.561pF, leaf=10.393pF, total=11.954pF
      wire lengths     : top=0.000um, trunk=9644.092um, leaf=61248.014um, total=70892.106um
      hp wire lengths  : top=0.000um, trunk=7050.400um, leaf=31652.400um, total=38702.800um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=72 avg=0.052ns sd=0.016ns min=0.010ns max=0.077ns {59 <= 0.063ns, 13 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.085ns sd=0.015ns min=0.031ns max=0.105ns {55 <= 0.063ns, 93 <= 0.084ns, 110 <= 0.094ns, 58 <= 0.100ns, 60 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 106 CKBD12: 2 CKBD4: 1 CKBD3: 2 
       ICGs: CKLNQD16: 60 CKLNQD12: 7 CKLNQD8: 68 CKLNQD6: 23 CKLNQD4: 1 CKLNQD3: 53 CKLNQD2: 72 CKLNQD1: 50 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.455, avg=0.423, sd=0.029], skew [0.165 vs 0.057*], 88.5% {0.398, 0.455} (wid=0.059 ws=0.041) (gid=0.427 gs=0.159)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.455, avg=0.423, sd=0.029], skew [0.165 vs 0.057*], 88.5% {0.398, 0.455} (wid=0.059 ws=0.041) (gid=0.427 gs=0.159)
      skew_group clk2/CON: insertion delay [min=0.212, max=0.425, avg=0.398, sd=0.022], skew [0.212 vs 0.057*], 90% {0.366, 0.424} (wid=0.044 ws=0.036) (gid=0.408 gs=0.219)
    Legalizer API calls during this step: 424 succeeded with high effort: 424 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.7 real=0:00:02.7)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:04.0 real=0:00:04.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:33.4 real=0:00:29.1)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=111, i=0, icg=334, nicg=0, l=2, total=447
      cell areas       : b=1092.600um^2, i=0.000um^2, icg=3151.440um^2, nicg=0.000um^2, l=4.320um^2, total=4248.360um^2
      cell capacitance : b=0.596pF, i=0.000pF, icg=0.713pF, nicg=0.000pF, l=0.001pF, total=1.310pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.557pF, leaf=10.393pF, total=11.950pF
      wire lengths     : top=0.000um, trunk=9616.892um, leaf=61248.014um, total=70864.906um
      hp wire lengths  : top=0.000um, trunk=7039.400um, leaf=31652.400um, total=38691.800um
    Clock DAG net violations after 'Improving clock tree routing':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=72 avg=0.052ns sd=0.016ns min=0.010ns max=0.077ns {59 <= 0.063ns, 13 <= 0.084ns, 0 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.085ns sd=0.015ns min=0.031ns max=0.105ns {55 <= 0.063ns, 93 <= 0.084ns, 110 <= 0.094ns, 58 <= 0.100ns, 60 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 106 CKBD12: 2 CKBD4: 1 CKBD3: 2 
       ICGs: CKLNQD16: 60 CKLNQD12: 7 CKLNQD8: 68 CKLNQD6: 23 CKLNQD4: 1 CKLNQD3: 53 CKLNQD2: 72 CKLNQD1: 50 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.455], skew [0.165 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.291, max=0.455], skew [0.165 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.212, max=0.425], skew [0.212 vs 0.057*]
    Legalizer API calls during this step: 210 succeeded with high effort: 207 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 3
  Improving clock tree routing done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ..Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    .100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=111, i=0, icg=334, nicg=0, l=2, total=447
      cell areas       : b=846.720um^2, i=0.000um^2, icg=2816.280um^2, nicg=0.000um^2, l=4.320um^2, total=3667.320um^2
      cell capacitance : b=0.467pF, i=0.000pF, icg=0.660pF, nicg=0.000pF, l=0.001pF, total=1.129pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.557pF, leaf=10.395pF, total=11.952pF
      wire lengths     : top=0.000um, trunk=9614.594um, leaf=61262.414um, total=70877.008um
      hp wire lengths  : top=0.000um, trunk=7039.400um, leaf=31652.400um, total=38691.800um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=72 avg=0.066ns sd=0.017ns min=0.010ns max=0.095ns {34 <= 0.063ns, 25 <= 0.084ns, 12 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.090ns sd=0.012ns min=0.031ns max=0.105ns {11 <= 0.063ns, 94 <= 0.084ns, 109 <= 0.094ns, 65 <= 0.100ns, 97 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 31 CKBD12: 53 CKBD8: 16 CKBD3: 4 CKBD2: 3 CKBD1: 2 CKBD0: 2 
       ICGs: CKLNQD16: 9 CKLNQD12: 10 CKLNQD8: 70 CKLNQD6: 45 CKLNQD4: 2 CKLNQD3: 54 CKLNQD2: 90 CKLNQD1: 54 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.472], skew [0.101 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.371, max=0.472], skew [0.101 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.294, max=0.424], skew [0.130 vs 0.057*]
    Legalizer API calls during this step: 1125 succeeded with high effort: 1125 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:03.9 real=0:00:01.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=111, i=0, icg=334, nicg=0, l=2, total=447
      cell areas       : b=844.200um^2, i=0.000um^2, icg=2816.280um^2, nicg=0.000um^2, l=4.320um^2, total=3664.800um^2
      cell capacitance : b=0.466pF, i=0.000pF, icg=0.660pF, nicg=0.000pF, l=0.001pF, total=1.128pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.578pF, leaf=10.396pF, total=11.973pF
      wire lengths     : top=0.000um, trunk=9745.394um, leaf=61266.614um, total=71012.008um
      hp wire lengths  : top=0.000um, trunk=7156.200um, leaf=31652.400um, total=38808.600um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=72 avg=0.068ns sd=0.019ns min=0.010ns max=0.104ns {32 <= 0.063ns, 23 <= 0.084ns, 12 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.090ns sd=0.012ns min=0.031ns max=0.105ns {11 <= 0.063ns, 94 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 97 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 31 CKBD12: 52 CKBD8: 17 CKBD3: 3 CKBD2: 4 CKBD1: 2 CKBD0: 2 
       ICGs: CKLNQD16: 9 CKLNQD12: 10 CKLNQD8: 70 CKLNQD6: 45 CKLNQD4: 2 CKLNQD3: 54 CKLNQD2: 90 CKLNQD1: 54 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.399, max=0.471, avg=0.447, sd=0.019], skew [0.073 vs 0.057*], 90.2% {0.414, 0.471} (wid=0.057 ws=0.041) (gid=0.450 gs=0.079)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.399, max=0.471, avg=0.447, sd=0.019], skew [0.073 vs 0.057*], 90.2% {0.414, 0.471} (wid=0.057 ws=0.041) (gid=0.450 gs=0.079)
      skew_group clk2/CON: insertion delay [min=0.361, max=0.424, avg=0.404, sd=0.015], skew [0.063 vs 0.057*], 96% {0.366, 0.424} (wid=0.045 ws=0.037) (gid=0.409 gs=0.073)
    Legalizer API calls during this step: 433 succeeded with high effort: 433 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:01.6 real=0:00:01.6)
  Stage::Reducing Power done. (took cpu=0:00:06.0 real=0:00:03.1)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.6 real=0:00:01.6)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.132ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 450 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=111, i=0, icg=334, nicg=0, l=2, total=447
          cell areas       : b=844.200um^2, i=0.000um^2, icg=2816.280um^2, nicg=0.000um^2, l=4.320um^2, total=3664.800um^2
          cell capacitance : b=0.466pF, i=0.000pF, icg=0.660pF, nicg=0.000pF, l=0.001pF, total=1.128pF
          sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.578pF, leaf=10.396pF, total=11.973pF
          wire lengths     : top=0.000um, trunk=9745.394um, leaf=61266.614um, total=71012.008um
          hp wire lengths  : top=0.000um, trunk=7156.200um, leaf=31652.400um, total=38808.600um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=72 avg=0.068ns sd=0.019ns min=0.010ns max=0.104ns {32 <= 0.063ns, 23 <= 0.084ns, 12 <= 0.094ns, 2 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=377 avg=0.090ns sd=0.012ns min=0.031ns max=0.105ns {11 <= 0.063ns, 94 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 97 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 31 CKBD12: 52 CKBD8: 17 CKBD3: 3 CKBD2: 4 CKBD1: 2 CKBD0: 2 
           ICGs: CKLNQD16: 9 CKLNQD12: 10 CKLNQD8: 70 CKLNQD6: 45 CKLNQD4: 2 CKLNQD3: 54 CKLNQD2: 90 CKLNQD1: 54 
         Logics: CKAN2D1: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=114, i=0, icg=334, nicg=0, l=2, total=450
          cell areas       : b=861.120um^2, i=0.000um^2, icg=2804.760um^2, nicg=0.000um^2, l=4.320um^2, total=3670.200um^2
          cell capacitance : b=0.476pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.136pF
          sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.591pF, leaf=10.396pF, total=11.987pF
          wire lengths     : top=0.000um, trunk=9827.195um, leaf=61266.614um, total=71093.809um
          hp wire lengths  : top=0.000um, trunk=7287.800um, leaf=31652.400um, total=38940.200um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=75 avg=0.068ns sd=0.020ns min=0.010ns max=0.105ns {33 <= 0.063ns, 23 <= 0.084ns, 12 <= 0.094ns, 4 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=377 avg=0.090ns sd=0.012ns min=0.031ns max=0.105ns {11 <= 0.063ns, 94 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 97 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 31 CKBD12: 53 CKBD8: 18 CKBD4: 1 CKBD3: 3 CKBD2: 4 CKBD1: 2 CKBD0: 2 
           ICGs: CKLNQD16: 8 CKLNQD12: 10 CKLNQD8: 70 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 52 CKLNQD2: 92 CKLNQD1: 56 
         Logics: CKAN2D1: 2 
        Legalizer API calls during this step: 83 succeeded with high effort: 83 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:02.4 real=0:00:02.5)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=125, i=0, icg=334, nicg=0, l=2, total=461
          cell areas       : b=896.400um^2, i=0.000um^2, icg=2804.760um^2, nicg=0.000um^2, l=4.320um^2, total=3705.480um^2
          cell capacitance : b=0.497pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.158pF
          sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.687pF, leaf=10.396pF, total=12.082pF
          wire lengths     : top=0.000um, trunk=10428.295um, leaf=61266.614um, total=71694.908um
          hp wire lengths  : top=0.000um, trunk=7948.400um, leaf=31652.400um, total=39600.800um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=86 avg=0.064ns sd=0.020ns min=0.010ns max=0.105ns {44 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=377 avg=0.090ns sd=0.012ns min=0.031ns max=0.105ns {11 <= 0.063ns, 94 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 97 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 31 CKBD12: 54 CKBD8: 20 CKBD4: 3 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
           ICGs: CKLNQD16: 8 CKLNQD12: 10 CKLNQD8: 70 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 52 CKLNQD2: 92 CKLNQD1: 56 
         Logics: CKAN2D1: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=125, i=0, icg=334, nicg=0, l=2, total=461
          cell areas       : b=896.400um^2, i=0.000um^2, icg=2804.760um^2, nicg=0.000um^2, l=4.320um^2, total=3705.480um^2
          cell capacitance : b=0.497pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.158pF
          sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.687pF, leaf=10.396pF, total=12.082pF
          wire lengths     : top=0.000um, trunk=10428.295um, leaf=61266.614um, total=71694.908um
          hp wire lengths  : top=0.000um, trunk=7948.400um, leaf=31652.400um, total=39600.800um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=86 avg=0.064ns sd=0.020ns min=0.010ns max=0.105ns {44 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=377 avg=0.090ns sd=0.012ns min=0.031ns max=0.105ns {11 <= 0.063ns, 94 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 97 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 31 CKBD12: 54 CKBD8: 20 CKBD4: 3 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
           ICGs: CKLNQD16: 8 CKLNQD12: 10 CKLNQD8: 70 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 52 CKLNQD2: 92 CKLNQD1: 56 
         Logics: CKAN2D1: 2 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.9 real=0:00:01.9)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=125, i=0, icg=334, nicg=0, l=2, total=461
      cell areas       : b=896.400um^2, i=0.000um^2, icg=2804.760um^2, nicg=0.000um^2, l=4.320um^2, total=3705.480um^2
      cell capacitance : b=0.497pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.158pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.687pF, leaf=10.396pF, total=12.082pF
      wire lengths     : top=0.000um, trunk=10428.295um, leaf=61266.614um, total=71694.908um
      hp wire lengths  : top=0.000um, trunk=7948.400um, leaf=31652.400um, total=39600.800um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=86 avg=0.064ns sd=0.020ns min=0.010ns max=0.105ns {44 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.090ns sd=0.012ns min=0.031ns max=0.105ns {11 <= 0.063ns, 94 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 97 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 31 CKBD12: 54 CKBD8: 20 CKBD4: 3 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
       ICGs: CKLNQD16: 8 CKLNQD12: 10 CKLNQD8: 70 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 52 CKLNQD2: 92 CKLNQD1: 56 
     Logics: CKAN2D1: 2 
    Legalizer API calls during this step: 326 succeeded with high effort: 326 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:06.6 real=0:00:06.6)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=125, i=0, icg=334, nicg=0, l=2, total=461
    cell areas       : b=896.400um^2, i=0.000um^2, icg=2804.760um^2, nicg=0.000um^2, l=4.320um^2, total=3705.480um^2
    cell capacitance : b=0.497pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.158pF
    sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.687pF, leaf=10.396pF, total=12.082pF
    wire lengths     : top=0.000um, trunk=10428.295um, leaf=61266.614um, total=71694.908um
    hp wire lengths  : top=0.000um, trunk=7948.400um, leaf=31652.400um, total=39600.800um
  Clock DAG net violations after Approximately balancing fragments:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=86 avg=0.064ns sd=0.020ns min=0.010ns max=0.105ns {44 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
    Leaf  : target=0.105ns count=377 avg=0.090ns sd=0.012ns min=0.031ns max=0.105ns {11 <= 0.063ns, 94 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 97 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 31 CKBD12: 54 CKBD8: 20 CKBD4: 3 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
     ICGs: CKLNQD16: 8 CKLNQD12: 10 CKLNQD8: 70 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 52 CKLNQD2: 92 CKLNQD1: 56 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.414, max=0.471], skew [0.057 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.414, max=0.471], skew [0.057 vs 0.057]
    skew_group clk2/CON: insertion delay [min=0.367, max=0.424], skew [0.056 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=125, i=0, icg=334, nicg=0, l=2, total=461
      cell areas       : b=896.400um^2, i=0.000um^2, icg=2804.760um^2, nicg=0.000um^2, l=4.320um^2, total=3705.480um^2
      cell capacitance : b=0.497pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.158pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.687pF, leaf=10.396pF, total=12.082pF
      wire lengths     : top=0.000um, trunk=10428.295um, leaf=61266.614um, total=71694.908um
      hp wire lengths  : top=0.000um, trunk=7948.400um, leaf=31652.400um, total=39600.800um
    Clock DAG net violations after 'Improving fragments clock skew':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=86 avg=0.064ns sd=0.020ns min=0.010ns max=0.105ns {44 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.090ns sd=0.012ns min=0.031ns max=0.105ns {11 <= 0.063ns, 94 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 97 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 31 CKBD12: 54 CKBD8: 20 CKBD4: 3 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
       ICGs: CKLNQD16: 8 CKLNQD12: 10 CKLNQD8: 70 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 52 CKLNQD2: 92 CKLNQD1: 56 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.414, max=0.471], skew [0.057 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.414, max=0.471], skew [0.057 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.367, max=0.424], skew [0.056 vs 0.057]
    BalancingStep Improving fragments clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk1/CON,WC: 0.471 -> 0.471}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=125, i=0, icg=334, nicg=0, l=2, total=461
          cell areas       : b=896.400um^2, i=0.000um^2, icg=2804.760um^2, nicg=0.000um^2, l=4.320um^2, total=3705.480um^2
          cell capacitance : b=0.497pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.158pF
          sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.687pF, leaf=10.396pF, total=12.082pF
          wire lengths     : top=0.000um, trunk=10428.295um, leaf=61266.614um, total=71694.908um
          hp wire lengths  : top=0.000um, trunk=7948.400um, leaf=31652.400um, total=39600.800um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=86 avg=0.064ns sd=0.020ns min=0.010ns max=0.105ns {44 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
          Leaf  : target=0.105ns count=377 avg=0.090ns sd=0.012ns min=0.031ns max=0.105ns {11 <= 0.063ns, 94 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 97 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 31 CKBD12: 54 CKBD8: 20 CKBD4: 3 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
           ICGs: CKLNQD16: 8 CKLNQD12: 10 CKLNQD8: 70 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 52 CKLNQD2: 92 CKLNQD1: 56 
         Logics: CKAN2D1: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=125, i=0, icg=334, nicg=0, l=2, total=461
      cell areas       : b=896.400um^2, i=0.000um^2, icg=2804.760um^2, nicg=0.000um^2, l=4.320um^2, total=3705.480um^2
      cell capacitance : b=0.497pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.158pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.687pF, leaf=10.396pF, total=12.082pF
      wire lengths     : top=0.000um, trunk=10428.295um, leaf=61266.614um, total=71694.908um
      hp wire lengths  : top=0.000um, trunk=7948.400um, leaf=31652.400um, total=39600.800um
    Clock DAG net violations after 'Approximately balancing step':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=86 avg=0.064ns sd=0.020ns min=0.010ns max=0.105ns {44 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.090ns sd=0.012ns min=0.031ns max=0.105ns {11 <= 0.063ns, 94 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 97 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 31 CKBD12: 54 CKBD8: 20 CKBD4: 3 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
       ICGs: CKLNQD16: 8 CKLNQD12: 10 CKLNQD8: 70 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 52 CKLNQD2: 92 CKLNQD1: 56 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.414, max=0.471], skew [0.057 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.414, max=0.471], skew [0.057 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.367, max=0.424], skew [0.056 vs 0.057]
    BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
    {clk1/CON,WC: 0.471 -> 0.472, clk2/CON,WC: 0.424 -> 0.424}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.9 real=0:00:00.9)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=125, i=0, icg=334, nicg=0, l=2, total=461
      cell areas       : b=896.400um^2, i=0.000um^2, icg=2804.760um^2, nicg=0.000um^2, l=4.320um^2, total=3705.480um^2
      cell capacitance : b=0.497pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.158pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.687pF, leaf=10.396pF, total=12.082pF
      wire lengths     : top=0.000um, trunk=10428.295um, leaf=61266.614um, total=71694.908um
      hp wire lengths  : top=0.000um, trunk=7948.400um, leaf=31652.400um, total=39600.800um
    Clock DAG net violations after 'Fixing clock tree overload':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=86 avg=0.064ns sd=0.020ns min=0.010ns max=0.105ns {44 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.090ns sd=0.012ns min=0.031ns max=0.105ns {11 <= 0.063ns, 94 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 97 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 31 CKBD12: 54 CKBD8: 20 CKBD4: 3 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
       ICGs: CKLNQD16: 8 CKLNQD12: 10 CKLNQD8: 70 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 52 CKLNQD2: 92 CKLNQD1: 56 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.414, max=0.471], skew [0.057 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.414, max=0.471], skew [0.057 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.367, max=0.424], skew [0.056 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.2)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=125, i=0, icg=334, nicg=0, l=2, total=461
      cell areas       : b=896.400um^2, i=0.000um^2, icg=2804.760um^2, nicg=0.000um^2, l=4.320um^2, total=3705.480um^2
      cell capacitance : b=0.497pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.158pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.687pF, leaf=10.396pF, total=12.082pF
      wire lengths     : top=0.000um, trunk=10428.295um, leaf=61266.614um, total=71694.908um
      hp wire lengths  : top=0.000um, trunk=7948.400um, leaf=31652.400um, total=39600.800um
    Clock DAG net violations after 'Approximately balancing paths':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=86 avg=0.064ns sd=0.020ns min=0.010ns max=0.105ns {44 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.090ns sd=0.012ns min=0.031ns max=0.105ns {11 <= 0.063ns, 94 <= 0.084ns, 110 <= 0.094ns, 64 <= 0.100ns, 97 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 31 CKBD12: 54 CKBD8: 20 CKBD4: 3 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
       ICGs: CKLNQD16: 8 CKLNQD12: 10 CKLNQD8: 70 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 52 CKLNQD2: 92 CKLNQD1: 56 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.414, max=0.471, avg=0.450, sd=0.014], skew [0.057 vs 0.057], 100% {0.414, 0.471} (wid=0.057 ws=0.041) (gid=0.451 gs=0.058)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.414, max=0.471, avg=0.450, sd=0.014], skew [0.057 vs 0.057], 100% {0.414, 0.471} (wid=0.057 ws=0.041) (gid=0.451 gs=0.058)
      skew_group clk2/CON: insertion delay [min=0.367, max=0.424, avg=0.405, sd=0.013], skew [0.056 vs 0.057], 100% {0.367, 0.424} (wid=0.045 ws=0.037) (gid=0.407 gs=0.053)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.3)
  Stage::Balancing done. (took cpu=0:00:08.3 real=0:00:08.5)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
    Tried: 461 Succeeded: 3
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=122, i=0, icg=334, nicg=0, l=2, total=458
      cell areas       : b=897.120um^2, i=0.000um^2, icg=2804.760um^2, nicg=0.000um^2, l=4.320um^2, total=3706.200um^2
      cell capacitance : b=0.496pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.157pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.636pF, leaf=10.396pF, total=12.032pF
      wire lengths     : top=0.000um, trunk=10108.093um, leaf=61266.614um, total=71374.707um
      hp wire lengths  : top=0.000um, trunk=7608.800um, leaf=31652.400um, total=39261.200um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=83 avg=0.064ns sd=0.020ns min=0.010ns max=0.105ns {41 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=377 avg=0.090ns sd=0.012ns min=0.031ns max=0.105ns {11 <= 0.063ns, 94 <= 0.084ns, 110 <= 0.094ns, 63 <= 0.100ns, 98 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 33 CKBD12: 54 CKBD8: 18 CKBD4: 1 CKBD3: 3 CKBD2: 5 CKBD1: 4 CKBD0: 4 
       ICGs: CKLNQD16: 8 CKLNQD12: 10 CKLNQD8: 70 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 52 CKLNQD2: 92 CKLNQD1: 56 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.412, max=0.471], skew [0.058 vs 0.057*]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.412, max=0.471], skew [0.058 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.367, max=0.424], skew [0.057 vs 0.057*]
    Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:01.5 real=0:00:01.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=123, i=0, icg=334, nicg=0, l=2, total=459
      cell areas       : b=898.560um^2, i=0.000um^2, icg=2804.760um^2, nicg=0.000um^2, l=4.320um^2, total=3707.640um^2
      cell capacitance : b=0.498pF, i=0.000pF, icg=0.659pF, nicg=0.000pF, l=0.001pF, total=1.158pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.635pF, leaf=10.396pF, total=12.032pF
      wire lengths     : top=0.000um, trunk=10103.092um, leaf=61270.814um, total=71373.906um
      hp wire lengths  : top=0.000um, trunk=7630.400um, leaf=31658.100um, total=39288.500um
    Clock DAG net violations after 'Improving clock skew':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=83 avg=0.064ns sd=0.020ns min=0.010ns max=0.105ns {41 <= 0.063ns, 26 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=378 avg=0.090ns sd=0.013ns min=0.026ns max=0.105ns {12 <= 0.063ns, 94 <= 0.084ns, 110 <= 0.094ns, 63 <= 0.100ns, 98 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 33 CKBD12: 54 CKBD8: 18 CKBD4: 1 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
       ICGs: CKLNQD16: 8 CKLNQD12: 10 CKLNQD8: 70 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 52 CKLNQD2: 92 CKLNQD1: 56 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.414, max=0.471, avg=0.448, sd=0.014], skew [0.057 vs 0.057], 100% {0.414, 0.471} (wid=0.057 ws=0.041) (gid=0.452 gs=0.062)
    Skew group summary after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.414, max=0.471, avg=0.448, sd=0.014], skew [0.057 vs 0.057], 100% {0.414, 0.471} (wid=0.057 ws=0.041) (gid=0.452 gs=0.062)
      skew_group clk2/CON: insertion delay [min=0.366, max=0.423, avg=0.404, sd=0.013], skew [0.057 vs 0.057], 100% {0.366, 0.423} (wid=0.045 ws=0.037) (gid=0.405 gs=0.053)
    Legalizer API calls during this step: 82 succeeded with high effort: 82 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.8 real=0:00:00.8)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=9.391pF fall=9.370pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=9.381pF fall=9.361pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=123, i=0, icg=334, nicg=0, l=2, total=459
      cell areas       : b=880.920um^2, i=0.000um^2, icg=2799.360um^2, nicg=0.000um^2, l=4.320um^2, total=3684.600um^2
      cell capacitance : b=0.489pF, i=0.000pF, icg=0.658pF, nicg=0.000pF, l=0.001pF, total=1.148pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.636pF, leaf=10.397pF, total=12.033pF
      wire lengths     : top=0.000um, trunk=10106.892um, leaf=61277.014um, total=71383.906um
      hp wire lengths  : top=0.000um, trunk=7630.400um, leaf=31658.100um, total=39288.500um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=83 avg=0.065ns sd=0.020ns min=0.010ns max=0.105ns {40 <= 0.063ns, 27 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=378 avg=0.090ns sd=0.012ns min=0.026ns max=0.105ns {12 <= 0.063ns, 93 <= 0.084ns, 111 <= 0.094ns, 64 <= 0.100ns, 97 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 29 CKBD12: 55 CKBD8: 20 CKBD4: 2 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
       ICGs: CKLNQD16: 7 CKLNQD12: 10 CKLNQD8: 71 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 51 CKLNQD2: 93 CKLNQD1: 56 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.414, max=0.471, avg=0.449, sd=0.015], skew [0.057 vs 0.057*], 99.8% {0.414, 0.471} (wid=0.057 ws=0.041) (gid=0.452 gs=0.063)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.414, max=0.471, avg=0.449, sd=0.015], skew [0.057 vs 0.057*], 99.8% {0.414, 0.471} (wid=0.057 ws=0.041) (gid=0.452 gs=0.063)
      skew_group clk2/CON: insertion delay [min=0.375, max=0.432, avg=0.413, sd=0.013], skew [0.057 vs 0.057], 100% {0.375, 0.432} (wid=0.045 ws=0.036) (gid=0.414 gs=0.054)
    Legalizer API calls during this step: 1019 succeeded with high effort: 1019 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:03.6 real=0:00:01.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=123, i=0, icg=334, nicg=0, l=2, total=459
      cell areas       : b=880.920um^2, i=0.000um^2, icg=2799.360um^2, nicg=0.000um^2, l=4.320um^2, total=3684.600um^2
      cell capacitance : b=0.489pF, i=0.000pF, icg=0.658pF, nicg=0.000pF, l=0.001pF, total=1.148pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.636pF, leaf=10.397pF, total=12.033pF
      wire lengths     : top=0.000um, trunk=10106.892um, leaf=61277.014um, total=71383.906um
      hp wire lengths  : top=0.000um, trunk=7630.400um, leaf=31658.100um, total=39288.500um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=83 avg=0.065ns sd=0.020ns min=0.010ns max=0.105ns {40 <= 0.063ns, 27 <= 0.084ns, 10 <= 0.094ns, 3 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=378 avg=0.090ns sd=0.012ns min=0.026ns max=0.105ns {12 <= 0.063ns, 93 <= 0.084ns, 111 <= 0.094ns, 64 <= 0.100ns, 97 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 29 CKBD12: 55 CKBD8: 20 CKBD4: 2 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
       ICGs: CKLNQD16: 7 CKLNQD12: 10 CKLNQD8: 71 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 51 CKLNQD2: 93 CKLNQD1: 56 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.414, max=0.471, avg=0.449, sd=0.015], skew [0.057 vs 0.057*], 99.8% {0.414, 0.471} (wid=0.057 ws=0.041) (gid=0.452 gs=0.063)
    Skew group summary after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.414, max=0.471, avg=0.449, sd=0.015], skew [0.057 vs 0.057*], 99.8% {0.414, 0.471} (wid=0.057 ws=0.041) (gid=0.452 gs=0.063)
      skew_group clk2/CON: insertion delay [min=0.375, max=0.432, avg=0.413, sd=0.013], skew [0.057 vs 0.057], 100% {0.375, 0.432} (wid=0.045 ws=0.036) (gid=0.414 gs=0.054)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        For skew group clk1/CON, artificially shortened or lengthened 13 paths.
        	The smallest offset applied was -0.000ns.
        	The largest offset applied was 0.000ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        BalancingStep Global shorten wires A0 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk1/CON,WC: 0.472 -> 0.473, clk2/CON,WC: 0.424 -> 0.432}Legalizer API calls during this step: 292 succeeded with high effort: 292 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - core...
        Move for wirelength. considered=461, filtered=461, permitted=459, cannotCompute=0, computed=459, moveTooSmall=57, resolved=379, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=70, ignoredLeafDriver=0, worse=231, accepted=78
        Max accepted move=33.400um, total accepted move=809.800um, average move=10.382um
        Move for wirelength. considered=461, filtered=461, permitted=459, cannotCompute=0, computed=459, moveTooSmall=99, resolved=314, predictFail=64, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=91, ignoredLeafDriver=0, worse=123, accepted=35
        Max accepted move=34.000um, total accepted move=302.200um, average move=8.634um
        Move for wirelength. considered=461, filtered=461, permitted=459, cannotCompute=0, computed=459, moveTooSmall=160, resolved=233, predictFail=26, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=98, ignoredLeafDriver=0, worse=85, accepted=23
        Max accepted move=26.600um, total accepted move=209.000um, average move=9.086um
        Legalizer API calls during this step: 836 succeeded with high effort: 836 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.6 real=0:00:04.6)
      Global shorten wires A1...
        Legalizer API calls during this step: 291 succeeded with high effort: 291 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - core...
        Move for wirelength. considered=461, filtered=461, permitted=459, cannotCompute=0, computed=459, moveTooSmall=74, resolved=92, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=56, ignoredLeafDriver=0, worse=27, accepted=9
        Max accepted move=30.600um, total accepted move=60.200um, average move=6.689um
        Move for wirelength. considered=461, filtered=461, permitted=459, cannotCompute=0, computed=459, moveTooSmall=65, resolved=64, predictFail=14, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=46, ignoredLeafDriver=0, worse=3, accepted=1
        Max accepted move=21.400um, total accepted move=21.400um, average move=21.400um
        Move for wirelength. considered=461, filtered=461, permitted=459, cannotCompute=0, computed=459, moveTooSmall=55, resolved=46, predictFail=9, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=37, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 179 succeeded with high effort: 179 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.8 real=0:00:01.8)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 2034 succeeded with high effort: 2034 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:02.5 real=0:00:02.4)
      Move For Wirelength - branch...
        Move for wirelength. considered=461, filtered=461, permitted=459, cannotCompute=0, computed=459, moveTooSmall=0, resolved=139, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=105, accepted=33
        Max accepted move=7.200um, total accepted move=45.400um, average move=1.375um
        Move for wirelength. considered=461, filtered=461, permitted=459, cannotCompute=0, computed=459, moveTooSmall=0, resolved=120, predictFail=103, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=13, accepted=3
        Max accepted move=1.000um, total accepted move=2.200um, average move=0.733um
        Move for wirelength. considered=461, filtered=461, permitted=459, cannotCompute=0, computed=459, moveTooSmall=0, resolved=117, predictFail=113, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=1
        Max accepted move=0.400um, total accepted move=0.400um, average move=0.400um
        Legalizer API calls during this step: 160 succeeded with high effort: 160 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.4 real=0:00:00.4)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=123, i=0, icg=334, nicg=0, l=2, total=459
        cell areas       : b=880.920um^2, i=0.000um^2, icg=2799.360um^2, nicg=0.000um^2, l=4.320um^2, total=3684.600um^2
        cell capacitance : b=0.489pF, i=0.000pF, icg=0.658pF, nicg=0.000pF, l=0.001pF, total=1.148pF
        sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=1.348pF, leaf=10.328pF, total=11.676pF
        wire lengths     : top=0.000um, trunk=8281.594um, leaf=60832.626um, total=69114.220um
        hp wire lengths  : top=0.000um, trunk=6182.000um, leaf=31687.000um, total=37869.000um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=83 avg=0.058ns sd=0.019ns min=0.010ns max=0.102ns {48 <= 0.063ns, 27 <= 0.084ns, 6 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
        Leaf  : target=0.105ns count=378 avg=0.090ns sd=0.013ns min=0.021ns max=0.105ns {13 <= 0.063ns, 96 <= 0.084ns, 106 <= 0.094ns, 68 <= 0.100ns, 94 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 29 CKBD12: 55 CKBD8: 20 CKBD4: 2 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
         ICGs: CKLNQD16: 7 CKLNQD12: 10 CKLNQD8: 71 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 51 CKLNQD2: 93 CKLNQD1: 56 
       Logics: CKAN2D1: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.409, max=0.466, avg=0.440, sd=0.014], skew [0.057 vs 0.057], 100% {0.409, 0.466} (wid=0.039 ws=0.023) (gid=0.444 gs=0.058)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.409, max=0.466, avg=0.440, sd=0.014], skew [0.057 vs 0.057], 100% {0.409, 0.466} (wid=0.039 ws=0.023) (gid=0.444 gs=0.058)
        skew_group clk2/CON: insertion delay [min=0.373, max=0.430, avg=0.407, sd=0.014], skew [0.057 vs 0.057], 100% {0.373, 0.430} (wid=0.044 ws=0.036) (gid=0.412 gs=0.059)
      Legalizer API calls during this step: 3792 succeeded with high effort: 3792 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:10.3 real=0:00:10.3)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 462 , Succeeded = 104 , Wirelength increased = 355 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.7 real=0:00:00.7)
    Optimizing orientation done. (took cpu=0:00:00.7 real=0:00:00.7)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=123, i=0, icg=334, nicg=0, l=2, total=459
      cell areas       : b=880.920um^2, i=0.000um^2, icg=2799.360um^2, nicg=0.000um^2, l=4.320um^2, total=3684.600um^2
      cell capacitance : b=0.489pF, i=0.000pF, icg=0.658pF, nicg=0.000pF, l=0.001pF, total=1.148pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.329pF, leaf=10.303pF, total=11.632pF
      wire lengths     : top=0.000um, trunk=8162.096um, leaf=60672.325um, total=68834.421um
      hp wire lengths  : top=0.000um, trunk=6182.000um, leaf=31687.000um, total=37869.000um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=83 avg=0.058ns sd=0.019ns min=0.010ns max=0.101ns {49 <= 0.063ns, 27 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=378 avg=0.089ns sd=0.013ns min=0.021ns max=0.105ns {15 <= 0.063ns, 97 <= 0.084ns, 109 <= 0.094ns, 66 <= 0.100ns, 89 <= 0.105ns} {2 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 29 CKBD12: 55 CKBD8: 20 CKBD4: 2 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
       ICGs: CKLNQD16: 7 CKLNQD12: 10 CKLNQD8: 71 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 51 CKLNQD2: 93 CKLNQD1: 56 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.403, max=0.466, avg=0.439, sd=0.014], skew [0.063 vs 0.057*], 99.8% {0.409, 0.466} (wid=0.039 ws=0.023) (gid=0.443 gs=0.058)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.403, max=0.466, avg=0.439, sd=0.014], skew [0.063 vs 0.057*], 99.8% {0.409, 0.466} (wid=0.039 ws=0.023) (gid=0.443 gs=0.058)
      skew_group clk2/CON: insertion delay [min=0.370, max=0.429, avg=0.407, sd=0.014], skew [0.059 vs 0.057*], 99.7% {0.375, 0.429} (wid=0.044 ws=0.036) (gid=0.411 gs=0.059)
    Legalizer API calls during this step: 3792 succeeded with high effort: 3792 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:11.7 real=0:00:11.7)
  Total capacitance is (rise=21.013pF fall=20.993pF), of which (rise=11.632pF fall=11.632pF) is wire, and (rise=9.381pF fall=9.361pF) is gate.
  Stage::Polishing done. (took cpu=0:00:17.9 real=0:00:15.2)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (2:07:08 mem=3961.8M) ***
Total net bbox length = 5.319e+05 (2.319e+05 3.000e+05) (ext = 2.457e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3961.8MB
Summary Report:
Instances move: 0 (out of 39828 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.319e+05 (2.319e+05 3.000e+05) (ext = 2.457e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3961.8MB
*** Finished refinePlace (2:07:09 mem=3961.8M) ***
  Moved 0, flipped 0 and cell swapped 0 of 10731 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Updating netlist done. (took cpu=0:00:00.9 real=0:00:00.7)
  CCOpt::Phase::Implementation done. (took cpu=0:00:33.0 real=0:00:27.5)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       461 (unrouted=461, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50899 (unrouted=10001, trialRouted=40898, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9621, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 461 nets for routing of which 461 have one or more fixed wires.
(ccopt eGR): Start to route 461 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3961.85 MB )
[NR-eGR] Read 54682 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3961.85 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54682
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41739  numIgnoredNets=41278
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 461 clock nets ( 461 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 461 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 461 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.12% V. EstWL: 6.965100e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 255 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 255 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.219914e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 187 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 187 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.643328e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 39 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 39 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.864458e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        51( 0.06%)         1( 0.00%)   ( 0.06%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               52( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 129990
[NR-eGR]     M2  (2V) length: 2.066258e+05um, number of vias: 179357
[NR-eGR]     M3  (3H) length: 2.229872e+05um, number of vias: 18763
[NR-eGR]     M4  (4V) length: 9.002245e+04um, number of vias: 8533
[NR-eGR]     M5  (5H) length: 4.202920e+04um, number of vias: 5377
[NR-eGR]     M6  (6V) length: 2.640555e+04um, number of vias: 3423
[NR-eGR]     M7  (7H) length: 1.329690e+04um, number of vias: 4291
[NR-eGR]     M8  (8V) length: 2.253780e+04um, number of vias: 0
[NR-eGR] Total length: 6.239049e+05um, number of vias: 349734
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.892910e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11190
[NR-eGR]     M2  (2V) length: 6.537200e+03um, number of vias: 12746
[NR-eGR]     M3  (3H) length: 2.741690e+04um, number of vias: 7258
[NR-eGR]     M4  (4V) length: 2.319940e+04um, number of vias: 2178
[NR-eGR]     M5  (5H) length: 8.361600e+03um, number of vias: 908
[NR-eGR]     M6  (6V) length: 3.333000e+03um, number of vias: 8
[NR-eGR]     M7  (7H) length: 2.720000e+01um, number of vias: 6
[NR-eGR]     M8  (8V) length: 5.380000e+01um, number of vias: 0
[NR-eGR] Total length: 6.892910e+04um, number of vias: 34294
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.892910e+04um, number of vias: 34294
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.62 sec, Real: 1.63 sec, Curr Mem: 3654.85 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/.rgfO33Yyh
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.8 real=0:00:01.8)
Set FIXED routing status on 461 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       461 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=461, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50899 (unrouted=10001, trialRouted=40898, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9621, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.1 real=0:00:02.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=69360 and nets=51360 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3654.852M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.5 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=123, i=0, icg=334, nicg=0, l=2, total=459
          cell areas       : b=880.920um^2, i=0.000um^2, icg=2799.360um^2, nicg=0.000um^2, l=4.320um^2, total=3684.600um^2
          cell capacitance : b=0.489pF, i=0.000pF, icg=0.658pF, nicg=0.000pF, l=0.001pF, total=1.148pF
          sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.328pF, leaf=10.225pF, total=11.553pF
          wire lengths     : top=0.000um, trunk=8258.400um, leaf=60670.700um, total=68929.100um
          hp wire lengths  : top=0.000um, trunk=6182.000um, leaf=31687.000um, total=37869.000um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=7, worst=[0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.006ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=83 avg=0.058ns sd=0.019ns min=0.010ns max=0.102ns {49 <= 0.063ns, 27 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=378 avg=0.089ns sd=0.013ns min=0.021ns max=0.107ns {17 <= 0.063ns, 99 <= 0.084ns, 115 <= 0.094ns, 57 <= 0.100ns, 83 <= 0.105ns} {7 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 29 CKBD12: 55 CKBD8: 20 CKBD4: 2 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
           ICGs: CKLNQD16: 7 CKLNQD12: 10 CKLNQD8: 71 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 51 CKLNQD2: 93 CKLNQD1: 56 
         Logics: CKAN2D1: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.406, max=0.467, avg=0.439, sd=0.014], skew [0.061 vs 0.057*], 99.8% {0.409, 0.466} (wid=0.039 ws=0.023) (gid=0.445 gs=0.058)
        Skew group summary eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.406, max=0.467, avg=0.439, sd=0.014], skew [0.061 vs 0.057*], 99.8% {0.409, 0.466} (wid=0.039 ws=0.023) (gid=0.445 gs=0.058)
          skew_group clk2/CON: insertion delay [min=0.368, max=0.429, avg=0.406, sd=0.014], skew [0.060 vs 0.057*], 99.7% {0.372, 0.429} (wid=0.044 ws=0.036) (gid=0.410 gs=0.058)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=123, i=0, icg=334, nicg=0, l=2, total=459
          cell areas       : b=880.920um^2, i=0.000um^2, icg=2799.360um^2, nicg=0.000um^2, l=4.320um^2, total=3684.600um^2
          cell capacitance : b=0.489pF, i=0.000pF, icg=0.658pF, nicg=0.000pF, l=0.001pF, total=1.148pF
          sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.328pF, leaf=10.225pF, total=11.553pF
          wire lengths     : top=0.000um, trunk=8258.400um, leaf=60670.700um, total=68929.100um
          hp wire lengths  : top=0.000um, trunk=6182.000um, leaf=31687.000um, total=37869.000um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=7, worst=[0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.006ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=83 avg=0.058ns sd=0.019ns min=0.010ns max=0.102ns {49 <= 0.063ns, 27 <= 0.084ns, 5 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=378 avg=0.089ns sd=0.013ns min=0.021ns max=0.107ns {17 <= 0.063ns, 99 <= 0.084ns, 115 <= 0.094ns, 57 <= 0.100ns, 83 <= 0.105ns} {7 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 29 CKBD12: 55 CKBD8: 20 CKBD4: 2 CKBD3: 3 CKBD2: 5 CKBD1: 5 CKBD0: 4 
           ICGs: CKLNQD16: 7 CKLNQD12: 10 CKLNQD8: 71 CKLNQD6: 45 CKLNQD4: 1 CKLNQD3: 51 CKLNQD2: 93 CKLNQD1: 56 
         Logics: CKAN2D1: 2 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.406, max=0.467, avg=0.439, sd=0.014], skew [0.061 vs 0.057*], 99.8% {0.409, 0.466} (wid=0.039 ws=0.023) (gid=0.445 gs=0.058)
        Skew group summary eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.406, max=0.467, avg=0.439, sd=0.014], skew [0.061 vs 0.057*], 99.8% {0.409, 0.466} (wid=0.039 ws=0.023) (gid=0.445 gs=0.058)
          skew_group clk2/CON: insertion delay [min=0.368, max=0.429, avg=0.406, sd=0.014], skew [0.060 vs 0.057*], 99.7% {0.372, 0.429} (wid=0.044 ws=0.036) (gid=0.410 gs=0.058)
        Moving buffers done. (took cpu=0:00:00.4 real=0:00:00.4)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 20, numUnchanged = 129, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 269, numSkippedDueToCloseToSkewTarget = 43
        CCOpt-eGRPC Downsizing: considered: 149, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 149, unsuccessful: 0, sized: 20
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 5, numUnchanged = 7, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 2, numSkippedDueToCloseToSkewTarget = 6
        CCOpt-eGRPC Downsizing: considered: 12, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 12, unsuccessful: 0, sized: 5
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 4, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 1
        CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 4
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=123, i=0, icg=334, nicg=0, l=2, total=459
          cell areas       : b=865.800um^2, i=0.000um^2, icg=2777.400um^2, nicg=0.000um^2, l=4.320um^2, total=3647.520um^2
          cell capacitance : b=0.480pF, i=0.000pF, icg=0.651pF, nicg=0.000pF, l=0.001pF, total=1.132pF
          sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.328pF, leaf=10.225pF, total=11.553pF
          wire lengths     : top=0.000um, trunk=8258.400um, leaf=60670.700um, total=68929.100um
          hp wire lengths  : top=0.000um, trunk=6182.000um, leaf=31687.000um, total=37869.000um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=7, worst=[0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.006ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=83 avg=0.061ns sd=0.019ns min=0.010ns max=0.102ns {39 <= 0.063ns, 35 <= 0.084ns, 7 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=378 avg=0.089ns sd=0.012ns min=0.021ns max=0.107ns {13 <= 0.063ns, 103 <= 0.084ns, 115 <= 0.094ns, 57 <= 0.100ns, 83 <= 0.105ns} {7 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 25 CKBD12: 57 CKBD8: 21 CKBD6: 1 CKBD4: 1 CKBD3: 4 CKBD2: 5 CKBD1: 5 CKBD0: 4 
           ICGs: CKLNQD16: 7 CKLNQD12: 10 CKLNQD8: 71 CKLNQD6: 37 CKLNQD4: 5 CKLNQD3: 47 CKLNQD2: 100 CKLNQD1: 57 
         Logics: CKAN2D1: 2 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.406, max=0.467, avg=0.442, sd=0.014], skew [0.061 vs 0.057*], 99.8% {0.411, 0.467} (wid=0.039 ws=0.023) (gid=0.445 gs=0.058)
        Skew group summary eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.406, max=0.467, avg=0.442, sd=0.014], skew [0.061 vs 0.057*], 99.8% {0.411, 0.467} (wid=0.039 ws=0.023) (gid=0.445 gs=0.058)
          skew_group clk2/CON: insertion delay [min=0.368, max=0.429, avg=0.407, sd=0.015], skew [0.060 vs 0.057*], 99.7% {0.372, 0.429} (wid=0.044 ws=0.036) (gid=0.412 gs=0.060)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:01.4 real=0:00:01.4)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 461, tested: 461, violation detected: 7, violation ignored (due to small violation): 6, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ----------------------------------------------------------------------------------------------------------------------------
        Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
        ----------------------------------------------------------------------------------------------------------------------------
        top                0                    0                    0            0                    0                    0
        trunk              0                    0                    0            0                    0                    0
        leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
        ----------------------------------------------------------------------------------------------------------------------------
        Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
        ----------------------------------------------------------------------------------------------------------------------------
        
        Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.720um^2 (0.020%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=123, i=0, icg=334, nicg=0, l=2, total=459
          cell areas       : b=865.800um^2, i=0.000um^2, icg=2778.120um^2, nicg=0.000um^2, l=4.320um^2, total=3648.240um^2
          cell capacitance : b=0.480pF, i=0.000pF, icg=0.651pF, nicg=0.000pF, l=0.001pF, total=1.132pF
          sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.328pF, leaf=10.225pF, total=11.553pF
          wire lengths     : top=0.000um, trunk=8258.400um, leaf=60670.700um, total=68929.100um
          hp wire lengths  : top=0.000um, trunk=6182.000um, leaf=31687.000um, total=37869.000um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=6, worst=[0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.004ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=83 avg=0.061ns sd=0.019ns min=0.010ns max=0.102ns {39 <= 0.063ns, 35 <= 0.084ns, 7 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=378 avg=0.089ns sd=0.012ns min=0.021ns max=0.106ns {13 <= 0.063ns, 104 <= 0.084ns, 115 <= 0.094ns, 57 <= 0.100ns, 83 <= 0.105ns} {6 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 25 CKBD12: 57 CKBD8: 21 CKBD6: 1 CKBD4: 1 CKBD3: 4 CKBD2: 5 CKBD1: 5 CKBD0: 4 
           ICGs: CKLNQD16: 7 CKLNQD12: 10 CKLNQD8: 71 CKLNQD6: 37 CKLNQD4: 5 CKLNQD3: 48 CKLNQD2: 99 CKLNQD1: 57 
         Logics: CKAN2D1: 2 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.406, max=0.467, avg=0.442, sd=0.014], skew [0.061 vs 0.057*], 99.8% {0.411, 0.467} (wid=0.039 ws=0.023) (gid=0.445 gs=0.058)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.406, max=0.467, avg=0.442, sd=0.014], skew [0.061 vs 0.057*], 99.8% {0.411, 0.467} (wid=0.039 ws=0.023) (gid=0.445 gs=0.058)
          skew_group clk2/CON: insertion delay [min=0.368, max=0.429, avg=0.407, sd=0.015], skew [0.060 vs 0.057*], 99.7% {0.372, 0.429} (wid=0.044 ws=0.036) (gid=0.412 gs=0.060)
        Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Moving clock insts towards fanout...
        Move to sink centre: considered=6, unsuccessful=0, alreadyClose=0, noImprovementFound=5, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 170 insts, 340 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=123, i=0, icg=334, nicg=0, l=2, total=459
          cell areas       : b=865.800um^2, i=0.000um^2, icg=2778.120um^2, nicg=0.000um^2, l=4.320um^2, total=3648.240um^2
          cell capacitance : b=0.480pF, i=0.000pF, icg=0.651pF, nicg=0.000pF, l=0.001pF, total=1.132pF
          sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=1.328pF, leaf=10.225pF, total=11.553pF
          wire lengths     : top=0.000um, trunk=8258.400um, leaf=60670.700um, total=68929.100um
          hp wire lengths  : top=0.000um, trunk=6183.000um, leaf=31687.000um, total=37870.000um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=6, worst=[0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.004ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=83 avg=0.061ns sd=0.019ns min=0.010ns max=0.102ns {39 <= 0.063ns, 35 <= 0.084ns, 7 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=378 avg=0.089ns sd=0.012ns min=0.021ns max=0.106ns {13 <= 0.063ns, 104 <= 0.084ns, 115 <= 0.094ns, 57 <= 0.100ns, 83 <= 0.105ns} {6 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 25 CKBD12: 57 CKBD8: 21 CKBD6: 1 CKBD4: 1 CKBD3: 4 CKBD2: 5 CKBD1: 5 CKBD0: 4 
           ICGs: CKLNQD16: 7 CKLNQD12: 10 CKLNQD8: 71 CKLNQD6: 37 CKLNQD4: 5 CKLNQD3: 48 CKLNQD2: 99 CKLNQD1: 57 
         Logics: CKAN2D1: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.406, max=0.467, avg=0.442, sd=0.014], skew [0.061 vs 0.057*], 99.8% {0.411, 0.467} (wid=0.039 ws=0.023) (gid=0.445 gs=0.058)
        Skew group summary before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.406, max=0.467, avg=0.442, sd=0.014], skew [0.061 vs 0.057*], 99.8% {0.411, 0.467} (wid=0.039 ws=0.023) (gid=0.445 gs=0.058)
          skew_group clk2/CON: insertion delay [min=0.368, max=0.429, avg=0.407, sd=0.015], skew [0.060 vs 0.057*], 99.7% {0.372, 0.429} (wid=0.044 ws=0.036) (gid=0.412 gs=0.060)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (2:07:16 mem=3917.6M) ***
Total net bbox length = 5.319e+05 (2.319e+05 3.000e+05) (ext = 2.457e+04)
Move report: Detail placement moves 20333 insts, mean move: 0.87 um, max move: 16.60 um
	Max move on inst (core2_inst/ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_): (359.60, 283.60) --> (348.40, 289.00)
	Runtime: CPU: 0:00:04.4 REAL: 0:00:02.0 MEM: 3917.6MB
Summary Report:
Instances move: 12503 (out of 39828 movable)
Instances flipped: 0
Mean displacement: 0.84 um
Max displacement: 16.60 um (Instance: core2_inst/ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_) (359.6, 283.6) -> (348.4, 289)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 5.364e+05 (2.352e+05 3.012e+05) (ext = 2.458e+04)
Runtime: CPU: 0:00:04.6 REAL: 0:00:03.0 MEM: 3917.6MB
*** Finished refinePlace (2:07:21 mem=3917.6M) ***
  Moved 4171, flipped 241 and cell swapped 0 of 10731 clock instance(s) during refinement.
  The largest move was 16.6 microns for core2_inst/ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.9 real=0:00:02.9)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:12.0 real=0:00:09.7)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       461 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=461, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50899 (unrouted=10001, trialRouted=40898, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9621, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 461 nets for routing of which 461 have one or more fixed wires.
(ccopt eGR): Start to route 461 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3908.07 MB )
[NR-eGR] Read 54682 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3908.07 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 54682
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41739  numIgnoredNets=41278
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 461 clock nets ( 461 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 461 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 461 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 6.983460e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 260 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 260 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.212498e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 183 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 183 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.620054e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 25 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 25 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.742598e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        48( 0.06%)   ( 0.06%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               48( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 129990
[NR-eGR]     M2  (2V) length: 2.066716e+05um, number of vias: 179369
[NR-eGR]     M3  (3H) length: 2.236030e+05um, number of vias: 18802
[NR-eGR]     M4  (4V) length: 8.999505e+04um, number of vias: 8465
[NR-eGR]     M5  (5H) length: 4.169230e+04um, number of vias: 5365
[NR-eGR]     M6  (6V) length: 2.643395e+04um, number of vias: 3421
[NR-eGR]     M7  (7H) length: 1.327620e+04um, number of vias: 4287
[NR-eGR]     M8  (8V) length: 2.249920e+04um, number of vias: 0
[NR-eGR] Total length: 6.241713e+05um, number of vias: 349699
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.919550e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 11190
[NR-eGR]     M2  (2V) length: 6.583000e+03um, number of vias: 12758
[NR-eGR]     M3  (3H) length: 2.803270e+04um, number of vias: 7297
[NR-eGR]     M4  (4V) length: 2.317200e+04um, number of vias: 2110
[NR-eGR]     M5  (5H) length: 8.024700e+03um, number of vias: 896
[NR-eGR]     M6  (6V) length: 3.361400e+03um, number of vias: 6
[NR-eGR]     M7  (7H) length: 6.500000e+00um, number of vias: 2
[NR-eGR]     M8  (8V) length: 1.520000e+01um, number of vias: 0
[NR-eGR] Total length: 6.919550e+04um, number of vias: 34259
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 6.919550e+04um, number of vias: 34259
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.47 sec, Real: 1.47 sec, Curr Mem: 3602.07 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/.rgfL6QJjV
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.7 real=0:00:01.7)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 461 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 461 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/23 01:39:39, mem=2862.3M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Thu Mar 23 01:39:39 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=51360)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 01:39:40 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 51354 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:27, elapsed time = 00:00:05, memory = 2933.93 (MB), peak = 3204.62 (MB)
#Merging special wires: starts on Thu Mar 23 01:39:46 2023 with memory = 2934.19 (MB), peak = 3204.62 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.02 [8]--
#reading routing guides ......
#
#Finished routing data preparation on Thu Mar 23 01:39:46 2023
#
#Cpu time = 00:00:27
#Elapsed time = 00:00:06
#Increased memory = 31.87 (MB)
#Total memory = 2934.38 (MB)
#Peak memory = 3204.62 (MB)
#
#
#Start global routing on Thu Mar 23 01:39:46 2023
#
#
#Start global routing initialization on Thu Mar 23 01:39:46 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Mar 23 01:39:46 2023
#
#Start routing resource analysis on Thu Mar 23 01:39:46 2023
#
#Routing resource analysis is done on Thu Mar 23 01:39:46 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    93.37%
#  M2             V        2649          84       33124     1.12%
#  M3             H        2727           0       33124     0.19%
#  M4             V        2159         574       33124     1.08%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2733           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17008       3.37%      264992    11.97%
#
#  461 nets (0.90%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 01:39:46 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2940.96 (MB), peak = 3204.62 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Thu Mar 23 01:39:46 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2941.28 (MB), peak = 3204.62 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2951.30 (MB), peak = 3204.62 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2953.15 (MB), peak = 3204.62 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9621 (skipped).
#Total number of selected nets for routing = 461.
#Total number of unselected nets (but routable) for routing = 41278 (skipped).
#Total number of nets in the design = 51360.
#
#41278 skipped nets do not have any wires.
#461 routable nets have only global wires.
#461 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                461               0  
#------------------------------------------------
#        Total                461               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                461          584           40694  
#-------------------------------------------------------------
#        Total                461          584           40694  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            6(0.02%)      0(0.00%)   (0.02%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4           18(0.05%)      5(0.02%)   (0.07%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     24(0.01%)      5(0.00%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 461
#Total wire length = 67485 um.
#Total half perimeter of net bounding box = 39017 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 5598 um.
#Total wire length on LAYER M3 = 27651 um.
#Total wire length on LAYER M4 = 22983 um.
#Total wire length on LAYER M5 = 7890 um.
#Total wire length on LAYER M6 = 3342 um.
#Total wire length on LAYER M7 = 6 um.
#Total wire length on LAYER M8 = 15 um.
#Total number of vias = 29954
#Up-Via Summary (total 29954):
#           
#-----------------------
# M1              11185
# M2               9668
# M3               6381
# M4               1938
# M5                778
# M6                  2
# M7                  2
#-----------------------
#                 29954 
#
#Total number of involved priority nets 461
#Maximum src to sink distance for priority net 488.7
#Average of max src_to_sink distance for priority net 72.1
#Average of ave src_to_sink distance for priority net 40.7
#Max overcon = 2 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.07%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:06
#Increased memory = 25.66 (MB)
#Total memory = 2960.05 (MB)
#Peak memory = 3204.62 (MB)
#
#Finished global routing on Thu Mar 23 01:39:52 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2940.73 (MB), peak = 3204.62 (MB)
#Start Track Assignment.
#Done with 7022 horizontal wires in 2 hboxes and 6615 vertical wires in 2 hboxes.
#Done with 6933 horizontal wires in 2 hboxes and 6529 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 461
#Total wire length = 71896 um.
#Total half perimeter of net bounding box = 39017 um.
#Total wire length on LAYER M1 = 4506 um.
#Total wire length on LAYER M2 = 5223 um.
#Total wire length on LAYER M3 = 27433 um.
#Total wire length on LAYER M4 = 23287 um.
#Total wire length on LAYER M5 = 7976 um.
#Total wire length on LAYER M6 = 3450 um.
#Total wire length on LAYER M7 = 5 um.
#Total wire length on LAYER M8 = 17 um.
#Total number of vias = 29954
#Up-Via Summary (total 29954):
#           
#-----------------------
# M1              11185
# M2               9668
# M3               6381
# M4               1938
# M5                778
# M6                  2
# M7                  2
#-----------------------
#                 29954 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2965.43 (MB), peak = 3204.62 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:36
#Elapsed time = 00:00:14
#Increased memory = 63.27 (MB)
#Total memory = 2965.62 (MB)
#Peak memory = 3204.62 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.0% of the total area was rechecked for DRC, and 62.0% required routing.
#   number of violations = 0
#cpu time = 00:00:52, elapsed time = 00:00:07, memory = 3232.48 (MB), peak = 3237.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 461
#Total wire length = 70637 um.
#Total half perimeter of net bounding box = 39017 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 661 um.
#Total wire length on LAYER M3 = 29938 um.
#Total wire length on LAYER M4 = 29268 um.
#Total wire length on LAYER M5 = 7799 um.
#Total wire length on LAYER M6 = 2949 um.
#Total wire length on LAYER M7 = 5 um.
#Total wire length on LAYER M8 = 15 um.
#Total number of vias = 36278
#Total number of multi-cut vias = 237 (  0.7%)
#Total number of single cut vias = 36041 ( 99.3%)
#Up-Via Summary (total 36278):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10946 ( 97.9%)       235 (  2.1%)      11181
# M2             11203 (100.0%)         0 (  0.0%)      11203
# M3             11505 (100.0%)         0 (  0.0%)      11505
# M4              1855 (100.0%)         0 (  0.0%)       1855
# M5               528 ( 99.6%)         2 (  0.4%)        530
# M6                 2 (100.0%)         0 (  0.0%)          2
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                36041 ( 99.3%)       237 (  0.7%)      36278 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:53
#Elapsed time = 00:00:08
#Increased memory = 7.94 (MB)
#Total memory = 2973.58 (MB)
#Peak memory = 3237.36 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:00:08
#Increased memory = 7.94 (MB)
#Total memory = 2973.58 (MB)
#Peak memory = 3237.36 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:32
#Elapsed time = 00:00:24
#Increased memory = 95.00 (MB)
#Total memory = 2957.36 (MB)
#Peak memory = 3237.36 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 01:40:03 2023
#
% End globalDetailRoute (date=03/23 01:40:03, total cpu=0:01:32, real=0:00:24.0, peak res=3237.4M, current mem=2939.0M)
        NanoRoute done. (took cpu=0:01:32 real=0:00:24.2)
      Clock detailed routing done.
Checking guided vs. routed lengths for 461 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000          229
        50.000     100.000           97
       100.000     150.000          104
       150.000     200.000           20
       200.000     250.000            4
       250.000     300.000            3
       300.000     350.000            1
       350.000     400.000            0
       400.000     450.000            0
       450.000     500.000            3
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000          353
        0.000      10.000           90
       10.000      20.000           10
       20.000      30.000            2
       30.000      40.000            4
       40.000      50.000            1
       50.000      60.000            0
       60.000      70.000            0
       70.000      80.000            0
       80.000      90.000            0
       90.000     100.000            1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core1_inst/mac_array_instance/col_idx_8__mac_col_inst/net4370 (33 terminals)
    Guided length:  max path =   105.200um, total =   163.800um
    Routed length:  max path =   110.600um, total =   211.170um
    Deviation:      max path =     5.133%,  total =    28.919%

    Net core1_inst/mac_array_instance/col_idx_6__mac_col_inst/net4422 (57 terminals)
    Guided length:  max path =    69.400um, total =   185.200um
    Routed length:  max path =    68.600um, total =   238.490um
    Deviation:      max path =    -1.153%,  total =    28.774%

    Net core2_inst/mac_array_instance/col_idx_4__mac_col_inst/net4490 (57 terminals)
    Guided length:  max path =   102.400um, total =   212.500um
    Routed length:  max path =    97.000um, total =   273.040um
    Deviation:      max path =    -5.273%,  total =    28.490%

    Net core1_inst/mac_array_instance/col_idx_8__mac_col_inst/net4365 (33 terminals)
    Guided length:  max path =   101.000um, total =   158.600um
    Routed length:  max path =    97.800um, total =   200.680um
    Deviation:      max path =    -3.168%,  total =    26.532%

    Net core2_inst/ofifo_inst/col_idx_7__fifo_instance/net4296 (12 terminals)
    Guided length:  max path =    43.800um, total =    74.200um
    Routed length:  max path =    42.400um, total =    92.960um
    Deviation:      max path =    -3.196%,  total =    25.283%

    Net core1_inst/mac_array_instance/col_idx_4__mac_col_inst/net4490 (57 terminals)
    Guided length:  max path =    81.400um, total =   195.600um
    Routed length:  max path =    78.400um, total =   244.220um
    Deviation:      max path =    -3.686%,  total =    24.857%

    Net core2_inst/psum_mem_instance/CTS_16 (89 terminals)
    Guided length:  max path =    41.800um, total =   259.400um
    Routed length:  max path =    36.200um, total =   321.830um
    Deviation:      max path =   -13.397%,  total =    24.067%

    Net core1_inst/ofifo_inst/col_idx_1__fifo_instance/net4316 (12 terminals)
    Guided length:  max path =    40.200um, total =    50.600um
    Routed length:  max path =    37.800um, total =    62.450um
    Deviation:      max path =    -5.970%,  total =    23.419%

    Net core2_inst/mac_array_instance/col_idx_4__mac_col_inst/net4501 (33 terminals)
    Guided length:  max path =   120.800um, total =   180.000um
    Routed length:  max path =   117.800um, total =   221.880um
    Deviation:      max path =    -2.483%,  total =    23.267%

    Net core2_inst/mac_array_instance/col_idx_4__mac_col_inst/net4506 (33 terminals)
    Guided length:  max path =   112.000um, total =   179.700um
    Routed length:  max path =   116.000um, total =   220.260um
    Deviation:      max path =     3.571%,  total =    22.571%

Set FIXED routing status on 461 net(s)
Set FIXED placed status on 459 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3634.56 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3679.44 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3679.44 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 461  Num Prerouted Wires = 38838
[NR-eGR] Read numTotalNets=41739  numIgnoredNets=461
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 41278 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 584 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.14% V. EstWL: 3.402180e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 40694 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.490594e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       166( 0.18%)        26( 0.03%)         1( 0.00%)   ( 0.21%) 
[NR-eGR]      M3  (3)        21( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M4  (4)       244( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)        89( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M8  (8)       122( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              649( 0.10%)        26( 0.00%)         1( 0.00%)   ( 0.11%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 3.500000e+00um, number of vias: 131257
[NR-eGR]     M2  (2V) length: 2.090396e+05um, number of vias: 180441
[NR-eGR]     M3  (3H) length: 2.298669e+05um, number of vias: 23422
[NR-eGR]     M4  (4V) length: 9.147379e+04um, number of vias: 9033
[NR-eGR]     M5  (5H) length: 4.629695e+04um, number of vias: 5196
[NR-eGR]     M6  (6V) length: 2.885418e+04um, number of vias: 3426
[NR-eGR]     M7  (7H) length: 1.376920e+04um, number of vias: 4297
[NR-eGR]     M8  (8V) length: 2.260720e+04um, number of vias: 0
[NR-eGR] Total length: 6.419112e+05um, number of vias: 357072
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.66 sec, Real: 1.83 sec, Curr Mem: 3643.58 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:03.1 real=0:00:02.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       461 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=461, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50899 (unrouted=9621, trialRouted=41278, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9621, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:37 real=0:00:28.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=69360 and nets=51360 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 3634.578M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.0 real=0:00:01.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.2)
  Clock DAG stats after routing clock trees:
    cell counts      : b=123, i=0, icg=334, nicg=0, l=2, total=459
    cell areas       : b=865.800um^2, i=0.000um^2, icg=2778.120um^2, nicg=0.000um^2, l=4.320um^2, total=3648.240um^2
    cell capacitance : b=0.480pF, i=0.000pF, icg=0.651pF, nicg=0.000pF, l=0.001pF, total=1.132pF
    sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.336pF, leaf=10.558pF, total=11.894pF
    wire lengths     : top=0.000um, trunk=8279.600um, leaf=62356.800um, total=70636.400um
    hp wire lengths  : top=0.000um, trunk=6183.000um, leaf=31859.500um, total=38042.500um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=28, worst=[0.008ns, 0.006ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, ...]} avg=0.002ns sd=0.002ns sum=0.059ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=83 avg=0.061ns sd=0.019ns min=0.010ns max=0.101ns {39 <= 0.063ns, 34 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=378 avg=0.091ns sd=0.013ns min=0.021ns max=0.113ns {9 <= 0.063ns, 98 <= 0.084ns, 107 <= 0.094ns, 59 <= 0.100ns, 77 <= 0.105ns} {25 <= 0.110ns, 3 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 25 CKBD12: 57 CKBD8: 21 CKBD6: 1 CKBD4: 1 CKBD3: 4 CKBD2: 5 CKBD1: 5 CKBD0: 4 
     ICGs: CKLNQD16: 7 CKLNQD12: 10 CKLNQD8: 71 CKLNQD6: 37 CKLNQD4: 5 CKLNQD3: 48 CKLNQD2: 99 CKLNQD1: 57 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.405, max=0.466, avg=0.443, sd=0.014], skew [0.062 vs 0.057*], 99.8% {0.411, 0.466} (wid=0.039 ws=0.023) (gid=0.444 gs=0.058)
  Skew group summary after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.405, max=0.466, avg=0.443, sd=0.014], skew [0.062 vs 0.057*], 99.8% {0.411, 0.466} (wid=0.039 ws=0.023) (gid=0.444 gs=0.058)
    skew_group clk2/CON: insertion delay [min=0.368, max=0.429, avg=0.406, sd=0.014], skew [0.061 vs 0.057*], 99.7% {0.372, 0.429} (wid=0.042 ws=0.034) (gid=0.412 gs=0.060)
  CCOpt::Phase::Routing done. (took cpu=0:01:40 real=0:00:30.5)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 461, tested: 461, violation detected: 28, violation ignored (due to small violation): 0, cannot run: 0, attempted: 28, unsuccessful: 0, sized: 25
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              0                    0                   0            0                    0                   0
    leaf              28 [100.0%]          25 (89.3%)           0            0                   25 (89.3%)           3 (10.7%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total             28 [100.0%]          25 (89.3%)           0            0                   25 (89.3%)           3 (10.7%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 25, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 24.120um^2 (0.661%)
    Max. move: 3.600um(core2_inst/ofifo_inst/col_idx_4__fifo_instance/clk_gate_q2_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f43c8395868, uid:A242b3, a CKLNQD2 at (314.200,263.800) in powerdomain auto-default in usermodule module core2_inst/ofifo_inst/col_idx_4__fifo_instance/clk_gate_q2_reg in clock tree clk2} and 22 others), Min. move: 0.000um, Avg. move: 0.357um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=123, i=0, icg=334, nicg=0, l=2, total=459
      cell areas       : b=870.120um^2, i=0.000um^2, icg=2797.920um^2, nicg=0.000um^2, l=4.320um^2, total=3672.360um^2
      cell capacitance : b=0.482pF, i=0.000pF, icg=0.653pF, nicg=0.000pF, l=0.001pF, total=1.136pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.336pF, leaf=10.558pF, total=11.894pF
      wire lengths     : top=0.000um, trunk=8279.600um, leaf=62356.800um, total=70636.400um
      hp wire lengths  : top=0.000um, trunk=6179.400um, leaf=31862.100um, total=38041.500um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=3, worst=[0.002ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=83 avg=0.062ns sd=0.019ns min=0.010ns max=0.101ns {39 <= 0.063ns, 34 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=378 avg=0.089ns sd=0.012ns min=0.021ns max=0.106ns {9 <= 0.063ns, 112 <= 0.084ns, 118 <= 0.094ns, 59 <= 0.100ns, 77 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 26 CKBD12: 57 CKBD8: 20 CKBD6: 1 CKBD4: 1 CKBD3: 4 CKBD2: 5 CKBD1: 5 CKBD0: 4 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 81 CKLNQD6: 28 CKLNQD4: 4 CKLNQD3: 59 CKLNQD2: 88 CKLNQD1: 57 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.408, max=0.467, avg=0.443, sd=0.014], skew [0.059 vs 0.057*], 99.8% {0.411, 0.467} (wid=0.039 ws=0.023) (gid=0.447 gs=0.059)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.408, max=0.467, avg=0.443, sd=0.014], skew [0.059 vs 0.057*], 99.8% {0.411, 0.467} (wid=0.039 ws=0.023) (gid=0.447 gs=0.059)
      skew_group clk2/CON: insertion delay [min=0.368, max=0.429, avg=0.406, sd=0.014], skew [0.061 vs 0.057*], 99.7% {0.372, 0.429} (wid=0.042 ws=0.034) (gid=0.412 gs=0.060)
    Upsizing to fix DRVs done. (took cpu=0:00:01.7 real=0:00:01.7)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 461, tested: 461, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              3 [100.0%]           0           0            0                    0 (0.0%)           3 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=123, i=0, icg=334, nicg=0, l=2, total=459
      cell areas       : b=870.120um^2, i=0.000um^2, icg=2797.920um^2, nicg=0.000um^2, l=4.320um^2, total=3672.360um^2
      cell capacitance : b=0.482pF, i=0.000pF, icg=0.653pF, nicg=0.000pF, l=0.001pF, total=1.136pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.336pF, leaf=10.558pF, total=11.894pF
      wire lengths     : top=0.000um, trunk=8279.600um, leaf=62356.800um, total=70636.400um
      hp wire lengths  : top=0.000um, trunk=6179.400um, leaf=31862.100um, total=38041.500um
    Clock DAG net violations PostConditioning after DRV fixing:
      Remaining Transition : {count=3, worst=[0.002ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=83 avg=0.062ns sd=0.019ns min=0.010ns max=0.101ns {39 <= 0.063ns, 34 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=378 avg=0.089ns sd=0.012ns min=0.021ns max=0.106ns {9 <= 0.063ns, 112 <= 0.084ns, 118 <= 0.094ns, 59 <= 0.100ns, 77 <= 0.105ns} {3 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 26 CKBD12: 57 CKBD8: 20 CKBD6: 1 CKBD4: 1 CKBD3: 4 CKBD2: 5 CKBD1: 5 CKBD0: 4 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 81 CKLNQD6: 28 CKLNQD4: 4 CKLNQD3: 59 CKLNQD2: 88 CKLNQD1: 57 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.408, max=0.467, avg=0.443, sd=0.014], skew [0.059 vs 0.057*], 99.8% {0.411, 0.467} (wid=0.039 ws=0.023) (gid=0.447 gs=0.059)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.408, max=0.467, avg=0.443, sd=0.014], skew [0.059 vs 0.057*], 99.8% {0.411, 0.467} (wid=0.039 ws=0.023) (gid=0.447 gs=0.059)
      skew_group clk2/CON: insertion delay [min=0.368, max=0.429, avg=0.406, sd=0.014], skew [0.061 vs 0.057*], 99.7% {0.372, 0.429} (wid=0.042 ws=0.034) (gid=0.412 gs=0.060)
    Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 5 buffers and inverters.
    success count. Default: 0, QS: 1, QD: 2, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 461, nets tested: 461, nets violation detected: 3, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 3, nets unsuccessful: 0, buffered: 3
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=128, i=0, icg=334, nicg=0, l=2, total=464
      cell areas       : b=888.480um^2, i=0.000um^2, icg=2797.920um^2, nicg=0.000um^2, l=4.320um^2, total=3690.720um^2
      cell capacitance : b=0.493pF, i=0.000pF, icg=0.653pF, nicg=0.000pF, l=0.001pF, total=1.147pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.347pF, leaf=10.565pF, total=11.912pF
      wire lengths     : top=0.000um, trunk=8288.600um, leaf=62347.800um, total=70636.400um
      hp wire lengths  : top=0.000um, trunk=6235.000um, leaf=32117.300um, total=38352.300um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=86 avg=0.060ns sd=0.019ns min=0.010ns max=0.101ns {44 <= 0.063ns, 32 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.089ns sd=0.012ns min=0.021ns max=0.105ns {9 <= 0.063ns, 116 <= 0.084ns, 119 <= 0.094ns, 59 <= 0.100ns, 77 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 25 CKBD12: 60 CKBD8: 19 CKBD6: 2 CKBD4: 1 CKBD3: 5 CKBD2: 6 CKBD1: 6 CKBD0: 4 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 81 CKLNQD6: 28 CKLNQD4: 4 CKLNQD3: 59 CKLNQD2: 88 CKLNQD1: 57 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.408, max=0.467, avg=0.443, sd=0.014], skew [0.059 vs 0.057*], 99.8% {0.411, 0.467} (wid=0.039 ws=0.023) (gid=0.447 gs=0.059)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.408, max=0.467, avg=0.443, sd=0.014], skew [0.059 vs 0.057*], 99.8% {0.411, 0.467} (wid=0.039 ws=0.023) (gid=0.447 gs=0.059)
      skew_group clk2/CON: insertion delay [min=0.368, max=0.429, avg=0.407, sd=0.014], skew [0.061 vs 0.057*], 99.7% {0.372, 0.429} (wid=0.042 ws=0.034) (gid=0.412 gs=0.060)
    Buffering to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    Fixing Skew by cell sizing...
    Resized 3 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              4 [44.4%]            1 (25.0%)           0            0                    1 (25.0%)           3 (75.0%)
    leaf               5 [55.6%]            2 (40.0%)           0            0                    2 (40.0%)           3 (60.0%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total              9 [100.0%]           3 (33.3%)           0            0                    3 (33.3%)           6 (66.7%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 6, Area change: 4.680um^2 (0.127%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=128, i=0, icg=334, nicg=0, l=2, total=464
      cell areas       : b=892.800um^2, i=0.000um^2, icg=2798.280um^2, nicg=0.000um^2, l=4.320um^2, total=3695.400um^2
      cell capacitance : b=0.495pF, i=0.000pF, icg=0.653pF, nicg=0.000pF, l=0.001pF, total=1.149pF
      sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=1.347pF, leaf=10.565pF, total=11.912pF
      wire lengths     : top=0.000um, trunk=8288.600um, leaf=62347.800um, total=70636.400um
      hp wire lengths  : top=0.000um, trunk=6235.000um, leaf=32117.300um, total=38352.300um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=86 avg=0.060ns sd=0.019ns min=0.010ns max=0.101ns {45 <= 0.063ns, 31 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
      Leaf  : target=0.105ns count=380 avg=0.089ns sd=0.012ns min=0.021ns max=0.105ns {10 <= 0.063ns, 116 <= 0.084ns, 118 <= 0.094ns, 59 <= 0.100ns, 77 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 26 CKBD12: 60 CKBD8: 18 CKBD6: 2 CKBD4: 1 CKBD3: 5 CKBD2: 6 CKBD1: 6 CKBD0: 4 
       ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 81 CKLNQD6: 28 CKLNQD4: 4 CKLNQD3: 59 CKLNQD2: 89 CKLNQD1: 56 
     Logics: CKAN2D1: 2 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.411, max=0.465, avg=0.443, sd=0.014], skew [0.054 vs 0.057], 100% {0.411, 0.465} (wid=0.039 ws=0.023) (gid=0.447 gs=0.059)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.411, max=0.465, avg=0.443, sd=0.014], skew [0.054 vs 0.057], 100% {0.411, 0.465} (wid=0.039 ws=0.023) (gid=0.447 gs=0.059)
      skew_group clk2/CON: insertion delay [min=0.368, max=0.429, avg=0.407, sd=0.014], skew [0.061 vs 0.057*], 99.7% {0.372, 0.429} (wid=0.042 ws=0.034) (gid=0.412 gs=0.060)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.6 real=0:00:00.7)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (2:09:06 mem=3946.0M) ***
Total net bbox length = 5.367e+05 (2.354e+05 3.014e+05) (ext = 2.458e+04)
Move report: Detail placement moves 3334 insts, mean move: 0.62 um, max move: 8.40 um
	Max move on inst (core1_inst/mac_array_instance/col_idx_7__mac_col_inst/intadd_42_U4): (225.20, 197.20) --> (222.20, 202.60)
	Runtime: CPU: 0:00:04.3 REAL: 0:00:03.0 MEM: 3946.0MB
Summary Report:
Instances move: 2147 (out of 39833 movable)
Instances flipped: 0
Mean displacement: 0.60 um
Max displacement: 8.40 um (Instance: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/intadd_42_U4) (225.2, 197.2) -> (222.2, 202.6)
	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
Total net bbox length = 5.371e+05 (2.357e+05 3.015e+05) (ext = 2.458e+04)
Runtime: CPU: 0:00:04.4 REAL: 0:00:03.0 MEM: 3946.0MB
*** Finished refinePlace (2:09:10 mem=3946.0M) ***
    Moved 643, flipped 31 and cell swapped 0 of 10736 clock instance(s) during refinement.
    The largest move was 6.6 microns for core2_inst/psum_mem_instance/memory14_reg_24_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.8 real=0:00:02.8)
    Set dirty flag on 2277 insts, 763 nets
  PostConditioning done.
Net route status summary:
  Clock:       466 (unrouted=0, trialRouted=0, noStatus=1, routed=0, fixed=465, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 50899 (unrouted=9621, trialRouted=41278, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9621, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=128, i=0, icg=334, nicg=0, l=2, total=464
    cell areas       : b=892.800um^2, i=0.000um^2, icg=2798.280um^2, nicg=0.000um^2, l=4.320um^2, total=3695.400um^2
    cell capacitance : b=0.495pF, i=0.000pF, icg=0.653pF, nicg=0.000pF, l=0.001pF, total=1.149pF
    sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.347pF, leaf=10.565pF, total=11.912pF
    wire lengths     : top=0.000um, trunk=8345.545um, leaf=62396.265um, total=70741.810um
    hp wire lengths  : top=0.000um, trunk=6235.000um, leaf=32122.000um, total=38357.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=86 avg=0.060ns sd=0.019ns min=0.010ns max=0.101ns {45 <= 0.063ns, 31 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
    Leaf  : target=0.105ns count=380 avg=0.089ns sd=0.012ns min=0.021ns max=0.105ns {10 <= 0.063ns, 116 <= 0.084ns, 118 <= 0.094ns, 59 <= 0.100ns, 77 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 26 CKBD12: 60 CKBD8: 18 CKBD6: 2 CKBD4: 1 CKBD3: 5 CKBD2: 6 CKBD1: 6 CKBD0: 4 
     ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 81 CKLNQD6: 28 CKLNQD4: 4 CKLNQD3: 59 CKLNQD2: 89 CKLNQD1: 56 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.411, max=0.465, avg=0.443, sd=0.014], skew [0.054 vs 0.057], 100% {0.411, 0.465} (wid=0.039 ws=0.023) (gid=0.447 gs=0.059)
  Skew group summary after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.411, max=0.465, avg=0.443, sd=0.014], skew [0.054 vs 0.057], 100% {0.411, 0.465} (wid=0.039 ws=0.023) (gid=0.447 gs=0.059)
    skew_group clk2/CON: insertion delay [min=0.368, max=0.429, avg=0.407, sd=0.014], skew [0.061 vs 0.057*], 99.7% {0.372, 0.429} (wid=0.042 ws=0.034) (gid=0.412 gs=0.060)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:11.0 real=0:00:08.3)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        128      892.800       0.495
  Inverters                        0        0.000       0.000
  Integrated Clock Gates         334     2798.280       0.653
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      2        4.320       0.001
  All                            464     3695.400       1.149
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      8345.545
  Leaf      62396.265
  Total     70741.810
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       6235.000
  Leaf       32122.000
  Total      38357.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate     Wire      Total
  ----------------------------------
  Top      0.000     0.000     0.000
  Trunk    1.148     1.347     2.495
  Leaf     8.234    10.565    18.799
  Total    9.382    11.912    21.294
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  10272    8.233     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                     Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       86      0.060       0.019      0.010    0.101    {45 <= 0.063ns, 31 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}              -
  Leaf        0.105      380      0.089       0.012      0.021    0.105    {10 <= 0.063ns, 116 <= 0.084ns, 118 <= 0.094ns, 59 <= 0.100ns, 77 <= 0.105ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CKBD16      buffer     26       262.080
  CKBD12      buffer     60       475.200
  CKBD8       buffer     18       103.680
  CKBD6       buffer      2         8.640
  CKBD4       buffer      1         3.240
  CKBD3       buffer      5        12.600
  CKBD2       buffer      6        12.960
  CKBD1       buffer      6         8.640
  CKBD0       buffer      4         5.760
  CKLNQD16    icg         8       120.960
  CKLNQD12    icg         9       110.160
  CKLNQD8     icg        81       845.640
  CKLNQD6     icg        28       272.160
  CKLNQD4     icg         4        31.680
  CKLNQD3     icg        59       446.040
  CKLNQD2     icg        89       608.760
  CKLNQD1     icg        56       362.880
  CKAN2D1     logic       2         4.320
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.411     0.465     0.054       0.057         0.023           0.012           0.443        0.014     100% {0.411, 0.465}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.411     0.465     0.054       0.057         0.023           0.012           0.443        0.014     100% {0.411, 0.465}
  WC:setup.late    clk2/CON      0.368     0.429     0.061    0.057*           0.034           0.019           0.407        0.014     99.7% {0.372, 0.429}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min/Max    Delay    Pin
  ------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk2/CON      Min        0.368    core2_inst/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_/CP
  WC:setup.late    clk2/CON      Max        0.429    core2_inst/kmem_instance/memory9_reg_22_/CP
  ------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.5)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:01.8 real=0:00:00.5)
Clock DAG stats after update timingGraph:
  cell counts      : b=128, i=0, icg=334, nicg=0, l=2, total=464
  cell areas       : b=892.800um^2, i=0.000um^2, icg=2798.280um^2, nicg=0.000um^2, l=4.320um^2, total=3695.400um^2
  cell capacitance : b=0.495pF, i=0.000pF, icg=0.653pF, nicg=0.000pF, l=0.001pF, total=1.149pF
  sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=1.347pF, leaf=10.565pF, total=11.912pF
  wire lengths     : top=0.000um, trunk=8345.545um, leaf=62396.265um, total=70741.810um
  hp wire lengths  : top=0.000um, trunk=6235.000um, leaf=32122.000um, total=38357.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=86 avg=0.060ns sd=0.019ns min=0.010ns max=0.101ns {45 <= 0.063ns, 31 <= 0.084ns, 7 <= 0.094ns, 0 <= 0.100ns, 3 <= 0.105ns}
  Leaf  : target=0.105ns count=380 avg=0.089ns sd=0.012ns min=0.021ns max=0.105ns {10 <= 0.063ns, 116 <= 0.084ns, 118 <= 0.094ns, 59 <= 0.100ns, 77 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 26 CKBD12: 60 CKBD8: 18 CKBD6: 2 CKBD4: 1 CKBD3: 5 CKBD2: 6 CKBD1: 6 CKBD0: 4 
   ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 81 CKLNQD6: 28 CKLNQD4: 4 CKLNQD3: 59 CKLNQD2: 89 CKLNQD1: 56 
 Logics: CKAN2D1: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.411, max=0.465, avg=0.443, sd=0.014], skew [0.054 vs 0.057], 100% {0.411, 0.465} (wid=0.039 ws=0.023) (gid=0.447 gs=0.059)
Skew group summary after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.411, max=0.465, avg=0.443, sd=0.014], skew [0.054 vs 0.057], 100% {0.411, 0.465} (wid=0.039 ws=0.023) (gid=0.447 gs=0.059)
  skew_group clk2/CON: insertion delay [min=0.368, max=0.429, avg=0.407, sd=0.014], skew [0.061 vs 0.057*], 99.7% {0.372, 0.429} (wid=0.042 ws=0.034) (gid=0.412 gs=0.060)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.3 real=0:00:01.0)
Runtime done. (took cpu=0:03:32 real=0:02:02)
Runtime Summary
===============
Clock Runtime:  (57%) Core CTS          66.40 (Init 6.53, Construction 20.66, Implementation 26.99, eGRPC 4.29, PostConditioning 5.50, Other 2.44)
Clock Runtime:  (36%) CTS services      42.20 (RefinePlace 9.75, EarlyGlobalClock 5.95, NanoRoute 24.15, ExtractRC 2.35, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS          6.81 (Init 2.35, CongRepair/EGR-DP 4.01, TimingUpdate 0.45, Other 0.00)
Clock Runtime: (100%) Total            115.41

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3002.2M, totSessionCpu=2:09:14 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:10, real = 0:00:04, mem = 2999.3M, totSessionCpu=2:09:24 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3673.4M)
** Profile ** Start :  cpu=0:00:00.0, mem=3673.4M
** Profile ** Other data :  cpu=0:00:00.4, mem=3676.5M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3682.6)
Total number of fetched objects 42132
End delay calculation. (MEM=4069.67 CPU=0:00:05.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4069.67 CPU=0:00:07.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:02.0 totSessionCpu=2:09:35 mem=4037.7M)
** Profile ** Overall slacks :  cpu=0:00:10.7, mem=4045.7M
** Profile ** DRVs :  cpu=0:00:01.3, mem=4068.2M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.239  | -1.239  | -0.398  | -0.282  |
|           TNS (ns):| -43.535 | -36.966 | -2.013  | -4.555  |
|    Violating Paths:|   525   |   486   |   17    |   22    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.012   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.136%
       (98.610% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4068.2M
**optDesign ... cpu = 0:00:23, real = 0:00:08, mem = 3021.5M, totSessionCpu=2:09:37 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39833

Instance distribution across the VT partitions:

 LVT : inst = 11609 (29.1%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 11609 (29.1%)

 HVT : inst = 28224 (70.9%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28224 (70.9%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 3700.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3700.7M) ***
*** Starting optimizing excluded clock nets MEM= 3700.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3700.7M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 465 nets with fixed/cover wires excluded.
Info: 466 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:09:38.8/0:35:34.1 (3.6), mem = 3700.7M
(I,S,L,T): WC_VIEW: 51.845, 34.6855, 1.98865, 88.5191
(I,S,L,T): WC_VIEW: 51.845, 34.6855, 1.98865, 88.5191
*** DrvOpt [finish] : cpu/real = 0:00:06.7/0:00:05.0 (1.3), totSession cpu/real = 2:09:45.4/0:35:39.1 (3.6), mem = 3832.1M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt DRV Optimization
Info: 465 nets with fixed/cover wires excluded.
Info: 466 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:09:46.8/0:35:39.9 (3.6), mem = 3832.1M
(I,S,L,T): WC_VIEW: 51.845, 34.6855, 1.98865, 88.5191
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    14|   163|    -0.07|     8|     8|    -0.02|     0|     0|     0|     0|    -1.24|   -43.53|       0|       0|       0|  98.61|          |         |
|    10|   114|    -0.07|     8|     8|    -0.02|     0|     0|     0|     0|    -1.24|   -43.54|       0|       0|       5|  98.61| 0:00:00.0|  4315.2M|
|    10|   114|    -0.07|     8|     8|    -0.02|     0|     0|     0|     0|    -1.24|   -43.54|       0|       0|       0|  98.61| 0:00:00.0|  4315.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 466 constrained nets 
Layer 7 has 584 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 12 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:01.0 mem=4315.2M) ***

*** Starting refinePlace (2:09:55 mem=4315.2M) ***
Total net bbox length = 5.371e+05 (2.357e+05 3.015e+05) (ext = 2.458e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4327.3MB
Summary Report:
Instances move: 0 (out of 39369 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.371e+05 (2.357e+05 3.015e+05) (ext = 2.458e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4327.3MB
*** Finished refinePlace (2:09:58 mem=4327.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4327.3M)


Density : 0.9861
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:04.0 mem=4327.3M) ***
(I,S,L,T): WC_VIEW: 51.8402, 34.6858, 1.98866, 88.5146
*** DrvOpt [finish] : cpu/real = 0:00:13.1/0:00:09.1 (1.4), totSession cpu/real = 2:09:59.9/0:35:49.0 (3.6), mem = 4119.3M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=3774.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=3774.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=3853.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=3852.3M

------------------------------------------------------------
     Summary (cpu=0.22min real=0.15min mem=3774.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.239  | -1.239  | -0.398  | -0.282  |
|           TNS (ns):| -43.538 | -36.970 | -2.013  | -4.555  |
|    Violating Paths:|   525   |   486   |   17    |   22    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.012   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.136%
       (98.610% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3852.3M
**optDesign ... cpu = 0:00:47, real = 0:00:25, mem = 3090.7M, totSessionCpu=2:10:02 **
*** Timing NOT met, worst failing slack is -1.239
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 465 nets with fixed/cover wires excluded.
Info: 466 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:10:02.0/0:35:50.3 (3.6), mem = 3772.3M
(I,S,L,T): WC_VIEW: 51.8402, 34.6858, 1.98866, 88.5146
*info: 466 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
*info: 465 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.239 TNS Slack -43.538 Density 98.61
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.282| -4.555|
|reg2cgate |-0.398| -2.013|
|reg2reg   |-1.239|-36.970|
|HEPG      |-1.239|-38.983|
|All Paths |-1.239|-43.538|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.398ns TNS -2.013ns; reg2reg* WNS -1.239ns TNS -36.970ns; HEPG WNS -1.239ns TNS -36.970ns; all paths WNS -1.239ns TNS -43.538ns; Real time 0:02:37
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.239|   -1.239| -38.983|  -43.538|    98.61%|   0:00:00.0| 3983.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.222|   -1.222| -38.811|  -43.365|    98.61%|   0:00:02.0| 4291.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.222|   -1.222| -38.780|  -43.335|    98.61%|   0:00:00.0| 4291.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.222|   -1.222| -38.780|  -43.335|    98.61%|   0:00:01.0| 4291.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.222|   -1.222| -38.773|  -43.328|    98.60%|   0:00:00.0| 4294.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.222|   -1.222| -38.683|  -43.238|    98.60%|   0:00:00.0| 4294.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.222|   -1.222| -38.618|  -43.173|    98.60%|   0:00:00.0| 4294.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.222|   -1.222| -38.559|  -43.114|    98.60%|   0:00:01.0| 4305.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.222|   -1.222| -38.391|  -42.946|    98.60%|   0:00:00.0| 4305.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.222|   -1.222| -38.367|  -42.922|    98.60%|   0:00:00.0| 4305.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.222|   -1.222| -38.301|  -42.856|    98.60%|   0:00:00.0| 4305.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.222|   -1.222| -38.243|  -42.798|    98.60%|   0:00:00.0| 4305.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.222|   -1.222| -38.226|  -42.781|    98.60%|   0:00:00.0| 4305.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.222|   -1.222| -37.878|  -42.433|    98.60%|   0:00:00.0| 4305.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.222|   -1.222| -37.761|  -42.316|    98.60%|   0:00:01.0| 4305.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.222|   -1.222| -37.547|  -42.102|    98.60%|   0:00:00.0| 4305.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.222|   -1.222| -37.323|  -41.878|    98.60%|   0:00:00.0| 4305.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.222|   -1.222| -37.122|  -41.677|    98.60%|   0:00:01.0| 4305.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.222|   -1.222| -36.755|  -41.310|    98.60%|   0:00:00.0| 4305.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.222|   -1.222| -36.741|  -41.296|    98.60%|   0:00:00.0| 4305.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.222|   -1.222| -36.595|  -41.150|    98.60%|   0:00:00.0| 4310.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.222|   -1.222| -36.583|  -41.138|    98.60%|   0:00:01.0| 4310.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.222|   -1.222| -36.518|  -41.073|    98.60%|   0:00:00.0| 4320.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.222|   -1.222| -36.517|  -41.072|    98.60%|   0:00:00.0| 4320.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.222|   -1.222| -36.517|  -41.072|    98.60%|   0:00:00.0| 4320.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:17.3 real=0:00:07.0 mem=4320.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.4 real=0:00:07.0 mem=4320.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.282| -4.555|
|reg2cgate |-0.333| -1.320|
|reg2reg   |-1.222|-35.197|
|HEPG      |-1.222|-36.517|
|All Paths |-1.222|-41.072|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.333ns TNS -1.320ns; reg2reg* WNS -1.222ns TNS -35.197ns; HEPG WNS -1.222ns TNS -35.197ns; all paths WNS -1.222ns TNS -41.072ns; Real time 0:02:45
** GigaOpt Optimizer WNS Slack -1.222 TNS Slack -41.072 Density 98.60
*** Starting refinePlace (2:10:31 mem=4320.9M) ***
Total net bbox length = 5.371e+05 (2.357e+05 3.015e+05) (ext = 2.458e+04)
Density distribution unevenness ratio = 0.632%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4341.8MB
Summary Report:
Instances move: 0 (out of 39364 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.371e+05 (2.357e+05 3.015e+05) (ext = 2.458e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4341.8MB
*** Finished refinePlace (2:10:34 mem=4341.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4341.8M)


Density : 0.9860
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:04.0 mem=4341.8M) ***
** GigaOpt Optimizer WNS Slack -1.222 TNS Slack -41.072 Density 98.60
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.282| -4.555|
|reg2cgate |-0.333| -1.320|
|reg2reg   |-1.222|-35.197|
|HEPG      |-1.222|-36.517|
|All Paths |-1.222|-41.072|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 466 constrained nets 
Layer 7 has 576 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:23.3 real=0:00:12.0 mem=4341.8M) ***

(I,S,L,T): WC_VIEW: 51.8593, 34.6935, 1.99009, 88.5429
*** SetupOpt [finish] : cpu/real = 0:00:33.5/0:00:22.5 (1.5), totSession cpu/real = 2:10:35.5/0:36:12.8 (3.6), mem = 4132.3M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 465 nets with fixed/cover wires excluded.
Info: 466 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:10:35.7/0:36:13.1 (3.6), mem = 3779.3M
(I,S,L,T): WC_VIEW: 51.8593, 34.6935, 1.99009, 88.5429
*info: 466 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
*info: 465 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.222 TNS Slack -41.072 Density 98.60
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.282| -4.555|
|reg2cgate |-0.333| -1.320|
|reg2reg   |-1.222|-35.197|
|HEPG      |-1.222|-36.517|
|All Paths |-1.222|-41.072|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.333ns TNS -1.320ns; reg2reg* WNS -1.222ns TNS -35.197ns; HEPG WNS -1.222ns TNS -35.197ns; all paths WNS -1.222ns TNS -41.072ns; Real time 0:03:00
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.222|   -1.222| -36.517|  -41.072|    98.60%|   0:00:01.0| 3990.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.194|   -1.194| -36.145|  -40.700|    98.59%|   0:00:04.0| 4322.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.180|   -1.180| -35.913|  -40.468|    98.59%|   0:00:01.0| 4322.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.180|   -1.180| -35.889|  -40.444|    98.59%|   0:00:00.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.173|   -1.173| -35.822|  -40.377|    98.59%|   0:00:01.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.173|   -1.173| -35.781|  -40.335|    98.59%|   0:00:01.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.169|   -1.169| -35.732|  -40.287|    98.59%|   0:00:01.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.164|   -1.164| -35.724|  -40.279|    98.58%|   0:00:00.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.163|   -1.163| -35.612|  -40.167|    98.58%|   0:00:01.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.155|   -1.155| -35.562|  -40.117|    98.58%|   0:00:00.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.155|   -1.155| -35.497|  -40.052|    98.58%|   0:00:00.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.146|   -1.146| -35.365|  -39.920|    98.58%|   0:00:00.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.145|   -1.145| -35.324|  -39.879|    98.58%|   0:00:01.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.143|   -1.143| -35.244|  -39.799|    98.58%|   0:00:00.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.136|   -1.136| -35.195|  -39.750|    98.58%|   0:00:00.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.135|   -1.135| -35.065|  -39.620|    98.57%|   0:00:01.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.133|   -1.133| -35.021|  -39.576|    98.57%|   0:00:01.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.128|   -1.128| -34.981|  -39.536|    98.57%|   0:00:00.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.125|   -1.125| -34.836|  -39.391|    98.57%|   0:00:00.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.118|   -1.118| -34.795|  -39.350|    98.57%|   0:00:01.0| 4346.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.118|   -1.118| -34.794|  -39.349|    98.57%|   0:00:01.0| 4365.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.114|   -1.114| -34.653|  -39.208|    98.57%|   0:00:01.0| 4365.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.111|   -1.111| -34.593|  -39.148|    98.57%|   0:00:00.0| 4365.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.109|   -1.109| -34.543|  -39.098|    98.57%|   0:00:00.0| 4365.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.105|   -1.105| -34.449|  -39.004|    98.57%|   0:00:00.0| 4365.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.103|   -1.103| -34.407|  -38.962|    98.56%|   0:00:01.0| 4365.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.103|   -1.103| -34.406|  -38.961|    98.56%|   0:00:00.0| 4365.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.101|   -1.101| -34.373|  -38.928|    98.56%|   0:00:00.0| 4365.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.101|   -1.101| -34.373|  -38.928|    98.56%|   0:00:00.0| 4365.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.100|   -1.100| -34.364|  -38.919|    98.56%|   0:00:01.0| 4365.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.099|   -1.099| -34.319|  -38.874|    98.56%|   0:00:00.0| 4365.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.096|   -1.096| -34.273|  -38.828|    98.56%|   0:00:00.0| 4365.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.091|   -1.091| -34.132|  -38.687|    98.56%|   0:00:01.0| 4365.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.090|   -1.090| -34.113|  -38.668|    98.56%|   0:00:01.0| 4365.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.089|   -1.089| -34.111|  -38.665|    98.56%|   0:00:01.0| 4384.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.089|   -1.089| -34.081|  -38.635|    98.56%|   0:00:00.0| 4384.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.087|   -1.087| -34.067|  -38.622|    98.56%|   0:00:00.0| 4384.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.085|   -1.085| -34.014|  -38.569|    98.55%|   0:00:01.0| 4384.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.085|   -1.085| -33.956|  -38.511|    98.55%|   0:00:01.0| 4384.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.084|   -1.084| -33.946|  -38.501|    98.55%|   0:00:00.0| 4384.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.084|   -1.084| -33.943|  -38.497|    98.55%|   0:00:01.0| 4384.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.083|   -1.083| -33.938|  -38.493|    98.55%|   0:00:00.0| 4368.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.083|   -1.083| -33.902|  -38.457|    98.55%|   0:00:01.0| 4368.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.083|   -1.083| -33.883|  -38.438|    98.55%|   0:00:00.0| 4368.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.083|   -1.083| -33.882|  -38.437|    98.54%|   0:00:01.0| 4368.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 42117
End delay calculation. (MEM=0 CPU=0:00:06.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:08.4 REAL=0:00:02.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:13.5/0:00:03.9 (3.4), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 9 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.776|   -0.776| -32.990|  -42.927|    98.54%|   0:00:09.0| 4391.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 4 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.705|   -0.705| -30.997|  -41.732|    98.54%|   0:00:05.0| 4414.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.701|   -0.701| -30.961|  -41.696|    98.54%|   0:00:01.0| 4414.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.694|   -0.694| -30.902|  -41.637|    98.54%|   0:00:00.0| 4414.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.693|   -0.693| -30.873|  -41.608|    98.54%|   0:00:01.0| 4434.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.693|   -0.693| -30.863|  -41.598|    98.54%|   0:00:01.0| 4434.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -0.692|   -0.692| -30.826|  -41.561|    98.54%|   0:00:00.0| 4434.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.691|   -0.691| -30.816|  -41.551|    98.54%|   0:00:01.0| 4453.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.688|   -0.688| -30.775|  -41.510|    98.54%|   0:00:01.0| 4453.1M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.688|   -0.688| -30.724|  -41.459|    98.54%|   0:00:00.0| 4453.1M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -0.688|   -0.688| -30.727|  -41.462|    98.54%|   0:00:01.0| 4453.1M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:49 real=0:00:47.0 mem=4453.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.550|   -0.688| -10.735|  -41.462|    98.54%|   0:00:00.0| 4453.1M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -0.550|   -0.688| -10.735|  -41.462|    98.54%|   0:00:00.0| 4453.1M|   WC_VIEW|  default| psum_norm_2[0]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=4453.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:50 real=0:00:48.0 mem=4453.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.550|-10.735|
|reg2cgate |-0.688| -2.480|
|reg2reg   |-0.688|-28.246|
|HEPG      |-0.688|-30.727|
|All Paths |-0.688|-41.462|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.688ns TNS -2.480ns; reg2reg* WNS -0.688ns TNS -28.246ns; HEPG WNS -0.688ns TNS -28.246ns; all paths WNS -0.688ns TNS -41.461ns; Real time 0:03:48
** GigaOpt Optimizer WNS Slack -0.688 TNS Slack -41.462 Density 98.54
*** Starting refinePlace (2:13:37 mem=4453.1M) ***
Total net bbox length = 5.375e+05 (2.360e+05 3.015e+05) (ext = 2.458e+04)
Density distribution unevenness ratio = 0.648%
Density distribution unevenness ratio = 3.921%
Move report: Timing Driven Placement moves 68751 insts, mean move: 11.73 um, max move: 102.20 um
	Max move on inst (normalizer_inst/FE_OCPC3647_n3512): (425.20, 139.60) --> (378.80, 83.80)
	Runtime: CPU: 0:00:39.4 REAL: 0:00:12.0 MEM: 4492.3MB
Move report: Detail placement moves 67099 insts, mean move: 14.71 um, max move: 254.60 um
	Max move on inst (FILLER__2_610): (363.20, 218.80) --> (412.60, 13.60)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4503.3MB
Summary Report:
Instances move: 39286 (out of 39366 movable)
Instances flipped: 44
Mean displacement: 14.88 um
Max displacement: 215.00 um (Instance: normalizer_inst/U10283) (513.2, 224.2) -> (528.4, 24.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 8.398e+05 (3.726e+05 4.672e+05) (ext = 2.525e+04)
Runtime: CPU: 0:00:42.6 REAL: 0:00:14.0 MEM: 4503.3MB
*** Finished refinePlace (2:14:19 mem=4503.3M) ***
Finished re-routing un-routed nets (0:00:01.0 4503.3M)


Density : 0.9856
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:54.1 real=0:00:19.0 mem=4503.3M) ***
** GigaOpt Optimizer WNS Slack -3.421 TNS Slack -187.319 Density 98.56
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.546| -10.721|
|reg2cgate |-0.748|  -7.614|
|reg2reg   |-3.421|-168.984|
|HEPG      |-3.421|-176.598|
|All Paths |-3.421|-187.319|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.748ns TNS -7.614ns; reg2reg* WNS -3.421ns TNS -168.983ns; HEPG WNS -3.421ns TNS -168.983ns; all paths WNS -3.421ns TNS -187.319ns; Real time 0:04:07
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.421|   -3.421|-176.598| -187.319|    98.56%|   0:00:01.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.231|   -3.231|-174.130| -184.852|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.116|   -3.116|-172.861| -183.582|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.036|   -3.036|-172.154| -182.875|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.014|   -3.014|-171.891| -182.612|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.981|   -2.981|-171.858| -182.579|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.928|   -2.928|-171.759| -182.480|    98.56%|   0:00:01.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.910|   -2.910|-171.461| -182.182|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.895|   -2.895|-171.446| -182.167|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.852|   -2.852|-170.973| -181.694|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.845|   -2.845|-170.948| -181.669|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.823|   -2.823|-170.863| -181.584|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.809|   -2.809|-170.849| -181.570|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.799|   -2.799|-170.811| -181.533|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.782|   -2.782|-170.225| -180.946|    98.56%|   0:00:01.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.751|   -2.751|-170.176| -180.898|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.742|   -2.742|-170.167| -180.889|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.729|   -2.729|-169.872| -180.593|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.705|   -2.705|-169.837| -180.559|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.691|   -2.691|-169.824| -180.545|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.680|   -2.680|-169.812| -180.533|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.667|   -2.667|-169.722| -180.443|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.648|   -2.648|-169.629| -180.350|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.638|   -2.638|-169.619| -180.340|    98.56%|   0:00:01.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.630|   -2.630|-169.497| -180.218|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.612|   -2.612|-169.480| -180.201|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.584|   -2.584|-169.208| -179.929|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.573|   -2.573|-169.193| -179.914|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.565|   -2.565|-169.074| -179.796|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.556|   -2.556|-169.055| -179.777|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.552|   -2.552|-169.051| -179.772|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.544|   -2.544|-168.968| -179.689|    98.55%|   0:00:01.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.536|   -2.536|-168.960| -179.682|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.536|   -2.536|-168.867| -179.588|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.525|   -2.525|-168.839| -179.560|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.525|   -2.525|-168.838| -179.560|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.503|   -2.503|-168.623| -179.344|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.455|   -2.455|-168.557| -179.279|    98.55%|   0:00:01.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.443|   -2.443|-168.471| -179.192|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.428|   -2.428|-168.456| -179.178|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.417|   -2.417|-168.445| -179.167|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.392|   -2.392|-168.309| -179.030|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.382|   -2.382|-168.273| -178.995|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.364|   -2.364|-168.153| -178.875|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.354|   -2.354|-168.133| -178.854|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.349|   -2.349|-168.114| -178.835|    98.55%|   0:00:01.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.341|   -2.341|-168.061| -178.783|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.327|   -2.327|-167.929| -178.650|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.320|   -2.320|-167.899| -178.620|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.311|   -2.311|-167.839| -178.560|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.311|   -2.311|-167.622| -178.343|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.311|   -2.311|-167.612| -178.333|    98.55%|   0:00:01.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.294|   -2.294|-167.526| -178.247|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.294|   -2.294|-167.519| -178.240|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.283|   -2.283|-167.449| -178.171|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.267|   -2.267|-167.395| -178.117|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.264|   -2.264|-167.364| -178.085|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.245|   -2.245|-167.095| -177.817|    98.55%|   0:00:01.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.227|   -2.227|-166.596| -177.317|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.217|   -2.217|-166.576| -177.298|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.217|   -2.217|-166.576| -177.297|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.202|   -2.202|-166.523| -177.245|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.197|   -2.197|-166.518| -177.240|    98.55%|   0:00:01.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.190|   -2.190|-166.481| -177.203|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.174|   -2.174|-166.370| -177.091|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.169|   -2.169|-166.332| -177.053|    98.55%|   0:00:01.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.169|   -2.169|-166.314| -177.035|    98.55%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.161|   -2.161|-166.260| -176.981|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.153|   -2.153|-166.007| -176.728|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.144|   -2.144|-165.973| -176.694|    98.56%|   0:00:01.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.140|   -2.140|-165.949| -176.670|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.140|   -2.140|-165.939| -176.661|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.135|   -2.135|-165.926| -176.647|    98.56%|   0:00:00.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.131|   -2.131|-165.910| -176.631|    98.56%|   0:00:01.0| 4503.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.124|   -2.124|-165.902| -176.623|    98.56%|   0:00:00.0| 4522.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.124|   -2.124|-165.882| -176.603|    98.57%|   0:00:00.0| 4522.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.124|   -2.124|-165.848| -176.569|    98.56%|   0:00:01.0| 4522.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.124|   -2.124|-165.843| -176.565|    98.56%|   0:00:00.0| 4522.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.124|   -2.124|-165.836| -176.557|    98.56%|   0:00:00.0| 4522.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 48 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.450|   -1.450|-182.462| -206.708|    98.56%|   0:00:07.0| 4490.4M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 27 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.431|   -1.431|-168.192| -191.985|    98.56%|   0:00:06.0| 4490.4M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.431|   -1.431|-168.192| -191.985|    98.56%|   0:00:00.0| 4490.4M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:48.8 real=0:00:27.0 mem=4490.4M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.417|   -1.431|-157.907| -191.985|    98.56%|   0:00:01.0| 4490.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.396|   -1.431|-157.725| -191.803|    98.56%|   0:00:03.0| 4490.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.396|   -1.431|-157.725| -191.803|    98.56%|   0:00:00.0| 4490.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.9 real=0:00:04.0 mem=4490.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.253|   -1.431| -23.793| -191.803|    98.56%|   0:00:01.0| 4490.4M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.253|   -1.431| -23.793| -191.803|    98.56%|   0:00:00.0| 4490.4M|   WC_VIEW|  default| psum_norm_2[0]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=4490.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:02 real=0:00:32.0 mem=4490.4M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.253| -23.793|
|reg2cgate |-1.431| -10.285|
|reg2reg   |-1.396|-157.725|
|HEPG      |-1.431|-168.010|
|All Paths |-1.431|-191.803|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -1.431ns TNS -10.285ns; reg2reg* WNS -1.396ns TNS -157.725ns; HEPG WNS -1.431ns TNS -157.725ns; all paths WNS -1.431ns TNS -191.803ns; Real time 0:04:39
** GigaOpt Optimizer WNS Slack -1.431 TNS Slack -191.803 Density 98.56
*** Starting refinePlace (2:15:34 mem=4490.4M) ***
Total net bbox length = 8.401e+05 (3.728e+05 4.673e+05) (ext = 2.525e+04)
Density distribution unevenness ratio = 1.147%
Density distribution unevenness ratio = 3.580%
Move report: Timing Driven Placement moves 68614 insts, mean move: 9.71 um, max move: 219.80 um
	Max move on inst (normalizer_inst/U9392): (500.00, 389.80) --> (458.40, 211.60)
	Runtime: CPU: 0:00:37.6 REAL: 0:00:12.0 MEM: 4560.1MB
Move report: Detail placement moves 67233 insts, mean move: 14.49 um, max move: 425.00 um
	Max move on inst (FILLER__1_2605): (362.80, 24.40) --> (388.20, 424.00)
	Runtime: CPU: 0:00:08.8 REAL: 0:00:05.0 MEM: 4558.1MB
Summary Report:
Instances move: 39248 (out of 39432 movable)
Instances flipped: 124
Mean displacement: 12.08 um
Max displacement: 339.80 um (Instance: normalizer_inst/U9438) (473, 31.6) -> (469.8, 368.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 8.496e+05 (3.432e+05 5.064e+05) (ext = 2.504e+04)
Runtime: CPU: 0:00:46.6 REAL: 0:00:18.0 MEM: 4558.1MB
*** Finished refinePlace (2:16:21 mem=4558.1M) ***
Finished re-routing un-routed nets (0:00:00.9 4558.1M)


Density : 0.9869
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:57.6 real=0:00:23.0 mem=4558.1M) ***
** GigaOpt Optimizer WNS Slack -2.142 TNS Slack -213.174 Density 98.69
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.142|   -2.142|-189.494| -213.174|    98.69%|   0:00:01.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.997|   -1.997|-189.074| -212.754|    98.69%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.946|   -1.946|-188.510| -212.190|    98.69%|   0:00:01.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.929|   -1.929|-184.224| -207.904|    98.69%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.899|   -1.899|-183.918| -207.598|    98.69%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.852|   -1.852|-183.742| -207.422|    98.69%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.822|   -1.822|-183.482| -207.162|    98.69%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.815|   -1.815|-182.618| -206.298|    98.69%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.785|   -1.785|-182.578| -206.258|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.774|   -1.774|-182.009| -205.689|    98.68%|   0:00:01.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.743|   -1.743|-181.806| -205.486|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.712|   -1.712|-181.711| -205.391|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.699|   -1.699|-181.260| -204.940|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.688|   -1.688|-181.170| -204.850|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.679|   -1.679|-180.763| -204.443|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.656|   -1.656|-180.430| -204.110|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.637|   -1.637|-179.996| -203.676|    98.68%|   0:00:01.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.618|   -1.618|-179.812| -203.492|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.599|   -1.599|-179.752| -203.432|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.590|   -1.590|-179.692| -203.372|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.579|   -1.579|-178.986| -202.666|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.551|   -1.551|-178.617| -202.297|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.524|   -1.524|-178.358| -202.038|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.513|   -1.513|-177.976| -201.656|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.499|   -1.499|-177.932| -201.612|    98.68%|   0:00:01.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.488|   -1.488|-177.892| -201.572|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.479|   -1.479|-177.869| -201.549|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.469|   -1.469|-177.812| -201.492|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.468|   -1.468|-177.636| -201.316|    98.68%|   0:00:01.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.457|   -1.457|-177.607| -201.287|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.457|   -1.457|-177.342| -201.022|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.445|   -1.445|-177.321| -201.001|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.426|   -1.426|-177.217| -200.897|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.418|   -1.418|-177.184| -200.865|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.412|   -1.412|-176.851| -200.531|    98.68%|   0:00:01.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410|-176.827| -200.507|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.409|   -1.409|-176.827| -200.507|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.4 real=0:00:07.0 mem=4558.1M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.402|   -1.409|-160.246| -200.507|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.395|   -1.410|-159.793| -200.054|    98.68%|   0:00:01.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.390|   -1.410|-159.739| -200.000|    98.68%|   0:00:01.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.390|   -1.410|-159.724| -199.985|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.383|   -1.410|-159.704| -199.965|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.383|   -1.410|-159.675| -199.936|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.379|   -1.410|-159.659| -199.920|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.379|   -1.410|-159.372| -199.633|    98.68%|   0:00:01.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.379|   -1.409|-159.372| -199.633|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.8 real=0:00:03.0 mem=4558.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.238|   -1.409| -23.680| -199.633|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.238|   -1.409| -23.680| -199.633|    98.68%|   0:00:00.0| 4558.1M|   WC_VIEW|  default| psum_norm_2[0]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4558.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.6 real=0:00:10.0 mem=4558.1M) ***
*** Starting refinePlace (2:16:53 mem=4558.1M) ***
Total net bbox length = 8.490e+05 (3.431e+05 5.059e+05) (ext = 2.504e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4558.1MB
Summary Report:
Instances move: 0 (out of 39425 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.490e+05 (3.431e+05 5.059e+05) (ext = 2.504e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4558.1MB
*** Finished refinePlace (2:16:56 mem=4558.1M) ***
Finished re-routing un-routed nets (0:00:00.0 4558.1M)


Density : 0.9868
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:03.0 mem=4558.1M) ***
** GigaOpt Optimizer WNS Slack -1.409 TNS Slack -199.634 Density 98.68
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.238| -23.680|
|reg2cgate |-1.409| -16.581|
|reg2reg   |-1.380|-159.373|
|HEPG      |-1.409|-175.954|
|All Paths |-1.409|-199.634|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 554 constrained nets 
Layer 7 has 426 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:06:12 real=0:02:16 mem=4558.1M) ***

(I,S,L,T): WC_VIEW: 52.0081, 43.0801, 1.99071, 97.0789
*** SetupOpt [finish] : cpu/real = 0:06:22.3/0:02:26.3 (2.6), totSession cpu/real = 2:16:58.0/0:38:39.4 (3.5), mem = 4348.7M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 465 nets with fixed/cover wires excluded.
Info: 554 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:16:58.3/0:38:39.7 (3.5), mem = 3926.7M
(I,S,L,T): WC_VIEW: 52.0081, 43.0801, 1.99071, 97.0789
*info: 554 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
*info: 465 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.409 TNS Slack -199.634 Density 98.68
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.238| -23.680|
|reg2cgate |-1.409| -16.581|
|reg2reg   |-1.380|-159.373|
|HEPG      |-1.409|-175.954|
|All Paths |-1.409|-199.634|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -1.410ns TNS -16.581ns; reg2reg* WNS -1.380ns TNS -159.372ns; HEPG WNS -1.410ns TNS -159.372ns; all paths WNS -1.410ns TNS -199.633ns; Real time 0:05:26
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.409|   -1.409|-175.954| -199.634|    98.68%|   0:00:00.0| 4138.1M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.410|   -1.410|-172.843| -196.523|    98.68%|   0:00:01.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410|-172.805| -196.485|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410|-172.592| -196.272|    98.67%|   0:00:01.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410|-172.570| -196.250|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410|-172.529| -196.209|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410|-172.088| -195.768|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410|-172.022| -195.702|    98.68%|   0:00:01.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410|-171.913| -195.593|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410|-171.769| -195.449|    98.67%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410|-171.739| -195.419|    98.67%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410|-171.468| -195.148|    98.67%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410|-171.199| -194.880|    98.68%|   0:00:01.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410|-171.180| -194.861|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.410|   -1.410|-170.874| -194.554|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.410|   -1.410|-170.801| -194.481|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.410|   -1.410|-170.649| -194.329|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.410|   -1.410|-170.546| -194.226|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.410|   -1.410|-170.500| -194.180|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.410|   -1.410|-170.191| -193.871|    98.68%|   0:00:01.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.410|   -1.410|-170.026| -193.706|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.410|   -1.410|-169.781| -193.461|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.410|   -1.410|-169.660| -193.340|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.410|   -1.410|-169.490| -193.170|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.410|   -1.410|-169.340| -193.020|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.410|   -1.410|-169.175| -192.855|    98.67%|   0:00:01.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.410|   -1.410|-169.106| -192.786|    98.67%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.410|   -1.410|-166.946| -190.626|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.410|   -1.410|-166.926| -190.606|    98.68%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.410|   -1.410|-166.818| -190.498|    98.67%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.410|   -1.410|-166.716| -190.396|    98.67%|   0:00:01.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.410|   -1.410|-166.694| -190.374|    98.67%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.410|   -1.410|-166.545| -190.225|    98.67%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.410|   -1.410|-166.333| -190.013|    98.67%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.410|   -1.410|-166.274| -189.954|    98.67%|   0:00:01.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.410|   -1.410|-166.273| -189.953|    98.67%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.410|   -1.410|-166.217| -189.897|    98.67%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.410|   -1.410|-166.208| -189.888|    98.67%|   0:00:01.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.410|   -1.410|-166.198| -189.878|    98.67%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.410|   -1.410|-166.169| -189.850|    98.67%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.410|   -1.410|-166.154| -189.834|    98.67%|   0:00:00.0| 4467.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.410|   -1.410|-164.059| -187.739|    98.67%|   0:00:00.0| 4467.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.410|   -1.410|-163.950| -187.630|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.410|   -1.410|-163.531| -187.211|    98.67%|   0:00:01.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.410|   -1.410|-163.495| -187.175|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.410|   -1.410|-163.378| -187.058|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.410|   -1.410|-163.064| -186.744|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.410|   -1.410|-162.277| -185.957|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.410|   -1.410|-162.226| -185.906|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.410|   -1.410|-161.128| -184.808|    98.67%|   0:00:01.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.410|   -1.410|-161.076| -184.756|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.410|   -1.410|-159.509| -183.189|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.410|   -1.410|-159.450| -183.130|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.410|   -1.410|-159.375| -183.055|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.410|   -1.410|-157.758| -181.438|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.410|   -1.410|-157.728| -181.408|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.410|   -1.410|-157.713| -181.393|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.410|   -1.410|-157.655| -181.335|    98.67%|   0:00:01.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.410|   -1.410|-156.934| -180.614|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.410|   -1.410|-156.881| -180.561|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.410|   -1.410|-156.195| -179.875|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.410|   -1.410|-156.155| -179.835|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.410|   -1.410|-156.111| -179.792|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.410|   -1.410|-156.080| -179.760|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.410|   -1.410|-156.058| -179.738|    98.67%|   0:00:01.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/D                       |
|  -1.410|   -1.410|-153.717| -177.397|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_2_/D                       |
|  -1.410|   -1.410|-146.606| -170.286|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.410|   -1.410|-145.982| -169.662|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.410|   -1.410|-145.975| -169.655|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.410|   -1.410|-145.922| -169.602|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.410|   -1.410|-145.555| -169.235|    98.67%|   0:00:01.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.410|   -1.410|-145.551| -169.231|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.410|   -1.410|-145.545| -169.225|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_5__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.410|   -1.410|-144.823| -168.503|    98.67%|   0:00:01.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.410|   -1.410|-144.807| -168.488|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.410|   -1.410|-144.804| -168.484|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.410|   -1.410|-143.464| -167.144|    98.67%|   0:00:01.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.410|   -1.410|-143.157| -166.837|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.410|   -1.410|-141.393| -165.073|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_7__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.410|   -1.410|-140.311| -163.991|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.410|   -1.410|-140.254| -163.934|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__10_/D              |
|  -1.410|   -1.410|-138.941| -162.621|    98.67%|   0:00:01.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.410|   -1.410|-137.376| -161.056|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.410|   -1.410|-136.579| -160.260|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -1.410|   -1.410|-136.491| -160.171|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_4__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.410|   -1.410|-136.007| -159.687|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.410|   -1.410|-135.961| -159.641|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.410|   -1.410|-135.920| -159.600|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.410|   -1.410|-135.517| -159.197|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__9_/D               |
|  -1.410|   -1.410|-135.348| -159.028|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.410|   -1.410|-134.452| -158.132|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.410|   -1.410|-134.295| -157.975|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.410|   -1.410|-132.983| -156.663|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.410|   -1.410|-132.861| -156.542|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_1_/D                                       |
|  -1.410|   -1.410|-132.309| -155.989|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__9_/D               |
|  -1.410|   -1.410|-132.083| -155.763|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__9_/D               |
|  -1.410|   -1.410|-131.893| -155.573|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.410|   -1.410|-131.633| -155.314|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__10_/D              |
|  -1.410|   -1.410|-131.572| -155.252|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.410|   -1.410|-131.331| -155.012|    98.67%|   0:00:01.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.410|   -1.410|-131.293| -154.973|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.410|   -1.410|-130.817| -154.497|    98.67%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.410|   -1.410|-127.776| -151.456|    98.66%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__9_/D               |
|  -1.410|   -1.410|-127.144| -150.824|    98.66%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.410|   -1.410|-127.025| -150.705|    98.66%|   0:00:01.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__8_/D               |
|  -1.410|   -1.410|-126.970| -150.650|    98.66%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__8_/D               |
|  -1.410|   -1.410|-126.445| -150.125|    98.66%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.410|   -1.410|-126.334| -150.014|    98.66%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.410|   -1.410|-126.142| -149.822|    98.66%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.410|   -1.410|-126.119| -149.799|    98.66%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.410|   -1.410|-122.938| -146.618|    98.66%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.410|   -1.410|-122.709| -146.389|    98.66%|   0:00:01.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.410|   -1.410|-122.494| -146.174|    98.66%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.410|   -1.410|-122.427| -146.107|    98.66%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -1.410|   -1.410|-122.387| -146.067|    98.66%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -1.410|   -1.410|-121.893| -145.573|    98.66%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -1.410|   -1.410|-121.696| -145.376|    98.66%|   0:00:01.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__7_/D               |
|  -1.410|   -1.410|-120.450| -144.130|    98.66%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__6_/D               |
|  -1.410|   -1.410|-120.436| -144.116|    98.66%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__6_/D               |
|  -1.410|   -1.410|-119.758| -143.438|    98.66%|   0:00:00.0| 4486.9M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__3_/D               |
|  -1.410|   -1.410|-115.322| -139.002|    98.66%|   0:00:01.0| 4525.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__10_/D              |
|  -1.410|   -1.410|-114.140| -137.820|    98.66%|   0:00:00.0| 4525.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -1.410|   -1.410|-114.101| -137.781|    98.66%|   0:00:00.0| 4525.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -1.410|   -1.410|-113.602| -137.282|    98.66%|   0:00:00.0| 4525.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__10_/D              |
|  -1.410|   -1.410|-112.948| -136.628|    98.66%|   0:00:01.0| 4525.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_7_/D                           |
|  -1.410|   -1.410|-110.820| -134.500|    98.66%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.410|   -1.410|-110.697| -134.377|    98.66%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__10_/D              |
|  -1.410|   -1.410|-110.650| -134.331|    98.66%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__10_/D              |
|  -1.410|   -1.410|-110.464| -134.144|    98.66%|   0:00:01.0| 4533.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__6__10_/D              |
|  -1.410|   -1.410|-103.198| -126.878|    98.66%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.410|   -1.410|-100.415| -124.095|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory8_reg_49_/D     |
|  -1.410|   -1.410|-100.146| -123.826|    98.67%|   0:00:01.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.410|   -1.410|-100.084| -123.764|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.410|   -1.410| -99.878| -123.558|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.410|   -1.410| -99.762| -123.442|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.410|   -1.410| -99.749| -123.429|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.410|   -1.410| -99.514| -123.194|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory5_reg_56_/D     |
|  -1.410|   -1.410| -99.049| -122.729|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.410|   -1.410| -98.873| -122.553|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_6_/D                           |
|  -1.410|   -1.410| -98.872| -122.552|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_6_/D                           |
|  -1.410|   -1.410| -98.154| -121.834|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__4_/D               |
|  -1.410|   -1.410| -98.129| -121.809|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_1__4_/D               |
|  -1.410|   -1.410| -97.630| -121.310|    98.67%|   0:00:01.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.410|   -1.410| -97.498| -121.178|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.410|   -1.410| -97.487| -121.167|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.410|   -1.410| -95.676| -119.356|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__6__6_/D               |
|  -1.410|   -1.410| -95.623| -119.303|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__6__6_/D               |
|  -1.410|   -1.410| -95.044| -118.724|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/wr_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.410|   -1.410| -94.734| -118.414|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory2_reg_56_/D     |
|  -1.410|   -1.410| -94.707| -118.387|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/psum_mem_instance/memory2_reg_56_/D     |
|  -1.410|   -1.410| -91.495| -115.175|    98.67%|   0:00:01.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.410|   -1.410| -90.721| -114.401|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.410|   -1.410| -90.545| -114.225|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.410|   -1.410| -90.503| -114.183|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q3_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.410|   -1.410| -89.396| -113.076|    98.67%|   0:00:01.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.410|   -1.410| -89.391| -113.071|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.410|   -1.410| -88.575| -112.255|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.410|   -1.410| -88.562| -112.242|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.410|   -1.410| -88.170| -111.850|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.410|   -1.410| -88.067| -111.747|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.410|   -1.410| -87.917| -111.597|    98.67%|   0:00:01.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.410|   -1.410| -87.616| -111.297|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.410|   -1.410| -87.589| -111.269|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.410|   -1.410| -87.583| -111.263|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_7_/D                          |
|  -1.410|   -1.410| -87.523| -111.203|    98.67%|   0:00:01.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.410|   -1.410| -87.515| -111.196|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.409|   -1.409| -87.515| -111.195|    98.67%|   0:00:00.0| 4533.1M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:28 real=0:00:36.0 mem=4533.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:28 real=0:00:36.0 mem=4533.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.238| -23.680|
|reg2cgate |-1.409|  -6.458|
|reg2reg   |-1.277| -81.057|
|HEPG      |-1.409| -87.515|
|All Paths |-1.409|-111.195|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -1.410ns TNS -6.459ns; reg2reg* WNS -1.277ns TNS -81.056ns; HEPG WNS -1.410ns TNS -81.056ns; all paths WNS -1.410ns TNS -111.195ns; Real time 0:06:03
** GigaOpt Optimizer WNS Slack -1.409 TNS Slack -111.195 Density 98.67
*** Starting refinePlace (2:18:37 mem=4533.1M) ***
Total net bbox length = 8.487e+05 (3.431e+05 5.056e+05) (ext = 2.504e+04)
Density distribution unevenness ratio = 1.030%
Density distribution unevenness ratio = 3.176%
Move report: Timing Driven Placement moves 68558 insts, mean move: 9.48 um, max move: 196.60 um
	Max move on inst (core1_inst/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U103): (240.40, 442.00) --> (234.60, 251.20)
	Runtime: CPU: 0:00:33.7 REAL: 0:00:11.0 MEM: 4549.2MB
Move report: Detail placement moves 67119 insts, mean move: 14.85 um, max move: 437.00 um
	Max move on inst (FILLER__1_4505): (303.00, 11.80) --> (283.60, 429.40)
	Runtime: CPU: 0:00:08.8 REAL: 0:00:05.0 MEM: 4549.2MB
Summary Report:
Instances move: 39108 (out of 39407 movable)
Instances flipped: 84
Mean displacement: 12.29 um
Max displacement: 360.60 um (Instance: normalizer_inst/U9417) (450.4, 370) -> (458.2, 17.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 9.706e+05 (3.579e+05 6.126e+05) (ext = 2.537e+04)
Runtime: CPU: 0:00:42.6 REAL: 0:00:16.0 MEM: 4549.2MB
*** Finished refinePlace (2:19:20 mem=4549.2M) ***
Finished re-routing un-routed nets (0:00:00.9 4549.2M)


Density : 0.9867
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:53.8 real=0:00:22.0 mem=4549.2M) ***
** GigaOpt Optimizer WNS Slack -1.921 TNS Slack -217.374 Density 98.67
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.921|   -1.921|-193.788| -217.374|    98.67%|   0:00:01.0| 4549.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.759|   -1.759|-192.978| -216.564|    98.67%|   0:00:01.0| 4549.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.756|   -1.756|-192.975| -216.561|    98.67%|   0:00:00.0| 4549.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.752|   -1.752|-192.965| -216.550|    98.67%|   0:00:00.0| 4549.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.752|   -1.752|-192.959| -216.544|    98.67%|   0:00:01.0| 4549.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.752|   -1.752|-192.959| -216.544|    98.67%|   0:00:00.0| 4549.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:03.0 mem=4549.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.2 real=0:00:03.0 mem=4549.2M) ***
** GigaOpt Optimizer WNS Slack -1.752 TNS Slack -216.544 Density 98.67
*** Starting refinePlace (2:19:38 mem=4549.2M) ***
Total net bbox length = 9.705e+05 (3.579e+05 6.126e+05) (ext = 2.537e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4549.2MB
Summary Report:
Instances move: 0 (out of 39405 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.705e+05 (3.579e+05 6.126e+05) (ext = 2.537e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4549.2MB
*** Finished refinePlace (2:19:40 mem=4549.2M) ***
Finished re-routing un-routed nets (0:00:00.0 4549.2M)


Density : 0.9867
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:03.0 mem=4549.2M) ***
** GigaOpt Optimizer WNS Slack -1.752 TNS Slack -216.544 Density 98.67
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.223| -23.585|
|reg2cgate |-1.391|  -8.245|
|reg2reg   |-1.752|-184.713|
|HEPG      |-1.752|-192.959|
|All Paths |-1.752|-216.544|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 554 constrained nets 
Layer 7 has 555 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:34 real=0:01:05 mem=4549.2M) ***

(I,S,L,T): WC_VIEW: 52.0491, 45.1233, 1.99401, 99.1664
*** SetupOpt [finish] : cpu/real = 0:02:43.9/0:01:15.0 (2.2), totSession cpu/real = 2:19:42.2/0:39:54.8 (3.5), mem = 4339.8M
End: GigaOpt Optimization in TNS mode
Info: 465 nets with fixed/cover wires excluded.
Info: 554 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:19:43.3/0:39:55.8 (3.5), mem = 4166.8M
(I,S,L,T): WC_VIEW: 52.0491, 45.1233, 1.99401, 99.1664
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.752  TNS Slack -216.544 Density 98.67
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.67%|        -|  -1.752|-216.544|   0:00:00.0| 4166.8M|
|    98.62%|       85|  -1.752|-216.175|   0:00:02.0| 4472.0M|
|    98.62%|      384|  -1.738|-215.870|   0:00:03.0| 4472.0M|
|    98.46%|      207|  -1.738|-214.544|   0:00:03.0| 4472.0M|
|    97.08%|     3638|  -1.679|-213.353|   0:00:18.0| 4474.0M|
|    97.01%|      139|  -1.675|-213.330|   0:00:01.0| 4474.0M|
|    97.01%|        4|  -1.675|-213.330|   0:00:01.0| 4474.0M|
|    97.01%|        1|  -1.675|-213.330|   0:00:00.0| 4474.0M|
|    97.01%|        0|  -1.675|-213.330|   0:00:00.0| 4474.0M|
|    97.01%|        4|  -1.675|-213.330|   0:00:01.0| 4474.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.675  TNS Slack -213.330 Density 97.01
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 554 constrained nets 
Layer 7 has 158 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:23) (real = 0:00:31.0) **
*** Starting refinePlace (2:21:07 mem=4474.0M) ***
Total net bbox length = 9.666e+05 (3.586e+05 6.080e+05) (ext = 2.536e+04)
Move report: Detail placement moves 417 insts, mean move: 7.45 um, max move: 78.60 um
	Max move on inst (FILLER__5_4658): (187.40, 181.00) --> (180.80, 253.00)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4501.5MB
Summary Report:
Instances move: 86 (out of 39098 movable)
Instances flipped: 10
Mean displacement: 2.02 um
Max displacement: 9.40 um (Instance: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/mac_8in_instance/FE_OFC272_n93) (251.4, 371.8) -> (245.6, 375.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 9.667e+05 (3.587e+05 6.081e+05) (ext = 2.536e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4501.5MB
*** Finished refinePlace (2:21:10 mem=4501.5M) ***
Finished re-routing un-routed nets (0:00:00.0 4501.5M)


Density : 0.9701
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4501.5M) ***
(I,S,L,T): WC_VIEW: 49.8855, 42.8321, 1.93911, 94.6567
*** AreaOpt [finish] : cpu/real = 0:01:28.5/0:00:34.9 (2.5), totSession cpu/real = 2:21:11.9/0:40:30.7 (3.5), mem = 4501.5M
End: Area Reclaim Optimization (cpu=0:01:29, real=0:00:35, mem=3959.54M, totSessionCpu=2:21:12).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3993.28 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3993.28 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 465  Num Prerouted Wires = 39444
[NR-eGR] Read numTotalNets=41473  numIgnoredNets=465
[NR-eGR] There are 89 clock nets ( 89 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40919 
[NR-eGR] Rule id: 1  Nets: 89 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 158 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.549800e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 89 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.28% V. EstWL: 1.603080e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 40761 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.04% V. EstWL: 9.826398e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)      1189( 1.32%)        92( 0.10%)         3( 0.00%)   ( 1.42%) 
[NR-eGR]      M3  (3)       186( 0.20%)         1( 0.00%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]      M4  (4)       517( 0.62%)         0( 0.00%)         0( 0.00%)   ( 0.62%) 
[NR-eGR]      M5  (5)        10( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6  (6)        57( 0.06%)         3( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M7  (7)        10( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1971( 0.31%)        96( 0.02%)         3( 0.00%)   ( 0.33%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 8.820000e+00um, number of vias: 130683
[NR-eGR]     M2  (2V) length: 2.398858e+05um, number of vias: 178359
[NR-eGR]     M3  (3H) length: 2.891423e+05um, number of vias: 35346
[NR-eGR]     M4  (4V) length: 1.977481e+05um, number of vias: 17730
[NR-eGR]     M5  (5H) length: 1.126229e+05um, number of vias: 8081
[NR-eGR]     M6  (6V) length: 1.950236e+05um, number of vias: 1792
[NR-eGR]     M7  (7H) length: 1.031300e+04um, number of vias: 2178
[NR-eGR]     M8  (8V) length: 3.507860e+04um, number of vias: 0
[NR-eGR] Total length: 1.079823e+06um, number of vias: 374169
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 5.596000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.15 sec, Real: 2.15 sec, Curr Mem: 3899.84 MB )
Extraction called for design 'dualcore' of instances=69094 and nets=41590 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 3888.844M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3902.52)
Total number of fetched objects 41861
End delay calculation. (MEM=4272.51 CPU=0:00:06.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4272.51 CPU=0:00:08.1 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 465 nets with fixed/cover wires excluded.
Info: 554 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:21:29.6/0:40:38.6 (3.5), mem = 4240.5M
(I,S,L,T): WC_VIEW: 50.0546, 44.9766, 1.93911, 96.9703
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   199|   953|    -0.70|   195|   195|    -0.05|     0|     0|     0|     0|    -1.94|  -333.71|       0|       0|       0|  97.01|          |         |
|    82|   476|    -0.24|    83|    83|    -0.05|     0|     0|     0|     0|    -1.94|  -297.12|       0|       0|     112|  97.01| 0:00:01.0|  4521.8M|
|    81|   473|    -0.24|    82|    82|    -0.05|     0|     0|     0|     0|    -1.94|  -297.12|       0|       0|       1|  97.01| 0:00:00.0|  4521.8M|
|    81|   473|    -0.24|    82|    82|    -0.05|     0|     0|     0|     0|    -1.94|  -297.12|       0|       0|       0|  97.01| 0:00:01.0|  4521.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 554 constrained nets 
Layer 7 has 83 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 90 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:10.1 real=0:00:03.0 mem=4521.8M) ***

*** Starting refinePlace (2:21:47 mem=4521.8M) ***
Total net bbox length = 9.667e+05 (3.587e+05 6.080e+05) (ext = 2.536e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4521.8MB
Summary Report:
Instances move: 0 (out of 39098 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.667e+05 (3.587e+05 6.080e+05) (ext = 2.536e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4521.8MB
*** Finished refinePlace (2:21:50 mem=4521.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4521.8M)


Density : 0.9701
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:03.0 mem=4521.8M) ***
(I,S,L,T): WC_VIEW: 50.0228, 44.9568, 1.93968, 96.9193
*** DrvOpt [finish] : cpu/real = 0:00:21.8/0:00:10.5 (2.1), totSession cpu/real = 2:21:51.4/0:40:49.1 (3.5), mem = 4313.8M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -1.675 -> -1.937 (bump = 0.262)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 465 nets with fixed/cover wires excluded.
Info: 554 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:21:51.8/0:40:49.6 (3.5), mem = 4313.8M
(I,S,L,T): WC_VIEW: 50.0228, 44.9568, 1.93968, 96.9193
*info: 554 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
*info: 465 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.937 TNS Slack -297.119 Density 97.01
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.207| -23.278|
|reg2cgate |-1.433| -11.818|
|reg2reg   |-1.937|-262.023|
|HEPG      |-1.937|-273.841|
|All Paths |-1.937|-297.119|
+----------+------+--------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -1.433ns TNS -11.818ns; reg2reg* WNS -1.937ns TNS -262.021ns; HEPG WNS -1.937ns TNS -262.021ns; all paths WNS -1.937ns TNS -297.117ns; Real time 0:07:35
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.937|   -1.937|-273.841| -297.119|    97.01%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.820|   -1.820|-272.892| -296.170|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.801|   -1.801|-272.724| -296.002|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.781|   -1.781|-272.652| -295.930|    97.01%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.762|   -1.762|-272.628| -295.906|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.753|   -1.753|-271.989| -295.267|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.730|   -1.730|-271.945| -295.223|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.707|   -1.707|-271.876| -295.154|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.694|   -1.694|-271.779| -295.057|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.669|   -1.669|-271.722| -295.000|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.653|   -1.653|-271.430| -294.708|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.629|   -1.629|-271.372| -294.650|    97.01%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.610|   -1.610|-271.303| -294.582|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.599|   -1.599|-271.275| -294.553|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.579|   -1.579|-271.117| -294.396|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.555|   -1.555|-270.793| -294.071|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.548|   -1.548|-270.699| -293.978|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.530|   -1.530|-270.681| -293.960|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.522|   -1.522|-270.674| -293.952|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.510|   -1.510|-270.507| -293.785|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.499|   -1.499|-269.984| -293.262|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.492|   -1.492|-269.976| -293.254|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.477|   -1.477|-269.964| -293.242|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.469|   -1.469|-269.736| -293.014|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.460|   -1.460|-269.663| -292.941|    97.01%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.449|   -1.449|-269.380| -292.659|    97.01%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.433|   -1.433|-269.003| -292.281|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.433|   -1.433|-268.994| -292.272|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.433|   -1.433|-268.994| -292.272|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.1 real=0:00:05.0 mem=4521.8M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.424|   -1.433|-257.175| -292.272|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.389|   -1.433|-256.886| -291.983|    97.02%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.379|   -1.433|-256.838| -291.934|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.371|   -1.433|-256.437| -291.533|    97.02%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.363|   -1.433|-256.414| -291.510|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.351|   -1.433|-256.204| -291.301|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.343|   -1.433|-255.781| -290.877|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.333|   -1.433|-255.644| -290.740|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.319|   -1.433|-255.526| -290.622|    97.02%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.309|   -1.433|-255.292| -290.388|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.302|   -1.433|-255.261| -290.358|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.291|   -1.433|-255.214| -290.310|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.277|   -1.433|-255.170| -290.266|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.268|   -1.433|-254.946| -290.043|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.260|   -1.433|-254.837| -289.933|    97.02%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.250|   -1.433|-254.373| -289.470|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.241|   -1.433|-254.256| -289.352|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.224|   -1.433|-254.096| -289.192|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.218|   -1.433|-254.009| -289.106|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.210|   -1.433|-253.873| -288.969|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.202|   -1.433|-253.763| -288.860|    97.02%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.193|   -1.433|-253.668| -288.764|    97.02%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.183|   -1.433|-253.301| -288.398|    97.03%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.172|   -1.433|-253.213| -288.310|    97.03%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.168|   -1.433|-253.140| -288.236|    97.03%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.173|   -1.433|-253.129| -288.225|    97.03%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.160|   -1.433|-253.096| -288.193|    97.03%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.150|   -1.433|-252.920| -288.016|    97.03%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.145|   -1.433|-252.857| -287.953|    97.03%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.136|   -1.433|-252.793| -287.889|    97.03%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.132|   -1.433|-252.708| -287.804|    97.03%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.123|   -1.433|-252.625| -287.722|    97.03%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.112|   -1.433|-252.560| -287.656|    97.03%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.103|   -1.433|-252.291| -287.388|    97.04%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.096|   -1.433|-252.166| -287.263|    97.04%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.090|   -1.433|-252.043| -287.139|    97.04%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.082|   -1.433|-251.732| -286.828|    97.04%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.074|   -1.433|-251.579| -286.675|    97.04%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.066|   -1.433|-251.365| -286.461|    97.04%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.058|   -1.433|-251.255| -286.351|    97.04%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.052|   -1.433|-251.068| -286.164|    97.04%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.048|   -1.433|-250.960| -286.057|    97.04%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.048|   -1.433|-250.932| -286.029|    97.04%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.043|   -1.433|-250.906| -286.002|    97.04%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.043|   -1.433|-250.859| -285.956|    97.04%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.038|   -1.433|-250.865| -285.961|    97.05%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.038|   -1.433|-250.838| -285.935|    97.05%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.038|   -1.433|-250.838| -285.935|    97.05%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.9 real=0:00:10.0 mem=4521.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.207|   -1.433| -23.278| -285.935|    97.05%|   0:00:01.0| 4521.8M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.176|   -1.433| -23.247| -285.904|    97.05%|   0:00:00.0| 4521.8M|   WC_VIEW|  default| psum_norm_2[0]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4521.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:31.4 real=0:00:16.0 mem=4521.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.176| -23.247|
|reg2cgate |-1.433| -11.818|
|reg2reg   |-1.038|-250.839|
|HEPG      |-1.433|-262.657|
|All Paths |-1.433|-285.904|
+----------+------+--------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -1.433ns TNS -11.818ns; reg2reg* WNS -1.038ns TNS -250.837ns; HEPG WNS -1.433ns TNS -250.837ns; all paths WNS -1.433ns TNS -285.902ns; Real time 0:07:51
** GigaOpt Optimizer WNS Slack -1.433 TNS Slack -285.904 Density 97.05
*** Starting refinePlace (2:22:33 mem=4521.8M) ***
Total net bbox length = 9.537e+05 (3.579e+05 5.958e+05) (ext = 2.536e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4521.8MB
Summary Report:
Instances move: 0 (out of 39099 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.537e+05 (3.579e+05 5.958e+05) (ext = 2.536e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4521.8MB
*** Finished refinePlace (2:22:36 mem=4521.8M) ***
Finished re-routing un-routed nets (0:00:00.0 4521.8M)


Density : 0.9705
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:03.0 mem=4521.8M) ***
** GigaOpt Optimizer WNS Slack -1.433 TNS Slack -285.904 Density 97.05
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.176| -23.247|
|reg2cgate |-1.433| -11.818|
|reg2reg   |-1.038|-250.839|
|HEPG      |-1.433|-262.657|
|All Paths |-1.433|-285.904|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 554 constrained nets 
Layer 7 has 83 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:37.2 real=0:00:19.0 mem=4521.8M) ***

(I,S,L,T): WC_VIEW: 50.0551, 44.5554, 1.94188, 96.5524
*** SetupOpt [finish] : cpu/real = 0:00:45.9/0:00:28.4 (1.6), totSession cpu/real = 2:22:37.7/0:41:18.0 (3.5), mem = 4313.8M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.675 -> -1.246 (bump = -0.429)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -213.356 -> -285.904
Begin: GigaOpt TNS recovery
Info: 465 nets with fixed/cover wires excluded.
Info: 554 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:22:38.5/0:41:18.7 (3.5), mem = 4313.8M
(I,S,L,T): WC_VIEW: 50.0551, 44.5554, 1.94188, 96.5524
*info: 554 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
*info: 465 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.433 TNS Slack -285.904 Density 97.05
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.176| -23.247|
|reg2cgate |-1.433| -11.818|
|reg2reg   |-1.038|-250.839|
|HEPG      |-1.433|-262.657|
|All Paths |-1.433|-285.904|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -1.433ns TNS -11.818ns; reg2reg* WNS -1.038ns TNS -250.837ns; HEPG WNS -1.433ns TNS -250.837ns; all paths WNS -1.433ns TNS -285.902ns; Real time 0:08:04
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.433|   -1.433|-262.657| -285.904|    97.05%|   0:00:00.0| 4521.8M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.433|   -1.433|-262.288| -285.535|    97.05%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.433|   -1.433|-262.249| -285.497|    97.05%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.433|   -1.433|-262.202| -285.450|    97.04%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.433|   -1.433|-262.196| -285.443|    97.04%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.433|   -1.433|-262.090| -285.337|    97.04%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.433|   -1.433|-261.803| -285.051|    97.04%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.433|   -1.433|-261.632| -284.879|    97.05%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.433|   -1.433|-261.316| -284.564|    97.05%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.433|   -1.433|-261.283| -284.530|    97.05%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.433|   -1.433|-261.069| -284.316|    97.05%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.433|   -1.433|-261.033| -284.280|    97.05%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.433|   -1.433|-260.957| -284.204|    97.05%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.433|   -1.433|-260.949| -284.196|    97.05%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.433|   -1.433|-260.930| -284.177|    97.05%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.433|   -1.433|-260.920| -284.167|    97.05%|   0:00:01.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.433|   -1.433|-260.862| -284.109|    97.05%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.433|   -1.433|-260.851| -284.098|    97.06%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.433|   -1.433|-260.731| -283.979|    97.06%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.433|   -1.433|-260.730| -283.978|    97.06%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.433|   -1.433|-260.728| -283.975|    97.06%|   0:00:00.0| 4521.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.433|   -1.433|-260.667| -283.914|    97.06%|   0:00:01.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.433|   -1.433|-260.511| -283.759|    97.06%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.433|   -1.433|-260.500| -283.748|    97.06%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.433|   -1.433|-260.460| -283.707|    97.06%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.433|   -1.433|-260.314| -283.562|    97.06%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433|-260.156| -283.404|    97.06%|   0:00:01.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433|-260.143| -283.390|    97.06%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433|-260.046| -283.294|    97.06%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433|-260.016| -283.263|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433|-259.988| -283.235|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433|-259.965| -283.212|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433|-259.960| -283.207|    97.07%|   0:00:01.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433|-259.822| -283.069|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433|-259.797| -283.044|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433|-259.738| -282.986|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433|-259.719| -282.966|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433|-259.655| -282.902|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433|-259.632| -282.880|    97.07%|   0:00:01.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.433|   -1.433|-259.589| -282.836|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.433|   -1.433|-259.582| -282.829|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.433|   -1.433|-259.567| -282.815|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.433|   -1.433|-259.535| -282.782|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.433|   -1.433|-259.512| -282.759|    97.07%|   0:00:01.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.433|   -1.433|-259.322| -282.569|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.433|   -1.433|-259.201| -282.448|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.433|   -1.433|-259.183| -282.430|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.433|   -1.433|-259.143| -282.391|    97.07%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.433|   -1.433|-259.096| -282.344|    97.08%|   0:00:01.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.433|   -1.433|-258.445| -281.692|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.433|   -1.433|-258.401| -281.648|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.433|   -1.433|-258.279| -281.526|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.433|   -1.433|-258.260| -281.508|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.433|   -1.433|-258.254| -281.501|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.433|   -1.433|-258.250| -281.497|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.433|   -1.433|-258.238| -281.485|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.433|   -1.433|-258.226| -281.473|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.433|   -1.433|-258.211| -281.458|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.433|   -1.433|-257.250| -280.497|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.433|   -1.433|-256.142| -279.390|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.433|   -1.433|-255.712| -278.960|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.433|   -1.433|-255.630| -278.878|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.433|   -1.433|-255.270| -278.517|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_8_/D                           |
|  -1.433|   -1.433|-254.861| -278.108|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -1.433|   -1.433|-253.759| -277.006|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -1.433|   -1.433|-253.549| -276.796|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.433|   -1.433|-253.356| -276.603|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.433|   -1.433|-253.031| -276.278|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.433|   -1.433|-252.960| -276.207|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.433|   -1.433|-252.205| -275.452|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.433|   -1.433|-251.737| -274.984|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.433|   -1.433|-251.226| -274.473|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.433|   -1.433|-250.814| -274.062|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.433|   -1.433|-250.012| -273.259|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.433|   -1.433|-249.254| -272.501|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.433|   -1.433|-248.438| -271.686|    97.08%|   0:00:01.0| 4519.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.433|   -1.433|-247.873| -271.120|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/wr_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.433|   -1.433|-247.326| -270.574|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.433|   -1.433|-246.423| -269.670|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_3__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.433|   -1.433|-245.178| -268.425|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.433|   -1.433|-245.096| -268.343|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.433|   -1.433|-244.076| -267.323|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.433|   -1.433|-244.064| -267.311|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.433|   -1.433|-243.602| -266.849|    97.08%|   0:00:00.0| 4519.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_7_/D                          |
|  -1.433|   -1.433|-243.075| -266.322|    97.08%|   0:00:00.0| 4514.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.433|   -1.433|-241.980| -265.228|    97.08%|   0:00:00.0| 4514.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_8_/D                           |
|  -1.433|   -1.433|-241.375| -264.623|    97.08%|   0:00:01.0| 4514.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_4_/D                          |
|  -1.433|   -1.433|-240.497| -263.744|    97.08%|   0:00:00.0| 4514.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.433|   -1.433|-239.987| -263.235|    97.08%|   0:00:00.0| 4514.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.433|   -1.433|-239.683| -262.930|    97.08%|   0:00:00.0| 4514.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.433|   -1.433|-239.635| -262.882|    97.08%|   0:00:00.0| 4514.8M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.433|   -1.433|-238.758| -262.005|    97.08%|   0:00:01.0| 4514.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_0_/D                                       |
|  -1.433|   -1.433|-237.997| -261.245|    97.08%|   0:00:00.0| 4533.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.433|   -1.433|-237.170| -260.417|    97.08%|   0:00:00.0| 4572.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_7_/D                          |
|  -1.433|   -1.433|-236.917| -260.164|    97.08%|   0:00:00.0| 4572.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_4_/D                          |
|  -1.433|   -1.433|-236.519| -259.766|    97.08%|   0:00:01.0| 4629.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.433|   -1.433|-236.121| -259.369|    97.08%|   0:00:00.0| 4629.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__3__3_/D               |
|  -1.433|   -1.433|-234.175| -257.422|    97.08%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory5_reg_62_/D     |
|  -1.433|   -1.433|-233.728| -256.975|    97.08%|   0:00:01.0| 4639.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__2__5_/D               |
|  -1.433|   -1.433|-232.950| -256.197|    97.08%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory4_reg_76_/D     |
|  -1.433|   -1.433|-232.913| -256.160|    97.08%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory4_reg_76_/D     |
|  -1.433|   -1.433|-232.831| -256.079|    97.08%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory4_reg_76_/D     |
|  -1.433|   -1.433|-232.417| -255.664|    97.08%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__6_/D               |
|  -1.433|   -1.433|-232.414| -255.661|    97.08%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__6_/D               |
|  -1.433|   -1.433|-232.026| -255.273|    97.08%|   0:00:01.0| 4639.3M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_6__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_wr_ptr_reg/latch/E                           |
|  -1.433|   -1.433|-232.016| -255.264|    97.08%|   0:00:00.0| 4639.3M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_6__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_wr_ptr_reg/latch/E                           |
|  -1.433|   -1.433|-231.464| -254.712|    97.08%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.433|   -1.433|-231.358| -254.606|    97.08%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_5_/D                          |
|  -1.433|   -1.433|-229.675| -252.922|    97.08%|   0:00:01.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory12_reg_76_/D    |
|  -1.433|   -1.433|-229.391| -252.639|    97.08%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory6_reg_73_/D     |
|  -1.433|   -1.433|-229.310| -252.557|    97.08%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory6_reg_73_/D     |
|  -1.433|   -1.433|-228.461| -251.708|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_6_/D                           |
|  -1.433|   -1.433|-228.127| -251.374|    97.09%|   0:00:01.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory2_reg_72_/D     |
|  -1.433|   -1.433|-227.138| -250.385|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory2_reg_63_/D     |
|  -1.433|   -1.433|-227.115| -250.363|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory2_reg_63_/D     |
|  -1.433|   -1.433|-226.598| -249.845|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory13_reg_56_/D    |
|  -1.433|   -1.433|-226.556| -249.804|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory13_reg_56_/D    |
|  -1.433|   -1.433|-226.138| -249.385|    97.09%|   0:00:01.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_4_/D                          |
|  -1.433|   -1.433|-225.454| -248.702|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.433|   -1.433|-224.057| -247.304|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.433|   -1.433|-223.970| -247.217|    97.09%|   0:00:01.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.433|   -1.433|-223.601| -246.848|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.433|   -1.433|-223.369| -246.616|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.433|   -1.433|-223.362| -246.609|    97.09%|   0:00:01.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.433|   -1.433|-223.606| -246.853|    97.09%|   0:00:01.0| 4639.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_7_/D                           |
|  -1.433|   -1.433|-223.606| -246.853|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:07 real=0:00:27.0 mem=4639.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.176|   -1.433| -23.247| -246.853|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.176|   -1.433| -23.215| -246.822|    97.09%|   0:00:01.0| 4639.3M|   WC_VIEW|  default| psum_norm_2[8]                                     |
|  -1.176|   -1.433| -23.014| -246.621|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  default| psum_norm_1[10]                                    |
|  -1.176|   -1.433| -22.916| -246.522|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  default| psum_norm_2[9]                                     |
|  -1.176|   -1.433| -22.794| -246.401|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -1.176|   -1.433| -22.541| -246.148|    97.09%|   0:00:00.0| 4639.3M|        NA|       NA| NA                                                 |
|  -1.176|   -1.433| -22.541| -246.148|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  default| psum_norm_2[0]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=4639.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:08 real=0:00:28.0 mem=4639.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.176| -22.541|
|reg2cgate |-1.433| -10.030|
|reg2reg   |-1.038|-213.576|
|HEPG      |-1.433|-223.606|
|All Paths |-1.433|-246.148|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -1.433ns TNS -10.030ns; reg2reg* WNS -1.038ns TNS -213.574ns; HEPG WNS -1.433ns TNS -213.574ns; all paths WNS -1.433ns TNS -246.146ns; Real time 0:08:33
** GigaOpt Optimizer WNS Slack -1.433 TNS Slack -246.148 Density 97.09
*** Starting refinePlace (2:23:56 mem=4639.3M) ***
Total net bbox length = 9.539e+05 (3.579e+05 5.960e+05) (ext = 2.537e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 4639.3MB
Summary Report:
Instances move: 0 (out of 39091 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.539e+05 (3.579e+05 5.960e+05) (ext = 2.537e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4639.3MB
*** Finished refinePlace (2:23:59 mem=4639.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4639.3M)


Density : 0.9709
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4639.3M) ***
** GigaOpt Optimizer WNS Slack -1.433 TNS Slack -246.435 Density 97.09
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.176| -22.541|
|reg2cgate |-1.433| -10.060|
|reg2reg   |-1.038|-213.833|
|HEPG      |-1.433|-223.893|
|All Paths |-1.433|-246.435|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 554 constrained nets 
Layer 7 has 83 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:13 real=0:00:32.0 mem=4639.3M) ***

(I,S,L,T): WC_VIEW: 50.1322, 44.6299, 1.94634, 96.7084
*** SetupOpt [finish] : cpu/real = 0:01:22.3/0:00:41.1 (2.0), totSession cpu/real = 2:24:00.7/0:41:59.8 (3.4), mem = 4431.4M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 1.006%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 465 nets with fixed/cover wires excluded.
Info: 554 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:24:01.0/0:42:00.0 (3.4), mem = 4431.4M
(I,S,L,T): WC_VIEW: 50.1322, 44.6299, 1.94634, 96.7084
*info: 554 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
*info: 465 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.433 TNS Slack -246.435 Density 97.09
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.176| -22.541|
|reg2cgate |-1.433| -10.060|
|reg2reg   |-1.038|-213.833|
|HEPG      |-1.433|-223.893|
|All Paths |-1.433|-246.435|
+----------+------+--------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -1.433ns TNS -10.060ns; reg2reg* WNS -1.038ns TNS -213.832ns; HEPG WNS -1.433ns TNS -213.832ns; all paths WNS -1.433ns TNS -246.433ns; Real time 0:08:46
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.433|   -1.433|-223.893| -246.435|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.433|   -1.433|-223.893| -246.435|    97.09%|   0:00:01.0| 4639.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.433|   -1.433|-223.893| -246.435|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_3_/D                       |
|  -1.433|   -1.433|-223.893| -246.434|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.433|   -1.433|-223.847| -246.388|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.433|   -1.433|-223.789| -246.330|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.433|   -1.433|-223.789| -246.330|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_1_reg_0__10_/D              |
|  -1.433|   -1.433|-223.666| -246.207|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.433|   -1.433|-223.543| -246.084|    97.09%|   0:00:01.0| 4639.3M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__3__6_/D               |
|  -1.433|   -1.433|-223.492| -246.034|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory12_reg_73_/D    |
|  -1.433|   -1.433|-223.454| -245.995|    97.09%|   0:00:01.0| 4639.3M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_2_/D                          |
|  -1.433|   -1.433|-223.454| -245.995|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.4 real=0:00:04.0 mem=4639.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.176|   -1.433| -22.541| -245.995|    97.09%|   0:00:01.0| 4639.3M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.176|   -1.433| -22.541| -245.995|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  default| psum_norm_2[9]                                     |
|  -1.176|   -1.433| -22.541| -245.995|    97.09%|   0:00:00.0| 4639.3M|   WC_VIEW|  default| psum_norm_2[0]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4639.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.8 real=0:00:05.0 mem=4639.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.176| -22.541|
|reg2cgate |-1.433|  -9.685|
|reg2reg   |-1.038|-213.769|
|HEPG      |-1.433|-223.454|
|All Paths |-1.433|-245.995|
+----------+------+--------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -1.433ns TNS -9.685ns; reg2reg* WNS -1.038ns TNS -213.768ns; HEPG WNS -1.433ns TNS -213.768ns; all paths WNS -1.433ns TNS -245.994ns; Real time 0:08:51
** GigaOpt Optimizer WNS Slack -1.433 TNS Slack -245.995 Density 97.09
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.176| -22.541|
|reg2cgate |-1.433|  -9.685|
|reg2reg   |-1.038|-213.769|
|HEPG      |-1.433|-223.454|
|All Paths |-1.433|-245.995|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 554 constrained nets 
Layer 7 has 83 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:07.6 real=0:00:06.0 mem=4639.3M) ***

(I,S,L,T): WC_VIEW: 50.1324, 44.6302, 1.94638, 96.709
*** SetupOpt [finish] : cpu/real = 0:00:16.5/0:00:14.4 (1.1), totSession cpu/real = 2:24:17.5/0:42:14.5 (3.4), mem = 4431.4M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:15:05, real = 0:06:50, mem = 3213.2M, totSessionCpu=2:24:20 **
**optDesign ... cpu = 0:15:05, real = 0:06:51, mem = 3211.2M, totSessionCpu=2:24:20 **
** Profile ** Start :  cpu=0:00:00.0, mem=3928.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=3928.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4008.3M
** Profile ** DRVs :  cpu=0:00:01.2, mem=4008.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.433  | -1.038  | -1.433  | -1.176  |
|           TNS (ns):|-245.994 |-213.768 | -9.685  | -22.541 |
|    Violating Paths:|  1755   |  1705   |   27    |   23    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     11 (11)      |   -0.042   |     11 (11)      |
|   max_tran     |      7 (52)      |   -0.098   |      7 (52)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.616%
       (97.090% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4008.3M
Info: 465 nets with fixed/cover wires excluded.
Info: 554 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3238.86MB/5264.68MB/3634.73MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3238.86MB/5264.68MB/3634.73MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3238.86MB/5264.68MB/3634.73MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 01:47:10 (2023-Mar-23 08:47:10 GMT)
2023-Mar-23 01:47:10 (2023-Mar-23 08:47:10 GMT): 10%
2023-Mar-23 01:47:10 (2023-Mar-23 08:47:10 GMT): 20%
2023-Mar-23 01:47:10 (2023-Mar-23 08:47:10 GMT): 30%
2023-Mar-23 01:47:10 (2023-Mar-23 08:47:10 GMT): 40%
2023-Mar-23 01:47:10 (2023-Mar-23 08:47:10 GMT): 50%
2023-Mar-23 01:47:10 (2023-Mar-23 08:47:10 GMT): 60%
2023-Mar-23 01:47:10 (2023-Mar-23 08:47:10 GMT): 70%
2023-Mar-23 01:47:10 (2023-Mar-23 08:47:10 GMT): 80%
2023-Mar-23 01:47:10 (2023-Mar-23 08:47:10 GMT): 90%

Finished Levelizing
2023-Mar-23 01:47:10 (2023-Mar-23 08:47:10 GMT)

Starting Activity Propagation
2023-Mar-23 01:47:10 (2023-Mar-23 08:47:10 GMT)
2023-Mar-23 01:47:10 (2023-Mar-23 08:47:10 GMT): 10%
2023-Mar-23 01:47:11 (2023-Mar-23 08:47:11 GMT): 20%

Finished Activity Propagation
2023-Mar-23 01:47:11 (2023-Mar-23 08:47:11 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3240.32MB/5264.68MB/3634.73MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 01:47:11 (2023-Mar-23 08:47:11 GMT)
2023-Mar-23 01:47:13 (2023-Mar-23 08:47:13 GMT): 10%
2023-Mar-23 01:47:13 (2023-Mar-23 08:47:13 GMT): 20%
2023-Mar-23 01:47:13 (2023-Mar-23 08:47:13 GMT): 30%
2023-Mar-23 01:47:13 (2023-Mar-23 08:47:13 GMT): 40%
2023-Mar-23 01:47:13 (2023-Mar-23 08:47:13 GMT): 50%
2023-Mar-23 01:47:13 (2023-Mar-23 08:47:13 GMT): 60%
2023-Mar-23 01:47:13 (2023-Mar-23 08:47:13 GMT): 70%
2023-Mar-23 01:47:13 (2023-Mar-23 08:47:13 GMT): 80%
2023-Mar-23 01:47:13 (2023-Mar-23 08:47:13 GMT): 90%

Finished Calculating power
2023-Mar-23 01:47:13 (2023-Mar-23 08:47:13 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3244.56MB/5329.45MB/3634.73MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3244.56MB/5329.45MB/3634.73MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3244.56MB/5329.45MB/3634.73MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3244.56MB/5329.45MB/3634.73MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 01:47:13 (2023-Mar-23 08:47:13 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.97419302 	   50.4557%
Total Switching Power:      47.99072314 	   47.5026%
Total Leakage Power:         2.06262462 	    2.0416%
Total Power:               101.02754066
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.16       3.317      0.5789       27.05       26.78
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.009e-05
Physical-Only                          0           0      0.5955      0.5955      0.5894
Combinational                      25.21       41.34      0.8321       67.39       66.71
Clock (Combinational)              1.346       2.524     0.02812       3.898       3.859
Clock (Sequential)                 1.256      0.8058     0.02801        2.09       2.068
-----------------------------------------------------------------------------------------
Total                              50.97       47.99       2.063         101         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.97       47.99       2.063         101         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                                 1.1       1.491     0.02552       2.616       2.589
clk1                               1.502       1.839     0.03062       3.372       3.338
-----------------------------------------------------------------------------------------
Total                              2.602        3.33     0.05614       5.988       5.927
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:         FE_USKC4288_CTS_2 (CKBD16):           0.1409
*              Highest Leakage Power: normalizer_inst/FE_RC_594_0 (ND3D8):        0.0003019
*                Total Cap:      3.17986e-10 F
*                Total instances in design: 69087
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 29532
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:00,
mem(process/total/peak)=3254.61MB/5329.45MB/3634.73MB)


Phase 1 finished in (cpu = 0:00:06.6) (real = 0:00:02.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 554 constrained nets 
Layer 7 has 83 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:10.3) (real = 0:00:05.0) **
(I,S,L,T): WC_VIEW: 50.1277, 44.6492, 1.94465, 96.7215
*** PowerOpt [finish] : cpu/real = 0:00:10.2/0:00:04.8 (2.1), totSession cpu/real = 2:24:39.9/0:42:28.3 (3.4), mem = 4567.9M
Finished Timing Update in (cpu = 0:00:10.5) (real = 0:00:05.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 35 and inserted 0 insts
OptDebug: End of preprocessForPowerRecovery:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.176| -22.582|
|reg2cgate |-1.433|  -9.717|
|reg2reg   |-1.038|-190.203|
|HEPG      |-1.433|-199.920|
|All Paths |-1.433|-222.502|
+----------+------+--------+

Checking setup slack degradation ...
Executing incremental physical updates
*** Starting refinePlace (2:24:56 mem=4567.9M) ***
Total net bbox length = 9.539e+05 (3.579e+05 5.960e+05) (ext = 2.537e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 4567.9MB
Summary Report:
Instances move: 0 (out of 39107 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.539e+05 (3.579e+05 5.960e+05) (ext = 2.537e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 4567.9MB
*** Finished refinePlace (2:24:59 mem=4567.9M) ***
Finished re-routing un-routed nets (0:00:00.0 4567.9M)


Density : 0.9706
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:04.6 real=0:00:03.0 mem=4567.9M) ***
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:24:59.7/0:42:44.5 (3.4), mem = 4567.9M
(I,S,L,T): WC_VIEW: 50.1275, 44.6492, 1.94465, 96.7214
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.433  TNS Slack -222.502 Density 97.06
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.06%|        -|  -1.433|-222.502|   0:00:01.0| 4567.9M|
|    97.06%|        0|  -1.433|-222.503|   0:00:00.0| 4567.9M|
|    97.02%|       53|  -1.433|-222.159|   0:00:02.0| 4567.9M|
|    97.02%|        2|  -1.433|-222.159|   0:00:00.0| 4567.9M|
|    97.02%|        0|  -1.433|-222.159|   0:00:02.0| 4567.9M|
|    97.02%|        0|  -1.433|-222.159|   0:00:02.0| 4567.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.433  TNS Slack -222.159 Density 97.02
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 554 constrained nets 
Layer 7 has 83 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:26.8) (real = 0:00:09.0) **
(I,S,L,T): WC_VIEW: 50.1176, 44.5636, 1.94379, 96.625
*** PowerOpt [finish] : cpu/real = 0:00:27.0/0:00:08.7 (3.1), totSession cpu/real = 2:25:26.7/0:42:53.2 (3.4), mem = 4567.9M
*** Starting refinePlace (2:25:27 mem=4567.9M) ***
Total net bbox length = 9.500e+05 (3.570e+05 5.930e+05) (ext = 2.537e+04)
Move report: Detail placement moves 70 insts, mean move: 4.95 um, max move: 43.20 um
	Max move on inst (FILLER__2_1711): (297.20, 334.00) --> (331.40, 343.00)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4567.9MB
Summary Report:
Instances move: 19 (out of 39037 movable)
Instances flipped: 2
Mean displacement: 2.23 um
Max displacement: 7.00 um (Instance: normalizer_inst/FE_OFC1702_n6239) (405, 49.6) -> (410.2, 47.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 9.500e+05 (3.571e+05 5.930e+05) (ext = 2.537e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4567.9MB
*** Finished refinePlace (2:25:30 mem=4567.9M) ***
Finished re-routing un-routed nets (0:00:00.0 4567.9M)


Density : 0.9702
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:04.6 real=0:00:03.0 mem=4567.9M) ***
Checking setup slack degradation ...
Info: 465 nets with fixed/cover wires excluded.
Info: 554 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:25:33.0/0:42:57.6 (3.4), mem = 4567.9M
(I,S,L,T): WC_VIEW: 50.1176, 44.5636, 1.94379, 96.625
Info: 465 nets with fixed/cover wires excluded.
Info: 554 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.433|   -1.433|-222.159| -222.159|    97.02%|   0:00:01.0| 4766.4M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=4785.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=4785.5M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 554 constrained nets 
Layer 7 has 83 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 50.1176, 44.5636, 1.94379, 96.625
*** SetupOpt [finish] : cpu/real = 0:00:08.4/0:00:08.6 (1.0), totSession cpu/real = 2:25:41.4/0:43:06.2 (3.4), mem = 4585.5M
Executing incremental physical updates
*** Starting refinePlace (2:25:42 mem=4587.0M) ***
Total net bbox length = 9.500e+05 (3.571e+05 5.930e+05) (ext = 2.537e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 4587.0MB
Summary Report:
Instances move: 0 (out of 39037 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.500e+05 (3.571e+05 5.930e+05) (ext = 2.537e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4587.0MB
*** Finished refinePlace (2:25:45 mem=4587.0M) ***
Finished re-routing un-routed nets (0:00:00.0 4587.0M)


Density : 0.9702
Max route overflow : 0.0001


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:03.0 mem=4587.0M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3384.43MB/5843.45MB/3634.73MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3384.43MB/5843.45MB/3634.73MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3384.43MB/5843.45MB/3634.73MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 01:48:02 (2023-Mar-23 08:48:02 GMT)
2023-Mar-23 01:48:02 (2023-Mar-23 08:48:02 GMT): 10%
2023-Mar-23 01:48:02 (2023-Mar-23 08:48:02 GMT): 20%
2023-Mar-23 01:48:02 (2023-Mar-23 08:48:02 GMT): 30%
2023-Mar-23 01:48:02 (2023-Mar-23 08:48:02 GMT): 40%
2023-Mar-23 01:48:02 (2023-Mar-23 08:48:02 GMT): 50%
2023-Mar-23 01:48:02 (2023-Mar-23 08:48:02 GMT): 60%
2023-Mar-23 01:48:02 (2023-Mar-23 08:48:02 GMT): 70%
2023-Mar-23 01:48:02 (2023-Mar-23 08:48:02 GMT): 80%
2023-Mar-23 01:48:02 (2023-Mar-23 08:48:02 GMT): 90%

Finished Levelizing
2023-Mar-23 01:48:02 (2023-Mar-23 08:48:02 GMT)

Starting Activity Propagation
2023-Mar-23 01:48:02 (2023-Mar-23 08:48:02 GMT)
2023-Mar-23 01:48:03 (2023-Mar-23 08:48:03 GMT): 10%
2023-Mar-23 01:48:03 (2023-Mar-23 08:48:03 GMT): 20%

Finished Activity Propagation
2023-Mar-23 01:48:03 (2023-Mar-23 08:48:03 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3384.68MB/5843.45MB/3634.73MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 01:48:03 (2023-Mar-23 08:48:03 GMT)
2023-Mar-23 01:48:05 (2023-Mar-23 08:48:05 GMT): 10%
2023-Mar-23 01:48:05 (2023-Mar-23 08:48:05 GMT): 20%
2023-Mar-23 01:48:05 (2023-Mar-23 08:48:05 GMT): 30%
2023-Mar-23 01:48:05 (2023-Mar-23 08:48:05 GMT): 40%
2023-Mar-23 01:48:05 (2023-Mar-23 08:48:05 GMT): 50%
2023-Mar-23 01:48:05 (2023-Mar-23 08:48:05 GMT): 60%
2023-Mar-23 01:48:05 (2023-Mar-23 08:48:05 GMT): 70%
2023-Mar-23 01:48:05 (2023-Mar-23 08:48:05 GMT): 80%
2023-Mar-23 01:48:05 (2023-Mar-23 08:48:05 GMT): 90%

Finished Calculating power
2023-Mar-23 01:48:05 (2023-Mar-23 08:48:05 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=3386.54MB/5913.46MB/3634.73MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3386.54MB/5913.46MB/3634.73MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3386.54MB/5913.46MB/3634.73MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3386.54MB/5913.46MB/3634.73MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 01:48:05 (2023-Mar-23 08:48:05 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.87356217 	   50.4421%
Total Switching Power:      47.92333661 	   47.5169%
Total Leakage Power:         2.05839452 	    2.0409%
Total Power:               100.85529317
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.16       3.316      0.5789       27.05       26.82
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.014e-05
Physical-Only                          0           0      0.5955      0.5955      0.5904
Combinational                      25.19       41.29      0.8294       67.31       66.74
Clock (Combinational)              1.273       2.512     0.02673       3.812        3.78
Clock (Sequential)                 1.254      0.8058     0.02782       2.087        2.07
-----------------------------------------------------------------------------------------
Total                              50.87       47.92       2.058       100.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.87       47.92       2.058       100.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.067       1.484     0.02479       2.575       2.554
clk1                                1.46       1.834     0.02976       3.324       3.296
-----------------------------------------------------------------------------------------
Total                              2.527       3.318     0.05455         5.9        5.85
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:         FE_USKC4288_CTS_2 (CKBD16):           0.1409
*              Highest Leakage Power: normalizer_inst/FE_RC_594_0 (ND3D8):        0.0003019
*                Total Cap:      3.16919e-10 F
*                Total instances in design: 69017
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 29532
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3388.61MB/5913.46MB/3634.73MB)

** Power Reclaim End WNS Slack -1.433  TNS Slack -222.159 
End: Power Optimization (cpu=0:01:24, real=0:00:52, mem=4067.04M, totSessionCpu=2:25:53).
**optDesign ... cpu = 0:16:39, real = 0:07:50, mem = 3210.4M, totSessionCpu=2:25:53 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=69017 and nets=41513 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 4002.043M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4038.92 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 4038.92 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 465  Num Prerouted Wires = 39444
[NR-eGR] Read numTotalNets=41396  numIgnoredNets=465
[NR-eGR] There are 89 clock nets ( 89 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40842 
[NR-eGR] Rule id: 1  Nets: 89 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 83 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.097820e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 89 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.27% V. EstWL: 1.151100e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 40759 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.03% V. EstWL: 9.659376e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)      1063( 1.18%)        79( 0.09%)         3( 0.00%)   ( 1.27%) 
[NR-eGR]      M3  (3)       161( 0.18%)         1( 0.00%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]      M4  (4)       484( 0.58%)         0( 0.00%)         0( 0.00%)   ( 0.58%) 
[NR-eGR]      M5  (5)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        39( 0.04%)         1( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1753( 0.28%)        81( 0.01%)         3( 0.00%)   ( 0.29%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.67 sec, Real: 1.30 sec, Curr Mem: 4049.46 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3925.5)
Total number of fetched objects 41784
End delay calculation. (MEM=4299.49 CPU=0:00:06.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4299.49 CPU=0:00:08.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:03.0 totSessionCpu=2:26:08 mem=4267.5M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3225.79MB/5523.92MB/3634.73MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3225.79MB/5523.92MB/3634.73MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3225.79MB/5523.92MB/3634.73MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 01:48:14 (2023-Mar-23 08:48:14 GMT)
2023-Mar-23 01:48:14 (2023-Mar-23 08:48:14 GMT): 10%
2023-Mar-23 01:48:14 (2023-Mar-23 08:48:14 GMT): 20%
2023-Mar-23 01:48:14 (2023-Mar-23 08:48:14 GMT): 30%
2023-Mar-23 01:48:14 (2023-Mar-23 08:48:14 GMT): 40%
2023-Mar-23 01:48:14 (2023-Mar-23 08:48:14 GMT): 50%
2023-Mar-23 01:48:14 (2023-Mar-23 08:48:14 GMT): 60%
2023-Mar-23 01:48:14 (2023-Mar-23 08:48:14 GMT): 70%
2023-Mar-23 01:48:14 (2023-Mar-23 08:48:14 GMT): 80%
2023-Mar-23 01:48:14 (2023-Mar-23 08:48:14 GMT): 90%

Finished Levelizing
2023-Mar-23 01:48:14 (2023-Mar-23 08:48:14 GMT)

Starting Activity Propagation
2023-Mar-23 01:48:14 (2023-Mar-23 08:48:14 GMT)
2023-Mar-23 01:48:14 (2023-Mar-23 08:48:14 GMT): 10%
2023-Mar-23 01:48:15 (2023-Mar-23 08:48:15 GMT): 20%

Finished Activity Propagation
2023-Mar-23 01:48:15 (2023-Mar-23 08:48:15 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3227.57MB/5523.92MB/3634.73MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 01:48:15 (2023-Mar-23 08:48:15 GMT)
2023-Mar-23 01:48:17 (2023-Mar-23 08:48:17 GMT): 10%
2023-Mar-23 01:48:17 (2023-Mar-23 08:48:17 GMT): 20%
2023-Mar-23 01:48:17 (2023-Mar-23 08:48:17 GMT): 30%
2023-Mar-23 01:48:17 (2023-Mar-23 08:48:17 GMT): 40%
2023-Mar-23 01:48:17 (2023-Mar-23 08:48:17 GMT): 50%
2023-Mar-23 01:48:17 (2023-Mar-23 08:48:17 GMT): 60%
2023-Mar-23 01:48:17 (2023-Mar-23 08:48:17 GMT): 70%
2023-Mar-23 01:48:17 (2023-Mar-23 08:48:17 GMT): 80%
2023-Mar-23 01:48:17 (2023-Mar-23 08:48:17 GMT): 90%

Finished Calculating power
2023-Mar-23 01:48:17 (2023-Mar-23 08:48:17 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3232.13MB/5603.95MB/3634.73MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3232.13MB/5603.95MB/3634.73MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3232.13MB/5603.95MB/3634.73MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3232.13MB/5603.95MB/3634.73MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 01:48:17 (2023-Mar-23 08:48:17 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       50.87359660 	   50.4422%
Total Switching Power:      47.92333661 	   47.5169%
Total Leakage Power:         2.05839452 	    2.0409%
Total Power:               100.85532759
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.16       3.316      0.5789       27.05       26.82
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.014e-05
Physical-Only                          0           0      0.5955      0.5955      0.5904
Combinational                      25.19       41.29      0.8294       67.31       66.74
Clock (Combinational)              1.273       2.512     0.02673       3.812        3.78
Clock (Sequential)                 1.254      0.8058     0.02782       2.087        2.07
-----------------------------------------------------------------------------------------
Total                              50.87       47.92       2.058       100.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      50.87       47.92       2.058       100.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.067       1.484     0.02479       2.575       2.554
clk1                                1.46       1.834     0.02976       3.324       3.296
-----------------------------------------------------------------------------------------
Total                              2.527       3.318     0.05455         5.9        5.85
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=3260.79MB/5603.95MB/3634.73MB)


Output file is ./timingReports/dualcore_postCTS.power.
**optDesign ... cpu = 0:17:01, real = 0:08:01, mem = 3204.4M, totSessionCpu=2:26:15 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:17:01, real = 0:08:01, mem = 3194.6M, totSessionCpu=2:26:15 **
** Profile ** Start :  cpu=0:00:00.0, mem=3982.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=3982.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4063.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=3993.0M
** Profile ** DRVs :  cpu=0:00:02.2, mem=3997.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.433  | -1.033  | -1.433  | -1.176  |
|           TNS (ns):|-221.093 |-188.591 | -9.727  | -22.775 |
|    Violating Paths:|  1643   |  1558   |   28    |   57    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     11 (11)      |   -0.042   |     11 (11)      |
|   max_tran     |      7 (52)      |   -0.098   |      7 (52)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.549%
       (97.024% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3997.5M
**optDesign ... cpu = 0:17:04, real = 0:08:05, mem = 3181.1M, totSessionCpu=2:26:18 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332     1204  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 1230 warning(s), 0 error(s)

#% End ccopt_design (date=03/23 01:48:22, total cpu=0:20:37, real=0:10:07, peak res=3641.6M, current mem=3099.5M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2985.8M, totSessionCpu=2:26:19 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 01:48:26 (2023-Mar-23 08:48:26 GMT)
2023-Mar-23 01:48:27 (2023-Mar-23 08:48:27 GMT): 10%
2023-Mar-23 01:48:27 (2023-Mar-23 08:48:27 GMT): 20%

Finished Activity Propagation
2023-Mar-23 01:48:27 (2023-Mar-23 08:48:27 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 3309.4M, totSessionCpu=2:26:34 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4114.0M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:26:36 mem=4117.2M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41784
End delay calculation. (MEM=180.34 CPU=0:00:06.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=180.34 CPU=0:00:08.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.6 real=0:00:02.0 totSessionCpu=0:00:25.4 mem=148.3M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:14.7 real=0:00:04.0 totSessionCpu=0:00:26.7 mem=178.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=178.9M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=178.9M
Done building hold timer [53605 node(s), 78724 edge(s), 1 view(s)] (fixHold) cpu=0:00:17.7 real=0:00:06.0 totSessionCpu=0:00:29.7 mem=178.9M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:17.7/0:00:06.5 (2.7), mem = 178.9M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4166.38)
Total number of fetched objects 41784
End delay calculation. (MEM=4517.3 CPU=0:00:06.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4517.3 CPU=0:00:07.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:02.0 totSessionCpu=2:27:05 mem=4485.3M)
Done building cte setup timing graph (fixHold) cpu=0:00:28.9 real=0:00:10.0 totSessionCpu=2:27:05 mem=4485.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4485.3M
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=4493.3M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4493.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=4493.3M
** Profile ** DRVs :  cpu=0:00:01.2, mem=4515.8M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.433  | -1.033  | -1.433  | -1.176  |
|           TNS (ns):|-221.093 |-188.591 | -9.727  | -22.775 |
|    Violating Paths:|  1643   |  1558   |   28    |   57    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.349  |  0.122  |  0.000  |
|           TNS (ns):| -24.385 | -24.385 |  0.000  |  0.000  |
|    Violating Paths:|   278   |   278   |    0    |    0    |
|          All Paths:|  8407   |  8189   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     11 (11)      |   -0.042   |     11 (11)      |
|   max_tran     |      7 (52)      |   -0.098   |      7 (52)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.549%
       (97.024% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:50, real = 0:00:22, mem = 3436.4M, totSessionCpu=2:27:09 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:27:09.0/0:43:52.7 (3.4), mem = 4164.8M
(I,S,L,T): WC_VIEW: 50.1316, 44.6052, 1.94379, 96.6806
*info: Run optDesign holdfix with 8 threads.
Info: 465 nets with fixed/cover wires excluded.
Info: 554 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:37.2 real=0:00:17.0 totSessionCpu=2:27:14 mem=4507.0M density=97.024% ***
** Profile ** Start :  cpu=0:00:00.0, mem=4507.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=4507.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4537.5M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3488
      TNS :     -24.3833
      #VP :          278
  Density :      97.024%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:39.1 real=0:00:18.0 totSessionCpu=2:27:15 mem=4537.5M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3488
      TNS :     -24.3833
      #VP :          278
  Density :      97.024%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:39.3 real=0:00:18.0 totSessionCpu=2:27:16 mem=4537.5M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=4537.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=4537.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=4537.5M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 11464 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:40.5 real=0:00:19.0 totSessionCpu=2:27:17 mem=4531.5M density=97.024% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:40.5 real=0:00:19.0 totSessionCpu=2:27:17 mem=4531.5M density=97.024%) ***
(I,S,L,T): WC_VIEW: 50.1316, 44.6052, 1.94379, 96.6806
*** HoldOpt [finish] : cpu/real = 0:00:08.1/0:00:06.8 (1.2), totSession cpu/real = 2:27:17.0/0:43:59.5 (3.3), mem = 4320.6M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4228.60 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4260.47 MB )
[NR-eGR] Read 30338 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4260.47 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 30338
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 465  Num Prerouted Wires = 39444
[NR-eGR] Read numTotalNets=41396  numIgnoredNets=465
[NR-eGR] There are 89 clock nets ( 89 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40842 
[NR-eGR] Rule id: 1  Nets: 89 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 83 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.097820e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 89 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.27% V. EstWL: 1.151100e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 40759 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.03% V. EstWL: 9.659376e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)      1063( 1.18%)        79( 0.09%)         3( 0.00%)   ( 1.27%) 
[NR-eGR]      M3  (3)       161( 0.18%)         1( 0.00%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]      M4  (4)       484( 0.58%)         0( 0.00%)         0( 0.00%)   ( 0.58%) 
[NR-eGR]      M5  (5)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        39( 0.04%)         1( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M7  (7)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             1753( 0.28%)        81( 0.01%)         3( 0.00%)   ( 0.29%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.57 sec, Real: 1.21 sec, Curr Mem: 4271.02 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:01, real = 0:00:31, mem = 3502.6M, totSessionCpu=2:27:19 **
** Profile ** Start :  cpu=0:00:00.0, mem=4222.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=4222.0M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41784
End delay calculation. (MEM=168.512 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=168.512 CPU=0:00:08.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.7 real=0:00:02.0 totSessionCpu=0:00:40.4 mem=136.5M)
** Profile ** Overall slacks :  cpu=0:00:10.1, mem=144.5M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:13.2/0:00:03.6 (3.6), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:13.0, mem=4301.5M
** Profile ** Total reports :  cpu=0:00:00.5, mem=4224.5M
** Profile ** DRVs :  cpu=0:00:02.3, mem=4221.0M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.433  | -1.033  | -1.433  | -1.176  |
|           TNS (ns):|-221.093 |-188.591 | -9.727  | -22.775 |
|    Violating Paths:|  1643   |  1558   |   28    |   57    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.349  |  0.122  |  0.000  |
|           TNS (ns):| -24.385 | -24.385 |  0.000  |  0.000  |
|    Violating Paths:|   278   |   278   |    0    |    0    |
|          All Paths:|  8407   |  8189   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     11 (11)      |   -0.042   |     11 (11)      |
|   max_tran     |      7 (52)      |   -0.098   |      7 (52)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.549%
       (97.024% with Fillers)
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4221.0M
**optDesign ... cpu = 0:01:17, real = 0:00:39, mem = 3483.6M, totSessionCpu=2:27:35 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/23 01:49:01, mem=3409.4M)
% Begin Save ccopt configuration ... (date=03/23 01:49:01, mem=3409.4M)
% End Save ccopt configuration ... (date=03/23 01:49:01, total cpu=0:00:00.3, real=0:00:00.0, peak res=3409.7M, current mem=3409.7M)
% Begin Save netlist data ... (date=03/23 01:49:01, mem=3409.7M)
Writing Binary DB to cts.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 01:49:02, total cpu=0:00:00.2, real=0:00:00.0, peak res=3410.8M, current mem=3410.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file cts.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 01:49:02, mem=3411.7M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 01:49:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=3411.7M, current mem=3411.7M)
Saving scheduling_file.cts.21038 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 01:49:02, mem=3411.7M)
% End Save clock tree data ... (date=03/23 01:49:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=3411.7M, current mem=3411.7M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving property file cts.enc.dat.tmp/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file cts.enc.dat.tmp/dualcore.pg.gz
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=4227.4M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=4219.4M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:00.0 mem=4203.3M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file cts.enc.dat.tmp/dualcore.apa ...
#
Saving rc congestion map cts.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 01:49:05, mem=3412.1M)
% End Save power constraints data ... (date=03/23 01:49:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=3412.1M, current mem=3412.1M)
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=03/23 01:49:07, total cpu=0:00:04.8, real=0:00:06.0, peak res=3412.4M, current mem=3412.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/23 01:49:07, mem=3412.4M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3412.39 (MB), peak = 3716.93 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4165.4M, init mem=4168.5M)
*info: Placed = 69017          (Fixed = 448)
*info: Unplaced = 0           
Placement Density:97.02%(268543/276781)
Placement Density (including fixed std cells):97.02%(268543/276781)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=4165.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (465) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4165.4M) ***
#Start route 554 clock and analog nets...
% Begin globalDetailRoute (date=03/23 01:49:07, mem=3405.1M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 23 01:49:07 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=40959
#need_extraction net=40959 (total=41513)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 01:49:09 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41507 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3450.53 (MB), peak = 3717.14 (MB)
#Merging special wires: starts on Thu Mar 23 01:49:12 2023 with memory = 3451.28 (MB), peak = 3717.14 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.4 GB, peak:3.6 GB --0.90 [8]--
#
#Finished routing data preparation on Thu Mar 23 01:49:12 2023
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:03
#Increased memory = 17.41 (MB)
#Total memory = 3451.91 (MB)
#Peak memory = 3717.14 (MB)
#
#
#Start global routing on Thu Mar 23 01:49:12 2023
#
#
#Start global routing initialization on Thu Mar 23 01:49:12 2023
#
#Number of eco nets is 423
#
#Start global routing data preparation on Thu Mar 23 01:49:12 2023
#
#Start routing resource analysis on Thu Mar 23 01:49:13 2023
#
#Routing resource analysis is done on Thu Mar 23 01:49:13 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    92.65%
#  M2             V        2649          84       33124     1.12%
#  M3             H        2727           0       33124     0.19%
#  M4             V        2159         574       33124     1.08%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2733           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17008       3.37%      264992    11.88%
#
#  554 nets (1.33%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 01:49:13 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3458.53 (MB), peak = 3717.14 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 01:49:13 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3460.02 (MB), peak = 3717.14 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3494.84 (MB), peak = 3717.14 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3500.60 (MB), peak = 3717.14 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3500.87 (MB), peak = 3717.14 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3510.30 (MB), peak = 3717.14 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 117 (skipped).
#Total number of nets with skipped attribute = 40842 (skipped).
#Total number of routable nets = 554.
#Total number of nets in the design = 41513.
#
#512 routable nets have only global wires.
#42 routable nets have only detail routed wires.
#40842 skipped nets have only detail routed wires.
#512 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#42 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                512               0  
#------------------------------------------------
#        Total                512               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                554           83               101           40741  
#-------------------------------------------------------------------------------
#        Total                554           83               101           40741  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2            0(0.00%)      0(0.00%)   (0.00%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4           64(0.20%)      1(0.00%)   (0.20%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     64(0.03%)      1(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 554
#Total wire length = 89236 um.
#Total half perimeter of net bounding box = 41350 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 182 um.
#Total wire length on LAYER M3 = 50740 um.
#Total wire length on LAYER M4 = 29887 um.
#Total wire length on LAYER M5 = 6102 um.
#Total wire length on LAYER M6 = 2304 um.
#Total wire length on LAYER M7 = 5 um.
#Total wire length on LAYER M8 = 15 um.
#Total number of vias = 32244
#Total number of multi-cut vias = 213 (  0.7%)
#Total number of single cut vias = 32031 ( 99.3%)
#Up-Via Summary (total 32244):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11101 ( 98.1%)       211 (  1.9%)      11312
# M2             10396 (100.0%)         0 (  0.0%)      10396
# M3              8903 (100.0%)         0 (  0.0%)       8903
# M4              1253 (100.0%)         0 (  0.0%)       1253
# M5               374 ( 99.5%)         2 (  0.5%)        376
# M6                 2 (100.0%)         0 (  0.0%)          2
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                32031 ( 99.3%)       213 (  0.7%)      32244 
#
#Total number of involved priority nets 512
#Maximum src to sink distance for priority net 503.1
#Average of max src_to_sink distance for priority net 65.1
#Average of ave src_to_sink distance for priority net 37.5
#Max overcon = 2 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.20%.
#
#Global routing statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 62.82 (MB)
#Total memory = 3514.73 (MB)
#Peak memory = 3717.14 (MB)
#
#Finished global routing on Thu Mar 23 01:49:17 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3477.17 (MB), peak = 3717.14 (MB)
#Start Track Assignment.
#Done with 6684 horizontal wires in 2 hboxes and 2165 vertical wires in 2 hboxes.
#Done with 508 horizontal wires in 2 hboxes and 80 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 554
#Total wire length = 101245 um.
#Total half perimeter of net bounding box = 41350 um.
#Total wire length on LAYER M1 = 4454 um.
#Total wire length on LAYER M2 = 211 um.
#Total wire length on LAYER M3 = 56589 um.
#Total wire length on LAYER M4 = 31517 um.
#Total wire length on LAYER M5 = 6144 um.
#Total wire length on LAYER M6 = 2309 um.
#Total wire length on LAYER M7 = 5 um.
#Total wire length on LAYER M8 = 15 um.
#Total number of vias = 32244
#Total number of multi-cut vias = 213 (  0.7%)
#Total number of single cut vias = 32031 ( 99.3%)
#Up-Via Summary (total 32244):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11101 ( 98.1%)       211 (  1.9%)      11312
# M2             10396 (100.0%)         0 (  0.0%)      10396
# M3              8903 (100.0%)         0 (  0.0%)       8903
# M4              1253 (100.0%)         0 (  0.0%)       1253
# M5               374 ( 99.5%)         2 (  0.5%)        376
# M6                 2 (100.0%)         0 (  0.0%)          2
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                32031 ( 99.3%)       213 (  0.7%)      32244 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3501.82 (MB), peak = 3717.14 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:10
#Increased memory = 67.51 (MB)
#Total memory = 3502.01 (MB)
#Peak memory = 3717.14 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.8% of the total area was rechecked for DRC, and 59.1% required routing.
#   number of violations = 0
#68624 out of 69017 instances (99.4%) need to be verified(marked ipoed), dirty area = 105.3%.
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:01:39, elapsed time = 00:00:14, memory = 3780.62 (MB), peak = 3807.25 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3782.71 (MB), peak = 3807.25 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 554
#Total wire length = 88635 um.
#Total half perimeter of net bounding box = 41350 um.
#Total wire length on LAYER M1 = 90 um.
#Total wire length on LAYER M2 = 7646 um.
#Total wire length on LAYER M3 = 48888 um.
#Total wire length on LAYER M4 = 29446 um.
#Total wire length on LAYER M5 = 1945 um.
#Total wire length on LAYER M6 = 618 um.
#Total wire length on LAYER M7 = 1 um.
#Total wire length on LAYER M8 = 2 um.
#Total number of vias = 29704
#Total number of multi-cut vias = 275 (  0.9%)
#Total number of single cut vias = 29429 ( 99.1%)
#Up-Via Summary (total 29704):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10682 ( 97.5%)       275 (  2.5%)      10957
# M2             10340 (100.0%)         0 (  0.0%)      10340
# M3              7947 (100.0%)         0 (  0.0%)       7947
# M4               360 (100.0%)         0 (  0.0%)        360
# M5                96 (100.0%)         0 (  0.0%)         96
# M6                 2 (100.0%)         0 (  0.0%)          2
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                29429 ( 99.1%)       275 (  0.9%)      29704 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:40
#Elapsed time = 00:00:16
#Increased memory = -27.75 (MB)
#Total memory = 3474.25 (MB)
#Peak memory = 3807.25 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3475.80 (MB), peak = 3807.25 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 554
#Total wire length = 88635 um.
#Total half perimeter of net bounding box = 41350 um.
#Total wire length on LAYER M1 = 90 um.
#Total wire length on LAYER M2 = 7646 um.
#Total wire length on LAYER M3 = 48888 um.
#Total wire length on LAYER M4 = 29446 um.
#Total wire length on LAYER M5 = 1945 um.
#Total wire length on LAYER M6 = 618 um.
#Total wire length on LAYER M7 = 1 um.
#Total wire length on LAYER M8 = 2 um.
#Total number of vias = 29704
#Total number of multi-cut vias = 275 (  0.9%)
#Total number of single cut vias = 29429 ( 99.1%)
#Up-Via Summary (total 29704):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10682 ( 97.5%)       275 (  2.5%)      10957
# M2             10340 (100.0%)         0 (  0.0%)      10340
# M3              7947 (100.0%)         0 (  0.0%)       7947
# M4               360 (100.0%)         0 (  0.0%)        360
# M5                96 (100.0%)         0 (  0.0%)         96
# M6                 2 (100.0%)         0 (  0.0%)          2
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                29429 ( 99.1%)       275 (  0.9%)      29704 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 554
#Total wire length = 88635 um.
#Total half perimeter of net bounding box = 41350 um.
#Total wire length on LAYER M1 = 90 um.
#Total wire length on LAYER M2 = 7646 um.
#Total wire length on LAYER M3 = 48888 um.
#Total wire length on LAYER M4 = 29446 um.
#Total wire length on LAYER M5 = 1945 um.
#Total wire length on LAYER M6 = 618 um.
#Total wire length on LAYER M7 = 1 um.
#Total wire length on LAYER M8 = 2 um.
#Total number of vias = 29704
#Total number of multi-cut vias = 275 (  0.9%)
#Total number of single cut vias = 29429 ( 99.1%)
#Up-Via Summary (total 29704):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10682 ( 97.5%)       275 (  2.5%)      10957
# M2             10340 (100.0%)         0 (  0.0%)      10340
# M3              7947 (100.0%)         0 (  0.0%)       7947
# M4               360 (100.0%)         0 (  0.0%)        360
# M5                96 (100.0%)         0 (  0.0%)         96
# M6                 2 (100.0%)         0 (  0.0%)          2
# M7                 2 (100.0%)         0 (  0.0%)          2
#-----------------------------------------------------------
#                29429 ( 99.1%)       275 (  0.9%)      29704 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:42
#Elapsed time = 00:00:17
#Increased memory = -22.38 (MB)
#Total memory = 3479.63 (MB)
#Peak memory = 3807.25 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:02
#Elapsed time = 00:00:30
#Increased memory = 28.95 (MB)
#Total memory = 3434.01 (MB)
#Peak memory = 3807.25 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 01:49:37 2023
#
% End globalDetailRoute (date=03/23 01:49:37, total cpu=0:02:02, real=0:00:30.0, peak res=3807.2M, current mem=3308.3M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/23 01:49:37, mem=3308.3M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Thu Mar 23 01:49:37 2023
#
#Generating timing data, please wait...
#41398 total nets, 554 already routed, 554 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 41784
End delay calculation. (MEM=4571.24 CPU=0:00:05.9 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:15, elapsed time = 00:00:08, memory = 3374.09 (MB), peak = 3807.25 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=41513)
#Start reading timing information from file .timing_file_21038.tif.gz ...
#Read in timing information for 305 ports, 39485 instances from timing file .timing_file_21038.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 01:49:48 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41507 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3360.81 (MB), peak = 3807.25 (MB)
#Merging special wires: starts on Thu Mar 23 01:49:50 2023 with memory = 3361.49 (MB), peak = 3807.25 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.7 GB --0.92 [8]--
#
#Finished routing data preparation on Thu Mar 23 01:49:50 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 14.15 (MB)
#Total memory = 3362.64 (MB)
#Peak memory = 3807.25 (MB)
#
#
#Start global routing on Thu Mar 23 01:49:50 2023
#
#
#Start global routing initialization on Thu Mar 23 01:49:50 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Mar 23 01:49:50 2023
#
#Start routing resource analysis on Thu Mar 23 01:49:51 2023
#
#Routing resource analysis is done on Thu Mar 23 01:49:51 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    92.65%
#  M2             V        2649          84       33124     1.12%
#  M3             H        2727           0       33124     0.19%
#  M4             V        2159         574       33124     1.08%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2733           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17008       3.37%      264992    11.88%
#
#  554 nets (1.33%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 01:49:51 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3369.33 (MB), peak = 3807.25 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 01:49:51 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3370.54 (MB), peak = 3807.25 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:06, elapsed time = 00:00:05, memory = 3434.91 (MB), peak = 3807.25 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3434.92 (MB), peak = 3807.25 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 3468.29 (MB), peak = 3807.25 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 117 (skipped).
#Total number of routable nets = 41396.
#Total number of nets in the design = 41513.
#
#40842 routable nets have only global wires.
#554 routable nets have only detail routed wires.
#101 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#554 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           83               101           40741  
#------------------------------------------------------------
#        Total           83               101           40741  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                554           83               101           40741  
#-------------------------------------------------------------------------------
#        Total                554           83               101           40741  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          283(0.86%)     61(0.19%)      2(0.01%)      3(0.01%)   (1.07%)
#  M3           11(0.03%)      2(0.01%)      0(0.00%)      0(0.00%)   (0.04%)
#  M4            4(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    298(0.13%)     63(0.03%)      2(0.00%)      3(0.00%)   (0.16%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
#  Overflow after GR: 0.01% H + 0.15% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.89 |          6.22 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M2)     0.89 | (M2)     6.22 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 554
#Total wire length = 1051035 um.
#Total half perimeter of net bounding box = 1001609 um.
#Total wire length on LAYER M1 = 381 um.
#Total wire length on LAYER M2 = 193619 um.
#Total wire length on LAYER M3 = 304662 um.
#Total wire length on LAYER M4 = 259437 um.
#Total wire length on LAYER M5 = 109915 um.
#Total wire length on LAYER M6 = 162669 um.
#Total wire length on LAYER M7 = 4483 um.
#Total wire length on LAYER M8 = 15869 um.
#Total number of vias = 268899
#Total number of multi-cut vias = 275 (  0.1%)
#Total number of single cut vias = 268624 ( 99.9%)
#Up-Via Summary (total 268899):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            124857 ( 99.8%)       275 (  0.2%)     125132
# M2             94821 (100.0%)         0 (  0.0%)      94821
# M3             29920 (100.0%)         0 (  0.0%)      29920
# M4             11912 (100.0%)         0 (  0.0%)      11912
# M5              5209 (100.0%)         0 (  0.0%)       5209
# M6              1040 (100.0%)         0 (  0.0%)       1040
# M7               865 (100.0%)         0 (  0.0%)        865
#-----------------------------------------------------------
#               268624 ( 99.9%)       275 (  0.1%)     268899 
#
#Max overcon = 9 tracks.
#Total overcon = 0.16%.
#Worst layer Gcell overcon rate = 0.04%.
#
#Global routing statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:33
#Increased memory = 108.98 (MB)
#Total memory = 3471.62 (MB)
#Peak memory = 3807.25 (MB)
#
#Finished global routing on Thu Mar 23 01:50:23 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3392.61 (MB), peak = 3807.25 (MB)
#Start Track Assignment.
#Done with 59505 horizontal wires in 2 hboxes and 54722 vertical wires in 2 hboxes.
#Done with 12905 horizontal wires in 2 hboxes and 10095 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           291.53 	  0.00%  	  0.00% 	  0.00%
# M2        184160.29 	  0.05%  	  0.00% 	  0.01%
# M3        255012.51 	  0.17%  	  0.00% 	  0.06%
# M4        229315.29 	  0.07%  	  0.00% 	  0.05%
# M5        107937.52 	  0.01%  	  0.00% 	  0.00%
# M6        162054.61 	  0.01%  	  0.00% 	  0.00%
# M7          4686.80 	  0.01%  	  0.00% 	  0.00%
# M8         16034.40 	  0.01%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      959492.95  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 554
#Total wire length = 1089256 um.
#Total half perimeter of net bounding box = 1001609 um.
#Total wire length on LAYER M1 = 25538 um.
#Total wire length on LAYER M2 = 191146 um.
#Total wire length on LAYER M3 = 317773 um.
#Total wire length on LAYER M4 = 260073 um.
#Total wire length on LAYER M5 = 110951 um.
#Total wire length on LAYER M6 = 163246 um.
#Total wire length on LAYER M7 = 4540 um.
#Total wire length on LAYER M8 = 15990 um.
#Total number of vias = 268899
#Total number of multi-cut vias = 275 (  0.1%)
#Total number of single cut vias = 268624 ( 99.9%)
#Up-Via Summary (total 268899):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            124857 ( 99.8%)       275 (  0.2%)     125132
# M2             94821 (100.0%)         0 (  0.0%)      94821
# M3             29920 (100.0%)         0 (  0.0%)      29920
# M4             11912 (100.0%)         0 (  0.0%)      11912
# M5              5209 (100.0%)         0 (  0.0%)       5209
# M6              1040 (100.0%)         0 (  0.0%)       1040
# M7               865 (100.0%)         0 (  0.0%)        865
#-----------------------------------------------------------
#               268624 ( 99.9%)       275 (  0.1%)     268899 
#
#cpu time = 00:00:15, elapsed time = 00:00:14, memory = 3458.57 (MB), peak = 3807.25 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	342       252       594       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:52
#Elapsed time = 00:00:50
#Increased memory = 111.04 (MB)
#Total memory = 3459.53 (MB)
#Peak memory = 3807.25 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 388
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        2        0       38        0       40
#	M2           31       24      287        0        5      347
#	M3            0        0        1        0        0        1
#	Totals       31       26      288       38        5      388
#cpu time = 00:06:07, elapsed time = 00:00:53, memory = 4070.66 (MB), peak = 4072.78 (MB)
#start 1st optimization iteration ...
#   number of violations = 302
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        2        0        0        0        0        2
#	M2           48       20      189       21        1       21      300
#	Totals       48       22      189       21        1       21      302
#cpu time = 00:00:16, elapsed time = 00:00:02, memory = 4067.43 (MB), peak = 4072.97 (MB)
#start 2nd optimization iteration ...
#   number of violations = 304
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        5        0        0        0        5
#	M2           46       11      186       32       24      299
#	Totals       46       16      186       32       24      304
#cpu time = 00:00:15, elapsed time = 00:00:02, memory = 4072.98 (MB), peak = 4074.93 (MB)
#start 3rd optimization iteration ...
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0
#	M2            2        4        2        1        9
#	Totals        2        4        2        1        9
#cpu time = 00:00:17, elapsed time = 00:00:03, memory = 4073.22 (MB), peak = 4075.72 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4073.94 (MB), peak = 4075.72 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 554
#Total wire length = 1098627 um.
#Total half perimeter of net bounding box = 1001609 um.
#Total wire length on LAYER M1 = 2111 um.
#Total wire length on LAYER M2 = 219833 um.
#Total wire length on LAYER M3 = 310885 um.
#Total wire length on LAYER M4 = 268305 um.
#Total wire length on LAYER M5 = 110079 um.
#Total wire length on LAYER M6 = 167167 um.
#Total wire length on LAYER M7 = 3591 um.
#Total wire length on LAYER M8 = 16655 um.
#Total number of vias = 296878
#Total number of multi-cut vias = 1363 (  0.5%)
#Total number of single cut vias = 295515 ( 99.5%)
#Up-Via Summary (total 296878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            127610 ( 99.2%)       992 (  0.8%)     128602
# M2            113830 (100.0%)         0 (  0.0%)     113830
# M3             34817 (100.0%)         0 (  0.0%)      34817
# M4             12993 (100.0%)         0 (  0.0%)      12993
# M5              5113 ( 93.2%)       371 (  6.8%)       5484
# M6               619 (100.0%)         0 (  0.0%)        619
# M7               533 (100.0%)         0 (  0.0%)        533
#-----------------------------------------------------------
#               295515 ( 99.5%)      1363 (  0.5%)     296878 
#
#Total number of DRC violations = 0
#Cpu time = 00:07:00
#Elapsed time = 00:01:03
#Increased memory = -36.54 (MB)
#Total memory = 3423.17 (MB)
#Peak memory = 4075.72 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3426.52 (MB), peak = 4075.72 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 554
#Total wire length = 1098627 um.
#Total half perimeter of net bounding box = 1001609 um.
#Total wire length on LAYER M1 = 2111 um.
#Total wire length on LAYER M2 = 219833 um.
#Total wire length on LAYER M3 = 310885 um.
#Total wire length on LAYER M4 = 268305 um.
#Total wire length on LAYER M5 = 110079 um.
#Total wire length on LAYER M6 = 167167 um.
#Total wire length on LAYER M7 = 3591 um.
#Total wire length on LAYER M8 = 16655 um.
#Total number of vias = 296878
#Total number of multi-cut vias = 1363 (  0.5%)
#Total number of single cut vias = 295515 ( 99.5%)
#Up-Via Summary (total 296878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            127610 ( 99.2%)       992 (  0.8%)     128602
# M2            113830 (100.0%)         0 (  0.0%)     113830
# M3             34817 (100.0%)         0 (  0.0%)      34817
# M4             12993 (100.0%)         0 (  0.0%)      12993
# M5              5113 ( 93.2%)       371 (  6.8%)       5484
# M6               619 (100.0%)         0 (  0.0%)        619
# M7               533 (100.0%)         0 (  0.0%)        533
#-----------------------------------------------------------
#               295515 ( 99.5%)      1363 (  0.5%)     296878 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 554
#Total wire length = 1098627 um.
#Total half perimeter of net bounding box = 1001609 um.
#Total wire length on LAYER M1 = 2111 um.
#Total wire length on LAYER M2 = 219833 um.
#Total wire length on LAYER M3 = 310885 um.
#Total wire length on LAYER M4 = 268305 um.
#Total wire length on LAYER M5 = 110079 um.
#Total wire length on LAYER M6 = 167167 um.
#Total wire length on LAYER M7 = 3591 um.
#Total wire length on LAYER M8 = 16655 um.
#Total number of vias = 296878
#Total number of multi-cut vias = 1363 (  0.5%)
#Total number of single cut vias = 295515 ( 99.5%)
#Up-Via Summary (total 296878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            127610 ( 99.2%)       992 (  0.8%)     128602
# M2            113830 (100.0%)         0 (  0.0%)     113830
# M3             34817 (100.0%)         0 (  0.0%)      34817
# M4             12993 (100.0%)         0 (  0.0%)      12993
# M5              5113 ( 93.2%)       371 (  6.8%)       5484
# M6               619 (100.0%)         0 (  0.0%)        619
# M7               533 (100.0%)         0 (  0.0%)        533
#-----------------------------------------------------------
#               295515 ( 99.5%)      1363 (  0.5%)     296878 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#76.15% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:44, elapsed time = 00:00:08, memory = 3540.05 (MB), peak = 4075.72 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 554
#Total wire length = 1098627 um.
#Total half perimeter of net bounding box = 1001609 um.
#Total wire length on LAYER M1 = 2111 um.
#Total wire length on LAYER M2 = 219833 um.
#Total wire length on LAYER M3 = 310885 um.
#Total wire length on LAYER M4 = 268305 um.
#Total wire length on LAYER M5 = 110079 um.
#Total wire length on LAYER M6 = 167167 um.
#Total wire length on LAYER M7 = 3591 um.
#Total wire length on LAYER M8 = 16655 um.
#Total number of vias = 296878
#Total number of multi-cut vias = 211614 ( 71.3%)
#Total number of single cut vias = 85264 ( 28.7%)
#Up-Via Summary (total 296878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             81785 ( 63.6%)     46817 ( 36.4%)     128602
# M2              2880 (  2.5%)    110950 ( 97.5%)     113830
# M3               443 (  1.3%)     34374 ( 98.7%)      34817
# M4                64 (  0.5%)     12929 ( 99.5%)      12993
# M5                37 (  0.7%)      5447 ( 99.3%)       5484
# M6                36 (  5.8%)       583 ( 94.2%)        619
# M7                19 (  3.6%)       514 ( 96.4%)        533
#-----------------------------------------------------------
#                85264 ( 28.7%)    211614 ( 71.3%)     296878 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:29, elapsed time = 00:00:05, memory = 3806.38 (MB), peak = 4075.72 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 23 01:51:58 2023
#
#
#Start Post Route Wire Spread.
#Done with 9828 horizontal wires in 3 hboxes and 11560 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 554
#Total wire length = 1106817 um.
#Total half perimeter of net bounding box = 1001609 um.
#Total wire length on LAYER M1 = 2111 um.
#Total wire length on LAYER M2 = 220981 um.
#Total wire length on LAYER M3 = 313232 um.
#Total wire length on LAYER M4 = 270880 um.
#Total wire length on LAYER M5 = 111218 um.
#Total wire length on LAYER M6 = 168024 um.
#Total wire length on LAYER M7 = 3611 um.
#Total wire length on LAYER M8 = 16759 um.
#Total number of vias = 296878
#Total number of multi-cut vias = 211614 ( 71.3%)
#Total number of single cut vias = 85264 ( 28.7%)
#Up-Via Summary (total 296878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             81785 ( 63.6%)     46817 ( 36.4%)     128602
# M2              2880 (  2.5%)    110950 ( 97.5%)     113830
# M3               443 (  1.3%)     34374 ( 98.7%)      34817
# M4                64 (  0.5%)     12929 ( 99.5%)      12993
# M5                37 (  0.7%)      5447 ( 99.3%)       5484
# M6                36 (  5.8%)       583 ( 94.2%)        619
# M7                19 (  3.6%)       514 ( 96.4%)        533
#-----------------------------------------------------------
#                85264 ( 28.7%)    211614 ( 71.3%)     296878 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:32, elapsed time = 00:00:05, memory = 3851.52 (MB), peak = 4075.72 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:45, elapsed time = 00:00:12, memory = 3461.13 (MB), peak = 4075.72 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 554
#Total wire length = 1106817 um.
#Total half perimeter of net bounding box = 1001609 um.
#Total wire length on LAYER M1 = 2111 um.
#Total wire length on LAYER M2 = 220981 um.
#Total wire length on LAYER M3 = 313232 um.
#Total wire length on LAYER M4 = 270880 um.
#Total wire length on LAYER M5 = 111218 um.
#Total wire length on LAYER M6 = 168024 um.
#Total wire length on LAYER M7 = 3611 um.
#Total wire length on LAYER M8 = 16759 um.
#Total number of vias = 296878
#Total number of multi-cut vias = 211614 ( 71.3%)
#Total number of single cut vias = 85264 ( 28.7%)
#Up-Via Summary (total 296878):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             81785 ( 63.6%)     46817 ( 36.4%)     128602
# M2              2880 (  2.5%)    110950 ( 97.5%)     113830
# M3               443 (  1.3%)     34374 ( 98.7%)      34817
# M4                64 (  0.5%)     12929 ( 99.5%)      12993
# M5                37 (  0.7%)      5447 ( 99.3%)       5484
# M6                36 (  5.8%)       583 ( 94.2%)        619
# M7                19 (  3.6%)       514 ( 96.4%)        533
#-----------------------------------------------------------
#                85264 ( 28.7%)    211614 ( 71.3%)     296878 
#
#detailRoute Statistics:
#Cpu time = 00:09:10
#Elapsed time = 00:01:33
#Increased memory = -3.89 (MB)
#Total memory = 3455.82 (MB)
#Peak memory = 4075.72 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:10:24
#Elapsed time = 00:02:34
#Increased memory = 62.50 (MB)
#Total memory = 3370.83 (MB)
#Peak memory = 4075.72 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 01:52:12 2023
#
% End globalDetailRoute (date=03/23 01:52:12, total cpu=0:10:24, real=0:02:35, peak res=4075.7M, current mem=3336.5M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:12:27, elapsed time = 00:03:06, memory = 3293.09 (MB), peak = 4075.72 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/23 01:52:12, total cpu=0:12:27, real=0:03:05, peak res=4075.7M, current mem=3293.1M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=69017 and nets=41513 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/dualcore_21038_7h7hJf.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4186.8M)
Extracted 10.0004% (CPU Time= 0:00:01.7  MEM= 4238.6M)
Extracted 20.0004% (CPU Time= 0:00:02.1  MEM= 4238.6M)
Extracted 30.0004% (CPU Time= 0:00:02.4  MEM= 4238.6M)
Extracted 40.0004% (CPU Time= 0:00:02.8  MEM= 4238.6M)
Extracted 50.0003% (CPU Time= 0:00:03.5  MEM= 4242.6M)
Extracted 60.0003% (CPU Time= 0:00:04.4  MEM= 4242.6M)
Extracted 70.0003% (CPU Time= 0:00:06.1  MEM= 4242.6M)
Extracted 80.0003% (CPU Time= 0:00:06.6  MEM= 4242.6M)
Extracted 90.0003% (CPU Time= 0:00:07.2  MEM= 4242.6M)
Extracted 100% (CPU Time= 0:00:08.8  MEM= 4242.6M)
Number of Extracted Resistors     : 779348
Number of Extracted Ground Cap.   : 768441
Number of Extracted Coupling Cap. : 1435268
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4226.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.2  Real Time: 0:00:12.0  MEM: 4226.578M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3293.9M, totSessionCpu=2:40:20 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=4231.1 CPU=0:00:00.3 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4292.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4324.7M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 01:52:32 (2023-Mar-23 08:52:32 GMT)
2023-Mar-23 01:52:32 (2023-Mar-23 08:52:32 GMT): 10%
2023-Mar-23 01:52:32 (2023-Mar-23 08:52:32 GMT): 20%
2023-Mar-23 01:52:32 (2023-Mar-23 08:52:32 GMT): 30%
2023-Mar-23 01:52:32 (2023-Mar-23 08:52:32 GMT): 40%
2023-Mar-23 01:52:32 (2023-Mar-23 08:52:32 GMT): 50%
2023-Mar-23 01:52:32 (2023-Mar-23 08:52:32 GMT): 60%
2023-Mar-23 01:52:32 (2023-Mar-23 08:52:32 GMT): 70%
2023-Mar-23 01:52:32 (2023-Mar-23 08:52:32 GMT): 80%
2023-Mar-23 01:52:32 (2023-Mar-23 08:52:32 GMT): 90%

Finished Levelizing
2023-Mar-23 01:52:32 (2023-Mar-23 08:52:32 GMT)

Starting Activity Propagation
2023-Mar-23 01:52:32 (2023-Mar-23 08:52:32 GMT)
2023-Mar-23 01:52:33 (2023-Mar-23 08:52:33 GMT): 10%
2023-Mar-23 01:52:33 (2023-Mar-23 08:52:33 GMT): 20%

Finished Activity Propagation
2023-Mar-23 01:52:34 (2023-Mar-23 08:52:34 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:20, real = 0:00:12, mem = 3616.9M, totSessionCpu=2:40:40 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4519.2M, init mem=4519.2M)
*info: Placed = 69017          (Fixed = 448)
*info: Unplaced = 0           
Placement Density:97.02%(268543/276781)
Placement Density (including fixed std cells):97.02%(268543/276781)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=4516.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39485

Instance distribution across the VT partitions:

 LVT : inst = 12189 (30.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 12189 (30.9%)

 HVT : inst = 27296 (69.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27296 (69.1%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=69017 and nets=41513 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/dualcore_21038_7h7hJf.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4511.2M)
Extracted 10.0004% (CPU Time= 0:00:01.8  MEM= 4579.0M)
Extracted 20.0004% (CPU Time= 0:00:02.2  MEM= 4579.0M)
Extracted 30.0004% (CPU Time= 0:00:02.5  MEM= 4579.0M)
Extracted 40.0004% (CPU Time= 0:00:02.9  MEM= 4579.0M)
Extracted 50.0003% (CPU Time= 0:00:03.6  MEM= 4583.0M)
Extracted 60.0003% (CPU Time= 0:00:04.5  MEM= 4583.0M)
Extracted 70.0003% (CPU Time= 0:00:06.2  MEM= 4583.0M)
Extracted 80.0003% (CPU Time= 0:00:06.7  MEM= 4583.0M)
Extracted 90.0003% (CPU Time= 0:00:07.2  MEM= 4583.0M)
Extracted 100% (CPU Time= 0:00:08.7  MEM= 4583.0M)
Number of Extracted Resistors     : 779348
Number of Extracted Ground Cap.   : 768441
Number of Extracted Coupling Cap. : 1435268
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4551.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.1  Real Time: 0:00:11.0  MEM: 4550.996M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41784. 
Total number of fetched objects 41784
End delay calculation. (MEM=312.988 CPU=0:00:07.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=229.91 CPU=0:00:09.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:03.0 totSessionCpu=0:00:54.6 mem=197.9M)
Done building cte hold timing graph (HoldAware) cpu=0:00:14.6 real=0:00:04.0 totSessionCpu=0:00:54.6 mem=197.9M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:16.0/0:00:05.3 (3.0), mem = 228.4M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4636.83)
Total number of fetched objects 41784
AAE_INFO-618: Total number of nets in the design is 41513,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5093.99 CPU=0:00:14.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5010.91 CPU=0:00:16.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4978.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5010.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4636.03)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41784. 
Total number of fetched objects 41784
AAE_INFO-618: Total number of nets in the design is 41513,  23.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=4909.28 CPU=0:00:08.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4909.28 CPU=0:00:08.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:33.4 real=0:00:08.0 totSessionCpu=2:41:44 mem=4909.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=4909.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=4909.3M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=4917.3M
** Profile ** DRVs :  cpu=0:00:01.0, mem=4939.8M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.324  | -1.115  | -1.324  | -1.086  |
|           TNS (ns):|-202.409 |-174.107 | -8.015  | -20.287 |
|    Violating Paths:|  1477   |  1417   |   30    |   30    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.035   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.549%
       (97.024% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:00:41, mem = 3879.4M, totSessionCpu=2:41:46 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       554 (unrouted=0, trialRouted=0, noStatus=0, routed=554, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 40959 (unrouted=117, trialRouted=0, noStatus=0, routed=40842, fixed=0, [crossesIlmBoundary=0, tooFewTerms=117, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 552 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 276780.960um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    CKAN2D1          2           library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5252
      Delay constrained sinks:     5252
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5020
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5252 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        495     [min=1, max=514, avg=71, sd=62, total=35358]
       0          1         49     [min=1, max=487, avg=88, sd=112, total=4309]
       1          1         10     [min=5, max=295, avg=118, sd=108, total=1183]
    ----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.7 real=0:00:01.7)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=206, i=10, icg=334, nicg=0, l=2, total=552
    cell areas       : b=1164.600um^2, i=79.200um^2, icg=2785.680um^2, nicg=0.000um^2, l=4.320um^2, total=4033.800um^2
    cell capacitance : b=0.649pF, i=0.163pF, icg=0.646pF, nicg=0.000pF, l=0.001pF, total=1.460pF
    sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.317pF, leaf=12.299pF, total=13.616pF
    wire lengths     : top=0.000um, trunk=8903.600um, leaf=79809.150um, total=88712.750um
    hp wire lengths  : top=0.000um, trunk=6765.400um, leaf=33328.200um, total=40093.600um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=105, worst=[0.038ns, 0.034ns, 0.034ns, 0.029ns, 0.029ns, 0.028ns, 0.026ns, 0.025ns, 0.025ns, 0.022ns, ...]} avg=0.009ns sd=0.009ns sum=0.924ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=172 avg=0.045ns sd=0.024ns min=0.009ns max=0.105ns {127 <= 0.063ns, 34 <= 0.084ns, 8 <= 0.094ns, 1 <= 0.100ns, 2 <= 0.105ns}
    Leaf  : target=0.105ns count=382 avg=0.096ns sd=0.016ns min=0.027ns max=0.143ns {9 <= 0.063ns, 72 <= 0.084ns, 92 <= 0.094ns, 50 <= 0.100ns, 54 <= 0.105ns} {53 <= 0.110ns, 21 <= 0.115ns, 20 <= 0.126ns, 11 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 1 CKBD16: 29 BUFFD12: 9 CKBD12: 59 CKBD8: 24 CKBD6: 5 BUFFD4: 4 CKBD4: 4 CKBD3: 16 BUFFD2: 1 CKBD2: 24 BUFFD1: 6 CKBD1: 8 BUFFD0: 2 CKBD0: 14 
     Invs: INVD16: 2 CKND16: 8 
     ICGs: CKLNQD16: 8 CKLNQD12: 9 CKLNQD8: 81 CKLNQD6: 21 CKLNQD4: 11 CKLNQD3: 59 CKLNQD2: 89 CKLNQD1: 56 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.401, max=1.505, avg=0.530, sd=0.137], skew [1.104 vs 0.057*], 48.7% {0.402, 0.459} (wid=0.038 ws=0.024) (gid=1.468 gs=1.086)
    skew_group clk2/CON: insertion delay [min=0.351, max=0.563, avg=0.422, sd=0.028], skew [0.211 vs 0.057*], 85.4% {0.391, 0.448} (wid=0.040 ws=0.033) (gid=0.547 gs=0.216)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
  Fixing DRVs...
  Fixing clock tree DRVs: ...Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 554, tested: 554, violation detected: 105, violation ignored (due to small violation): 0, cannot run: 0, attempted: 105, unsuccessful: 0, sized: 89
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
  ---------------------------------------------------------------------------------------------------------------------------
  top                0                    0                   0            0                    0                   0
  trunk              0                    0                   0            0                    0                   0
  leaf             105 [100.0%]          89 (84.8%)           0            0                   89 (84.8%)          16 (15.2%)
  ---------------------------------------------------------------------------------------------------------------------------
  Total            105 [100.0%]          89 (84.8%)           0            0                   89 (84.8%)          16 (15.2%)
  ---------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 89, Downsized: 0, Sized but same area: 0, Unchanged: 16, Area change: 129.960um^2 (3.222%)
  Max. move: 1.800um(core2_inst/ofifo_inst/col_idx_0__fifo_instance/clk_gate_q4_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f43df5b0c50, uid:A6e966, a CKLNQD2 at (178.600,299.800) in powerdomain auto-default in usermodule module core2_inst/ofifo_inst/col_idx_0__fifo_instance/clk_gate_q4_reg in clock tree clk2} and 69 others), Min. move: 0.000um, Avg. move: 0.223um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=206, i=10, icg=334, nicg=0, l=2, total=552
    cell areas       : b=1185.480um^2, i=79.200um^2, icg=2894.760um^2, nicg=0.000um^2, l=4.320um^2, total=4163.760um^2
    cell capacitance : b=0.661pF, i=0.163pF, icg=0.652pF, nicg=0.000pF, l=0.001pF, total=1.478pF
    sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.317pF, leaf=12.299pF, total=13.616pF
    wire lengths     : top=0.000um, trunk=8903.600um, leaf=79809.150um, total=88712.750um
    hp wire lengths  : top=0.000um, trunk=6764.200um, leaf=33328.600um, total=40092.800um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=16, worst=[0.015ns, 0.013ns, 0.013ns, 0.010ns, 0.010ns, 0.009ns, 0.008ns, 0.007ns, 0.004ns, 0.003ns, ...]} avg=0.006ns sd=0.005ns sum=0.103ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=172 avg=0.045ns sd=0.024ns min=0.009ns max=0.105ns {127 <= 0.063ns, 34 <= 0.084ns, 7 <= 0.094ns, 1 <= 0.100ns, 3 <= 0.105ns}
    Leaf  : target=0.105ns count=382 avg=0.089ns sd=0.013ns min=0.027ns max=0.120ns {11 <= 0.063ns, 105 <= 0.084ns, 116 <= 0.094ns, 73 <= 0.100ns, 61 <= 0.105ns} {8 <= 0.110ns, 5 <= 0.115ns, 3 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 1 CKBD16: 29 BUFFD12: 9 CKBD12: 68 CKBD8: 15 CKBD6: 5 BUFFD4: 4 CKBD4: 6 CKBD3: 14 BUFFD2: 1 CKBD2: 24 BUFFD1: 6 CKBD1: 8 BUFFD0: 2 CKBD0: 14 
     Invs: INVD16: 2 CKND16: 8 
     ICGs: CKLNQD16: 14 CKLNQD12: 30 CKLNQD8: 69 CKLNQD6: 8 CKLNQD4: 14 CKLNQD3: 90 CKLNQD2: 56 CKLNQD1: 53 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.403, max=1.505, avg=0.530, sd=0.137], skew [1.103 vs 0.057*], 46.7% {0.413, 0.470} (wid=0.038 ws=0.024) (gid=1.468 gs=1.085)
    skew_group clk2/CON: insertion delay [min=0.351, max=0.563, avg=0.423, sd=0.029], skew [0.211 vs 0.057*], 86.1% {0.388, 0.446} (wid=0.040 ws=0.033) (gid=0.547 gs=0.216)
  Fixing DRVs done. (took cpu=0:00:03.7 real=0:00:03.7)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
  Set dirty flag on 139 insts, 460 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=206, i=10, icg=334, nicg=0, l=2, total=552
    cell areas       : b=1185.480um^2, i=79.200um^2, icg=2894.760um^2, nicg=0.000um^2, l=4.320um^2, total=4163.760um^2
    cell capacitance : b=0.661pF, i=0.163pF, icg=0.652pF, nicg=0.000pF, l=0.001pF, total=1.478pF
    sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.317pF, leaf=12.299pF, total=13.616pF
    wire lengths     : top=0.000um, trunk=8903.600um, leaf=79809.150um, total=88712.750um
    hp wire lengths  : top=0.000um, trunk=6764.200um, leaf=33328.600um, total=40092.800um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=16, worst=[0.015ns, 0.013ns, 0.013ns, 0.010ns, 0.010ns, 0.009ns, 0.008ns, 0.007ns, 0.004ns, 0.003ns, ...]} avg=0.006ns sd=0.005ns sum=0.103ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=172 avg=0.045ns sd=0.024ns min=0.009ns max=0.105ns {127 <= 0.063ns, 34 <= 0.084ns, 7 <= 0.094ns, 1 <= 0.100ns, 3 <= 0.105ns}
    Leaf  : target=0.105ns count=382 avg=0.089ns sd=0.013ns min=0.027ns max=0.120ns {11 <= 0.063ns, 105 <= 0.084ns, 116 <= 0.094ns, 73 <= 0.100ns, 61 <= 0.105ns} {8 <= 0.110ns, 5 <= 0.115ns, 3 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 1 CKBD16: 29 BUFFD12: 9 CKBD12: 68 CKBD8: 15 CKBD6: 5 BUFFD4: 4 CKBD4: 6 CKBD3: 14 BUFFD2: 1 CKBD2: 24 BUFFD1: 6 CKBD1: 8 BUFFD0: 2 CKBD0: 14 
     Invs: INVD16: 2 CKND16: 8 
     ICGs: CKLNQD16: 14 CKLNQD12: 30 CKLNQD8: 69 CKLNQD6: 8 CKLNQD4: 14 CKLNQD3: 90 CKLNQD2: 56 CKLNQD1: 53 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.403, max=1.505, avg=0.530, sd=0.137], skew [1.103 vs 0.057*], 46.7% {0.413, 0.470} (wid=0.038 ws=0.024) (gid=1.468 gs=1.085)
    skew_group clk2/CON: insertion delay [min=0.351, max=0.563, avg=0.423, sd=0.029], skew [0.211 vs 0.057*], 86.1% {0.388, 0.446} (wid=0.040 ws=0.033) (gid=0.547 gs=0.216)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       554 (unrouted=0, trialRouted=0, noStatus=0, routed=554, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 40959 (unrouted=117, trialRouted=0, noStatus=0, routed=40842, fixed=0, [crossesIlmBoundary=0, tooFewTerms=117, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:12.5 real=0:00:09.0)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 4655.72M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 554 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:42:04.8/0:48:24.9 (3.3), mem = 4655.7M
(I,S,L,T): WC_VIEW: 49.8838, 41.5578, 1.94379, 93.3853
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    26|    -0.01|     5|     5|    -0.04|     0|     0|     0|     0|     0|     0|    -1.32|  -201.50|       0|       0|       0|  97.07|          |         |
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -1.32|  -201.47|       6|       0|       0|  97.07| 0:00:00.0|  5266.7M|
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -1.32|  -201.47|       0|       0|       0|  97.07| 0:00:00.0|  5266.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 554 constrained nets 
Layer 7 has 83 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:02.0 mem=5266.7M) ***

(I,S,L,T): WC_VIEW: 49.8821, 41.5598, 1.94393, 93.3858
*** DrvOpt [finish] : cpu/real = 0:00:10.4/0:00:08.6 (1.2), totSession cpu/real = 2:42:15.2/0:48:33.6 (3.3), mem = 5057.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:42:15 mem=5057.3M) ***
Move report: Detail placement moves 9765 insts, mean move: 0.83 um, max move: 8.80 um
	Max move on inst (core2_inst/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U153): (423.80, 323.20) --> (429.00, 326.80)
	Runtime: CPU: 0:00:04.7 REAL: 0:00:03.0 MEM: 5057.3MB
Summary Report:
Instances move: 6455 (out of 39132 movable)
Instances flipped: 0
Mean displacement: 0.85 um
Max displacement: 8.80 um (Instance: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/mac_8in_instance/U153) (423.8, 323.2) -> (429, 326.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Runtime: CPU: 0:00:04.9 REAL: 0:00:03.0 MEM: 5057.3MB
*** Finished refinePlace (2:42:20 mem=5057.3M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:02:01, real = 0:01:05, mem = 4066.0M, totSessionCpu=2:42:21 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:16, Mem = 4731.30M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=4731.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=4731.3M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=4810.7M
** Profile ** DRVs :  cpu=0:00:00.9, mem=4809.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.27min real=0.22min mem=4731.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.324  | -1.115  | -1.324  | -1.086  |
|           TNS (ns):|-201.473 |-173.263 | -7.929  | -20.281 |
|    Violating Paths:|  1449   |  1388   |   30    |   31    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.600%
       (97.074% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4809.2M
**optDesign ... cpu = 0:02:03, real = 0:01:06, mem = 4055.8M, totSessionCpu=2:42:22 **
*** Timing NOT met, worst failing slack is -1.324
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 554 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:42:23.7/0:48:39.0 (3.3), mem = 4719.7M
(I,S,L,T): WC_VIEW: 49.8821, 41.5598, 1.94393, 93.3858
*info: 554 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.324 TNS Slack -201.472 Density 97.07
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.086| -20.281|
|reg2cgate |-1.324|  -7.929|
|reg2reg   |-1.115|-173.261|
|HEPG      |-1.324|-181.190|
|All Paths |-1.324|-201.472|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.324|   -1.324|-181.190| -201.472|    97.07%|   0:00:01.0| 4930.6M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.324|   -1.324|-181.190| -201.472|    97.07%|   0:00:01.0| 5111.6M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=5111.6M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.115|   -1.324|-173.261| -201.472|    97.07%|   0:00:01.0| 5111.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.098|   -1.324|-172.864| -201.075|    97.07%|   0:00:00.0| 5321.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.063|   -1.324|-172.364| -200.574|    97.07%|   0:00:01.0| 5336.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.049|   -1.324|-172.301| -200.512|    97.07%|   0:00:00.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.041|   -1.324|-172.250| -200.461|    97.07%|   0:00:00.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.031|   -1.324|-171.972| -200.183|    97.07%|   0:00:00.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.020|   -1.324|-171.638| -199.849|    97.08%|   0:00:01.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.012|   -1.324|-171.591| -199.801|    97.08%|   0:00:00.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.004|   -1.324|-171.242| -199.452|    97.08%|   0:00:01.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.994|   -1.324|-170.911| -199.122|    97.08%|   0:00:00.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.992|   -1.324|-170.697| -198.908|    97.08%|   0:00:00.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.984|   -1.324|-170.762| -198.973|    97.08%|   0:00:00.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.983|   -1.324|-170.701| -198.911|    97.08%|   0:00:00.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.976|   -1.324|-170.652| -198.862|    97.08%|   0:00:00.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.976|   -1.324|-170.519| -198.730|    97.08%|   0:00:01.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.972|   -1.324|-170.493| -198.703|    97.08%|   0:00:00.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.972|   -1.324|-170.484| -198.695|    97.08%|   0:00:00.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.972|   -1.324|-170.457| -198.667|    97.08%|   0:00:00.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.972|   -1.324|-170.449| -198.659|    97.08%|   0:00:00.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.972|   -1.324|-170.427| -198.638|    97.09%|   0:00:00.0| 5339.8M|        NA|       NA| NA                                                 |
|  -0.972|   -1.324|-170.427| -198.638|    97.09%|   0:00:00.0| 5339.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.8 real=0:00:06.0 mem=5339.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.086|   -1.324| -20.281| -198.638|    97.09%|   0:00:00.0| 5339.8M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.038|   -1.324| -20.012| -198.368|    97.09%|   0:00:01.0| 5339.8M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.038|   -1.324| -19.992| -198.348|    97.10%|   0:00:00.0| 5339.8M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.038|   -1.324| -19.991| -198.348|    97.10%|   0:00:00.0| 5339.8M|   WC_VIEW|  default| psum_norm_2[0]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:01.0 mem=5339.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.1 real=0:00:09.0 mem=5339.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.038| -19.991|
|reg2cgate |-1.324|  -7.929|
|reg2reg   |-0.972|-170.427|
|HEPG      |-1.324|-178.356|
|All Paths |-1.324|-198.348|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -1.324 TNS Slack -198.348 Density 97.10
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 137 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.038| -20.009|
|reg2cgate |-1.324|  -7.991|
|reg2reg   |-0.973|-170.874|
|HEPG      |-1.324|-178.865|
|All Paths |-1.324|-198.873|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 554 constrained nets 
Layer 7 has 83 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:17.4 real=0:00:10.0 mem=5339.8M) ***
(I,S,L,T): WC_VIEW: 49.9064, 41.575, 1.94518, 93.4265
*** SetupOpt [finish] : cpu/real = 0:00:30.0/0:00:22.2 (1.3), totSession cpu/real = 2:42:53.7/0:49:01.2 (3.3), mem = 5130.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:42:54 mem=5130.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 5130.3MB
Summary Report:
Instances move: 0 (out of 39149 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5130.3MB
*** Finished refinePlace (2:42:57 mem=5130.3M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 554 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:42:57.8/0:49:04.0 (3.3), mem = 4786.3M
(I,S,L,T): WC_VIEW: 49.9064, 41.575, 1.94518, 93.4265
*info: 554 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.324 TNS Slack -198.873 Density 97.10
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.038| -20.009|
|reg2cgate |-1.324|  -7.991|
|reg2reg   |-0.973|-170.874|
|HEPG      |-1.324|-178.865|
|All Paths |-1.324|-198.873|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.324|   -1.324|-178.865| -198.873|    97.10%|   0:00:00.0| 5001.8M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.324|   -1.324|-178.606| -198.614|    97.10%|   0:00:01.0| 5331.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.324|   -1.324|-178.305| -198.314|    97.10%|   0:00:01.0| 5335.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.324|   -1.324|-178.296| -198.305|    97.10%|   0:00:00.0| 5335.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.324|   -1.324|-178.213| -198.221|    97.11%|   0:00:00.0| 5335.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.324|   -1.324|-178.123| -198.131|    97.11%|   0:00:00.0| 5335.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.324|   -1.324|-177.973| -197.981|    97.12%|   0:00:00.0| 5338.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.324|   -1.324|-177.804| -197.812|    97.12%|   0:00:01.0| 5340.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.324|   -1.324|-177.746| -197.754|    97.12%|   0:00:00.0| 5341.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-177.717| -197.726|    97.13%|   0:00:00.0| 5341.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-177.690| -197.698|    97.13%|   0:00:00.0| 5341.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-177.663| -197.671|    97.13%|   0:00:00.0| 5341.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-177.544| -197.552|    97.13%|   0:00:01.0| 5341.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-177.403| -197.412|    97.14%|   0:00:00.0| 5341.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-177.165| -197.173|    97.14%|   0:00:00.0| 5341.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-177.159| -197.167|    97.14%|   0:00:00.0| 5341.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-177.147| -197.156|    97.15%|   0:00:01.0| 5341.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-177.083| -197.091|    97.15%|   0:00:00.0| 5341.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-177.028| -197.037|    97.15%|   0:00:00.0| 5341.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-176.966| -196.975|    97.16%|   0:00:00.0| 5341.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-176.904| -196.912|    97.16%|   0:00:01.0| 5341.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-176.866| -196.874|    97.16%|   0:00:00.0| 5341.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 3 and inserted 22 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.324|   -1.324|-165.485| -185.494|    97.16%|   0:00:09.0| 5406.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-165.419| -185.427|    97.16%|   0:00:00.0| 5406.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-165.413| -185.422|    97.16%|   0:00:00.0| 5406.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-165.291| -185.299|    97.17%|   0:00:01.0| 5406.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.324|   -1.324|-165.282| -185.290|    97.17%|   0:00:00.0| 5406.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.324|   -1.324|-165.254| -185.263|    97.17%|   0:00:01.0| 5444.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.324|   -1.324|-165.228| -185.236|    97.17%|   0:00:00.0| 5444.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.324|   -1.324|-165.162| -185.170|    97.17%|   0:00:00.0| 5444.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.324|   -1.324|-165.129| -185.138|    97.17%|   0:00:00.0| 5444.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.324|   -1.324|-165.100| -185.109|    97.17%|   0:00:00.0| 5444.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.324|   -1.324|-165.064| -185.073|    97.17%|   0:00:00.0| 5444.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.324|   -1.324|-165.013| -185.021|    97.17%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.324|   -1.324|-164.997| -185.005|    97.17%|   0:00:01.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.324|   -1.324|-164.981| -184.989|    97.17%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.324|   -1.324|-164.980| -184.989|    97.17%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.324|   -1.324|-164.903| -184.912|    97.18%|   0:00:01.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.324|   -1.324|-164.872| -184.880|    97.18%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.324|   -1.324|-164.856| -184.865|    97.18%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.324|   -1.324|-164.852| -184.860|    97.18%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.324|   -1.324|-164.834| -184.843|    97.19%|   0:00:01.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_5_/D                          |
|  -1.324|   -1.324|-164.817| -184.825|    97.19%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.324|   -1.324|-164.811| -184.820|    97.19%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.324|   -1.324|-164.771| -184.780|    97.19%|   0:00:01.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.324|   -1.324|-164.764| -184.772|    97.20%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.324|   -1.324|-164.754| -184.763|    97.20%|   0:00:00.0| 5463.4M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.324|   -1.324|-164.769| -184.777|    97.20%|   0:00:01.0| 5463.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.324|   -1.324|-164.760| -184.769|    97.20%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.324|   -1.324|-164.758| -184.766|    97.20%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.324|   -1.324|-164.487| -184.495|    97.21%|   0:00:01.0| 5463.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.324|   -1.324|-164.277| -184.286|    97.21%|   0:00:00.0| 5463.4M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_7__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_rd_ptr_reg/latch/E                           |
|  -1.324|   -1.324|-163.632| -183.641|    97.21%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.324|   -1.324|-163.632| -183.641|    97.21%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/cnt_q_reg_3_/D                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.324|   -1.324|-162.458| -182.467|    97.21%|   0:00:06.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.324|   -1.324|-161.857| -181.865|    97.21%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.324|   -1.324|-161.711| -181.719|    97.21%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.324|   -1.324|-161.642| -181.651|    97.21%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.324|   -1.324|-161.538| -181.546|    97.21%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_7_/D                          |
|  -1.324|   -1.324|-160.832| -180.840|    97.21%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.324|   -1.324|-160.654| -180.662|    97.21%|   0:00:01.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.324|   -1.324|-160.579| -180.588|    97.21%|   0:00:00.0| 5463.4M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_5__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_q7_reg/latch/E                               |
|  -1.324|   -1.324|-160.430| -180.439|    97.21%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.324|   -1.324|-160.208| -180.216|    97.21%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.324|   -1.324|-160.125| -180.133|    97.21%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.324|   -1.324|-159.912| -179.921|    97.21%|   0:00:01.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.324|   -1.324|-159.567| -179.576|    97.21%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_5_/D                          |
|  -1.324|   -1.324|-159.542| -179.550|    97.21%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.324|   -1.324|-159.535| -179.543|    97.22%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.324|   -1.324|-159.516| -179.524|    97.22%|   0:00:01.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.324|   -1.324|-159.513| -179.522|    97.22%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.324|   -1.324|-159.377| -179.386|    97.22%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.324|   -1.324|-159.368| -179.376|    97.22%|   0:00:01.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.324|   -1.324|-159.361| -179.370|    97.22%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.324|   -1.324|-159.344| -179.352|    97.22%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.324|   -1.324|-159.301| -179.310|    97.22%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_4_/D                          |
|  -1.324|   -1.324|-159.253| -179.262|    97.23%|   0:00:01.0| 5463.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__5__3_/D               |
|  -1.324|   -1.324|-159.215| -179.223|    97.23%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -1.324|   -1.324|-159.170| -179.178|    97.23%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.324|   -1.324|-159.056| -179.065|    97.23%|   0:00:01.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_4_/D                          |
|  -1.324|   -1.324|-159.032| -179.040|    97.23%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_4_/D                          |
|  -1.324|   -1.324|-159.018| -179.026|    97.23%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__5__2_/D               |
|  -1.324|   -1.324|-158.912| -178.921|    97.23%|   0:00:01.0| 5463.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__2_/D               |
|  -1.324|   -1.324|-158.840| -178.849|    97.23%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__7__2_/D               |
|  -1.324|   -1.324|-158.755| -178.763|    97.23%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__4__0_/D               |
|  -1.324|   -1.324|-158.697| -178.705|    97.23%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__5_/D               |
|  -1.324|   -1.324|-158.421| -178.430|    97.23%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -1.324|   -1.324|-158.398| -178.406|    97.23%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -1.324|   -1.324|-158.304| -178.312|    97.23%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_4_/D                          |
|  -1.324|   -1.324|-158.262| -178.270|    97.23%|   0:00:00.0| 5463.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.324|   -1.324|-158.155| -178.164|    97.23%|   0:00:01.0| 5471.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l1_reg_5_/D                           |
|  -1.324|   -1.324|-157.971| -177.979|    97.23%|   0:00:00.0| 5471.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__5_/D               |
|  -1.324|   -1.324|-157.767| -177.776|    97.23%|   0:00:00.0| 5471.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.324|   -1.324|-157.751| -177.759|    97.23%|   0:00:00.0| 5471.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product2_reg_reg_6_/D                          |
|  -1.324|   -1.324|-157.636| -177.644|    97.23%|   0:00:01.0| 5471.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_6_/D                           |
|  -1.324|   -1.324|-157.635| -177.644|    97.23%|   0:00:00.0| 5471.4M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_6_/D                           |
|  -1.324|   -1.324|-157.365| -177.374|    97.23%|   0:00:00.0| 5471.4M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_9_/D                           |
|  -1.324|   -1.324|-157.305| -177.314|    97.23%|   0:00:00.0| 5471.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.324|   -1.324|-157.141| -177.150|    97.24%|   0:00:01.0| 5471.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.324|   -1.324|-156.977| -176.986|    97.24%|   0:00:00.0| 5471.4M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.324|   -1.324|-156.977| -176.986|    97.24%|   0:00:00.0| 5471.4M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:20 real=0:00:42.0 mem=5471.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.038|   -1.324| -20.009| -176.986|    97.24%|   0:00:01.0| 5471.4M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.038|   -1.324| -19.987| -176.965|    97.24%|   0:00:00.0| 5471.4M|   WC_VIEW|  default| psum_norm_2[0]                                     |
|  -1.038|   -1.324| -19.977| -176.955|    97.24%|   0:00:00.0| 5471.4M|   WC_VIEW|  default| psum_norm_2[3]                                     |
|  -1.038|   -1.324| -19.960| -176.938|    97.24%|   0:00:00.0| 5471.4M|   WC_VIEW|  default| psum_norm_1[3]                                     |
|  -1.038|   -1.324| -19.711| -176.688|    97.25%|   0:00:00.0| 5471.4M|   WC_VIEW|  default| psum_norm_2[7]                                     |
|  -1.038|   -1.324| -19.593| -176.570|    97.25%|   0:00:00.0| 5471.4M|   WC_VIEW|  default| psum_norm_2[7]                                     |
|  -1.038|   -1.324| -19.593| -176.570|    97.25%|   0:00:00.0| 5471.4M|   WC_VIEW|  default| out_core1[75]                                      |
|  -1.038|   -1.324| -19.593| -176.570|    97.25%|   0:00:00.0| 5471.4M|   WC_VIEW|  default| psum_norm_2[0]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:01.0 mem=5471.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:21 real=0:00:43.0 mem=5471.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.038| -19.593|
|reg2cgate |-1.324|  -7.960|
|reg2reg   |-0.926|-149.017|
|HEPG      |-1.324|-156.977|
|All Paths |-1.324|-176.570|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -1.324 TNS Slack -176.570 Density 97.25
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 584 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.038| -19.593|
|reg2cgate |-1.324|  -8.020|
|reg2reg   |-0.932|-149.588|
|HEPG      |-1.324|-157.608|
|All Paths |-1.324|-177.200|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 578 constrained nets 
Layer 7 has 84 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:23 real=0:00:45.0 mem=5471.4M) ***
(I,S,L,T): WC_VIEW: 50.139, 41.7202, 1.95337, 93.8126
*** SetupOpt [finish] : cpu/real = 0:01:34.9/0:00:56.2 (1.7), totSession cpu/real = 2:44:32.7/0:50:00.2 (3.3), mem = 5262.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:44:33 mem=5262.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 5262.0MB
Summary Report:
Instances move: 0 (out of 39331 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5262.0MB
*** Finished refinePlace (2:44:36 mem=5262.0M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:04:17, real = 0:02:31, mem = 4142.9M, totSessionCpu=2:44:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=4850.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=4850.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=4929.4M
** Profile ** DRVs :  cpu=0:00:00.8, mem=4927.9M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.324  | -0.932  | -1.324  | -1.038  |
|           TNS (ns):|-177.202 |-149.589 | -8.020  | -19.593 |
|    Violating Paths:|  1286   |  1225   |   30    |   31    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.791%
       (97.265% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.1, mem=4927.9M
Info: 578 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4188.04MB/6214.33MB/4524.29MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4188.04MB/6214.33MB/4524.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4188.04MB/6214.33MB/4524.29MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 01:54:57 (2023-Mar-23 08:54:57 GMT)
2023-Mar-23 01:54:57 (2023-Mar-23 08:54:57 GMT): 10%
2023-Mar-23 01:54:57 (2023-Mar-23 08:54:57 GMT): 20%
2023-Mar-23 01:54:57 (2023-Mar-23 08:54:57 GMT): 30%
2023-Mar-23 01:54:57 (2023-Mar-23 08:54:57 GMT): 40%
2023-Mar-23 01:54:57 (2023-Mar-23 08:54:57 GMT): 50%
2023-Mar-23 01:54:57 (2023-Mar-23 08:54:57 GMT): 60%
2023-Mar-23 01:54:57 (2023-Mar-23 08:54:57 GMT): 70%
2023-Mar-23 01:54:57 (2023-Mar-23 08:54:57 GMT): 80%
2023-Mar-23 01:54:57 (2023-Mar-23 08:54:57 GMT): 90%

Finished Levelizing
2023-Mar-23 01:54:58 (2023-Mar-23 08:54:58 GMT)

Starting Activity Propagation
2023-Mar-23 01:54:58 (2023-Mar-23 08:54:58 GMT)
2023-Mar-23 01:54:58 (2023-Mar-23 08:54:58 GMT): 10%
2023-Mar-23 01:54:58 (2023-Mar-23 08:54:58 GMT): 20%

Finished Activity Propagation
2023-Mar-23 01:54:59 (2023-Mar-23 08:54:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4189.58MB/6214.33MB/4524.29MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 01:54:59 (2023-Mar-23 08:54:59 GMT)
2023-Mar-23 01:55:00 (2023-Mar-23 08:55:00 GMT): 10%
2023-Mar-23 01:55:00 (2023-Mar-23 08:55:00 GMT): 20%
2023-Mar-23 01:55:00 (2023-Mar-23 08:55:00 GMT): 30%
2023-Mar-23 01:55:00 (2023-Mar-23 08:55:00 GMT): 40%
2023-Mar-23 01:55:00 (2023-Mar-23 08:55:00 GMT): 50%
2023-Mar-23 01:55:00 (2023-Mar-23 08:55:00 GMT): 60%
2023-Mar-23 01:55:00 (2023-Mar-23 08:55:00 GMT): 70%
2023-Mar-23 01:55:00 (2023-Mar-23 08:55:00 GMT): 80%
2023-Mar-23 01:55:00 (2023-Mar-23 08:55:00 GMT): 90%

Finished Calculating power
2023-Mar-23 01:55:00 (2023-Mar-23 08:55:00 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4193.84MB/6263.10MB/4524.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4193.84MB/6263.10MB/4524.29MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=4193.84MB/6263.10MB/4524.29MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4193.84MB/6263.10MB/4524.29MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 01:55:00 (2023-Mar-23 08:55:00 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.03649798 	   51.9656%
Total Switching Power:      45.10359932 	   45.9247%
Total Leakage Power:         2.07194000 	    2.1097%
Total Power:                98.21203720
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.07       3.168      0.5789       26.82       27.31
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.095e-05
Physical-Only                          0           0      0.5955      0.5955      0.6063
Combinational                      25.39       38.55      0.8389       64.79       65.96
Clock (Combinational)              1.291       2.523     0.02812       3.842       3.912
Clock (Sequential)                 1.281      0.8611     0.03043       2.172       2.212
-----------------------------------------------------------------------------------------
Total                              51.04        45.1       2.072       98.21         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.04        45.1       2.072       98.21         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.089       1.561     0.02684       2.676       2.725
clk1                               1.483       1.823      0.0317       3.338       3.398
-----------------------------------------------------------------------------------------
Total                              2.572       3.384     0.05854       6.014       6.123
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:         FE_USKC4288_CTS_2 (CKBD16):           0.1322
*              Highest Leakage Power: normalizer_inst/FE_RC_594_0 (ND3D8):        0.0003019
*                Total Cap:      2.9934e-10 F
*                Total instances in design: 69220
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 29532
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4203.63MB/6263.10MB/4524.29MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:44:45.3/0:50:09.6 (3.3), mem = 5169.4M
(I,S,L,T): WC_VIEW: 50.1375, 41.7198, 1.95337, 93.8107
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.324  TNS Slack -177.200 Density 97.27
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.27%|        -|  -1.324|-177.200|   0:00:00.0| 5185.4M|
|    97.27%|        0|  -1.324|-177.200|   0:00:03.0| 5299.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.324  TNS Slack -177.200 Density 97.27
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 578 constrained nets 
Layer 7 has 84 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:13.0) (real = 0:00:06.0) **
(I,S,L,T): WC_VIEW: 50.1375, 41.7198, 1.95337, 93.8107
*** PowerOpt [finish] : cpu/real = 0:00:13.5/0:00:06.1 (2.2), totSession cpu/real = 2:44:58.8/0:50:15.7 (3.3), mem = 5299.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:44:59 mem=5299.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 5308.8MB
Summary Report:
Instances move: 0 (out of 39331 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.8 REAL: 0:00:02.0 MEM: 5308.8MB
*** Finished refinePlace (2:45:03 mem=5308.8M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:04:43, real = 0:02:47, mem = 4183.4M, totSessionCpu=2:45:03 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:00, mem=5264.80M, totSessionCpu=2:45:04).
**optDesign ... cpu = 0:04:45, real = 0:02:47, mem = 4183.7M, totSessionCpu=2:45:04 **

Using Power View: WC_VIEW.
Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4183.75MB/6551.19MB/4524.29MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 01:55:11 (2023-Mar-23 08:55:11 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.03649798 	   51.9656%
Total Switching Power:      45.10359932 	   45.9247%
Total Leakage Power:         2.07194000 	    2.1097%
Total Power:                98.21203720
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.07       3.168      0.5789       26.82       27.31
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.095e-05
Physical-Only                          0           0      0.5955      0.5955      0.6063
Combinational                      25.39       38.55      0.8389       64.79       65.96
Clock (Combinational)              1.291       2.523     0.02812       3.842       3.912
Clock (Sequential)                 1.281      0.8611     0.03043       2.172       2.212
-----------------------------------------------------------------------------------------
Total                              51.04        45.1       2.072       98.21         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.04        45.1       2.072       98.21         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.089       1.561     0.02684       2.676       2.725
clk1                               1.483       1.823      0.0317       3.338       3.398
-----------------------------------------------------------------------------------------
Total                              2.572       3.384     0.05854       6.014       6.123
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:         FE_USKC4288_CTS_2 (CKBD16):           0.1322
*              Highest Leakage Power: normalizer_inst/FE_RC_594_0 (ND3D8):        0.0003019
*                Total Cap:      2.9934e-10 F
*                Total instances in design: 69220
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 29532
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4215.71MB/6577.44MB/4524.29MB)

** Power Reclaim End WNS Slack -1.324  TNS Slack -177.200 
End: Power Optimization (cpu=0:00:20, real=0:00:11, mem=4902.59M, totSessionCpu=2:45:06).
**optDesign ... cpu = 0:04:46, real = 0:02:48, mem = 4148.5M, totSessionCpu=2:45:06 **
**ERROR: (IMPOPT-310):	Design density (97.27%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 984
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 984
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:45:08 mem=4906.1M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Multithreaded Timing Analysis is initialized with 8 threads

Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41987
AAE_INFO-618: Total number of nets in the design is 41716,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=109.527 CPU=0:00:13.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=109.527 CPU=0:00:14.9 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 77.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 109.5M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41987. 
Total number of fetched objects 41987
AAE_INFO-618: Total number of nets in the design is 41716,  10.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=28.8906 CPU=0:00:03.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=28.8906 CPU=0:00:04.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:26.3 real=0:00:07.0 totSessionCpu=0:01:23 mem=28.9M)
Done building cte hold timing graph (fixHold) cpu=0:00:29.4 real=0:00:08.0 totSessionCpu=0:01:23 mem=28.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=28.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=36.9M
Timing Data dump into file /tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/coe_eosdata_HKEwlb/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [55516 node(s), 73071 edge(s), 1 view(s)] (fixHold) cpu=0:00:33.1 real=0:00:10.0 totSessionCpu=0:01:27 mem=59.4M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:33.2/0:00:10.7 (3.1), mem = 59.4M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:31.2 real=0:00:11.0 totSessionCpu=2:45:39 mem=4906.1M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4906.1M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=4985.5M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/coe_eosdata_HKEwlb/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4985.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=4985.5M
** Profile ** DRVs :  cpu=0:00:00.8, mem=4984.0M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.324  | -0.932  | -1.324  | -1.038  |
|           TNS (ns):|-177.202 |-149.589 | -8.020  | -19.593 |
|    Violating Paths:|  1286   |  1225   |   30    |   31    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.319  | -0.319  |  0.121  |  0.000  |
|           TNS (ns):| -22.285 | -22.285 |  0.000  |  0.000  |
|    Violating Paths:|   277   |   277   |    0    |    0    |
|          All Paths:|  8407   |  8189   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.791%
       (97.265% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:05:22, real = 0:03:03, mem = 4151.9M, totSessionCpu=2:45:42 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:45:41.6/0:50:35.4 (3.3), mem = 4903.0M
(I,S,L,T): WC_VIEW: 50.1375, 41.7198, 1.95337, 93.8107
*info: Run optDesign holdfix with 8 threads.
Info: 578 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:36.4 real=0:00:16.0 totSessionCpu=2:45:44 mem=5122.0M density=97.265% ***
** Profile ** Start :  cpu=0:00:00.0, mem=5122.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=5122.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5199.4M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3188
      TNS :     -22.2842
      #VP :          277
  Density :      97.265%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:38.4 real=0:00:17.0 totSessionCpu=2:45:46 mem=5199.4M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.3188
      TNS :     -22.2842
      #VP :          277
  Density :      97.265%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:38.6 real=0:00:17.0 totSessionCpu=2:45:47 mem=5199.4M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=5199.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=5199.4M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5201.4M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 10271 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:39.9 real=0:00:18.0 totSessionCpu=2:45:48 mem=5199.4M density=97.265% ***


*** Finish Post Route Hold Fixing (cpu=0:00:39.9 real=0:00:18.0 totSessionCpu=2:45:48 mem=5199.4M density=97.265%) ***
(I,S,L,T): WC_VIEW: 50.1375, 41.7198, 1.95337, 93.8107
*** HoldOpt [finish] : cpu/real = 0:00:06.5/0:00:05.2 (1.2), totSession cpu/real = 2:45:48.1/0:50:40.6 (3.3), mem = 4988.5M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:05:29, real = 0:03:09, mem = 4156.6M, totSessionCpu=2:45:48 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=4907.98M, totSessionCpu=2:45:50).
**optDesign ... cpu = 0:05:31, real = 0:03:10, mem = 4162.1M, totSessionCpu=2:45:50 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -1.324 ns

Start Layer Assignment ...
WNS(-1.324ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 117 cadidates out of 41716.
Total Assign Layers on 0 Nets (cpu 0:00:02.4).
GigaOpt: setting up router preferences
        design wns: -1.3236
        slack threshold: 0.1264
GigaOpt: 34 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1234 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.324 ns

Start Layer Assignment ...
WNS(-1.324ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 125 cadidates out of 41716.
Total Assign Layers on 0 Nets (cpu 0:00:02.5).
GigaOpt: setting up router preferences
        design wns: -1.3236
        slack threshold: 0.1264
GigaOpt: 18 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1234 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5002.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=5002.8M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=5002.8M
** Profile ** DRVs :  cpu=0:00:00.8, mem=5002.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.324  | -0.932  | -1.324  | -1.038  |
|           TNS (ns):|-177.202 |-149.589 | -8.020  | -19.593 |
|    Violating Paths:|  1286   |  1225   |   30    |   31    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.791%
       (97.265% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5002.8M
**optDesign ... cpu = 0:05:39, real = 0:03:17, mem = 4094.4M, totSessionCpu=2:45:59 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 677
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 677

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 01:55:42 2023
#
#num needed restored net=0
#need_extraction net=0 (total=41716)
#Processed 19735 dirty instances, 983 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(10065 insts marked dirty, reset pre-exisiting dirty flag on 10243 insts, 12685 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 01:55:43 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41710 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3946.65 (MB), peak = 4524.36 (MB)
#Merging special wires: starts on Thu Mar 23 01:55:46 2023 with memory = 3947.20 (MB), peak = 4524.36 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.9 GB, peak:4.4 GB --1.16 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 325.32000 352.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 294.92000 352.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 260.67500 352.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 244.52000 352.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 296.27500 349.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 283.92000 349.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 247.12000 349.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 206.52000 349.31000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 306.87500 347.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 294.52000 347.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 253.52000 347.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 218.12000 347.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 209.32000 347.49000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 335.72000 338.51000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 255.52000 338.51000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 289.12000 334.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 253.72000 334.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 249.92000 334.91000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 248.12000 333.09000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 244.32000 333.09000 ) on M1 for NET core2_inst/mac_array_instance/CTS_7. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#12655 routed nets are extracted.
#    12254 (29.37%) extracted nets are partially routed.
#28916 routed net(s) are imported.
#28 (0.07%) nets are without wires.
#117 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 41716.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 01:55:48 2023
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = 15.61 (MB)
#Total memory = 3952.45 (MB)
#Peak memory = 4524.36 (MB)
#
#
#Start global routing on Thu Mar 23 01:55:48 2023
#
#
#Start global routing initialization on Thu Mar 23 01:55:48 2023
#
#Number of eco nets is 12278
#
#Start global routing data preparation on Thu Mar 23 01:55:48 2023
#
#Start routing resource analysis on Thu Mar 23 01:55:49 2023
#
#Routing resource analysis is done on Thu Mar 23 01:55:49 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    92.66%
#  M2             V        2649          84       33124     1.12%
#  M3             H        2727           0       33124     0.19%
#  M4             V        2159         574       33124     1.08%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2733           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17008       3.37%      264992    11.88%
#
#  630 nets (1.51%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 01:55:49 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3959.26 (MB), peak = 4524.36 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 01:55:49 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3960.80 (MB), peak = 4524.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3994.50 (MB), peak = 4524.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4010.14 (MB), peak = 4524.36 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4010.37 (MB), peak = 4524.36 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4031.09 (MB), peak = 4524.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 117 (skipped).
#Total number of routable nets = 41599.
#Total number of nets in the design = 41716.
#
#12306 routable nets have only global wires.
#29293 routable nets have only detail routed wires.
#484 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#250 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                410           55                74           11822  
#-------------------------------------------------------------------------------
#        Total                410           55                74           11822  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                630           84               104           40865  
#-------------------------------------------------------------------------------
#        Total                630           84               104           40865  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  M1            1(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  M2           59(0.18%)     14(0.04%)      1(0.00%)      1(0.00%)   (0.23%)
#  M3            2(0.01%)      1(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  M4            2(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     64(0.03%)     15(0.01%)      1(0.00%)      1(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.03% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 630
#Total wire length = 1110166 um.
#Total half perimeter of net bounding box = 1005599 um.
#Total wire length on LAYER M1 = 2038 um.
#Total wire length on LAYER M2 = 219078 um.
#Total wire length on LAYER M3 = 318239 um.
#Total wire length on LAYER M4 = 271225 um.
#Total wire length on LAYER M5 = 111160 um.
#Total wire length on LAYER M6 = 167967 um.
#Total wire length on LAYER M7 = 3650 um.
#Total wire length on LAYER M8 = 16810 um.
#Total number of vias = 295573
#Total number of multi-cut vias = 204663 ( 69.2%)
#Total number of single cut vias = 90910 ( 30.8%)
#Up-Via Summary (total 295573):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82067 ( 64.9%)     44381 ( 35.1%)     126448
# M2              7614 (  6.7%)    106720 ( 93.3%)     114334
# M3               821 (  2.3%)     34174 ( 97.7%)      34995
# M4               184 (  1.4%)     12877 ( 98.6%)      13061
# M5               111 (  2.0%)      5426 ( 98.0%)       5537
# M6                72 ( 11.2%)       572 ( 88.8%)        644
# M7                41 (  7.4%)       513 ( 92.6%)        554
#-----------------------------------------------------------
#                90910 ( 30.8%)    204663 ( 69.2%)     295573 
#
#Total number of involved priority nets 386
#Maximum src to sink distance for priority net 277.7
#Average of max src_to_sink distance for priority net 73.4
#Average of ave src_to_sink distance for priority net 42.2
#Max overcon = 4 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:08
#Increased memory = 82.37 (MB)
#Total memory = 4034.88 (MB)
#Peak memory = 4524.36 (MB)
#
#Finished global routing on Thu Mar 23 01:55:56 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3978.59 (MB), peak = 4524.36 (MB)
#Start Track Assignment.
#Done with 2825 horizontal wires in 2 hboxes and 1128 vertical wires in 2 hboxes.
#Done with 175 horizontal wires in 2 hboxes and 79 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 630
#Total wire length = 1120741 um.
#Total half perimeter of net bounding box = 1005599 um.
#Total wire length on LAYER M1 = 3335 um.
#Total wire length on LAYER M2 = 222511 um.
#Total wire length on LAYER M3 = 323708 um.
#Total wire length on LAYER M4 = 271427 um.
#Total wire length on LAYER M5 = 111242 um.
#Total wire length on LAYER M6 = 168023 um.
#Total wire length on LAYER M7 = 3673 um.
#Total wire length on LAYER M8 = 16823 um.
#Total number of vias = 295573
#Total number of multi-cut vias = 204663 ( 69.2%)
#Total number of single cut vias = 90910 ( 30.8%)
#Up-Via Summary (total 295573):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             82067 ( 64.9%)     44381 ( 35.1%)     126448
# M2              7614 (  6.7%)    106720 ( 93.3%)     114334
# M3               821 (  2.3%)     34174 ( 97.7%)      34995
# M4               184 (  1.4%)     12877 ( 98.6%)      13061
# M5               111 (  2.0%)      5426 ( 98.0%)       5537
# M6                72 ( 11.2%)       572 ( 88.8%)        644
# M7                41 (  7.4%)       513 ( 92.6%)        554
#-----------------------------------------------------------
#                90910 ( 30.8%)    204663 ( 69.2%)     295573 
#
#cpu time = 00:00:08, elapsed time = 00:00:06, memory = 4095.75 (MB), peak = 4524.36 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	244       39        9         6         298       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:20
#Increased memory = 160.07 (MB)
#Total memory = 4096.89 (MB)
#Peak memory = 4524.36 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.9% of the total area was rechecked for DRC, and 60.9% required routing.
#   number of violations = 1102
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           21        5       38        8       44        0        1      117
#	M2          110       73      711        0        0       48        5      947
#	M3            0        0       21        0        0        0        0       21
#	M4            0        0       14        0        0        0        0       14
#	M5            0        0        1        0        0        0        0        1
#	M6            0        0        2        0        0        0        0        2
#	Totals      131       78      787        8       44       48        6     1102
#10065 out of 69220 instances (14.5%) need to be verified(marked ipoed), dirty area = 15.6%.
#2.2% of the total area is being checked for drcs
#2.2% of the total area was checked
#   number of violations = 1102
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
#	M1           21        5       38        8       44        0        1      117
#	M2          110       73      711        0        0       48        5      947
#	M3            0        0       21        0        0        0        0       21
#	M4            0        0       14        0        0        0        0       14
#	M5            0        0        1        0        0        0        0        1
#	M6            0        0        2        0        0        0        0        2
#	Totals      131       78      787        8       44       48        6     1102
#cpu time = 00:02:24, elapsed time = 00:00:19, memory = 4491.21 (MB), peak = 4524.36 (MB)
#start 1st optimization iteration ...
#   number of violations = 213
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   MinCut      Mar   Totals
#	M1           18        5       35        7        0        1        0       66
#	M2           29       11       73        2        2        0       16      133
#	M3            0        0        9        0        0        0        0        9
#	M4            0        0        5        0        0        0        0        5
#	Totals       47       16      122        9        2        1       16      213
#cpu time = 00:00:39, elapsed time = 00:00:05, memory = 4499.49 (MB), peak = 4524.36 (MB)
#start 2nd optimization iteration ...
#   number of violations = 201
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   MinCut      Mar   Totals
#	M1           18        2       35        8        0        1        0       64
#	M2           23        8       68        5        2        0       18      124
#	M3            0        0        8        0        0        0        0        8
#	M4            0        0        5        0        0        0        0        5
#	Totals       41       10      116       13        2        1       18      201
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 4496.16 (MB), peak = 4524.36 (MB)
#start 3rd optimization iteration ...
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	M1            1        1
#	M2            0        0
#	M3            0        0
#	M4            2        2
#	Totals        3        3
#cpu time = 00:00:12, elapsed time = 00:00:02, memory = 4496.68 (MB), peak = 4524.36 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4496.58 (MB), peak = 4524.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 630
#Total wire length = 1113077 um.
#Total half perimeter of net bounding box = 1005599 um.
#Total wire length on LAYER M1 = 1953 um.
#Total wire length on LAYER M2 = 215644 um.
#Total wire length on LAYER M3 = 319144 um.
#Total wire length on LAYER M4 = 275508 um.
#Total wire length on LAYER M5 = 112113 um.
#Total wire length on LAYER M6 = 168320 um.
#Total wire length on LAYER M7 = 3618 um.
#Total wire length on LAYER M8 = 16776 um.
#Total number of vias = 311051
#Total number of multi-cut vias = 179340 ( 57.7%)
#Total number of single cut vias = 131711 ( 42.3%)
#Up-Via Summary (total 311051):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91223 ( 70.7%)     37869 ( 29.3%)     129092
# M2             30861 ( 25.2%)     91769 ( 74.8%)     122630
# M3              7349 ( 19.0%)     31407 ( 81.0%)      38756
# M4              1633 ( 11.9%)     12033 ( 88.1%)      13666
# M5               455 (  8.0%)      5264 ( 92.0%)       5719
# M6               119 ( 18.7%)       517 ( 81.3%)        636
# M7                71 ( 12.9%)       481 ( 87.1%)        552
#-----------------------------------------------------------
#               131711 ( 42.3%)    179340 ( 57.7%)     311051 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:24
#Elapsed time = 00:00:29
#Increased memory = -108.05 (MB)
#Total memory = 3988.84 (MB)
#Peak memory = 4524.36 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3994.77 (MB), peak = 4524.36 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 630
#Total wire length = 1113077 um.
#Total half perimeter of net bounding box = 1005599 um.
#Total wire length on LAYER M1 = 1953 um.
#Total wire length on LAYER M2 = 215644 um.
#Total wire length on LAYER M3 = 319144 um.
#Total wire length on LAYER M4 = 275508 um.
#Total wire length on LAYER M5 = 112113 um.
#Total wire length on LAYER M6 = 168320 um.
#Total wire length on LAYER M7 = 3618 um.
#Total wire length on LAYER M8 = 16776 um.
#Total number of vias = 311051
#Total number of multi-cut vias = 179340 ( 57.7%)
#Total number of single cut vias = 131711 ( 42.3%)
#Up-Via Summary (total 311051):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91223 ( 70.7%)     37869 ( 29.3%)     129092
# M2             30861 ( 25.2%)     91769 ( 74.8%)     122630
# M3              7349 ( 19.0%)     31407 ( 81.0%)      38756
# M4              1633 ( 11.9%)     12033 ( 88.1%)      13666
# M5               455 (  8.0%)      5264 ( 92.0%)       5719
# M6               119 ( 18.7%)       517 ( 81.3%)        636
# M7                71 ( 12.9%)       481 ( 87.1%)        552
#-----------------------------------------------------------
#               131711 ( 42.3%)    179340 ( 57.7%)     311051 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 630
#Total wire length = 1113077 um.
#Total half perimeter of net bounding box = 1005599 um.
#Total wire length on LAYER M1 = 1953 um.
#Total wire length on LAYER M2 = 215644 um.
#Total wire length on LAYER M3 = 319144 um.
#Total wire length on LAYER M4 = 275508 um.
#Total wire length on LAYER M5 = 112113 um.
#Total wire length on LAYER M6 = 168320 um.
#Total wire length on LAYER M7 = 3618 um.
#Total wire length on LAYER M8 = 16776 um.
#Total number of vias = 311051
#Total number of multi-cut vias = 179340 ( 57.7%)
#Total number of single cut vias = 131711 ( 42.3%)
#Up-Via Summary (total 311051):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91223 ( 70.7%)     37869 ( 29.3%)     129092
# M2             30861 ( 25.2%)     91769 ( 74.8%)     122630
# M3              7349 ( 19.0%)     31407 ( 81.0%)      38756
# M4              1633 ( 11.9%)     12033 ( 88.1%)      13666
# M5               455 (  8.0%)      5264 ( 92.0%)       5719
# M6               119 ( 18.7%)       517 ( 81.3%)        636
# M7                71 ( 12.9%)       481 ( 87.1%)        552
#-----------------------------------------------------------
#               131711 ( 42.3%)    179340 ( 57.7%)     311051 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 23 01:56:36 2023
#
#
#Start Post Route Wire Spread.
#Done with 1845 horizontal wires in 3 hboxes and 2780 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 630
#Total wire length = 1114503 um.
#Total half perimeter of net bounding box = 1005599 um.
#Total wire length on LAYER M1 = 1953 um.
#Total wire length on LAYER M2 = 215893 um.
#Total wire length on LAYER M3 = 319571 um.
#Total wire length on LAYER M4 = 276048 um.
#Total wire length on LAYER M5 = 112225 um.
#Total wire length on LAYER M6 = 168405 um.
#Total wire length on LAYER M7 = 3618 um.
#Total wire length on LAYER M8 = 16790 um.
#Total number of vias = 311051
#Total number of multi-cut vias = 179340 ( 57.7%)
#Total number of single cut vias = 131711 ( 42.3%)
#Up-Via Summary (total 311051):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91223 ( 70.7%)     37869 ( 29.3%)     129092
# M2             30861 ( 25.2%)     91769 ( 74.8%)     122630
# M3              7349 ( 19.0%)     31407 ( 81.0%)      38756
# M4              1633 ( 11.9%)     12033 ( 88.1%)      13666
# M5               455 (  8.0%)      5264 ( 92.0%)       5719
# M6               119 ( 18.7%)       517 ( 81.3%)        636
# M7                71 ( 12.9%)       481 ( 87.1%)        552
#-----------------------------------------------------------
#               131711 ( 42.3%)    179340 ( 57.7%)     311051 
#
#   number of violations = 0
#cpu time = 00:00:12, elapsed time = 00:00:08, memory = 4100.07 (MB), peak = 4524.36 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 630
#Total wire length = 1114503 um.
#Total half perimeter of net bounding box = 1005599 um.
#Total wire length on LAYER M1 = 1953 um.
#Total wire length on LAYER M2 = 215893 um.
#Total wire length on LAYER M3 = 319571 um.
#Total wire length on LAYER M4 = 276048 um.
#Total wire length on LAYER M5 = 112225 um.
#Total wire length on LAYER M6 = 168405 um.
#Total wire length on LAYER M7 = 3618 um.
#Total wire length on LAYER M8 = 16790 um.
#Total number of vias = 311051
#Total number of multi-cut vias = 179340 ( 57.7%)
#Total number of single cut vias = 131711 ( 42.3%)
#Up-Via Summary (total 311051):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91223 ( 70.7%)     37869 ( 29.3%)     129092
# M2             30861 ( 25.2%)     91769 ( 74.8%)     122630
# M3              7349 ( 19.0%)     31407 ( 81.0%)      38756
# M4              1633 ( 11.9%)     12033 ( 88.1%)      13666
# M5               455 (  8.0%)      5264 ( 92.0%)       5719
# M6               119 ( 18.7%)       517 ( 81.3%)        636
# M7                71 ( 12.9%)       481 ( 87.1%)        552
#-----------------------------------------------------------
#               131711 ( 42.3%)    179340 ( 57.7%)     311051 
#
#detailRoute Statistics:
#Cpu time = 00:03:44
#Elapsed time = 00:00:40
#Increased memory = -121.07 (MB)
#Total memory = 3975.82 (MB)
#Peak memory = 4524.36 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:04:16
#Elapsed time = 00:01:03
#Increased memory = -175.07 (MB)
#Total memory = 3919.33 (MB)
#Peak memory = 4524.36 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 01:56:45 2023
#
**optDesign ... cpu = 0:09:55, real = 0:04:21, mem = 3728.1M, totSessionCpu=2:50:15 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=69220 and nets=41716 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/dualcore_21038_7h7hJf.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4767.8M)
Extracted 10.0003% (CPU Time= 0:00:01.9  MEM= 4827.6M)
Extracted 20.0004% (CPU Time= 0:00:02.3  MEM= 4827.6M)
Extracted 30.0004% (CPU Time= 0:00:02.6  MEM= 4827.6M)
Extracted 40.0003% (CPU Time= 0:00:03.1  MEM= 4827.6M)
Extracted 50.0003% (CPU Time= 0:00:03.9  MEM= 4831.6M)
Extracted 60.0004% (CPU Time= 0:00:04.8  MEM= 4831.6M)
Extracted 70.0002% (CPU Time= 0:00:06.5  MEM= 4831.6M)
Extracted 80.0003% (CPU Time= 0:00:07.0  MEM= 4831.6M)
Extracted 90.0004% (CPU Time= 0:00:07.6  MEM= 4831.6M)
Extracted 100% (CPU Time= 0:00:09.1  MEM= 4831.6M)
Number of Extracted Resistors     : 819200
Number of Extracted Ground Cap.   : 803520
Number of Extracted Coupling Cap. : 1502520
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4808.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.7  Real Time: 0:00:12.0  MEM: 4808.340M)
**optDesign ... cpu = 0:10:08, real = 0:04:33, mem = 3733.1M, totSessionCpu=2:50:28 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4783.65)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 41987
AAE_INFO-618: Total number of nets in the design is 41716,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5146.66 CPU=0:00:14.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5146.66 CPU=0:00:16.6 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5114.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5146.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4809.77)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41987. 
Total number of fetched objects 41987
AAE_INFO-618: Total number of nets in the design is 41716,  23.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=5064.02 CPU=0:00:09.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5064.02 CPU=0:00:09.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:37.4 real=0:00:10.0 totSessionCpu=2:51:05 mem=5064.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=5064.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=5064.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5072.0M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5094.6M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.324  | -0.944  | -1.324  | -1.050  |
|           TNS (ns):|-181.273 |-153.804 | -7.922  | -19.547 |
|    Violating Paths:|  1318   |  1259   |   29    |   30    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.791%
       (97.265% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5094.6M
**optDesign ... cpu = 0:10:47, real = 0:04:44, mem = 3967.9M, totSessionCpu=2:51:07 **
**optDesign ... cpu = 0:10:47, real = 0:04:44, mem = 3967.9M, totSessionCpu=2:51:07 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.324
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 578 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:51:07.3/0:52:16.8 (3.3), mem = 4808.6M
(I,S,L,T): WC_VIEW: 50.1407, 41.7155, 1.95337, 93.8095
*info: 578 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.324 TNS Slack -181.272 Density 97.27
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.050| -19.547|
|reg2cgate |-1.324|  -7.922|
|reg2reg   |-0.944|-153.803|
|HEPG      |-1.324|-161.725|
|All Paths |-1.324|-181.272|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.324|   -1.324|-161.725| -181.272|    97.27%|   0:00:01.0| 5138.3M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.324|   -1.324|-161.725| -181.272|    97.27%|   0:00:00.0| 5252.8M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.324|   -1.324|-161.725| -181.272|    97.27%|   0:00:01.0| 5252.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_7_/D                          |
|  -1.324|   -1.324|-161.725| -181.272|    97.27%|   0:00:00.0| 5252.8M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.324|   -1.324|-161.725| -181.272|    97.27%|   0:00:00.0| 5252.8M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_4__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_1_/D                                       |
|  -1.324|   -1.324|-161.725| -181.272|    97.27%|   0:00:01.0| 5252.8M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_6__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_wr_ptr_reg/latch/E                           |
|  -1.324|   -1.324|-161.725| -181.272|    97.27%|   0:00:00.0| 5252.8M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:03.0 mem=5252.8M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:04.4 real=0:00:03.0 mem=5252.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.050| -19.547|
|reg2cgate |-1.324|  -7.922|
|reg2reg   |-0.944|-153.803|
|HEPG      |-1.324|-161.725|
|All Paths |-1.324|-181.272|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.050| -19.547|
|reg2cgate |-1.324|  -7.922|
|reg2reg   |-0.944|-153.803|
|HEPG      |-1.324|-161.725|
|All Paths |-1.324|-181.272|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 578 constrained nets 
Layer 7 has 84 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:05.1 real=0:00:03.0 mem=5252.8M) ***
(I,S,L,T): WC_VIEW: 50.1407, 41.7155, 1.95337, 93.8095
*** SetupOpt [finish] : cpu/real = 0:00:16.8/0:00:15.2 (1.1), totSession cpu/real = 2:51:24.1/0:52:32.0 (3.3), mem = 5044.8M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:11:04, real = 0:05:00, mem = 4138.8M, totSessionCpu=2:51:24 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=4857.33M, totSessionCpu=2:51:25).
**optDesign ... cpu = 0:11:06, real = 0:05:01, mem = 4138.0M, totSessionCpu=2:51:25 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4146.20MB/6114.73MB/4524.29MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4146.20MB/6114.73MB/4524.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4146.20MB/6114.73MB/4524.29MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 01:57:26 (2023-Mar-23 08:57:26 GMT)
2023-Mar-23 01:57:26 (2023-Mar-23 08:57:26 GMT): 10%
2023-Mar-23 01:57:26 (2023-Mar-23 08:57:26 GMT): 20%
2023-Mar-23 01:57:26 (2023-Mar-23 08:57:26 GMT): 30%
2023-Mar-23 01:57:26 (2023-Mar-23 08:57:26 GMT): 40%
2023-Mar-23 01:57:26 (2023-Mar-23 08:57:26 GMT): 50%
2023-Mar-23 01:57:26 (2023-Mar-23 08:57:26 GMT): 60%
2023-Mar-23 01:57:27 (2023-Mar-23 08:57:27 GMT): 70%
2023-Mar-23 01:57:27 (2023-Mar-23 08:57:27 GMT): 80%
2023-Mar-23 01:57:27 (2023-Mar-23 08:57:27 GMT): 90%

Finished Levelizing
2023-Mar-23 01:57:27 (2023-Mar-23 08:57:27 GMT)

Starting Activity Propagation
2023-Mar-23 01:57:27 (2023-Mar-23 08:57:27 GMT)
2023-Mar-23 01:57:27 (2023-Mar-23 08:57:27 GMT): 10%
2023-Mar-23 01:57:27 (2023-Mar-23 08:57:27 GMT): 20%

Finished Activity Propagation
2023-Mar-23 01:57:28 (2023-Mar-23 08:57:28 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4147.21MB/6114.73MB/4524.29MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 01:57:28 (2023-Mar-23 08:57:28 GMT)
2023-Mar-23 01:57:29 (2023-Mar-23 08:57:29 GMT): 10%
2023-Mar-23 01:57:29 (2023-Mar-23 08:57:29 GMT): 20%
2023-Mar-23 01:57:29 (2023-Mar-23 08:57:29 GMT): 30%
2023-Mar-23 01:57:29 (2023-Mar-23 08:57:29 GMT): 40%
2023-Mar-23 01:57:29 (2023-Mar-23 08:57:29 GMT): 50%
2023-Mar-23 01:57:29 (2023-Mar-23 08:57:29 GMT): 60%
2023-Mar-23 01:57:29 (2023-Mar-23 08:57:29 GMT): 70%
2023-Mar-23 01:57:29 (2023-Mar-23 08:57:29 GMT): 80%
2023-Mar-23 01:57:29 (2023-Mar-23 08:57:29 GMT): 90%

Finished Calculating power
2023-Mar-23 01:57:29 (2023-Mar-23 08:57:29 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4152.57MB/6194.77MB/4524.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4152.57MB/6194.77MB/4524.29MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=4152.57MB/6194.77MB/4524.29MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4152.57MB/6194.77MB/4524.29MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-23 01:57:29 (2023-Mar-23 08:57:29 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.03895816 	   51.9711%
Total Switching Power:      45.09548919 	   45.9191%
Total Leakage Power:         2.07194000 	    2.1098%
Total Power:                98.20638721
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         23.07       3.166      0.5789       26.82       27.31
Macro                                  0           0           0           0           0
IO                                     0           0    3.04e-05    3.04e-05   3.096e-05
Physical-Only                          0           0      0.5955      0.5955      0.6064
Combinational                      25.39       38.55      0.8389       64.78       65.97
Clock (Combinational)              1.291       2.518     0.02812       3.837       3.907
Clock (Sequential)                 1.281      0.8615     0.03043       2.173       2.212
-----------------------------------------------------------------------------------------
Total                              51.04        45.1       2.072       98.21         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      51.04        45.1       2.072       98.21         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk2                               1.089       1.558     0.02684       2.674       2.723
clk1                               1.483       1.822      0.0317       3.336       3.397
-----------------------------------------------------------------------------------------
Total                              2.572        3.38     0.05854        6.01        6.12
-----------------------------------------------------------------------------------------
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4182.05MB/6219.27MB/4524.29MB)


Output file is ./timingReports/dualcore_postRoute.power.
**optDesign ... cpu = 0:11:15, real = 0:05:06, mem = 4138.1M, totSessionCpu=2:51:35 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:11:15, real = 0:05:06, mem = 4129.5M, totSessionCpu=2:51:35 **
** Profile ** Start :  cpu=0:00:00.0, mem=4907.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=4907.3M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41987
AAE_INFO-618: Total number of nets in the design is 41716,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=126.277 CPU=0:00:13.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=126.277 CPU=0:00:14.5 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 94.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 126.3M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41987. 
Total number of fetched objects 41987
AAE_INFO-618: Total number of nets in the design is 41716,  10.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=60.6406 CPU=0:00:03.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=60.6406 CPU=0:00:04.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:26.2 real=0:00:06.0 totSessionCpu=0:01:54 mem=60.6M)
** Profile ** Overall slacks :  cpu=0:00:26.7, mem=68.6M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:30.1/0:00:07.7 (3.9), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:28.8, mem=4994.8M
** Profile ** Total reports :  cpu=0:00:00.5, mem=4917.8M
** Profile ** DRVs :  cpu=0:00:01.8, mem=4922.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.324  | -0.944  | -1.324  | -1.050  |
|           TNS (ns):|-181.273 |-153.804 | -7.922  | -19.547 |
|    Violating Paths:|  1318   |  1259   |   29    |   30    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.318  | -0.318  |  0.121  |  0.000  |
|           TNS (ns):| -22.277 | -22.277 |  0.000  |  0.000  |
|    Violating Paths:|   277   |   277   |    0    |    0    |
|          All Paths:|  8407   |  8189   |   218   |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.791%
       (97.265% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4922.3M
**optDesign ... cpu = 0:11:46, real = 0:05:18, mem = 4109.9M, totSessionCpu=2:52:06 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4027.7M, totSessionCpu=2:52:06 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-23 01:57:47 (2023-Mar-23 08:57:47 GMT)
2023-Mar-23 01:57:47 (2023-Mar-23 08:57:47 GMT): 10%
2023-Mar-23 01:57:47 (2023-Mar-23 08:57:47 GMT): 20%

Finished Activity Propagation
2023-Mar-23 01:57:48 (2023-Mar-23 08:57:48 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:14, real = 0:00:07, mem = 4364.7M, totSessionCpu=2:52:20 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5172.8M, init mem=5172.8M)
*info: Placed = 69220          (Fixed = 384)
*info: Unplaced = 0           
Placement Density:97.24%(269212/276844)
Placement Density (including fixed std cells):97.24%(269212/276844)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=5169.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39688

Instance distribution across the VT partitions:

 LVT : inst = 12483 (31.5%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 12483 (31.5%)

 HVT : inst = 27205 (68.5%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27205 (68.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=69220 and nets=41716 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/dualcore_21038_7h7hJf.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5162.8M)
Extracted 10.0003% (CPU Time= 0:00:01.9  MEM= 5230.6M)
Extracted 20.0004% (CPU Time= 0:00:02.3  MEM= 5230.6M)
Extracted 30.0004% (CPU Time= 0:00:02.6  MEM= 5230.6M)
Extracted 40.0003% (CPU Time= 0:00:03.1  MEM= 5230.6M)
Extracted 50.0003% (CPU Time= 0:00:03.7  MEM= 5234.6M)
Extracted 60.0004% (CPU Time= 0:00:04.7  MEM= 5234.6M)
Extracted 70.0002% (CPU Time= 0:00:06.5  MEM= 5234.6M)
Extracted 80.0003% (CPU Time= 0:00:07.0  MEM= 5234.6M)
Extracted 90.0004% (CPU Time= 0:00:07.6  MEM= 5234.6M)
Extracted 100% (CPU Time= 0:00:09.1  MEM= 5234.6M)
Number of Extracted Resistors     : 819200
Number of Extracted Ground Cap.   : 803520
Number of Extracted Coupling Cap. : 1502520
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5202.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.8  Real Time: 0:00:12.0  MEM: 5202.559M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5128.37)
Total number of fetched objects 41987
AAE_INFO-618: Total number of nets in the design is 41716,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5521.53 CPU=0:00:15.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5521.53 CPU=0:00:16.3 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5489.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5521.5M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5119.65)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41987. 
Total number of fetched objects 41987
AAE_INFO-618: Total number of nets in the design is 41716,  23.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=5392.89 CPU=0:00:08.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5392.89 CPU=0:00:08.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:34.9 real=0:00:08.0 totSessionCpu=2:53:11 mem=5392.9M)
** Profile ** Start :  cpu=0:00:00.0, mem=5392.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=5392.9M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5400.9M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5423.4M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.324  | -0.944  | -1.324  | -1.050  |
|           TNS (ns):|-181.273 |-153.804 | -7.922  | -19.547 |
|    Violating Paths:|  1318   |  1259   |   29    |   30    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.791%
       (97.265% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5423.4M
**optDesign ... cpu = 0:01:06, real = 0:00:30, mem = 4282.2M, totSessionCpu=2:53:13 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       578 (unrouted=0, trialRouted=0, noStatus=0, routed=578, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 41138 (unrouted=117, trialRouted=0, noStatus=0, routed=41021, fixed=0, [crossesIlmBoundary=0, tooFewTerms=117, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 576 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
    Original list had 8 cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Library trimming was not able to trim any cells:
    CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 276780.960um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    CKAN2D1          2           library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5252
      Delay constrained sinks:     5252
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5020
      Delay constrained sinks:     5020
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5252 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        517     [min=1, max=514, avg=70, sd=61, total=35947]
       0          1         51     [min=1, max=487, avg=85, sd=111, total=4337]
       1          1         10     [min=5, max=295, avg=118, sd=108, total=1181]
    ----------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.8 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=226, i=14, icg=334, nicg=0, l=2, total=576
    cell areas       : b=1231.200um^2, i=83.520um^2, icg=2894.760um^2, nicg=0.000um^2, l=4.320um^2, total=4213.800um^2
    cell capacitance : b=0.686pF, i=0.167pF, icg=0.652pF, nicg=0.000pF, l=0.001pF, total=1.507pF
    sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.411pF, leaf=12.274pF, total=13.685pF
    wire lengths     : top=0.000um, trunk=9483.595um, leaf=80439.205um, total=89922.800um
    hp wire lengths  : top=0.000um, trunk=7247.800um, leaf=33460.500um, total=40708.300um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=18, worst=[0.014ns, 0.013ns, 0.012ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.004ns, 0.003ns, ...]} avg=0.005ns sd=0.005ns sum=0.096ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=196 avg=0.045ns sd=0.024ns min=0.009ns max=0.105ns {148 <= 0.063ns, 33 <= 0.084ns, 9 <= 0.094ns, 3 <= 0.100ns, 2 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
    Leaf  : target=0.105ns count=382 avg=0.089ns sd=0.013ns min=0.027ns max=0.119ns {14 <= 0.063ns, 111 <= 0.084ns, 114 <= 0.094ns, 70 <= 0.100ns, 56 <= 0.105ns} {9 <= 0.110ns, 5 <= 0.115ns, 3 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 1 CKBD16: 29 BUFFD12: 9 CKBD12: 67 CKBD8: 16 BUFFD6: 1 CKBD6: 6 BUFFD4: 5 CKBD4: 6 CKBD3: 22 BUFFD2: 1 CKBD2: 28 BUFFD1: 11 CKBD1: 8 BUFFD0: 3 CKBD0: 13 
     Invs: INVD16: 2 CKND16: 8 CKND1: 2 INVD0: 2 
     ICGs: CKLNQD16: 14 CKLNQD12: 30 CKLNQD8: 69 CKLNQD6: 8 CKLNQD4: 14 CKLNQD3: 90 CKLNQD2: 56 CKLNQD1: 53 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.402, max=1.504, avg=0.543, sd=0.139], skew [1.102 vs 0.057*], 44.4% {0.407, 0.464} (wid=0.038 ws=0.024) (gid=1.466 gs=1.085)
    skew_group clk2/CON: insertion delay [min=0.351, max=0.563, avg=0.428, sd=0.032], skew [0.211 vs 0.057*], 81.7% {0.388, 0.445} (wid=0.040 ws=0.033) (gid=0.547 gs=0.216)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% .Library trimming clock gates in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
  Original list had 8 cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Library trimming was not able to trim any cells:
  CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  ..40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 578, tested: 578, violation detected: 18, violation ignored (due to small violation): 0, cannot run: 0, attempted: 18, unsuccessful: 0, sized: 4
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -----------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
  -----------------------------------------------------------------------------------------------------------------------------
  top                0                    0                    0            0                    0                    0
  trunk              1 [5.6%]             1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
  leaf              17 [94.4%]            3 (17.6%)            0            0                    3 (17.6%)           14 (82.4%)
  -----------------------------------------------------------------------------------------------------------------------------
  Total             18 [100.0%]           4 (22.2%)            0            0                    4 (22.2%)           14 (77.8%)
  -----------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 4, Downsized: 0, Sized but same area: 0, Unchanged: 14, Area change: 6.120um^2 (0.145%)
  Max. move: 1.000um(core2_inst/mac_array_instance/col_idx_6__mac_col_inst/clk_gate_query_q_reg/latch {Ccopt::ClockTree::ClockGate at 0x7f43df5b0230, uid:A8cd1f, a CKLNQD8 at (329.600,314.200) in powerdomain auto-default in usermodule module core2_inst/mac_array_instance/col_idx_6__mac_col_inst/clk_gate_query_q_reg in clock tree clk2} and 8 others), Min. move: 0.000um, Avg. move: 0.056um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=226, i=14, icg=334, nicg=0, l=2, total=576
    cell areas       : b=1231.920um^2, i=83.520um^2, icg=2900.160um^2, nicg=0.000um^2, l=4.320um^2, total=4219.920um^2
    cell capacitance : b=0.686pF, i=0.167pF, icg=0.652pF, nicg=0.000pF, l=0.001pF, total=1.507pF
    sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.411pF, leaf=12.274pF, total=13.685pF
    wire lengths     : top=0.000um, trunk=9483.595um, leaf=80439.205um, total=89922.800um
    hp wire lengths  : top=0.000um, trunk=7247.800um, leaf=33461.000um, total=40708.800um
  Clock DAG net violations PRO after DRV fixing:
    Remaining Transition : {count=14, worst=[0.014ns, 0.013ns, 0.012ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.004ns, 0.003ns, ...]} avg=0.007ns sd=0.005ns sum=0.094ns
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=196 avg=0.045ns sd=0.023ns min=0.009ns max=0.105ns {149 <= 0.063ns, 33 <= 0.084ns, 9 <= 0.094ns, 3 <= 0.100ns, 2 <= 0.105ns}
    Leaf  : target=0.105ns count=382 avg=0.089ns sd=0.013ns min=0.027ns max=0.119ns {14 <= 0.063ns, 111 <= 0.084ns, 114 <= 0.094ns, 73 <= 0.100ns, 56 <= 0.105ns} {6 <= 0.110ns, 5 <= 0.115ns, 3 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 1 CKBD16: 29 BUFFD12: 9 CKBD12: 67 CKBD8: 16 BUFFD6: 1 CKBD6: 6 BUFFD4: 5 CKBD4: 6 CKBD3: 22 BUFFD2: 1 CKBD2: 29 BUFFD1: 11 CKBD1: 7 BUFFD0: 3 CKBD0: 13 
     Invs: INVD16: 2 CKND16: 8 CKND1: 2 INVD0: 2 
     ICGs: CKLNQD16: 14 CKLNQD12: 33 CKLNQD8: 66 CKLNQD6: 8 CKLNQD4: 14 CKLNQD3: 90 CKLNQD2: 56 CKLNQD1: 53 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.402, max=1.504, avg=0.543, sd=0.138], skew [1.102 vs 0.057*], 44.4% {0.407, 0.464} (wid=0.038 ws=0.024) (gid=1.466 gs=1.085)
    skew_group clk2/CON: insertion delay [min=0.351, max=0.563, avg=0.429, sd=0.032], skew [0.211 vs 0.057*], 81.7% {0.388, 0.445} (wid=0.040 ws=0.033) (gid=0.547 gs=0.216)
  Fixing DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 34 insts, 84 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.7 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=226, i=14, icg=334, nicg=0, l=2, total=576
    cell areas       : b=1231.920um^2, i=83.520um^2, icg=2900.160um^2, nicg=0.000um^2, l=4.320um^2, total=4219.920um^2
    cell capacitance : b=0.686pF, i=0.167pF, icg=0.652pF, nicg=0.000pF, l=0.001pF, total=1.507pF
    sink capacitance : count=10272, total=8.233pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=1.411pF, leaf=12.274pF, total=13.685pF
    wire lengths     : top=0.000um, trunk=9483.595um, leaf=80439.205um, total=89922.800um
    hp wire lengths  : top=0.000um, trunk=7247.800um, leaf=33461.000um, total=40708.800um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=14, worst=[0.014ns, 0.013ns, 0.012ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.004ns, 0.003ns, ...]} avg=0.007ns sd=0.005ns sum=0.094ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=196 avg=0.045ns sd=0.023ns min=0.009ns max=0.105ns {149 <= 0.063ns, 33 <= 0.084ns, 9 <= 0.094ns, 3 <= 0.100ns, 2 <= 0.105ns}
    Leaf  : target=0.105ns count=382 avg=0.089ns sd=0.013ns min=0.027ns max=0.119ns {14 <= 0.063ns, 111 <= 0.084ns, 114 <= 0.094ns, 73 <= 0.100ns, 56 <= 0.105ns} {6 <= 0.110ns, 5 <= 0.115ns, 3 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 1 CKBD16: 29 BUFFD12: 9 CKBD12: 67 CKBD8: 16 BUFFD6: 1 CKBD6: 6 BUFFD4: 5 CKBD4: 6 CKBD3: 22 BUFFD2: 1 CKBD2: 29 BUFFD1: 11 CKBD1: 7 BUFFD0: 3 CKBD0: 13 
     Invs: INVD16: 2 CKND16: 8 CKND1: 2 INVD0: 2 
     ICGs: CKLNQD16: 14 CKLNQD12: 33 CKLNQD8: 66 CKLNQD6: 8 CKLNQD4: 14 CKLNQD3: 90 CKLNQD2: 56 CKLNQD1: 53 
   Logics: CKAN2D1: 2 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.402, max=1.504, avg=0.543, sd=0.138], skew [1.102 vs 0.057*], 44.4% {0.407, 0.464} (wid=0.038 ws=0.024) (gid=1.466 gs=1.085)
    skew_group clk2/CON: insertion delay [min=0.351, max=0.563, avg=0.429, sd=0.032], skew [0.211 vs 0.057*], 81.7% {0.388, 0.445} (wid=0.040 ws=0.033) (gid=0.547 gs=0.216)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       578 (unrouted=0, trialRouted=0, noStatus=0, routed=578, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 41138 (unrouted=117, trialRouted=0, noStatus=0, routed=41021, fixed=0, [crossesIlmBoundary=0, tooFewTerms=117, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:07.2 real=0:00:05.1)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
**INFO: Start fixing DRV (Mem = 5135.34M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 578 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:53:26.0/0:53:29.2 (3.2), mem = 5135.3M
(I,S,L,T): WC_VIEW: 50.1407, 41.7155, 1.95337, 93.8096
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -1.32|  -181.67|       0|       0|       0|  97.27|          |         |
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     0|     0|    -1.32|  -181.67|       0|       0|       0|  97.27| 0:00:00.0|  5461.1M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 578 constrained nets 
Layer 7 has 84 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of exceeding max local density.


*** Finish DRV Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=5461.1M) ***

(I,S,L,T): WC_VIEW: 50.1407, 41.7155, 1.95337, 93.8096
*** DrvOpt [finish] : cpu/real = 0:00:09.2/0:00:07.9 (1.2), totSession cpu/real = 2:53:35.2/0:53:37.2 (3.2), mem = 5251.6M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:29, real = 0:00:46, mem = 4438.9M, totSessionCpu=2:53:35 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:09, Mem = 5189.64M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=5189.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=5189.6M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5269.1M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5267.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.16min real=0.13min mem=5189.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.323  | -0.944  | -1.323  | -1.049  |
|           TNS (ns):|-181.667 |-154.203 | -7.921  | -19.543 |
|    Violating Paths:|  1328   |  1269   |   29    |   30    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.793%
       (97.268% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5267.6M
**optDesign ... cpu = 0:01:31, real = 0:00:47, mem = 4425.6M, totSessionCpu=2:53:37 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:32, real = 0:00:48, mem = 4400.4M, totSessionCpu=2:53:38 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=5180.04M, totSessionCpu=2:53:39).
**optDesign ... cpu = 0:01:33, real = 0:00:49, mem = 4400.7M, totSessionCpu=2:53:39 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=5180.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=5180.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5259.5M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5259.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.323  | -0.944  | -1.323  | -1.049  |
|           TNS (ns):|-181.667 |-154.203 | -7.921  | -19.543 |
|    Violating Paths:|  1328   |  1269   |   29    |   30    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.793%
       (97.268% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5259.5M
**optDesign ... cpu = 0:01:36, real = 0:00:50, mem = 4396.7M, totSessionCpu=2:53:42 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:53:42 mem=5180.5M) ***
Move report: Detail placement moves 86 insts, mean move: 6.13 um, max move: 53.60 um
	Max move on inst (FILLER__2_951): (44.60, 303.40) --> (49.60, 352.00)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 5216.0MB
Summary Report:
Instances move: 9 (out of 39333 movable)
Instances flipped: 0
Mean displacement: 2.62 um
Max displacement: 5.60 um (Instance: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/U47) (323, 312.4) -> (321, 308.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 5216.0MB
*** Finished refinePlace (2:53:46 mem=5216.0M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 64
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 64

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 01:58:36 2023
#
#num needed restored net=0
#need_extraction net=0 (total=41716)
#Processed 47 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(25 insts marked dirty, reset pre-exisiting dirty flag on 120 insts, 44 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 01:58:37 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41710 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4365.11 (MB), peak = 4524.36 (MB)
#Merging special wires: starts on Thu Mar 23 01:58:40 2023 with memory = 4365.80 (MB), peak = 4524.36 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.3 GB, peak:4.4 GB --1.17 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 40.19500 275.50000 ) on M1 for NET core1_inst/kmem_instance/net4208. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 42.09000 279.08500 ) on M1 for NET core1_inst/kmem_instance/FE_OFN8716_n332. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 41.10500 279.08500 ) on M1 for NET core1_inst/kmem_instance/n333. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 331.60500 315.11500 ) on M1 for NET core2_inst/CTS_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 43.49500 279.11500 ) on M1 for NET inst_core1[12]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 43.54500 279.01000 ) on M1 for NET core1_inst/kmem_instance/n341. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 323.59500 313.45500 ) on M1 for NET core2_inst/array_out[51]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 42.34500 279.10000 ) on M1 for NET core1_inst/kmem_instance/n8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN TE at ( 328.86500 315.10000 ) on M1 for NET core2_inst/mac_array_instance/col_idx_6__mac_col_inst/n15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 42.69500 279.11500 ) on M1 for NET core1_inst/kmem_instance/n15. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 43.14500 279.10000 ) on M1 for NET core1_inst/kmem_instance/n14. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 405.10500 331.30000 ) on M1 for NET normalizer_inst/n12075. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 405.50500 333.10000 ) on M1 for NET normalizer_inst/n12076. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 404.50500 331.30000 ) on M1 for NET normalizer_inst/n12100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 175.44500 73.90000 ) on M1 for NET core1_inst/psum_mem_instance/CTS_6. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 405.37500 333.10000 ) on M1 for NET normalizer_inst/n11852. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 404.97500 331.30000 ) on M1 for NET normalizer_inst/n11853. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 404.37500 331.30000 ) on M1 for NET normalizer_inst/n11816. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B at ( 327.39500 313.49500 ) on M1 for NET core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2[7]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 42.74500 279.01000 ) on M1 for NET core1_inst/kmem_instance/N123. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#42 routed nets are extracted.
#    34 (0.08%) extracted nets are partially routed.
#41557 routed net(s) are imported.
#117 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 41716.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 01:58:41 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 11.20 (MB)
#Total memory = 4366.68 (MB)
#Peak memory = 4524.36 (MB)
#
#
#Start global routing on Thu Mar 23 01:58:41 2023
#
#
#Start global routing initialization on Thu Mar 23 01:58:41 2023
#
#Number of eco nets is 34
#
#Start global routing data preparation on Thu Mar 23 01:58:41 2023
#
#Start routing resource analysis on Thu Mar 23 01:58:41 2023
#
#Routing resource analysis is done on Thu Mar 23 01:58:41 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    92.66%
#  M2             V        2649          84       33124     1.12%
#  M3             H        2727           0       33124     0.19%
#  M4             V        2159         574       33124     1.08%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2733           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17008       3.37%      264992    11.88%
#
#  630 nets (1.51%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 01:58:41 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4373.62 (MB), peak = 4524.36 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 01:58:41 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4374.88 (MB), peak = 4524.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4376.30 (MB), peak = 4524.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4376.43 (MB), peak = 4524.36 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4379.93 (MB), peak = 4524.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 117 (skipped).
#Total number of routable nets = 41599.
#Total number of nets in the design = 41716.
#
#34 routable nets have only global wires.
#41565 routable nets have only detail routed wires.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#730 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4              30  
#------------------------------------------------
#        Total                  4              30  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                630           84               104           40865  
#-------------------------------------------------------------------------------
#        Total                630           84               104           40865  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 630
#Total wire length = 1114535 um.
#Total half perimeter of net bounding box = 1005616 um.
#Total wire length on LAYER M1 = 1953 um.
#Total wire length on LAYER M2 = 215905 um.
#Total wire length on LAYER M3 = 319598 um.
#Total wire length on LAYER M4 = 276042 um.
#Total wire length on LAYER M5 = 112225 um.
#Total wire length on LAYER M6 = 168405 um.
#Total wire length on LAYER M7 = 3618 um.
#Total wire length on LAYER M8 = 16790 um.
#Total number of vias = 311045
#Total number of multi-cut vias = 179333 ( 57.7%)
#Total number of single cut vias = 131712 ( 42.3%)
#Up-Via Summary (total 311045):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91224 ( 70.7%)     37867 ( 29.3%)     129091
# M2             30866 ( 25.2%)     91765 ( 74.8%)     122631
# M3              7344 ( 19.0%)     31406 ( 81.0%)      38750
# M4              1633 ( 11.9%)     12033 ( 88.1%)      13666
# M5               455 (  8.0%)      5264 ( 92.0%)       5719
# M6               119 ( 18.7%)       517 ( 81.3%)        636
# M7                71 ( 12.9%)       481 ( 87.1%)        552
#-----------------------------------------------------------
#               131712 ( 42.3%)    179333 ( 57.7%)     311045 
#
#Total number of involved priority nets 4
#Maximum src to sink distance for priority net 109.1
#Average of max src_to_sink distance for priority net 56.7
#Average of ave src_to_sink distance for priority net 33.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:03
#Increased memory = 17.23 (MB)
#Total memory = 4383.91 (MB)
#Peak memory = 4524.36 (MB)
#
#Finished global routing on Thu Mar 23 01:58:44 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4374.97 (MB), peak = 4524.36 (MB)
#Start Track Assignment.
#Done with 12 horizontal wires in 2 hboxes and 9 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 630
#Total wire length = 1114591 um.
#Total half perimeter of net bounding box = 1005616 um.
#Total wire length on LAYER M1 = 1961 um.
#Total wire length on LAYER M2 = 215919 um.
#Total wire length on LAYER M3 = 319631 um.
#Total wire length on LAYER M4 = 276044 um.
#Total wire length on LAYER M5 = 112225 um.
#Total wire length on LAYER M6 = 168405 um.
#Total wire length on LAYER M7 = 3618 um.
#Total wire length on LAYER M8 = 16790 um.
#Total number of vias = 311045
#Total number of multi-cut vias = 179333 ( 57.7%)
#Total number of single cut vias = 131712 ( 42.3%)
#Up-Via Summary (total 311045):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91224 ( 70.7%)     37867 ( 29.3%)     129091
# M2             30866 ( 25.2%)     91765 ( 74.8%)     122631
# M3              7344 ( 19.0%)     31406 ( 81.0%)      38750
# M4              1633 ( 11.9%)     12033 ( 88.1%)      13666
# M5               455 (  8.0%)      5264 ( 92.0%)       5719
# M6               119 ( 18.7%)       517 ( 81.3%)        636
# M7                71 ( 12.9%)       481 ( 87.1%)        552
#-----------------------------------------------------------
#               131712 ( 42.3%)    179333 ( 57.7%)     311045 
#
#cpu time = 00:00:08, elapsed time = 00:00:06, memory = 4499.21 (MB), peak = 4524.36 (MB)
#
#number of short segments in preferred routing layers
#	M3        Total 
#	1         1         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:14
#Increased memory = 144.51 (MB)
#Total memory = 4499.98 (MB)
#Peak memory = 4524.36 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.8% of the total area was rechecked for DRC, and 0.6% required routing.
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        2        3
#	Totals        1        2        3
#25 out of 69220 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.3% of the total area is being checked for drcs
#0.3% of the total area was checked
#   number of violations = 3
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            1        2        3
#	Totals        1        2        3
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 4617.17 (MB), peak = 4617.28 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4622.86 (MB), peak = 4622.86 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 630
#Total wire length = 1114546 um.
#Total half perimeter of net bounding box = 1005616 um.
#Total wire length on LAYER M1 = 1953 um.
#Total wire length on LAYER M2 = 215916 um.
#Total wire length on LAYER M3 = 319595 um.
#Total wire length on LAYER M4 = 276043 um.
#Total wire length on LAYER M5 = 112227 um.
#Total wire length on LAYER M6 = 168405 um.
#Total wire length on LAYER M7 = 3618 um.
#Total wire length on LAYER M8 = 16790 um.
#Total number of vias = 311066
#Total number of multi-cut vias = 179312 ( 57.6%)
#Total number of single cut vias = 131754 ( 42.4%)
#Up-Via Summary (total 311066):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91230 ( 70.7%)     37863 ( 29.3%)     129093
# M2             30891 ( 25.2%)     91755 ( 74.8%)     122646
# M3              7351 ( 19.0%)     31401 ( 81.0%)      38752
# M4              1637 ( 12.0%)     12031 ( 88.0%)      13668
# M5               455 (  8.0%)      5264 ( 92.0%)       5719
# M6               119 ( 18.7%)       517 ( 81.3%)        636
# M7                71 ( 12.9%)       481 ( 87.1%)        552
#-----------------------------------------------------------
#               131754 ( 42.4%)    179312 ( 57.6%)     311066 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:09
#Elapsed time = 00:00:03
#Increased memory = -113.75 (MB)
#Total memory = 4386.42 (MB)
#Peak memory = 4622.86 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4387.96 (MB), peak = 4622.86 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 630
#Total wire length = 1114546 um.
#Total half perimeter of net bounding box = 1005616 um.
#Total wire length on LAYER M1 = 1953 um.
#Total wire length on LAYER M2 = 215916 um.
#Total wire length on LAYER M3 = 319595 um.
#Total wire length on LAYER M4 = 276043 um.
#Total wire length on LAYER M5 = 112227 um.
#Total wire length on LAYER M6 = 168405 um.
#Total wire length on LAYER M7 = 3618 um.
#Total wire length on LAYER M8 = 16790 um.
#Total number of vias = 311066
#Total number of multi-cut vias = 179312 ( 57.6%)
#Total number of single cut vias = 131754 ( 42.4%)
#Up-Via Summary (total 311066):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91230 ( 70.7%)     37863 ( 29.3%)     129093
# M2             30891 ( 25.2%)     91755 ( 74.8%)     122646
# M3              7351 ( 19.0%)     31401 ( 81.0%)      38752
# M4              1637 ( 12.0%)     12031 ( 88.0%)      13668
# M5               455 (  8.0%)      5264 ( 92.0%)       5719
# M6               119 ( 18.7%)       517 ( 81.3%)        636
# M7                71 ( 12.9%)       481 ( 87.1%)        552
#-----------------------------------------------------------
#               131754 ( 42.4%)    179312 ( 57.6%)     311066 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 630
#Total wire length = 1114546 um.
#Total half perimeter of net bounding box = 1005616 um.
#Total wire length on LAYER M1 = 1953 um.
#Total wire length on LAYER M2 = 215916 um.
#Total wire length on LAYER M3 = 319595 um.
#Total wire length on LAYER M4 = 276043 um.
#Total wire length on LAYER M5 = 112227 um.
#Total wire length on LAYER M6 = 168405 um.
#Total wire length on LAYER M7 = 3618 um.
#Total wire length on LAYER M8 = 16790 um.
#Total number of vias = 311066
#Total number of multi-cut vias = 179312 ( 57.6%)
#Total number of single cut vias = 131754 ( 42.4%)
#Up-Via Summary (total 311066):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91230 ( 70.7%)     37863 ( 29.3%)     129093
# M2             30891 ( 25.2%)     91755 ( 74.8%)     122646
# M3              7351 ( 19.0%)     31401 ( 81.0%)      38752
# M4              1637 ( 12.0%)     12031 ( 88.0%)      13668
# M5               455 (  8.0%)      5264 ( 92.0%)       5719
# M6               119 ( 18.7%)       517 ( 81.3%)        636
# M7                71 ( 12.9%)       481 ( 87.1%)        552
#-----------------------------------------------------------
#               131754 ( 42.4%)    179312 ( 57.6%)     311066 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:05
#Increased memory = -108.64 (MB)
#Total memory = 4391.53 (MB)
#Peak memory = 4622.86 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:38
#Elapsed time = 00:00:21
#Increased memory = -134.40 (MB)
#Total memory = 4340.45 (MB)
#Peak memory = 4622.86 (MB)
#Number of warnings = 21
#Total number of warnings = 51
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 01:58:57 2023
#
**optDesign ... cpu = 0:02:18, real = 0:01:15, mem = 4175.2M, totSessionCpu=2:54:25 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=69220 and nets=41716 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/dualcore_21038_7h7hJf.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5088.7M)
Extracted 10.0004% (CPU Time= 0:00:02.0  MEM= 5140.5M)
Extracted 20.0004% (CPU Time= 0:00:02.3  MEM= 5140.5M)
Extracted 30.0004% (CPU Time= 0:00:02.7  MEM= 5140.5M)
Extracted 40.0004% (CPU Time= 0:00:03.1  MEM= 5140.5M)
Extracted 50.0003% (CPU Time= 0:00:03.9  MEM= 5144.5M)
Extracted 60.0003% (CPU Time= 0:00:04.8  MEM= 5144.5M)
Extracted 70.0003% (CPU Time= 0:00:06.6  MEM= 5144.5M)
Extracted 80.0003% (CPU Time= 0:00:07.1  MEM= 5144.5M)
Extracted 90.0002% (CPU Time= 0:00:07.8  MEM= 5144.5M)
Extracted 100% (CPU Time= 0:00:09.3  MEM= 5144.5M)
Number of Extracted Resistors     : 818409
Number of Extracted Ground Cap.   : 802731
Number of Extracted Coupling Cap. : 1500188
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5128.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.9  Real Time: 0:00:12.0  MEM: 5128.449M)
**optDesign ... cpu = 0:02:31, real = 0:01:27, mem = 4171.9M, totSessionCpu=2:54:38 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5165.76)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 41987
AAE_INFO-618: Total number of nets in the design is 41716,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5513.77 CPU=0:00:14.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5513.77 CPU=0:00:16.6 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5481.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5513.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5185.88)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41987. 
Total number of fetched objects 41987
AAE_INFO-618: Total number of nets in the design is 41716,  23.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=5459.13 CPU=0:00:08.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5459.13 CPU=0:00:09.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:36.3 real=0:00:08.0 totSessionCpu=2:55:14 mem=5459.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=5459.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=5459.1M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5467.1M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5489.7M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.324  | -0.944  | -1.324  | -1.050  |
|           TNS (ns):|-181.777 |-154.306 | -7.928  | -19.543 |
|    Violating Paths:|  1325   |  1266   |   29    |   30    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.793%
       (97.268% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5489.7M
**optDesign ... cpu = 0:03:10, real = 0:01:37, mem = 4397.8M, totSessionCpu=2:55:16 **
**optDesign ... cpu = 0:03:10, real = 0:01:37, mem = 4397.8M, totSessionCpu=2:55:16 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:13, real = 0:01:38, mem = 4381.5M, totSessionCpu=2:55:19 **
** Profile ** Start :  cpu=0:00:00.0, mem=5154.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=5154.1M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5241.6M
** Profile ** Total reports :  cpu=0:00:00.5, mem=5163.6M
** Profile ** DRVs :  cpu=0:00:02.1, mem=5184.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.324  | -0.944  | -1.324  | -1.050  |
|           TNS (ns):|-181.777 |-154.306 | -7.928  | -19.543 |
|    Violating Paths:|  1325   |  1266   |   29    |   30    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.793%
       (97.268% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5184.1M
**optDesign ... cpu = 0:03:16, real = 0:01:42, mem = 4376.5M, totSessionCpu=2:55:23 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4291.0M, totSessionCpu=2:55:23 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-23 01:59:29 (2023-Mar-23 08:59:29 GMT)
2023-Mar-23 01:59:29 (2023-Mar-23 08:59:29 GMT): 10%
2023-Mar-23 01:59:29 (2023-Mar-23 08:59:29 GMT): 20%
2023-Mar-23 01:59:29 (2023-Mar-23 08:59:29 GMT): 30%
2023-Mar-23 01:59:29 (2023-Mar-23 08:59:29 GMT): 40%
2023-Mar-23 01:59:29 (2023-Mar-23 08:59:29 GMT): 50%
2023-Mar-23 01:59:29 (2023-Mar-23 08:59:29 GMT): 60%
2023-Mar-23 01:59:29 (2023-Mar-23 08:59:29 GMT): 70%
2023-Mar-23 01:59:29 (2023-Mar-23 08:59:29 GMT): 80%
2023-Mar-23 01:59:29 (2023-Mar-23 08:59:29 GMT): 90%

Finished Levelizing
2023-Mar-23 01:59:29 (2023-Mar-23 08:59:29 GMT)

Starting Activity Propagation
2023-Mar-23 01:59:30 (2023-Mar-23 08:59:30 GMT)
2023-Mar-23 01:59:30 (2023-Mar-23 08:59:30 GMT): 10%
2023-Mar-23 01:59:30 (2023-Mar-23 08:59:30 GMT): 20%

Finished Activity Propagation
2023-Mar-23 01:59:31 (2023-Mar-23 08:59:31 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 4638.3M, totSessionCpu=2:55:38 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5430.6M, init mem=5430.6M)
*info: Placed = 69220          (Fixed = 382)
*info: Unplaced = 0           
Placement Density:97.25%(269218/276844)
Placement Density (including fixed std cells):97.25%(269218/276844)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=5427.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39688

Instance distribution across the VT partitions:

 LVT : inst = 12483 (31.5%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 12483 (31.5%)

 HVT : inst = 27205 (68.5%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 27205 (68.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=69220 and nets=41716 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/dualcore_21038_7h7hJf.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5419.6M)
Extracted 10.0004% (CPU Time= 0:00:02.0  MEM= 5487.4M)
Extracted 20.0004% (CPU Time= 0:00:02.4  MEM= 5487.4M)
Extracted 30.0004% (CPU Time= 0:00:02.7  MEM= 5487.4M)
Extracted 40.0004% (CPU Time= 0:00:03.2  MEM= 5487.4M)
Extracted 50.0003% (CPU Time= 0:00:03.9  MEM= 5491.4M)
Extracted 60.0003% (CPU Time= 0:00:04.9  MEM= 5491.4M)
Extracted 70.0003% (CPU Time= 0:00:06.7  MEM= 5491.4M)
Extracted 80.0003% (CPU Time= 0:00:07.2  MEM= 5491.4M)
Extracted 90.0002% (CPU Time= 0:00:07.8  MEM= 5491.4M)
Extracted 100% (CPU Time= 0:00:09.4  MEM= 5491.4M)
Number of Extracted Resistors     : 818409
Number of Extracted Ground Cap.   : 802731
Number of Extracted Coupling Cap. : 1500188
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5459.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:13.0  Real Time: 0:00:13.0  MEM: 5459.395M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41987. 
Total number of fetched objects 41987
End delay calculation. (MEM=155.23 CPU=0:00:07.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=155.23 CPU=0:00:08.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:03.0 totSessionCpu=0:02:08 mem=123.2M)
Done building cte hold timing graph (HoldAware) cpu=0:00:15.2 real=0:00:04.0 totSessionCpu=0:02:08 mem=123.2M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:16.7/0:00:04.9 (3.4), mem = 153.8M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5439.67)
Total number of fetched objects 41987
AAE_INFO-618: Total number of nets in the design is 41716,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5785.13 CPU=0:00:15.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5785.13 CPU=0:00:16.2 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5753.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5785.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5425.25)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41987. 
Total number of fetched objects 41987
AAE_INFO-618: Total number of nets in the design is 41716,  23.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=5698.5 CPU=0:00:08.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5698.5 CPU=0:00:09.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:34.2 real=0:00:08.0 totSessionCpu=2:56:45 mem=5698.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=5698.5M
** Profile ** Other data :  cpu=0:00:00.3, mem=5698.5M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=5706.5M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5729.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.324  | -0.944  | -1.324  | -1.050  |
|           TNS (ns):|-181.777 |-154.306 | -7.928  | -19.543 |
|    Violating Paths:|  1325   |  1266   |   29    |   30    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.793%
       (97.268% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:24, real = 0:00:38, mem = 4640.5M, totSessionCpu=2:56:47 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -1.324
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in WNS mode
Info: 578 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:56:51.5/0:55:12.1 (3.2), mem = 5393.5M
(I,S,L,T): WC_VIEW: 50.141, 41.7182, 1.95337, 93.8126
*info: 578 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.324 TNS Slack -181.777 Density 97.27
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.050| -19.543|
|reg2cgate |-1.324|  -7.928|
|reg2reg   |-0.944|-154.306|
|HEPG      |-1.324|-162.234|
|All Paths |-1.324|-181.777|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.324|   -1.324|-162.234| -181.777|    97.27%|   0:00:00.0| 5755.3M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.324|   -1.324|-162.234| -181.777|    97.27%|   0:00:03.0| 5849.5M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:03.0 mem=5849.5M) ***
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.944|   -1.324|-154.306| -181.777|    97.27%|   0:00:00.0| 5849.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.924|   -1.324|-154.456| -181.927|    97.27%|   0:00:02.0| 6068.5M|   WC_VIEW|  default| normalizer_inst/shift_reg_0__0__1_/Q               |
|  -0.924|   -1.324|-154.456| -181.927|    97.27%|   0:00:01.0| 6068.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.4 real=0:00:03.0 mem=6068.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.0 real=0:00:06.0 mem=6068.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.050| -19.543|
|reg2cgate |-1.324|  -7.928|
|reg2reg   |-0.924|-154.456|
|HEPG      |-1.324|-162.384|
|All Paths |-1.324|-181.927|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -1.324 TNS Slack -181.927 Density 97.27
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 19 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.050| -19.543|
|reg2cgate |-1.324|  -7.928|
|reg2reg   |-0.924|-154.467|
|HEPG      |-1.324|-162.395|
|All Paths |-1.324|-181.938|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 578 constrained nets 
Layer 7 has 84 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:10.3 real=0:00:07.0 mem=6068.5M) ***
(I,S,L,T): WC_VIEW: 50.1496, 41.7237, 1.9536, 93.8269
*** SetupOpt [finish] : cpu/real = 0:00:28.2/0:00:24.6 (1.1), totSession cpu/real = 2:57:19.7/0:55:36.7 (3.2), mem = 5859.1M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:57:20 mem=5859.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 5859.1MB
Summary Report:
Instances move: 0 (out of 39337 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 5859.1MB
*** Finished refinePlace (2:57:23 mem=5859.1M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 1283
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 1283
Begin: GigaOpt Optimization in TNS mode
Info: 578 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:57:23.9/0:55:39.4 (3.2), mem = 5519.1M
(I,S,L,T): WC_VIEW: 50.1496, 41.7237, 1.9536, 93.8269
*info: 578 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.324 TNS Slack -181.938 Density 97.27
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.050| -19.543|
|reg2cgate |-1.324|  -7.928|
|reg2reg   |-0.924|-154.467|
|HEPG      |-1.324|-162.395|
|All Paths |-1.324|-181.938|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.324|   -1.324|-162.395| -181.938|    97.27%|   0:00:00.0| 5730.5M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 17 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.324|   -1.324|-159.806| -179.348|    97.28%|   0:00:07.0| 6148.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-159.790| -179.333|    97.28%|   0:00:00.0| 6148.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324|-159.739| -179.281|    97.28%|   0:00:01.0| 6148.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.324|   -1.324|-159.671| -179.214|    97.28%|   0:00:00.0| 6148.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.324|   -1.324|-159.638| -179.181|    97.28%|   0:00:00.0| 6148.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.324|   -1.324|-159.626| -179.169|    97.28%|   0:00:00.0| 6148.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.324|   -1.324|-159.621| -179.163|    97.28%|   0:00:00.0| 6167.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.324|   -1.324|-159.618| -179.161|    97.28%|   0:00:01.0| 6167.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.324|   -1.324|-159.582| -179.125|    97.29%|   0:00:00.0| 6167.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.324|   -1.324|-159.520| -179.063|    97.29%|   0:00:00.0| 6167.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.324|   -1.324|-159.457| -179.000|    97.29%|   0:00:00.0| 6167.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.324|   -1.324|-159.515| -179.057|    97.30%|   0:00:01.0| 6167.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.324|   -1.324|-159.494| -179.037|    97.30%|   0:00:00.0| 6167.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.324|   -1.324|-159.494| -179.037|    97.30%|   0:00:01.0| 6167.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.324|   -1.324|-159.481| -179.024|    97.31%|   0:00:01.0| 6167.5M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E   |
|  -1.324|   -1.324|-159.476| -179.019|    97.31%|   0:00:00.0| 6167.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.324|   -1.324|-159.471| -179.014|    97.31%|   0:00:01.0| 6167.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.324|   -1.324|-159.466| -179.009|    97.31%|   0:00:00.0| 6167.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.324|   -1.324|-159.433| -178.976|    97.31%|   0:00:00.0| 6167.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.324|   -1.324|-159.414| -178.957|    97.31%|   0:00:00.0| 6167.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.324|   -1.324|-159.414| -178.957|    97.31%|   0:00:01.0| 6167.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.324|   -1.324|-159.388| -178.931|    97.31%|   0:00:00.0| 6167.5M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_sum_reg/latch/E           |
|  -1.324|   -1.324|-159.348| -178.891|    97.31%|   0:00:00.0| 6167.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.324|   -1.324|-159.348| -178.891|    97.31%|   0:00:01.0| 6167.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.324|   -1.324|-159.348| -178.891|    97.31%|   0:00:00.0| 6167.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_4_/D                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.324|   -1.324|-159.011| -178.554|    97.31%|   0:00:05.0| 6168.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.324|   -1.324|-159.011| -178.554|    97.31%|   0:00:01.0| 6168.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.324|   -1.324|-158.937| -178.480|    97.31%|   0:00:00.0| 6168.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.324|   -1.324|-158.919| -178.462|    97.31%|   0:00:00.0| 6168.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.324|   -1.324|-158.904| -178.447|    97.31%|   0:00:00.0| 6168.0M|   WC_VIEW|reg2cgate| core1_inst/ofifo_inst/col_idx_5__fifo_instance/clk |
|        |         |        |         |          |            |        |          |         | _gate_q7_reg/latch/E                               |
|  -1.324|   -1.324|-158.814| -178.357|    97.31%|   0:00:00.0| 6168.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.324|   -1.324|-158.810| -178.353|    97.31%|   0:00:00.0| 6168.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.324|   -1.324|-158.770| -178.313|    97.31%|   0:00:00.0| 6168.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__2_/D               |
|  -1.324|   -1.324|-158.767| -178.310|    97.32%|   0:00:00.0| 6168.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.324|   -1.324|-158.752| -178.294|    97.32%|   0:00:00.0| 6168.0M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.324|   -1.324|-158.743| -178.286|    97.32%|   0:00:00.0| 6168.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__0__5_/D               |
|  -1.324|   -1.324|-158.743| -178.286|    97.32%|   0:00:00.0| 6168.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_1__2__9_/D               |
|  -1.324|   -1.324|-158.693| -178.236|    97.32%|   0:00:01.0| 6168.0M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__6__1_/D               |
|  -1.324|   -1.324|-158.617| -178.160|    97.32%|   0:00:00.0| 6168.0M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory5_reg_75_/D     |
|  -1.324|   -1.324|-158.567| -178.110|    97.32%|   0:00:00.0| 6168.0M|   WC_VIEW|  reg2reg| core1_inst/psum_mem_instance/memory5_reg_75_/D     |
|  -1.324|   -1.324|-158.460| -178.002|    97.32%|   0:00:00.0| 6168.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.324|   -1.324|-158.460| -178.002|    97.32%|   0:00:01.0| 6168.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.324|   -1.324|-158.254| -177.797|    97.33%|   0:00:01.0| 6168.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.324|   -1.324|-158.237| -177.779|    97.33%|   0:00:00.0| 6168.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.324|   -1.324|-158.227| -177.770|    97.33%|   0:00:00.0| 6168.0M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.324|   -1.324|-158.246| -177.789|    97.33%|   0:00:01.0| 6195.1M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:52.9 real=0:00:27.0 mem=6195.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:53.0 real=0:00:28.0 mem=6195.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.050| -19.543|
|reg2cgate |-1.324|  -7.928|
|reg2reg   |-0.973|-150.318|
|HEPG      |-1.324|-158.246|
|All Paths |-1.324|-177.789|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -1.324 TNS Slack -177.789 Density 97.33
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 209 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.050| -19.543|
|reg2cgate |-1.324|  -7.935|
|reg2reg   |-0.973|-150.359|
|HEPG      |-1.324|-158.294|
|All Paths |-1.324|-177.837|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 596 constrained nets 
Layer 7 has 84 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:54.5 real=0:00:28.0 mem=6195.1M) ***
(I,S,L,T): WC_VIEW: 50.2301, 41.782, 1.95634, 93.9684
*** SetupOpt [finish] : cpu/real = 0:01:06.9/0:00:40.2 (1.7), totSession cpu/real = 2:58:30.8/0:56:19.7 (3.2), mem = 5985.7M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:58:31 mem=5985.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 5985.7MB
Summary Report:
Instances move: 0 (out of 39401 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 5985.7MB
*** Finished refinePlace (2:58:35 mem=5985.7M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -1.324 ns

Start Layer Assignment ...
WNS(-1.324ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 119 cadidates out of 41784.
Total Assign Layers on 0 Nets (cpu 0:00:02.6).
GigaOpt: setting up router preferences
        design wns: -1.3239
        slack threshold: 0.1261
GigaOpt: 2 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1235 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.324 ns

Start Layer Assignment ...
WNS(-1.324ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 127 cadidates out of 41784.
Total Assign Layers on 0 Nets (cpu 0:00:02.6).
GigaOpt: setting up router preferences
        design wns: -1.3239
        slack threshold: 0.1261
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1235 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5690.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=5690.6M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5690.6M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5690.6M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.324  | -0.973  | -1.324  | -1.050  |
|           TNS (ns):|-177.836 |-150.358 | -7.935  | -19.543 |
|    Violating Paths:|  1262   |  1203   |   29    |   30    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.864%
       (97.338% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5690.6M
**optDesign ... cpu = 0:03:21, real = 0:01:57, mem = 4789.1M, totSessionCpu=2:58:44 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 135
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 135

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Thu Mar 23 02:01:22 2023
#
#num needed restored net=0
#need_extraction net=0 (total=41784)
#Processed 189 dirty instances, 293 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(160 insts marked dirty, reset pre-exisiting dirty flag on 161 insts, 378 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Thu Mar 23 02:01:24 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41778 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4652.56 (MB), peak = 5181.20 (MB)
#Merging special wires: starts on Thu Mar 23 02:01:27 2023 with memory = 4653.24 (MB), peak = 5181.20 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.5 GB, peak:5.1 GB --1.25 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 368.50000 46.79500 ) on M1 for NET normalizer_inst/FE_OCPN13518_sum_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 417.90000 228.90000 ) on M1 for NET normalizer_inst/n12356. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 532.48500 129.80000 ) on M1 for NET normalizer_inst/FE_OFN13388_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 523.30000 251.99500 ) on M1 for NET normalizer_inst/FE_OFN13328_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 372.62000 230.48500 ) on M1 for NET core2_inst/FE_PSN4625_pmem_in_84. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 360.75500 234.10000 ) on M1 for NET core2_inst/FE_PSN4627_pmem_in_85. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 101.68500 63.10000 ) on M1 for NET core1_inst/FE_PSN4626_pmem_in_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 385.22000 153.00000 ) on M1 for NET normalizer_inst/n8737. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 398.82000 275.40000 ) on M1 for NET normalizer_inst/n11850. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 364.62000 273.80000 ) on M1 for NET normalizer_inst/n11850. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 392.74500 72.12500 ) on M1 for NET normalizer_inst/net4039. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 487.69500 162.28000 ) on M1 for NET normalizer_inst/n5599. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 367.36000 230.50000 ) on M1 for NET normalizer_inst/FE_OFN13222_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 448.60000 191.00500 ) on M1 for NET normalizer_inst/FE_OFN13194_n1778. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 523.20000 252.20000 ) on M1 for NET normalizer_inst/FE_RN_355. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 354.71000 234.13000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_5__fifo_instance/net4301. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 359.42000 250.31500 ) on M1 for NET core2_inst/ofifo_inst/col_idx_5__fifo_instance/net4331. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 350.22000 243.11500 ) on M1 for NET core2_inst/ofifo_inst/col_idx_5__fifo_instance/net4321. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 357.51000 243.07000 ) on M1 for NET core2_inst/ofifo_inst/col_idx_5__fifo_instance/net4316. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 461.30000 133.10000 ) on M1 for NET normalizer_inst/n13185. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#356 routed nets are extracted.
#    257 (0.62%) extracted nets are partially routed.
#41291 routed net(s) are imported.
#20 (0.05%) nets are without wires.
#117 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 41784.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 02:01:28 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 11.78 (MB)
#Total memory = 4654.63 (MB)
#Peak memory = 5181.20 (MB)
#
#
#Start global routing on Thu Mar 23 02:01:28 2023
#
#
#Start global routing initialization on Thu Mar 23 02:01:28 2023
#
#Number of eco nets is 258
#
#Start global routing data preparation on Thu Mar 23 02:01:28 2023
#
#Start routing resource analysis on Thu Mar 23 02:01:28 2023
#
#Routing resource analysis is done on Thu Mar 23 02:01:28 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2647          80       33124    92.66%
#  M2             V        2649          84       33124     1.12%
#  M3             H        2727           0       33124     0.19%
#  M4             V        2159         574       33124     1.08%
#  M5             H        2727           0       33124     0.00%
#  M6             V        2733           0       33124     0.00%
#  M7             H         682           0       33124     0.00%
#  M8             V         683           0       33124     0.00%
#  --------------------------------------------------------------
#  Total                  17008       3.37%      264992    11.88%
#
#  650 nets (1.56%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 02:01:28 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4661.28 (MB), peak = 5181.20 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 02:01:28 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4662.57 (MB), peak = 5181.20 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4665.46 (MB), peak = 5181.20 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4665.57 (MB), peak = 5181.20 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4669.08 (MB), peak = 5181.20 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 117 (skipped).
#Total number of routable nets = 41667.
#Total number of nets in the design = 41784.
#
#278 routable nets have only global wires.
#41389 routable nets have only detail routed wires.
#31 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#723 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 31             247  
#------------------------------------------------
#        Total                 31             247  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                650           84               104           40913  
#-------------------------------------------------------------------------------
#        Total                650           84               104           40913  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2           23(0.07%)      7(0.02%)      0(0.00%)   (0.09%)
#  M3            8(0.02%)      1(0.00%)      1(0.00%)   (0.03%)
#  M4            4(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     35(0.01%)      8(0.00%)      1(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 650
#Total wire length = 1115540 um.
#Total half perimeter of net bounding box = 1006462 um.
#Total wire length on LAYER M1 = 1949 um.
#Total wire length on LAYER M2 = 216106 um.
#Total wire length on LAYER M3 = 320132 um.
#Total wire length on LAYER M4 = 276239 um.
#Total wire length on LAYER M5 = 112303 um.
#Total wire length on LAYER M6 = 168404 um.
#Total wire length on LAYER M7 = 3618 um.
#Total wire length on LAYER M8 = 16790 um.
#Total number of vias = 311444
#Total number of multi-cut vias = 179228 ( 57.5%)
#Total number of single cut vias = 132216 ( 42.5%)
#Up-Via Summary (total 311444):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91383 ( 70.7%)     37837 ( 29.3%)     129220
# M2             31061 ( 25.3%)     91720 ( 74.7%)     122781
# M3              7448 ( 19.2%)     31386 ( 80.8%)      38834
# M4              1665 ( 12.2%)     12025 ( 87.8%)      13690
# M5               469 (  8.2%)      5262 ( 91.8%)       5731
# M6               119 ( 18.7%)       517 ( 81.3%)        636
# M7                71 ( 12.9%)       481 ( 87.1%)        552
#-----------------------------------------------------------
#               132216 ( 42.5%)    179228 ( 57.5%)     311444 
#
#Total number of involved priority nets 30
#Maximum src to sink distance for priority net 101.5
#Average of max src_to_sink distance for priority net 31.6
#Average of ave src_to_sink distance for priority net 28.1
#Max overcon = 3 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.03%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:04
#Increased memory = 18.34 (MB)
#Total memory = 4672.97 (MB)
#Peak memory = 5181.20 (MB)
#
#Finished global routing on Thu Mar 23 02:01:31 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4663.98 (MB), peak = 5181.20 (MB)
#Start Track Assignment.
#Done with 134 horizontal wires in 2 hboxes and 117 vertical wires in 2 hboxes.
#Done with 15 horizontal wires in 2 hboxes and 15 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 650
#Total wire length = 1115824 um.
#Total half perimeter of net bounding box = 1006462 um.
#Total wire length on LAYER M1 = 1984 um.
#Total wire length on LAYER M2 = 216178 um.
#Total wire length on LAYER M3 = 320241 um.
#Total wire length on LAYER M4 = 276272 um.
#Total wire length on LAYER M5 = 112323 um.
#Total wire length on LAYER M6 = 168417 um.
#Total wire length on LAYER M7 = 3618 um.
#Total wire length on LAYER M8 = 16790 um.
#Total number of vias = 311444
#Total number of multi-cut vias = 179228 ( 57.5%)
#Total number of single cut vias = 132216 ( 42.5%)
#Up-Via Summary (total 311444):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91383 ( 70.7%)     37837 ( 29.3%)     129220
# M2             31061 ( 25.3%)     91720 ( 74.7%)     122781
# M3              7448 ( 19.2%)     31386 ( 80.8%)      38834
# M4              1665 ( 12.2%)     12025 ( 87.8%)      13690
# M5               469 (  8.2%)      5262 ( 91.8%)       5731
# M6               119 ( 18.7%)       517 ( 81.3%)        636
# M7                71 ( 12.9%)       481 ( 87.1%)        552
#-----------------------------------------------------------
#               132216 ( 42.5%)    179228 ( 57.5%)     311444 
#
#cpu time = 00:00:07, elapsed time = 00:00:06, memory = 4788.25 (MB), peak = 5181.20 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        Total 
#	21        16        37        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:14
#Increased memory = 146.17 (MB)
#Total memory = 4789.02 (MB)
#Peak memory = 5181.20 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.0% of the total area was rechecked for DRC, and 14.3% required routing.
#   number of violations = 91
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1            5        1       10        6       22
#	M2           12       10       31        0       53
#	M3            0        0        5        0        5
#	M4            0        0       11        0       11
#	Totals       17       11       57        6       91
#160 out of 69288 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.2%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 91
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1            5        1       10        6       22
#	M2           12       10       31        0       53
#	M3            0        0        5        0        5
#	M4            0        0       11        0       11
#	Totals       17       11       57        6       91
#cpu time = 00:00:28, elapsed time = 00:00:04, memory = 5056.02 (MB), peak = 5181.20 (MB)
#start 1st optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	          Short   Totals
#	M1            3        3
#	M2            1        1
#	M3            4        4
#	M4           11       11
#	Totals       19       19
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 5124.31 (MB), peak = 5181.20 (MB)
#start 2nd optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	          Short   Totals
#	M1            3        3
#	M2            1        1
#	M3            4        4
#	M4           11       11
#	Totals       19       19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 5124.31 (MB), peak = 5181.20 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 5125.40 (MB), peak = 5181.20 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 650
#Total wire length = 1115548 um.
#Total half perimeter of net bounding box = 1006462 um.
#Total wire length on LAYER M1 = 1896 um.
#Total wire length on LAYER M2 = 215952 um.
#Total wire length on LAYER M3 = 320079 um.
#Total wire length on LAYER M4 = 276362 um.
#Total wire length on LAYER M5 = 112390 um.
#Total wire length on LAYER M6 = 168461 um.
#Total wire length on LAYER M7 = 3617 um.
#Total wire length on LAYER M8 = 16790 um.
#Total number of vias = 311849
#Total number of multi-cut vias = 178481 ( 57.2%)
#Total number of single cut vias = 133368 ( 42.8%)
#Up-Via Summary (total 311849):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91581 ( 70.9%)     37656 ( 29.1%)     129237
# M2             31622 ( 25.7%)     91341 ( 74.3%)     122963
# M3              7689 ( 19.7%)     31280 ( 80.3%)      38969
# M4              1771 ( 12.9%)     11968 ( 87.1%)      13739
# M5               508 (  8.8%)      5243 ( 91.2%)       5751
# M6               122 ( 19.2%)       515 ( 80.8%)        637
# M7                75 ( 13.6%)       478 ( 86.4%)        553
#-----------------------------------------------------------
#               133368 ( 42.8%)    178481 ( 57.2%)     311849 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:38
#Elapsed time = 00:00:07
#Increased memory = -103.09 (MB)
#Total memory = 4686.12 (MB)
#Peak memory = 5181.20 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4687.92 (MB), peak = 5181.20 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 650
#Total wire length = 1115548 um.
#Total half perimeter of net bounding box = 1006462 um.
#Total wire length on LAYER M1 = 1896 um.
#Total wire length on LAYER M2 = 215952 um.
#Total wire length on LAYER M3 = 320079 um.
#Total wire length on LAYER M4 = 276362 um.
#Total wire length on LAYER M5 = 112390 um.
#Total wire length on LAYER M6 = 168461 um.
#Total wire length on LAYER M7 = 3617 um.
#Total wire length on LAYER M8 = 16790 um.
#Total number of vias = 311849
#Total number of multi-cut vias = 178481 ( 57.2%)
#Total number of single cut vias = 133368 ( 42.8%)
#Up-Via Summary (total 311849):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91581 ( 70.9%)     37656 ( 29.1%)     129237
# M2             31622 ( 25.7%)     91341 ( 74.3%)     122963
# M3              7689 ( 19.7%)     31280 ( 80.3%)      38969
# M4              1771 ( 12.9%)     11968 ( 87.1%)      13739
# M5               508 (  8.8%)      5243 ( 91.2%)       5751
# M6               122 ( 19.2%)       515 ( 80.8%)        637
# M7                75 ( 13.6%)       478 ( 86.4%)        553
#-----------------------------------------------------------
#               133368 ( 42.8%)    178481 ( 57.2%)     311849 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 650
#Total wire length = 1115548 um.
#Total half perimeter of net bounding box = 1006462 um.
#Total wire length on LAYER M1 = 1896 um.
#Total wire length on LAYER M2 = 215952 um.
#Total wire length on LAYER M3 = 320079 um.
#Total wire length on LAYER M4 = 276362 um.
#Total wire length on LAYER M5 = 112390 um.
#Total wire length on LAYER M6 = 168461 um.
#Total wire length on LAYER M7 = 3617 um.
#Total wire length on LAYER M8 = 16790 um.
#Total number of vias = 311849
#Total number of multi-cut vias = 178481 ( 57.2%)
#Total number of single cut vias = 133368 ( 42.8%)
#Up-Via Summary (total 311849):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             91581 ( 70.9%)     37656 ( 29.1%)     129237
# M2             31622 ( 25.7%)     91341 ( 74.3%)     122963
# M3              7689 ( 19.7%)     31280 ( 80.3%)      38969
# M4              1771 ( 12.9%)     11968 ( 87.1%)      13739
# M5               508 (  8.8%)      5243 ( 91.2%)       5751
# M6               122 ( 19.2%)       515 ( 80.8%)        637
# M7                75 ( 13.6%)       478 ( 86.4%)        553
#-----------------------------------------------------------
#               133368 ( 42.8%)    178481 ( 57.2%)     311849 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:09
#Increased memory = -97.61 (MB)
#Total memory = 4691.60 (MB)
#Peak memory = 5181.20 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:09
#Elapsed time = 00:00:26
#Increased memory = -159.41 (MB)
#Total memory = 4629.65 (MB)
#Peak memory = 5181.20 (MB)
#Number of warnings = 21
#Total number of warnings = 72
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 02:01:48 2023
#
**optDesign ... cpu = 0:04:30, real = 0:02:24, mem = 4445.4M, totSessionCpu=2:59:53 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=69288 and nets=41784 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/dualcore_21038_7h7hJf.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5450.9M)
Extracted 10.0003% (CPU Time= 0:00:02.0  MEM= 5510.7M)
Extracted 20.0004% (CPU Time= 0:00:02.3  MEM= 5510.7M)
Extracted 30.0003% (CPU Time= 0:00:02.6  MEM= 5510.7M)
Extracted 40.0004% (CPU Time= 0:00:03.1  MEM= 5510.7M)
Extracted 50.0003% (CPU Time= 0:00:03.7  MEM= 5514.7M)
Extracted 60.0004% (CPU Time= 0:00:04.6  MEM= 5514.7M)
Extracted 70.0003% (CPU Time= 0:00:06.3  MEM= 5514.7M)
Extracted 80.0004% (CPU Time= 0:00:06.7  MEM= 5514.7M)
Extracted 90.0003% (CPU Time= 0:00:07.4  MEM= 5514.7M)
Extracted 100% (CPU Time= 0:00:08.9  MEM= 5514.7M)
Number of Extracted Resistors     : 819770
Number of Extracted Ground Cap.   : 803931
Number of Extracted Coupling Cap. : 1503484
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5484.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.4  Real Time: 0:00:12.0  MEM: 5484.207M)
**optDesign ... cpu = 0:04:43, real = 0:02:36, mem = 4450.3M, totSessionCpu=3:00:06 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5513.53)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 42055
AAE_INFO-618: Total number of nets in the design is 41784,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=5880.61 CPU=0:00:16.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5880.61 CPU=0:00:18.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5848.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 5880.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5532.73)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 42055. 
Total number of fetched objects 42055
AAE_INFO-618: Total number of nets in the design is 41784,  23.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=5805.97 CPU=0:00:08.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5805.97 CPU=0:00:09.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:38.2 real=0:00:08.0 totSessionCpu=3:00:44 mem=5806.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=5806.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=5806.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5814.0M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5836.5M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.324  | -0.964  | -1.324  | -1.050  |
|           TNS (ns):|-177.935 |-150.445 | -7.940  | -19.549 |
|    Violating Paths:|  1269   |  1210   |   29    |   30    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.864%
       (97.338% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5836.5M
**optDesign ... cpu = 0:05:23, real = 0:02:46, mem = 4689.2M, totSessionCpu=3:00:46 **
**optDesign ... cpu = 0:05:23, real = 0:02:46, mem = 4689.2M, totSessionCpu=3:00:46 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.324
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 596 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:00:46.3/0:57:19.4 (3.2), mem = 5530.5M
(I,S,L,T): WC_VIEW: 50.2304, 41.7786, 1.95634, 93.9654
*info: 596 clock nets excluded
*info: 2 special nets excluded.
*info: 115 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.324 TNS Slack -177.935 Density 97.34
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.050| -19.549|
|reg2cgate |-1.324|  -7.940|
|reg2reg   |-0.964|-150.445|
|HEPG      |-1.324|-158.385|
|All Paths |-1.324|-177.935|
+----------+------+--------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.324|   -1.324|-158.385| -177.935|    97.34%|   0:00:00.0| 5860.3M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.324|   -1.324|-158.385| -177.934|    97.34%|   0:00:01.0| 5974.7M|   WC_VIEW|reg2cgate| normalizer_inst/clk_gate_div_in_2_reg_0_/latch/E   |
|  -1.324|   -1.324|-158.385| -177.934|    97.34%|   0:00:00.0| 5974.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_5_/D                          |
|  -1.324|   -1.324|-158.385| -177.934|    97.34%|   0:00:00.0| 5974.7M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.324|   -1.324|-158.385| -177.934|    97.34%|   0:00:01.0| 5974.7M|   WC_VIEW|  reg2reg| normalizer_inst/shift_reg_0__4__2_/D               |
|  -1.324|   -1.324|-158.385| -177.934|    97.34%|   0:00:00.0| 5974.7M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_4_/D                          |
|  -1.324|   -1.324|-158.385| -177.935|    97.34%|   0:00:01.0| 5974.7M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:03.0 mem=5974.7M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:05.3 real=0:00:04.0 mem=5974.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.050| -19.549|
|reg2cgate |-1.324|  -7.940|
|reg2reg   |-0.964|-150.445|
|HEPG      |-1.324|-158.385|
|All Paths |-1.324|-177.935|
+----------+------+--------+

OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-1.050| -19.549|
|reg2cgate |-1.324|  -7.940|
|reg2reg   |-0.964|-150.445|
|HEPG      |-1.324|-158.385|
|All Paths |-1.324|-177.935|
+----------+------+--------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 596 constrained nets 
Layer 7 has 84 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:06.0 real=0:00:04.0 mem=5974.7M) ***
(I,S,L,T): WC_VIEW: 50.2304, 41.7786, 1.95634, 93.9654
*** SetupOpt [finish] : cpu/real = 0:00:17.4/0:00:15.3 (1.1), totSession cpu/real = 3:01:03.7/0:57:34.7 (3.1), mem = 5766.8M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:05:41, real = 0:03:02, mem = 4862.8M, totSessionCpu=3:01:04 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=5581.29M, totSessionCpu=3:01:05).
**optDesign ... cpu = 0:05:42, real = 0:03:02, mem = 4862.0M, totSessionCpu=3:01:05 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:45, real = 0:03:03, mem = 4843.3M, totSessionCpu=3:01:08 **
** Profile ** Start :  cpu=0:00:00.0, mem=5550.8M
** Profile ** Other data :  cpu=0:00:00.3, mem=5550.8M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=5638.2M
** Profile ** Total reports :  cpu=0:00:00.5, mem=5561.2M
** Profile ** DRVs :  cpu=0:00:02.0, mem=5581.7M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.324  | -0.964  | -1.324  | -1.050  |
|           TNS (ns):|-177.935 |-150.445 | -7.940  | -19.549 |
|    Violating Paths:|  1269   |  1210   |   29    |   30    |
|          All Paths:|  10926  |  8189   |   218   |  3539   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.001   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.864%
       (97.338% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5581.7M
**optDesign ... cpu = 0:05:49, real = 0:03:07, mem = 4829.0M, totSessionCpu=3:01:12 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/23 02:02:32, mem=4747.4M)
% Begin Save ccopt configuration ... (date=03/23 02:02:32, mem=4747.4M)
% End Save ccopt configuration ... (date=03/23 02:02:33, total cpu=0:00:00.3, real=0:00:00.0, peak res=4747.7M, current mem=4747.7M)
% Begin Save netlist data ... (date=03/23 02:02:33, mem=4747.7M)
Writing Binary DB to route.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 02:02:33, total cpu=0:00:00.2, real=0:00:00.0, peak res=4748.8M, current mem=4748.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file route.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 02:02:33, mem=4749.7M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 02:02:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=4749.7M, current mem=4749.7M)
Saving scheduling_file.cts.21038 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/23 02:02:34, mem=4757.2M)
% End Save clock tree data ... (date=03/23 02:02:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=4757.2M, current mem=4757.2M)
Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file route.enc.dat.tmp/dualcore.pg.gz
Saving property file route.enc.dat.tmp/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=5588.1M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.4 real=0:00:00.0 mem=5580.1M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=5564.1M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file route.enc.dat.tmp/dualcore.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 02:02:36, mem=4757.5M)
% End Save power constraints data ... (date=03/23 02:02:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=4757.5M, current mem=4757.5M)
Cmin Cmax
Generated self-contained design route.enc.dat.tmp
#% End save design ... (date=03/23 02:02:38, total cpu=0:00:05.4, real=0:00:06.0, peak res=4757.7M, current mem=4757.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 5518.1) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
Multi-CPU acceleration using 8 CPU(s).
Saving Drc markers ...
... No Drc file written since there is no markers found.
VG: elapsed time: 12.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 30
  Overlap     : 0
End Summary

  Verification Complete : 30 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:29.4  MEM: 955.1M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar 23 02:02:50 2023

Design Name: dualcore
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (546.6000, 545.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 8 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Mar 23 02:02:51 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:03.5  MEM: 0.000M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile dualcore.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4911.58MB/6776.03MB/5130.40MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4911.58MB/6776.03MB/5130.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4911.58MB/6776.03MB/5130.40MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-23 02:02:53 (2023-Mar-23 09:02:53 GMT)
2023-Mar-23 02:02:53 (2023-Mar-23 09:02:53 GMT): 10%
2023-Mar-23 02:02:53 (2023-Mar-23 09:02:53 GMT): 20%
2023-Mar-23 02:02:53 (2023-Mar-23 09:02:53 GMT): 30%
2023-Mar-23 02:02:53 (2023-Mar-23 09:02:53 GMT): 40%
2023-Mar-23 02:02:53 (2023-Mar-23 09:02:53 GMT): 50%
2023-Mar-23 02:02:53 (2023-Mar-23 09:02:53 GMT): 60%
2023-Mar-23 02:02:53 (2023-Mar-23 09:02:53 GMT): 70%
2023-Mar-23 02:02:53 (2023-Mar-23 09:02:53 GMT): 80%
2023-Mar-23 02:02:53 (2023-Mar-23 09:02:53 GMT): 90%

Finished Levelizing
2023-Mar-23 02:02:53 (2023-Mar-23 09:02:53 GMT)

Starting Activity Propagation
2023-Mar-23 02:02:53 (2023-Mar-23 09:02:53 GMT)
2023-Mar-23 02:02:54 (2023-Mar-23 09:02:54 GMT): 10%
2023-Mar-23 02:02:54 (2023-Mar-23 09:02:54 GMT): 20%

Finished Activity Propagation
2023-Mar-23 02:02:55 (2023-Mar-23 09:02:55 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4911.59MB/6776.03MB/5130.40MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-23 02:02:55 (2023-Mar-23 09:02:55 GMT)
2023-Mar-23 02:02:56 (2023-Mar-23 09:02:56 GMT): 10%
2023-Mar-23 02:02:56 (2023-Mar-23 09:02:56 GMT): 20%
2023-Mar-23 02:02:56 (2023-Mar-23 09:02:56 GMT): 30%
2023-Mar-23 02:02:56 (2023-Mar-23 09:02:56 GMT): 40%
2023-Mar-23 02:02:56 (2023-Mar-23 09:02:56 GMT): 50%
2023-Mar-23 02:02:56 (2023-Mar-23 09:02:56 GMT): 60%
2023-Mar-23 02:02:56 (2023-Mar-23 09:02:56 GMT): 70%
2023-Mar-23 02:02:56 (2023-Mar-23 09:02:56 GMT): 80%
2023-Mar-23 02:02:56 (2023-Mar-23 09:02:56 GMT): 90%

Finished Calculating power
2023-Mar-23 02:02:56 (2023-Mar-23 09:02:56 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4934.53MB/6874.38MB/5130.40MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4934.53MB/6874.38MB/5130.40MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=4934.53MB/6874.38MB/5130.40MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4934.53MB/6874.38MB/5130.40MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       51.13913098 	   51.9829%
Total Switching Power:      45.16217947 	   45.9073%
Total Leakage Power:         2.07559126 	    2.1098%
Total Power:                98.37690158
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4962.39MB/6898.88MB/5130.40MB)


Output file is .//dualcore.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile dualcore.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell dualcore.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file dualcore.post_route.summary.rpt.
<CMD> streamOut dualcore.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          69288

Ports/Pins                           305
    metal layer M2                   201
    metal layer M3                   104

Nets                              506267
    metal layer M1                  4206
    metal layer M2                231542
    metal layer M3                156107
    metal layer M4                 73089
    metal layer M5                 24565
    metal layer M6                 15144
    metal layer M7                   919
    metal layer M8                   695

    Via Instances                 311849

Special Nets                         927
    metal layer M1                   883
    metal layer M2                     4
    metal layer M4                    40

    Via Instances                  18414

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               41974
    metal layer M1                  1168
    metal layer M2                 26224
    metal layer M3                 12151
    metal layer M4                  1569
    metal layer M5                   528
    metal layer M6                   305
    metal layer M7                    15
    metal layer M8                    14


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract dualcore.lef
<CMD> defOut -netlist -routing dualcore.def
Writing DEF file 'dualcore.def', current time is Thu Mar 23 02:03:03 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'dualcore.def' is written, current time is Thu Mar 23 02:03:08 2023 ...
<CMD> saveNetlist dualcore.pnr.v
Writing Netlist "dualcore.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/dualcore_21038_7h7hJf.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/dualcore_21038_7h7hJf.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/.mmmcdLW7Dq/modes/CON/CON.sdc' ...
Current (total cpu=3:02:06, real=0:58:21, peak res=5181.2M, current mem=4308.8M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4324.8M, current mem=4324.8M)
Current (total cpu=3:02:06, real=0:58:21, peak res=5181.2M, current mem=4324.8M)
Reading latency file '/tmp/innovus_temp_21038_ieng6-ece-03.ucsd.edu_agnaneswaran_YntM6K/.mmmcdLW7Dq/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=5326.69 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5457.08)
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
*** Stack trace:
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x12e84e86]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(syStackTrace+0xb7)[0x12e85308]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484ebc4]
/lib64/libpthread.so.0(+0xf630)[0x7f449007e630]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z19peIsRCSourceCoupledv+0x2c)[0xc85e06c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z10esiMain_MTP7dbsCellPvP25dcsFactorizedDelayCalcMgr+0xfef)[0xf46946f]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z6dcMainP7dbsCellP8_IO_FILEP25dcsFactorizedDelayCalcMgr+0x179)[0xcddf5a9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16cteComputeDelaysP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x5e1)[0x5dda911]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16esiUpdateSIDelayP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x206)[0xf4515f6]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z28cteComputeAndInsertDelayMainv+0x21d)[0x5ddaf9d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK19ctesDelayCalculator22computeAndInsertDelaysEP11TADbContext+0x1fb)[0x5e6376b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x5e722c8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0x15d4e6e9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0x8eb)[0x13044bab]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x1d0)[0x1304b260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0xf44f430]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xd05)[0xf4504e5]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x76d)[0xf46645d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0xaea)[0x13044daa]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0x7b)[0x1304866b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x3e4)[0x143f5a64]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x188)[0x151b45e8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0xa7d)[0x151a39ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x80)[0x18b0c5b0]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0xf4)[0x18baf624]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x38)[0x18baf788]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x33d)[0x490d4ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xc7)[0xf807d27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3c)[0x10920c3c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0x109291c1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0x10938a1b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0x1093873c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xe0)[0x1091d260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18c13cf7]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x87)[0x18bd5747]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x129)[0x18bd5a49]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x6a)[0x7f4494ae023a]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xea)[0x7f4493c890ca]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x84)[0x7f4493c91954]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x177)[0x7f4494adf897]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x281)[0x48ef5e1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x177)[0x18bd0287]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x4a47df3]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(main+0x10b)[0x3fdb69b]
/lib64/libc.so.6(__libc_start_main+0xf5)[0x7f448f496555]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484b9c1]
========================================
               pstack
========================================
Thread 41 (Thread 0x7f448b82b700 (LWP 21115)):
#0  0x00007f448f569b43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 40 (Thread 0x7f4483f9f700 (LWP 21116)):
#0  0x00007f449007d9dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 39 (Thread 0x7f448379e700 (LWP 21117)):
#0  0x00007f448f569b43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 38 (Thread 0x7f4482f9d700 (LWP 21120)):
#0  0x00007f449007de9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 37 (Thread 0x7f4481d94700 (LWP 21122)):
#0  0x00007f448f5399fd in nanosleep () from /lib64/libc.so.6
#1  0x00007f448f539894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 36 (Thread 0x7f448127b700 (LWP 21149)):
#0  0x00007f448f567ddd in poll () from /lib64/libc.so.6
#1  0x00007f4490f72022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007f4490f73c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007f44812d0a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007f4493aac17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 35 (Thread 0x7f447aab5700 (LWP 21150)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 34 (Thread 0x7f447a2b4700 (LWP 21151)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 33 (Thread 0x7f4479ab3700 (LWP 21152)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 32 (Thread 0x7f44792b2700 (LWP 21153)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 31 (Thread 0x7f4478ab1700 (LWP 21154)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 30 (Thread 0x7f44782b0700 (LWP 21155)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 29 (Thread 0x7f4477aaf700 (LWP 21156)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 28 (Thread 0x7f44772ae700 (LWP 21157)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 27 (Thread 0x7f447601f700 (LWP 21185)):
#0  0x00007f449007e3c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 26 (Thread 0x7f445ed2d700 (LWP 21263)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f4493aacfbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007f44936f8e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007f4493aac17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 25 (Thread 0x7f443b510700 (LWP 21370)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 24 (Thread 0x7f443bd11700 (LWP 21371)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 23 (Thread 0x7f443c512700 (LWP 21372)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 22 (Thread 0x7f443cd13700 (LWP 21373)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 21 (Thread 0x7f44574f5700 (LWP 21374)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 20 (Thread 0x7f4456cf4700 (LWP 21375)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 19 (Thread 0x7f44564f3700 (LWP 21376)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 18 (Thread 0x7f4454641700 (LWP 21377)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 17 (Thread 0x7f4411259700 (LWP 21795)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 16 (Thread 0x7f4413c36700 (LWP 21796)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 15 (Thread 0x7f4420c22700 (LWP 21797)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 14 (Thread 0x7f441d4af700 (LWP 21798)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 13 (Thread 0x7f441ccae700 (LWP 21799)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 12 (Thread 0x7f441c4ad700 (LWP 21800)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 11 (Thread 0x7f441bcac700 (LWP 21801)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 10 (Thread 0x7f441b4ab700 (LWP 21802)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 9 (Thread 0x7f42fe59d700 (LWP 28121)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 8 (Thread 0x7f43005b3700 (LWP 28123)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 7 (Thread 0x7f4306215700 (LWP 28124)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 6 (Thread 0x7f4305a14700 (LWP 28125)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 5 (Thread 0x7f4305213700 (LWP 28126)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 4 (Thread 0x7f43044fb700 (LWP 28127)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 3 (Thread 0x7f4303cfa700 (LWP 28128)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 2 (Thread 0x7f43034f9700 (LWP 28129)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x7f4499043400 (LWP 21038)):
#0  0x00007f448f539659 in waitpid () from /lib64/libc.so.6
#1  0x00007f448f4b6f62 in do_system () from /lib64/libc.so.6
#2  0x00007f448f4b7311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018b133f8 in TclEvalEx ()
#35 0x0000000018b13d26 in Tcl_EvalEx ()
#36 0x0000000018b13dcf in TclNREvalObjEx ()
#37 0x0000000018bc95cb in TclNREvalFile ()
#38 0x0000000018b27021 in TclNRSourceObjCmd ()
#39 0x0000000018b10f27 in TclNRRunCallbacks ()
#40 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#41 0x0000000018baf788 in Tcl_RecordAndEval ()
#42 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#43 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#44 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#45 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#46 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#47 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#48 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#49 0x0000000018c13cf7 in FileHandlerEventProc ()
#50 0x0000000018bd5747 in Tcl_ServiceEvent ()
#51 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#52 0x00007f4494ae023a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#53 0x00007f4493c890ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#54 0x00007f4493c91954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#55 0x00007f4494adf897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#56 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#57 0x0000000018bd0287 in Tcl_MainEx ()
#58 0x0000000004a47df3 in child_main(int, char**) ()
#59 0x0000000003fdb69b in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 28129]
[New LWP 28128]
[New LWP 28127]
[New LWP 28126]
[New LWP 28125]
[New LWP 28124]
[New LWP 28123]
[New LWP 28121]
[New LWP 21802]
[New LWP 21801]
[New LWP 21800]
[New LWP 21799]
[New LWP 21798]
[New LWP 21797]
[New LWP 21796]
[New LWP 21795]
[New LWP 21377]
[New LWP 21376]
[New LWP 21375]
[New LWP 21374]
[New LWP 21373]
[New LWP 21372]
[New LWP 21371]
[New LWP 21370]
[New LWP 21263]
[New LWP 21185]
[New LWP 21157]
[New LWP 21156]
[New LWP 21155]
[New LWP 21154]
[New LWP 21153]
[New LWP 21152]
[New LWP 21151]
[New LWP 21150]
[New LWP 21149]
[New LWP 21122]
[New LWP 21120]
[New LWP 21117]
[New LWP 21116]
[New LWP 21115]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0x00007f448f539659 in waitpid () from /lib64/libc.so.6

Thread 41 (Thread 0x7f448b82b700 (LWP 21115)):
#0  0x00007f448f569b43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 40 (Thread 0x7f4483f9f700 (LWP 21116)):
#0  0x00007f449007d9dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 39 (Thread 0x7f448379e700 (LWP 21117)):
#0  0x00007f448f569b43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 38 (Thread 0x7f4482f9d700 (LWP 21120)):
#0  0x00007f449007de9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 37 (Thread 0x7f4481d94700 (LWP 21122)):
#0  0x00007f448f5399fd in nanosleep () from /lib64/libc.so.6
#1  0x00007f448f539894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 36 (Thread 0x7f448127b700 (LWP 21149)):
#0  0x00007f448f567ddd in poll () from /lib64/libc.so.6
#1  0x00007f4490f72022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007f4490f73c6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007f44812d0a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007f4493aac17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 35 (Thread 0x7f447aab5700 (LWP 21150)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 34 (Thread 0x7f447a2b4700 (LWP 21151)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 33 (Thread 0x7f4479ab3700 (LWP 21152)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 32 (Thread 0x7f44792b2700 (LWP 21153)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 31 (Thread 0x7f4478ab1700 (LWP 21154)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 30 (Thread 0x7f44782b0700 (LWP 21155)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 29 (Thread 0x7f4477aaf700 (LWP 21156)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 28 (Thread 0x7f44772ae700 (LWP 21157)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f447e4e60b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007f447e4e5c27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 27 (Thread 0x7f447601f700 (LWP 21185)):
#0  0x00007f449007e3c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 26 (Thread 0x7f445ed2d700 (LWP 21263)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007f4493aacfbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007f44936f8e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007f4493aac17a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 25 (Thread 0x7f443b510700 (LWP 21370)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 24 (Thread 0x7f443bd11700 (LWP 21371)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 23 (Thread 0x7f443c512700 (LWP 21372)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 22 (Thread 0x7f443cd13700 (LWP 21373)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 21 (Thread 0x7f44574f5700 (LWP 21374)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 20 (Thread 0x7f4456cf4700 (LWP 21375)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 19 (Thread 0x7f44564f3700 (LWP 21376)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 18 (Thread 0x7f4454641700 (LWP 21377)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000132ec1d9 in TAThreadCondition::wait(TAThreadMutex&) ()
#2  0x000000001455b14f in TAThreadJobPool::oneWorkerDone(int) ()
#3  0x000000001455b3a9 in TAThreadWorker::loop() ()
#4  0x000000001455b451 in TAThread::run(TAThreadWorker*) ()
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 17 (Thread 0x7f4411259700 (LWP 21795)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 16 (Thread 0x7f4413c36700 (LWP 21796)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 15 (Thread 0x7f4420c22700 (LWP 21797)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 14 (Thread 0x7f441d4af700 (LWP 21798)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 13 (Thread 0x7f441ccae700 (LWP 21799)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 12 (Thread 0x7f441c4ad700 (LWP 21800)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 11 (Thread 0x7f441bcac700 (LWP 21801)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 10 (Thread 0x7f441b4ab700 (LWP 21802)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000b4e4103 in npiThrdCostGradWR_wkrThrd(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 9 (Thread 0x7f42fe59d700 (LWP 28121)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 8 (Thread 0x7f43005b3700 (LWP 28123)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 7 (Thread 0x7f4306215700 (LWP 28124)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 6 (Thread 0x7f4305a14700 (LWP 28125)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 5 (Thread 0x7f4305213700 (LWP 28126)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 4 (Thread 0x7f43044fb700 (LWP 28127)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 3 (Thread 0x7f4303cfa700 (LWP 28128)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x7f43034f9700 (LWP 28129)):
#0  0x00007f449007aa35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x000000000f2e64fa in PDCT_Cond::wait(PDCT_Mutex*) ()
#2  0x000000000f2f8317 in PDCT_ThreadX::rest_in_peace() ()
#3  0x000000000f2f85fb in PDCT_ThreadX::launcher(void*) ()
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007f4490076ea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007f448f572b0d in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x7f4499043400 (LWP 21038)):
#0  0x00007f448f539659 in waitpid () from /lib64/libc.so.6
#1  0x00007f448f4b6f62 in do_system () from /lib64/libc.so.6
#2  0x00007f448f4b7311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018b133f8 in TclEvalEx ()
#35 0x0000000018b13d26 in Tcl_EvalEx ()
#36 0x0000000018b13dcf in TclNREvalObjEx ()
#37 0x0000000018bc95cb in TclNREvalFile ()
#38 0x0000000018b27021 in TclNRSourceObjCmd ()
#39 0x0000000018b10f27 in TclNRRunCallbacks ()
#40 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#41 0x0000000018baf788 in Tcl_RecordAndEval ()
#42 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#43 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#44 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#45 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#46 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#47 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#48 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#49 0x0000000018c13cf7 in FileHandlerEventProc ()
#50 0x0000000018bd5747 in Tcl_ServiceEvent ()
#51 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#52 0x00007f4494ae023a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#53 0x00007f4493c890ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#54 0x00007f4493c91954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#55 0x00007f4494adf897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#56 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#57 0x0000000018bd0287 in Tcl_MainEx ()
#58 0x0000000004a47df3 in child_main(int, char**) ()
#59 0x0000000003fdb69b in main ()
A debugging session is active.

	Inferior 1 [process 21038] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 21038) detached]

*** Memory Usage v#1 (Current mem = 5440.078M, initial mem = 283.785M) ***
*** Message Summary: 3887 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=3:02:10, real=0:59:05, mem=5440.1M) ---
