#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x562f0fbb2fa0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x562f0fbde870_0 .var "clk", 0 0;
v0x562f0fbde910_0 .var "reset", 0 0;
S_0x562f0fbb94a0 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x562f0fbb2fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
L_0x7f3f47c2d2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562f0fbde090_0 .net *"_s5", 0 0, L_0x7f3f47c2d2e8;  1 drivers
v0x562f0fbde190_0 .net "clk", 0 0, v0x562f0fbde870_0;  1 drivers
v0x562f0fbde250_0 .net "op_alu", 3 0, L_0x562f0fbf05d0;  1 drivers
v0x562f0fbde2f0_0 .net "opcode", 5 0, L_0x562f0fbf0330;  1 drivers
v0x562f0fbde400_0 .net "reset", 0 0, v0x562f0fbde910_0;  1 drivers
v0x562f0fbde4f0_0 .net "s_inc", 0 0, v0x562f0fbdda80_0;  1 drivers
v0x562f0fbde590_0 .net "s_inm", 0 0, v0x562f0fbddba0_0;  1 drivers
v0x562f0fbde630_0 .net "we3", 0 0, v0x562f0fbddc90_0;  1 drivers
v0x562f0fbde6d0_0 .net "wez", 0 0, v0x562f0fbdddd0_0;  1 drivers
v0x562f0fbde770_0 .net "z", 0 0, v0x562f0fbda180_0;  1 drivers
L_0x562f0fbf04e0 .part L_0x562f0fbf05d0, 0, 3;
L_0x562f0fbf05d0 .concat [ 3 1 0 0], v0x562f0fbdd8c0_0, L_0x7f3f47c2d2e8;
S_0x562f0fbb2c40 .scope module, "cd_1" "cd" 3 8, 4 1 0, S_0x562f0fbb94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 3 "op_alu"
    .port_info 7 /OUTPUT 1 "z"
    .port_info 8 /OUTPUT 6 "opcode"
L_0x7f3f47c2d2a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562f0fbdc630_0 .net/2s *"_s10", 31 0, L_0x7f3f47c2d2a0;  1 drivers
v0x562f0fbdc710_0 .net "alu_to_mux", 7 0, v0x562f0fbd8060_0;  1 drivers
v0x562f0fbdc820_0 .net "clk", 0 0, v0x562f0fbde870_0;  alias, 1 drivers
v0x562f0fbdc8c0_0 .net "mux_to_pc", 9 0, L_0x562f0fbde9d0;  1 drivers
v0x562f0fbdc960_0 .net "op_alu", 2 0, L_0x562f0fbf04e0;  1 drivers
v0x562f0fbdca70_0 .net "opcode", 5 0, L_0x562f0fbf0330;  alias, 1 drivers
v0x562f0fbdcb30_0 .net "pc_to_mem", 9 0, v0x562f0fbdbec0_0;  1 drivers
v0x562f0fbdcbf0_0 .net "rd1", 7 0, L_0x562f0fbef260;  1 drivers
v0x562f0fbdcd00_0 .net "rd2", 7 0, L_0x562f0fbef8e0;  1 drivers
v0x562f0fbdcdc0_0 .net "reset", 0 0, v0x562f0fbde910_0;  alias, 1 drivers
v0x562f0fbdceb0_0 .net "s_inc", 0 0, v0x562f0fbdda80_0;  alias, 1 drivers
v0x562f0fbdcf50_0 .net "s_inm", 0 0, v0x562f0fbddba0_0;  alias, 1 drivers
v0x562f0fbdcff0_0 .net "sal_mem_pro", 15 0, L_0x562f0fbdec90;  1 drivers
v0x562f0fbdd090_0 .net "sum_to_mux", 9 0, L_0x562f0fbf00b0;  1 drivers
v0x562f0fbdd180_0 .net "wd3", 7 0, L_0x562f0fbefcd0;  1 drivers
v0x562f0fbdd270_0 .net "we3", 0 0, v0x562f0fbddc90_0;  alias, 1 drivers
v0x562f0fbdd310_0 .net "wez", 0 0, v0x562f0fbdddd0_0;  alias, 1 drivers
v0x562f0fbdd3b0_0 .net "z", 0 0, v0x562f0fbda180_0;  alias, 1 drivers
v0x562f0fbdd450_0 .net "zalu", 0 0, L_0x562f0fbf0040;  1 drivers
L_0x562f0fbdea90 .part L_0x562f0fbdec90, 0, 10;
L_0x562f0fbefa30 .part L_0x562f0fbdec90, 8, 4;
L_0x562f0fbefb60 .part L_0x562f0fbdec90, 4, 4;
L_0x562f0fbefc00 .part L_0x562f0fbdec90, 0, 4;
L_0x562f0fbefe00 .part L_0x562f0fbdec90, 4, 8;
L_0x562f0fbf0250 .part L_0x7f3f47c2d2a0, 0, 10;
L_0x562f0fbf0330 .part L_0x562f0fbdec90, 10, 6;
S_0x562f0fbb2930 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x562f0fbb2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x562f0fbf0040 .functor NOT 1, L_0x562f0fbeffa0, C4<0>, C4<0>, C4<0>;
v0x562f0fbac2b0_0 .net *"_s3", 0 0, L_0x562f0fbeffa0;  1 drivers
v0x562f0fbac380_0 .net "a", 7 0, L_0x562f0fbef260;  alias, 1 drivers
v0x562f0fbd7ec0_0 .net "b", 7 0, L_0x562f0fbef8e0;  alias, 1 drivers
v0x562f0fbd7f80_0 .net "op_alu", 2 0, L_0x562f0fbf04e0;  alias, 1 drivers
v0x562f0fbd8060_0 .var "s", 7 0;
v0x562f0fbd8190_0 .net "y", 7 0, v0x562f0fbd8060_0;  alias, 1 drivers
v0x562f0fbd8270_0 .net "zero", 0 0, L_0x562f0fbf0040;  alias, 1 drivers
E_0x562f0fb83fd0 .event edge, v0x562f0fbd7f80_0, v0x562f0fbd7ec0_0, v0x562f0fbac380_0;
L_0x562f0fbeffa0 .reduce/or v0x562f0fbd8060_0;
S_0x562f0fbd83d0 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x562f0fbb2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x562f0fbd8700_0 .net *"_s0", 31 0, L_0x562f0fbded50;  1 drivers
v0x562f0fbd8800_0 .net *"_s10", 5 0, L_0x562f0fbef050;  1 drivers
L_0x7f3f47c2d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562f0fbd88e0_0 .net *"_s13", 1 0, L_0x7f3f47c2d0f0;  1 drivers
L_0x7f3f47c2d138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562f0fbd89a0_0 .net/2u *"_s14", 7 0, L_0x7f3f47c2d138;  1 drivers
v0x562f0fbd8a80_0 .net *"_s18", 31 0, L_0x562f0fbef3f0;  1 drivers
L_0x7f3f47c2d180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562f0fbd8bb0_0 .net *"_s21", 27 0, L_0x7f3f47c2d180;  1 drivers
L_0x7f3f47c2d1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562f0fbd8c90_0 .net/2u *"_s22", 31 0, L_0x7f3f47c2d1c8;  1 drivers
v0x562f0fbd8d70_0 .net *"_s24", 0 0, L_0x562f0fbef520;  1 drivers
v0x562f0fbd8e30_0 .net *"_s26", 7 0, L_0x562f0fbef660;  1 drivers
v0x562f0fbd8f10_0 .net *"_s28", 5 0, L_0x562f0fbef750;  1 drivers
L_0x7f3f47c2d060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562f0fbd8ff0_0 .net *"_s3", 27 0, L_0x7f3f47c2d060;  1 drivers
L_0x7f3f47c2d210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562f0fbd90d0_0 .net *"_s31", 1 0, L_0x7f3f47c2d210;  1 drivers
L_0x7f3f47c2d258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x562f0fbd91b0_0 .net/2u *"_s32", 7 0, L_0x7f3f47c2d258;  1 drivers
L_0x7f3f47c2d0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562f0fbd9290_0 .net/2u *"_s4", 31 0, L_0x7f3f47c2d0a8;  1 drivers
v0x562f0fbd9370_0 .net *"_s6", 0 0, L_0x562f0fbeee70;  1 drivers
v0x562f0fbd9430_0 .net *"_s8", 7 0, L_0x562f0fbeefb0;  1 drivers
v0x562f0fbd9510_0 .net "clk", 0 0, v0x562f0fbde870_0;  alias, 1 drivers
v0x562f0fbd95d0_0 .net "ra1", 3 0, L_0x562f0fbefa30;  1 drivers
v0x562f0fbd96b0_0 .net "ra2", 3 0, L_0x562f0fbefb60;  1 drivers
v0x562f0fbd9790_0 .net "rd1", 7 0, L_0x562f0fbef260;  alias, 1 drivers
v0x562f0fbd9850_0 .net "rd2", 7 0, L_0x562f0fbef8e0;  alias, 1 drivers
v0x562f0fbd98f0 .array "regb", 15 0, 7 0;
v0x562f0fbd9990_0 .net "wa3", 3 0, L_0x562f0fbefc00;  1 drivers
v0x562f0fbd9a70_0 .net "wd3", 7 0, L_0x562f0fbefcd0;  alias, 1 drivers
v0x562f0fbd9b50_0 .net "we3", 0 0, v0x562f0fbddc90_0;  alias, 1 drivers
E_0x562f0fbba750 .event posedge, v0x562f0fbd9510_0;
L_0x562f0fbded50 .concat [ 4 28 0 0], L_0x562f0fbefa30, L_0x7f3f47c2d060;
L_0x562f0fbeee70 .cmp/ne 32, L_0x562f0fbded50, L_0x7f3f47c2d0a8;
L_0x562f0fbeefb0 .array/port v0x562f0fbd98f0, L_0x562f0fbef050;
L_0x562f0fbef050 .concat [ 4 2 0 0], L_0x562f0fbefa30, L_0x7f3f47c2d0f0;
L_0x562f0fbef260 .functor MUXZ 8, L_0x7f3f47c2d138, L_0x562f0fbeefb0, L_0x562f0fbeee70, C4<>;
L_0x562f0fbef3f0 .concat [ 4 28 0 0], L_0x562f0fbefb60, L_0x7f3f47c2d180;
L_0x562f0fbef520 .cmp/ne 32, L_0x562f0fbef3f0, L_0x7f3f47c2d1c8;
L_0x562f0fbef660 .array/port v0x562f0fbd98f0, L_0x562f0fbef750;
L_0x562f0fbef750 .concat [ 4 2 0 0], L_0x562f0fbefb60, L_0x7f3f47c2d210;
L_0x562f0fbef8e0 .functor MUXZ 8, L_0x7f3f47c2d258, L_0x562f0fbef660, L_0x562f0fbef520, C4<>;
S_0x562f0fbd9d10 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x562f0fbb2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x562f0fbd9eb0_0 .net "carga", 0 0, v0x562f0fbdddd0_0;  alias, 1 drivers
v0x562f0fbd9f90_0 .net "clk", 0 0, v0x562f0fbde870_0;  alias, 1 drivers
v0x562f0fbda080_0 .net "d", 0 0, L_0x562f0fbf0040;  alias, 1 drivers
v0x562f0fbda180_0 .var "q", 0 0;
v0x562f0fbda220_0 .net "reset", 0 0, v0x562f0fbde910_0;  alias, 1 drivers
E_0x562f0fbba560 .event posedge, v0x562f0fbda220_0, v0x562f0fbd9510_0;
S_0x562f0fbda370 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x562f0fbb2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x562f0fbdec90 .functor BUFZ 16, L_0x562f0fbdeb30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x562f0fbda5b0_0 .net *"_s0", 15 0, L_0x562f0fbdeb30;  1 drivers
v0x562f0fbda6b0_0 .net *"_s2", 11 0, L_0x562f0fbdebf0;  1 drivers
L_0x7f3f47c2d018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x562f0fbda790_0 .net *"_s5", 1 0, L_0x7f3f47c2d018;  1 drivers
v0x562f0fbda850_0 .net "a", 9 0, v0x562f0fbdbec0_0;  alias, 1 drivers
v0x562f0fbda930_0 .net "clk", 0 0, v0x562f0fbde870_0;  alias, 1 drivers
v0x562f0fbdaa70 .array "mem", 1023 0, 15 0;
v0x562f0fbdab30_0 .net "rd", 15 0, L_0x562f0fbdec90;  alias, 1 drivers
L_0x562f0fbdeb30 .array/port v0x562f0fbdaa70, L_0x562f0fbdebf0;
L_0x562f0fbdebf0 .concat [ 10 2 0 0], v0x562f0fbdbec0_0, L_0x7f3f47c2d018;
S_0x562f0fbdac90 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x562f0fbb2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x562f0fbdaeb0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x562f0fbdaf50_0 .net "d0", 9 0, L_0x562f0fbdea90;  1 drivers
v0x562f0fbdb030_0 .net "d1", 9 0, L_0x562f0fbf00b0;  alias, 1 drivers
v0x562f0fbdb110_0 .net "s", 0 0, v0x562f0fbdda80_0;  alias, 1 drivers
v0x562f0fbdb1b0_0 .net "y", 9 0, L_0x562f0fbde9d0;  alias, 1 drivers
L_0x562f0fbde9d0 .functor MUXZ 10, L_0x562f0fbdea90, L_0x562f0fbf00b0, v0x562f0fbdda80_0, C4<>;
S_0x562f0fbdb340 .scope module, "mux_2" "mux2" 4 17, 6 50 0, S_0x562f0fbb2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x562f0fbdb510 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x562f0fbdb5e0_0 .net "d0", 7 0, v0x562f0fbd8060_0;  alias, 1 drivers
v0x562f0fbdb6f0_0 .net "d1", 7 0, L_0x562f0fbefe00;  1 drivers
v0x562f0fbdb7b0_0 .net "s", 0 0, v0x562f0fbddba0_0;  alias, 1 drivers
v0x562f0fbdb880_0 .net "y", 7 0, L_0x562f0fbefcd0;  alias, 1 drivers
L_0x562f0fbefcd0 .functor MUXZ 8, v0x562f0fbd8060_0, L_0x562f0fbefe00, v0x562f0fbddba0_0, C4<>;
S_0x562f0fbdba00 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x562f0fbb2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x562f0fbdbbd0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x562f0fbdbd10_0 .net "clk", 0 0, v0x562f0fbde870_0;  alias, 1 drivers
v0x562f0fbdbdd0_0 .net "d", 9 0, L_0x562f0fbde9d0;  alias, 1 drivers
v0x562f0fbdbec0_0 .var "q", 9 0;
v0x562f0fbdbfc0_0 .net "reset", 0 0, v0x562f0fbde910_0;  alias, 1 drivers
S_0x562f0fbdc0e0 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x562f0fbb2c40;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x562f0fbdc320_0 .net "a", 9 0, v0x562f0fbdbec0_0;  alias, 1 drivers
v0x562f0fbdc450_0 .net "b", 9 0, L_0x562f0fbf0250;  1 drivers
v0x562f0fbdc530_0 .net "y", 9 0, L_0x562f0fbf00b0;  alias, 1 drivers
L_0x562f0fbf00b0 .arith/sum 10, v0x562f0fbdbec0_0, L_0x562f0fbf0250;
S_0x562f0fbdd650 .scope module, "uc_1" "uc" 3 9, 8 1 0, S_0x562f0fbb94a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 3 "op_alu"
v0x562f0fbdd8c0_0 .var "op_alu", 2 0;
v0x562f0fbdd9c0_0 .net "opcode", 5 0, L_0x562f0fbf0330;  alias, 1 drivers
v0x562f0fbdda80_0 .var "s_inc", 0 0;
v0x562f0fbddba0_0 .var "s_inm", 0 0;
v0x562f0fbddc90_0 .var "we3", 0 0;
v0x562f0fbdddd0_0 .var "wez", 0 0;
v0x562f0fbddec0_0 .net "z", 0 0, v0x562f0fbda180_0;  alias, 1 drivers
E_0x562f0fbba520 .event edge, v0x562f0fbdca70_0;
    .scope S_0x562f0fbdba00;
T_0 ;
    %wait E_0x562f0fbba560;
    %load/vec4 v0x562f0fbdbfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x562f0fbdbec0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562f0fbdbdd0_0;
    %assign/vec4 v0x562f0fbdbec0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x562f0fbda370;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x562f0fbdaa70 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x562f0fbd83d0;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x562f0fbd98f0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x562f0fbd83d0;
T_3 ;
    %wait E_0x562f0fbba750;
    %load/vec4 v0x562f0fbd9b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x562f0fbd9a70_0;
    %load/vec4 v0x562f0fbd9990_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562f0fbd98f0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x562f0fbb2930;
T_4 ;
    %wait E_0x562f0fb83fd0;
    %load/vec4 v0x562f0fbd7f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x562f0fbd8060_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x562f0fbac380_0;
    %store/vec4 v0x562f0fbd8060_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x562f0fbac380_0;
    %inv;
    %store/vec4 v0x562f0fbd8060_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x562f0fbac380_0;
    %load/vec4 v0x562f0fbd7ec0_0;
    %add;
    %store/vec4 v0x562f0fbd8060_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x562f0fbac380_0;
    %load/vec4 v0x562f0fbd7ec0_0;
    %sub;
    %store/vec4 v0x562f0fbd8060_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x562f0fbac380_0;
    %load/vec4 v0x562f0fbd7ec0_0;
    %and;
    %store/vec4 v0x562f0fbd8060_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x562f0fbac380_0;
    %load/vec4 v0x562f0fbd7ec0_0;
    %or;
    %store/vec4 v0x562f0fbd8060_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x562f0fbac380_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x562f0fbd8060_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x562f0fbd7ec0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x562f0fbd8060_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x562f0fbd9d10;
T_5 ;
    %wait E_0x562f0fbba560;
    %load/vec4 v0x562f0fbda220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x562f0fbda180_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x562f0fbd9eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x562f0fbda080_0;
    %assign/vec4 v0x562f0fbda180_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562f0fbdd650;
T_6 ;
    %wait E_0x562f0fbba520;
    %load/vec4 v0x562f0fbdd9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 15, 6;
    %cmp/z;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 48, 7, 6;
    %cmp/z;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 6;
    %cmp/z;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_6.4, 4;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x562f0fbdd9c0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x562f0fbdd8c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f0fbdddd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f0fbddba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f0fbddc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f0fbdda80_0, 0, 1;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f0fbddba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f0fbddc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f0fbdda80_0, 0, 1;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f0fbdda80_0, 0, 1;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x562f0fbddec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.7, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f0fbdda80_0, 0, 1;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f0fbdda80_0, 0, 1;
T_6.8 ;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x562f0fbddec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f0fbdda80_0, 0, 1;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f0fbdda80_0, 0, 1;
T_6.10 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x562f0fbb2fa0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f0fbde870_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f0fbde870_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562f0fbb2fa0;
T_8 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562f0fbde910_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562f0fbde910_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x562f0fbb2fa0;
T_9 ;
    %delay 54000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.vcd";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
