{
	"finish__design__instance__count__class:antenna_cell": 5,
	"finish__design__instance__area__class:antenna_cell": 28.224,
	"finish__design__instance__count__class:buffer": 32,
	"finish__design__instance__area__class:buffer": 1591.83,
	"finish__design__instance__count__class:clock_buffer": 23,
	"finish__design__instance__area__class:clock_buffer": 3482.84,
	"finish__design__instance__count__class:timing_repair_buffer": 38,
	"finish__design__instance__area__class:timing_repair_buffer": 1758.36,
	"finish__design__instance__count__class:inverter": 9,
	"finish__design__instance__area__class:inverter": 174.989,
	"finish__design__instance__count__class:clock_inverter": 9,
	"finish__design__instance__area__class:clock_inverter": 333.043,
	"finish__design__instance__count__class:sequential_cell": 141,
	"finish__design__instance__area__class:sequential_cell": 11967,
	"finish__design__instance__count__class:multi_input_combinational_cell": 432,
	"finish__design__instance__area__class:multi_input_combinational_cell": 16753.8,
	"finish__design__instance__count": 689,
	"finish__design__instance__area": 36090,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 6.87649,
	"finish__clock__skew__setup": 0.043818,
	"finish__clock__skew__hold": 0.043818,
	"finish__timing__drv__max_slew_limit": 0.627966,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.951351,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 2,
	"finish__power__internal__total": 0.0345554,
	"finish__power__switching__total": 0.00936694,
	"finish__power__leakage__total": 3.00859e-06,
	"finish__power__total": 0.0439253,
	"finish__design__io": 39,
	"finish__design__die__area": 5.43347e+06,
	"finish__design__core__area": 5.41008e+06,
	"finish__design__instance__count": 6935,
	"finish__design__instance__area": 71347.4,
	"finish__design__instance__count__stdcell": 6935,
	"finish__design__instance__area__stdcell": 71347.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0131879,
	"finish__design__instance__utilization__stdcell": 0.0131879,
	"finish__design__rows": 461,
	"finish__design__rows:GF018hv5v_green_sc9": 461,
	"finish__design__sites": 1916838,
	"finish__design__sites:GF018hv5v_green_sc9": 1916838,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}