<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>SCVTF (vector, fixed-point)</h2> 
  <p>Signed fixed-point Convert to Floating-point (vector). This instruction converts each element in a vector from fixed-point to floating-point using the rounding mode that is specified by the <em>FPCR</em>, and writes the result to the SIMD&amp;FP destination register.</p> 
  <p>A floating-point exception can be generated by this instruction. Depending on the settings in <em>FPCR</em>, the exception results in either a flag being set in <em>FPSR</em>, or a synchronous exception being generated. For more information, see <em>Floating-point exception traps</em>.</p> 
  <p>Depending on the settings in the <em>CPACR_EL1</em>, <em>CPTR_EL2</em>, and <em>CPTR_EL3</em> registers, and the Security state and Exception level in which the instruction is executed, an attempt to execute the instruction might be trapped.</p> 
  <p> It has encodings from 2 classes: <a class="document-topic">Scalar</a> and <a class="document-topic">Vector</a> </p> 
  <h3><a id="iclass_sisd"></a>Scalar</h3> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td colspan="4">!= 0000</td> 
      <td colspan="3">immb</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td colspan="5">Rn</td> 
      <td colspan="5">Rd</td> 
     </tr> 
     <tr> 
      <td colspan="2"></td> 
      <td>U</td> 
      <td colspan="6"></td> 
      <td colspan="4">immh</td> 
      <td colspan="3"></td> 
      <td colspan="5"></td> 
      <td></td> 
      <td colspan="5"></td> 
      <td colspan="5"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="SCVTF_asisdshf_C"></a> 
   <p>SCVTF <a title="Width specifier (field &quot;immh&quot;) [D,H,S]" class="document-topic">&lt;V&gt;</a><a title="SIMD&amp;FP destination register number (field &quot;Rd&quot;)" class="document-topic">&lt;d&gt;</a>, <a title="Width specifier (field &quot;immh&quot;) [D,H,S]" class="document-topic">&lt;V&gt;</a><a title="First SIMD&amp;FP source register number (field &quot;Rn&quot;)" class="document-topic">&lt;n&gt;</a>, #<a title="Number of fractional bits [1-the operand width] (field &quot;immh:immb&quot;) [(32-Uint(immh:immb)),(64-UInt(immh:immb)),(128-UInt(immh:immb))]" class="document-topic">&lt;fbits&gt;</a></p> 
  </div> 
  <pre>integer d = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rd);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);

if immh IN {'000x'} || (immh IN {'001x'} &amp;&amp; !<a title="function: boolean HaveFP16Ext()" class="document-topic">HaveFP16Ext</a>()) then UNDEFINED;
integer esize = if immh IN {'1xxx'} then 64 else if immh IN {'01xx'} then 32 else 16;
integer datasize = esize;
integer elements = 1;

integer fracbits = (esize * 2) - <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(immh:immb);
boolean unsigned = (U == '1');
<a title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}" class="document-topic">FPRounding</a> rounding = <a title="function: FPRounding FPRoundingMode(FPCRType fpcr)" class="document-topic">FPRoundingMode</a>(FPCR[]);</pre> 
  <h3><a id="iclass_simd"></a>Vector</h3> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>0</td> 
      <td>Q</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td colspan="4">!= 0000</td> 
      <td colspan="3">immb</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td colspan="5">Rn</td> 
      <td colspan="5">Rd</td> 
     </tr> 
     <tr> 
      <td></td> 
      <td></td> 
      <td>U</td> 
      <td colspan="6"></td> 
      <td colspan="4">immh</td> 
      <td colspan="3"></td> 
      <td colspan="5"></td> 
      <td></td> 
      <td colspan="5"></td> 
      <td colspan="5"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="SCVTF_asimdshf_C"></a> 
   <p>SCVTF <a title="SIMD&amp;FP destination register (field &quot;Rd&quot;)" class="document-topic">&lt;Vd&gt;</a>.<a title="Arrangement specifier (field &quot;immh:Q&quot;) [2D,2S,4H,4S,8H,SEE(asimdimm)]" class="document-topic">&lt;T&gt;</a>, <a title="SIMD&amp;FP source register (field &quot;Rn&quot;)" class="document-topic">&lt;Vn&gt;</a>.<a title="Arrangement specifier (field &quot;immh:Q&quot;) [2D,2S,4H,4S,8H,SEE(asimdimm)]" class="document-topic">&lt;T&gt;</a>, #<a title="Number of fractional bits [1-the element width] (field &quot;immh:immb&quot;) [(32-Uint(immh:immb)),(64-UInt(immh:immb)),(128-UInt(immh:immb)),SEE(asimdimm)]" class="document-topic">&lt;fbits&gt;</a></p> 
  </div> 
  <pre>integer d = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rd);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);

if immh == '0000' then <a title="handled by an instruction in the 'Advanced SIMD modified immediate' class" class="document-topic">SEE(asimdimm)</a>;
if immh IN {'000x'} || (immh IN {'001x'} &amp;&amp; !<a title="function: boolean HaveFP16Ext()" class="document-topic">HaveFP16Ext</a>()) then UNDEFINED;
if immh&lt;3&gt;:Q == '10' then UNDEFINED;
integer esize = if immh IN {'1xxx'} then 64 else if immh IN {'01xx'} then 32 else 16;
integer datasize = if Q == '1' then 128 else 64;
integer elements = datasize DIV esize;

integer fracbits = (esize * 2) - <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(immh:immb);
boolean unsigned = (U == '1');
<a title="enumeration FPRounding  {FPRounding_TIEEVEN, FPRounding_POSINF, FPRounding_NEGINF,  FPRounding_ZERO, FPRounding_TIEAWAY, FPRounding_ODD}" class="document-topic">FPRounding</a> rounding = <a title="function: FPRounding FPRoundingMode(FPCRType fpcr)" class="document-topic">FPRoundingMode</a>(FPCR[]);</pre> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;V&gt;</td> 
      <td><a id="sa_v"></a> <p>Is a width specifier, encoded in <q>immh</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>immh</th> 
          <th>&lt;V&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>000x</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>001x</td> 
          <td>H</td> 
         </tr> 
         <tr> 
          <td>01xx</td> 
          <td>S</td> 
         </tr> 
         <tr> 
          <td>1xxx</td> 
          <td>D</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;d&gt;</td> 
      <td><a id="sa_d"></a> <p>Is the number of the SIMD&amp;FP destination register, in the "Rd" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;n&gt;</td> 
      <td><a id="sa_n"></a> <p>Is the number of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Vd&gt;</td> 
      <td><a id="sa_vd"></a> <p>Is the name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;T&gt;</td> 
      <td><a id="sa_t"></a> <p>Is an arrangement specifier, encoded in <q>immh:Q</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>immh</th> 
          <th>Q</th> 
          <th>&lt;T&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0000</td> 
          <td>x</td> 
          <td><a class="document-topic">SEE Advanced SIMD modified immediate</a></td> 
         </tr> 
         <tr> 
          <td>0001</td> 
          <td>x</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>001x</td> 
          <td>0</td> 
          <td>4H</td> 
         </tr> 
         <tr> 
          <td>001x</td> 
          <td>1</td> 
          <td>8H</td> 
         </tr> 
         <tr> 
          <td>01xx</td> 
          <td>0</td> 
          <td>2S</td> 
         </tr> 
         <tr> 
          <td>01xx</td> 
          <td>1</td> 
          <td>4S</td> 
         </tr> 
         <tr> 
          <td>1xxx</td> 
          <td>0</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>1xxx</td> 
          <td>1</td> 
          <td>2D</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Vn&gt;</td> 
      <td><a id="sa_vn"></a> <p>Is the name of the SIMD&amp;FP source register, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;fbits&gt;</td> 
      <td><a id="sa_fbits_1"></a> <p>For the scalar variant: is the number of fractional bits, in the range 1 to the operand width, encoded in <q>immh:immb</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>immh</th> 
          <th>&lt;fbits&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>000x</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>001x</td> 
          <td>(32-Uint(immh:immb))</td> 
         </tr> 
         <tr> 
          <td>01xx</td> 
          <td>(64-UInt(immh:immb))</td> 
         </tr> 
         <tr> 
          <td>1xxx</td> 
          <td>(128-UInt(immh:immb))</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
     <tr> 
      <td></td> 
      <td><a id="sa_fbits"></a> <p>For the vector variant: is the number of fractional bits, in the range 1 to the element width, encoded in <q>immh:immb</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>immh</th> 
          <th>&lt;fbits&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0000</td> 
          <td><a class="document-topic">SEE Advanced SIMD modified immediate</a></td> 
         </tr> 
         <tr> 
          <td>0001</td> 
          <td>RESERVED</td> 
         </tr> 
         <tr> 
          <td>001x</td> 
          <td>(32-Uint(immh:immb))</td> 
         </tr> 
         <tr> 
          <td>01xx</td> 
          <td>(64-UInt(immh:immb))</td> 
         </tr> 
         <tr> 
          <td>1xxx</td> 
          <td>(128-UInt(immh:immb))</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <a id="execute"></a> 
   <h3>Operation</h3> 
   <pre><a title="function: CheckFPAdvSIMDEnabled64()" class="document-topic">CheckFPAdvSIMDEnabled64</a>();
bits(datasize) operand  = <a title="accessor: bits(width) V[integer n, integer width]" class="document-topic">V</a>[n, datasize];

bits(esize) element;
<a title="type FPCRType" class="document-topic">FPCRType</a> fpcr    = FPCR[];
boolean merge    = elements == 1 &amp;&amp; <a title="function: boolean IsMerging(FPCRType fpcr)" class="document-topic">IsMerging</a>(fpcr);
bits(128) result = if merge then <a title="accessor: bits(width) V[integer n, integer width]" class="document-topic">V</a>[d, 128] else <a title="function: bits(N) Zeros(integer N)" class="document-topic">Zeros</a>(128);

for e = 0 to elements-1
    element = <a title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]" class="document-topic">Elem</a>[operand, e, esize];
    <a title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value" class="document-topic">Elem</a>[result, e, esize] = <a title="function: bits(N) FixedToFP(bits(M) op, integer fbits, boolean unsigned, FPCRType fpcr, FPRounding rounding, integer N)" class="document-topic">FixedToFP</a>(element, fracbits, unsigned, fpcr, rounding, esize);

<a title="accessor: V[integer n, integer width] = bits(width) value" class="document-topic">V</a>[d, 128] = result;</pre> 
  </div>  
 </body>
</html>