// Seed: 4254699750
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  uwire id_13;
  always @(posedge 1) begin : LABEL_0
    id_13 += {id_12, id_13 != 1 - 1};
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input tri id_6,
    input tri id_7,
    input uwire id_8,
    input wor id_9,
    output uwire id_10,
    output wand id_11,
    input supply1 id_12,
    output wire id_13,
    input wire id_14,
    input wand id_15
    , id_19,
    input supply0 id_16,
    output uwire id_17
);
  assign id_1 = id_4;
  xor primCall (
      id_5, id_19, id_16, id_4, id_14, id_12, id_8, id_2, id_6, id_15, id_7, id_9, id_3, id_20
  );
  wire id_20 = (1);
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_20,
      id_19,
      id_20,
      id_20,
      id_20,
      id_20,
      id_19
  );
endmodule
