{
    "@graph": [
        {
            "@id": "gnd:131494562",
            "sameAs": "Eccles, William J."
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A723614369",
            "@type": "bibo:Book",
            "P1053": "1 Online-Ressource (220 Seiten)",
            "description": "Campusweiter Zugriff (Universit\u00e4t Hannover) - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
            "identifier": [
                "(firstid)GBV:723614369",
                "(isbn13)9781598291933",
                "(isbn)1598291939",
                "(doi)10.2200/S00084ED1V01Y200702DCS013",
                "(ppn)723614369"
            ],
            "publisher": "Morgan & Claypool Publishers",
            "subject": [
                "(classificationName=ddc)621.395",
                "(classificationName=linseach:mapping)elt",
                "(classificationName=loc)TK7888.4 .E23 2007",
                "Electronic books",
                "(classificationName=linseach:mapping)inf",
                "Logic circuits"
            ],
            "title": "Pragmatic Logic",
            "abstract": [
                "Designing digital systems: Where are we going -- Design, up and down -- What's a digital system? -- Combinational example -- Specifications -- Truth table -- Reduction and simplification -- Implementation -- Payment! -- Sequential example -- Specifications -- State diagram -- Transition/excitation table -- Implementation -- Payment! -- Documentation -- Logic symbols -- IEEE standard symbols -- Wires and buses -- Signal names and levels -- Logic circuit families -- TTL family -- CMOS family -- Summary -- Numbers and arithmetic: Counting 101 -- Decimal -- Binary -- Hexadecimal -- Binary arithmetic -- Binary addition -- Subtraction and 2's-complement -- Codes -- Summary -- Boolean algebra: The formal stuff -- Boolean beginnings -- Postulates -- Theorems -- Using Boole -- A proof -- Logic simplification -- Applying DeMorgan -- Canonical forms -- Definitions -- Example of Minterms and Maxterms -- Complements and conversions -- Truth tables -- Summary -- Combinational logic: No time like the present -- Gates and symbols -- Basic gates -- Nand and nor -- Levels of logic -- Logic circuit analysis -- Analysis example I -- Analysis example II -- Analysis example III -- Minimization -- Map minimization, Two variables -- Map minimization, three variables -- Map minimization, four variables -- Map minimization, don't-cares -- Other minimization methods -- Other gate arrangements -- And-or and Nand-Nand circuits -- Or-and and nor-nor circuits -- Design examples -- Multiplication -- Flip-flop drivers -- Summary -- Building blocks: bigger stuff -- Decoder -- Minterm generator -- Two applications of decoders -- Other decoders -- Multiplexer -- One-chip designs -- Two applications of multiplexers -- Arithmetic -- Programmable blocks -- Read-only memory -- Programmable logic device -- Hazards and glitches -- Example of glitch -- Hazards -- Design example -- Summary -- Sequential circuits: Now you have time! -- Sequential logic analysis -- Flip-flops -- Tabular analysis of example -- Analysis steps -- Latches and flip-flops -- Inverter latch -- Better latch -- Debouncing a switch -- Altogether -- Design elements -- Design examples -- Summary -- Counters and registers: More building blocks -- Counters -- Count 30 -- \"Gray\" counting -- Shift registers -- Universal shift register -- Ring counters -- Random numbers -- Another counter -- Mealy 'n Moore -- Parallel-serial converter -- Summary -- Design a microwave: Well, the controller -- Specifications -- Basic functions -- User interface -- Some additions -- System design -- Finite state machine -- Signals -- Transitions -- Excitations -- FSM circuit -- Counters and timers -- Up counters -- Down counters -- Do they work? -- Display -- Keyboard control -- Complete system -- Summary -- Large systems: Do \"real\" designers do Boolean -- Basic Verilog -- Structural form -- Dataflow form -- Behavioral form -- Flexible Verilog -- Coin adder -- Multiplication -- Priority encoder -- Assignment -- Sequential logic in Verilog -- Simple counter -- Better counter -- Another counter -- Moore and Mealy -- Final example -- The end",
                "Pragmatic Logic presents the analysis and design of digital logic systems. The author begins with a brief study of binary and hexadecimal number systems and then looks at the basics of Boolean algebra. The study of logic circuits is divided into two parts, combinational logic, which has no memory, and sequential logic, which does. Numerous examples highlight the principles being presented. The text ends with an introduction to digital logic design using Verilog, a hardware description language. The chapter on Verilog can be studied along with the other chapters in the text. After the reader has completed combinational logic in Chapters 4 and 5, sections 9.1 and 9.2 would be appropriate. Similarly, the rest of Chapter 9 could be studied after completing sequential logic in Chapters 6 and 7. This short lecture book will be of use to students at any level of electrical or computer engineering and for practicing engineers or scientists in any field looking for a practical and applied introduction to digital logic. The author's \"pragmatic\" and applied style gives a unique and helpful \"non-idealist, practical, opinionate\" introduction to digital systems"
            ],
            "contributor": "Technische Informationsbibliothek (TIB)",
            "creator": "gnd:131494562",
            "isPartOf": "(collectioncode)ZDB-105-MCS",
            "issued": "2007",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "tableOfContents": "http://www.gbv.de/dms/bowker/toc/9781598291926.pdf",
            "volume": "#13",
            "isLike": "doi:10.2200/S00084ED1V01Y200702DCS013",
            "P30128": "Synthesis Lectures on Digital Circuits and Systems",
            "P60163": "[San Rafael]"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "issued": "http://purl.org/dc/terms/issued",
        "volume": "http://purl.org/ontology/bibo/volume",
        "license": "http://purl.org/dc/terms/license",
        "abstract": "http://purl.org/dc/terms/abstract",
        "tableOfContents": "http://purl.org/dc/terms/tableOfContents",
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "contributor": "http://purl.org/dc/terms/contributor",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "title": "http://purl.org/dc/elements/1.1/title",
        "description": "http://purl.org/dc/elements/1.1/description",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "creator": {
            "@id": "http://purl.org/dc/terms/creator",
            "@type": "@id"
        },
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}