# Xilinx Verilog Code
FPGA Architecture Element Codes

NAME	| ORIGINAL FUNCTIONALITY
-- | --
LUT_2 | 2 input LUT
LUT_3 | 3 input LUT
LUT_4 | 4 input LUT
carry4 | carry element
BRAM_SDP | BRAM simple dual port
DSP_ADD_MAC | DSP Adder/Multiplier/Accumulator
RAM | allot memory in slice M
in_fifo | input FIFO
out_fifo | output FIFO
XADC | ADC
ALUT_2 | two output LUT
