Reading pref.tcl

# 10.6b

proc start {m} {vsim -L unisims_ver -L unimacro_ver -L secureip $m work.glbl}
start fifo_testbench
# vsim -L unisims_ver -L unimacro_ver -L secureip fifo_testbench work.glbl 
# Start time: 19:49:42 on Oct 11,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 10.6b May 25 2017Linux 2.6.32-754.3.5.el6.x86_64
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.fifo_testbench(fast)
# Loading work.fifo(fast)
# Loading work.glbl(fast)
add wave fifo_testbench/*
add wave fifo_testbench/DUT/*
run 10ms
# ALL FIFO TESTS PASSED!
# 
# This testbench was run with these params:
# 
# Testbench for synchronous FIFO (shared read/write clock, using read clock period)
# RD_CLK_PERIOD =          30, WR_CLK_PERIOD =          80, DATA_WIDTH =          32, FIFO_DEPTH =           8
# ** Note: $finish    : ../../lab6.srcs/sources_1/new/fifo_testbench.v(266)
#    Time: 2626 ns  Iteration: 0  Instance: /fifo_testbench
# End time: 19:49:43 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
