# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../VHDL_Modules/AXI4_Stream_Infastructure.vhd" \
"../../../../RP-Production.srcs/sim_1/new/Delay_Package.vhd" \
"../../../../../VHDL_Modules/LFSR.vhd" \
"../../../../../VHDL_Modules/Logic.vhd" \
"../../../../RP-Production.srcs/sim_1/new/Testing_Architecture.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../../VHDL_Modules/LFSR2008.vhd" \

# Do not sort compile order
nosort
