{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7k325tffg900-2",
      "gen_directory": "../../../../Synap_connection.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "vio_0": "",
      "synap_connection_0": ""
    },
    "ports": {
      "connection_valid_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "clk_0": {
        "type": "clk",
        "direction": "I"
      }
    },
    "components": {
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "design_1_vio_0_0",
        "xci_path": "ip\\design_1_vio_0_0\\design_1_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          },
          "C_PROBE_OUT0_WIDTH": {
            "value": "8"
          }
        }
      },
      "synap_connection_0": {
        "vlnv": "xilinx.com:module_ref:synap_connection:1.0",
        "xci_name": "design_1_synap_connection_0_0",
        "xci_path": "ip\\design_1_synap_connection_0_0\\design_1_synap_connection_0_0.xci",
        "inst_hier_path": "synap_connection_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "synap_connection",
          "boundary_crc": "0x0"
        },
        "ports": {
          "axon_number": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "connection_valid": {
            "direction": "O",
            "left": "255",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk_0",
          "vio_0/clk"
        ]
      },
      "synap_connection_0_connection_valid": {
        "ports": [
          "synap_connection_0/connection_valid",
          "connection_valid_0"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "synap_connection_0/axon_number"
        ]
      }
    }
  }
}