// Seed: 1646476027
module module_0 ();
  string id_1;
  wire   id_2;
  string id_3 = "";
  assign id_1 = id_3;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
  logic [7:0] id_2, id_3;
  assign id_3[1] = 1;
endmodule
module module_2 (
    output supply1 id_0,
    output uwire id_1,
    input supply0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    input uwire id_7,
    input uwire id_8,
    output tri0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    output supply1 id_12,
    input tri id_13,
    inout supply0 id_14,
    output uwire id_15,
    output tri0 id_16,
    output wand id_17,
    output supply1 id_18,
    output supply1 id_19,
    input supply1 id_20,
    output wor id_21,
    input supply1 id_22
    , id_28,
    output tri0 id_23,
    output tri1 id_24,
    input uwire id_25,
    output tri0 id_26
);
  assign id_3 = 1;
  nor primCall (
      id_0,
      id_10,
      id_11,
      id_13,
      id_14,
      id_2,
      id_20,
      id_22,
      id_25,
      id_28,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = "";
endmodule
