git clone --depth 1 --no-tags https://github.com/weelieguo/computer-architecture-lab.git f:/verilog_sva_gh_scraper/data/full_repos/640699782
git clone --depth 1 --no-tags https://github.com/JasonBrave/MicroSoC.git f:/verilog_sva_gh_scraper/data/full_repos/631741388
git clone --depth 1 --no-tags https://github.com/DilipKrishnappa/APB.git f:/verilog_sva_gh_scraper/data/full_repos/639803259
git clone --depth 1 --no-tags https://github.com/wmiskowicz/Saper_game.git f:/verilog_sva_gh_scraper/data/full_repos/656188399
git clone --depth 1 --no-tags https://github.com/srkhan01/picoMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/631539701
git clone --depth 1 --no-tags https://github.com/EhabMostafaa/ATM-System.git f:/verilog_sva_gh_scraper/data/full_repos/641810475
git clone --depth 1 --no-tags https://github.com/sathviks/SytemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/646180790
git clone --depth 1 --no-tags https://github.com/AKhaled47/Dual_Port_Ram.git f:/verilog_sva_gh_scraper/data/full_repos/630690262
git clone --depth 1 --no-tags https://github.com/chetha123/AXI_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/640456340
git clone --depth 1 --no-tags https://github.com/NickSica/ECEC575.git f:/verilog_sva_gh_scraper/data/full_repos/632969381
git clone --depth 1 --no-tags https://github.com/ismahc/Lab-digitales.git f:/verilog_sva_gh_scraper/data/full_repos/645137542
git clone --depth 1 --no-tags https://github.com/JohnGierlach/Cache_Project.git f:/verilog_sva_gh_scraper/data/full_repos/631851628
git clone --depth 1 --no-tags https://github.com/OmarBadr108/black_box_verfication.git f:/verilog_sva_gh_scraper/data/full_repos/637371229
git clone --depth 1 --no-tags https://github.com/FlorentFlament/atari-csync.git f:/verilog_sva_gh_scraper/data/full_repos/633605141
git clone --depth 1 --no-tags https://github.com/ChipDev/MorseVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/651448929
git clone --depth 1 --no-tags https://github.com/R-Rjn/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/653636996
git clone --depth 1 --no-tags https://github.com/mukesh891/Ethernet_packet_gen.git f:/verilog_sva_gh_scraper/data/full_repos/648153152
git clone --depth 1 --no-tags https://github.com/MuhammadHuzaifa-stu/RISCV-Pipelined-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/631501805
git clone --depth 1 --no-tags https://github.com/kirollos9/fifo_verification.git f:/verilog_sva_gh_scraper/data/full_repos/638514485
git clone --depth 1 --no-tags https://github.com/IteratorandIterator/4.-4-way-set-associative-cache-with-tree-based-pseudo-LRU-design.git f:/verilog_sva_gh_scraper/data/full_repos/653651044
git clone --depth 1 --no-tags https://github.com/OMiD-Borzoei/RISC-V-MultiCycle.git f:/verilog_sva_gh_scraper/data/full_repos/650147405
git clone --depth 1 --no-tags https://github.com/Fahad-Habib/RISC-V-Pipelined-Processor-with-CSR.git f:/verilog_sva_gh_scraper/data/full_repos/636361714
git clone --depth 1 --no-tags https://github.com/alineebrit/LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/634350603
git clone --depth 1 --no-tags https://github.com/gokeshenzhen/SVA-Local-Variables-Practical-Examples.git f:/verilog_sva_gh_scraper/data/full_repos/637419475
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-verilogician.git f:/verilog_sva_gh_scraper/data/full_repos/638687929
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-zanax.git f:/verilog_sva_gh_scraper/data/full_repos/638686698
git clone --depth 1 --no-tags https://github.com/abby96/SV-project.git f:/verilog_sva_gh_scraper/data/full_repos/638188146
git clone --depth 1 --no-tags https://github.com/echow2001/ece385_finalproject.git f:/verilog_sva_gh_scraper/data/full_repos/636464237
git clone --depth 1 --no-tags https://github.com/abhismitta/sv_new.git f:/verilog_sva_gh_scraper/data/full_repos/638209156
git clone --depth 1 --no-tags https://github.com/adithyakashyap95/Comp_arch.git f:/verilog_sva_gh_scraper/data/full_repos/641171827
git clone --depth 1 --no-tags https://github.com/efablessmarmik/chipignite_2304_cdac_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/634115343
git clone --depth 1 --no-tags https://github.com/RunpengJ/ucsd-cse140l-lab2.git f:/verilog_sva_gh_scraper/data/full_repos/634320697
git clone --depth 1 --no-tags https://github.com/jyothiswaroopa03/lab7-project-repo.git f:/verilog_sva_gh_scraper/data/full_repos/634707984
git clone --depth 1 --no-tags https://github.com/karthik-0710/Verification-of-a-cominational-adder-using-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/634742029
git clone --depth 1 --no-tags https://github.com/bwilhelm0/18224-tapeout-template.git f:/verilog_sva_gh_scraper/data/full_repos/635006240
git clone --depth 1 --no-tags https://github.com/Nrusinga/-Developed-verification-components-for-a-4-port-switch-design.git f:/verilog_sva_gh_scraper/data/full_repos/648866200
git clone --depth 1 --no-tags https://github.com/Masooma82/Combinational_Circuit_Design_using_K-maps.git f:/verilog_sva_gh_scraper/data/full_repos/647102239
git clone --depth 1 --no-tags https://github.com/Sagarbc05/I2C_SV.git f:/verilog_sva_gh_scraper/data/full_repos/649475309
git clone --depth 1 --no-tags https://github.com/danielyu925/3_Way_Superscalar_Out_of_Order_Processor_in_R10K_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/651744471
git clone --depth 1 --no-tags https://github.com/SidK123/EigenBot-Artificial-Neuron.git f:/verilog_sva_gh_scraper/data/full_repos/647392824
git clone --depth 1 --no-tags https://github.com/SiyamAcet/Register_File.git f:/verilog_sva_gh_scraper/data/full_repos/648550666
git clone --depth 1 --no-tags https://github.com/cjbarimbao/advanced-digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/647644750
git clone --depth 1 --no-tags https://github.com/srsapireddy/Systemverilog-Test-Bench-Environment-Half-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/657308195
git clone --depth 1 --no-tags https://github.com/mijanik/TaylorCos.git f:/verilog_sva_gh_scraper/data/full_repos/657264373
git clone --depth 1 --no-tags https://github.com/rkasal/systemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/655729080
git clone --depth 1 --no-tags https://github.com/shinchankosen/lab_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/655118405
git clone --depth 1 --no-tags https://github.com/RaviduHM99/UVM-Switch.git f:/verilog_sva_gh_scraper/data/full_repos/656596445
git clone --depth 1 --no-tags https://github.com/MoraOss/Tarea-5-Sistemas-Digitales.git f:/verilog_sva_gh_scraper/data/full_repos/655501153
git clone --depth 1 --no-tags https://github.com/Nathan33t/Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/633144880
git clone --depth 1 --no-tags https://github.com/Bouer/shifter_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/633906726
git clone --depth 1 --no-tags https://github.com/efoerst/color_crasher.git f:/verilog_sva_gh_scraper/data/full_repos/634075931
git clone --depth 1 --no-tags https://github.com/pedrodeoliamarante/DE1-SoC-Celular-Automation.git f:/verilog_sva_gh_scraper/data/full_repos/644152781
git clone --depth 1 --no-tags https://github.com/RohanKumar15/VLSI-Verse.git f:/verilog_sva_gh_scraper/data/full_repos/653505785
git clone --depth 1 --no-tags https://github.com/Mrinal99kumar/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/653642096
git clone --depth 1 --no-tags https://github.com/ikbalarg/GTU_Digital_Logic_Design_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/650136384
git clone --depth 1 --no-tags https://github.com/YuanziX/dld_lab_sem2.git f:/verilog_sva_gh_scraper/data/full_repos/637367596
git clone --depth 1 --no-tags https://github.com/mohamedelshafie/cocotb-projects.git f:/verilog_sva_gh_scraper/data/full_repos/643612482
git clone --depth 1 --no-tags https://github.com/agh-riscv/mtm_ppcu_vlsi_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/644960927
git clone --depth 1 --no-tags https://github.com/d0p1er/safe.git f:/verilog_sva_gh_scraper/data/full_repos/643046867
git clone --depth 1 --no-tags https://github.com/Sequner/sTPU.git f:/verilog_sva_gh_scraper/data/full_repos/643094982
git clone --depth 1 --no-tags https://github.com/DilipKrishnappa/multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/642217696
git clone --depth 1 --no-tags https://github.com/mohamd-khaled/mips.git f:/verilog_sva_gh_scraper/data/full_repos/645064331
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/KotoamatsuV.git f:/verilog_sva_gh_scraper/data/full_repos/645156624
git clone --depth 1 --no-tags https://github.com/Nutmeg43/10-Instruction-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/645124431
git clone --depth 1 --no-tags https://github.com/KalineMzs/factorial-functional-verif.git f:/verilog_sva_gh_scraper/data/full_repos/645113693
git clone --depth 1 --no-tags https://github.com/ArgyroP/FCFI-landing-pad.git f:/verilog_sva_gh_scraper/data/full_repos/652712838
git clone --depth 1 --no-tags https://github.com/gvillanovanm/svlog-aes.git f:/verilog_sva_gh_scraper/data/full_repos/645579190
git clone --depth 1 --no-tags https://github.com/rr1verif/100days_of_verif.git f:/verilog_sva_gh_scraper/data/full_repos/630370464
git clone --depth 1 --no-tags https://github.com/shengjie-chen/MeshSim.git f:/verilog_sva_gh_scraper/data/full_repos/633656354
git clone --depth 1 --no-tags https://github.com/nekrasov-d/tremolo-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/655213628
git clone --depth 1 --no-tags https://github.com/Ariel424/SystemVerilog---Verification-of-D-FF.git f:/verilog_sva_gh_scraper/data/full_repos/643521649
git clone --depth 1 --no-tags https://github.com/Zclaussen/SystemVerilog_Timing_Optimization.git f:/verilog_sva_gh_scraper/data/full_repos/630099347
git clone --depth 1 --no-tags https://github.com/AKouyoumjian/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/630023228
git clone --depth 1 --no-tags https://github.com/Ephtiny/Digital-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/629426192
git clone --depth 1 --no-tags https://github.com/yavuzselimilik/Simple_8-Bit_ProcessorDesign.git f:/verilog_sva_gh_scraper/data/full_repos/631564618
git clone --depth 1 --no-tags https://github.com/WeiXXXXVVVV/35.git f:/verilog_sva_gh_scraper/data/full_repos/650997763
git clone --depth 1 --no-tags https://github.com/LeloJNM/PomodoroSV.git f:/verilog_sva_gh_scraper/data/full_repos/650388847
git clone --depth 1 --no-tags https://github.com/grampol/riscv_processor_sim.git f:/verilog_sva_gh_scraper/data/full_repos/640667124
git clone --depth 1 --no-tags https://github.com/Powerhouse28/Project_3.0.git f:/verilog_sva_gh_scraper/data/full_repos/641673667
git clone --depth 1 --no-tags https://github.com/vishweswar/ADC.git f:/verilog_sva_gh_scraper/data/full_repos/639102212
git clone --depth 1 --no-tags https://github.com/KashyapKurella3000/FIR_EE287.git f:/verilog_sva_gh_scraper/data/full_repos/638007355
git clone --depth 1 --no-tags https://github.com/florentin05/CVA6.git f:/verilog_sva_gh_scraper/data/full_repos/648617772
git clone --depth 1 --no-tags https://github.com/apkrier/CPEFinal.git f:/verilog_sva_gh_scraper/data/full_repos/649908335
git clone --depth 1 --no-tags https://github.com/DineshVenkatG/Packed-SIMD-Extension-for-DL-Float-and-B-Float-Datatypes.git f:/verilog_sva_gh_scraper/data/full_repos/650002774
git clone --depth 1 --no-tags https://github.com/retar-kamuy/apb.git f:/verilog_sva_gh_scraper/data/full_repos/649294655
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/project2.git f:/verilog_sva_gh_scraper/data/full_repos/643454921
git clone --depth 1 --no-tags https://github.com/Liuzihan1226/axi_lzh_re.git f:/verilog_sva_gh_scraper/data/full_repos/647092357
git clone --depth 1 --no-tags https://github.com/AlPrime2k1/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/644086168
git clone --depth 1 --no-tags https://github.com/Riyazudd8n/practice.git f:/verilog_sva_gh_scraper/data/full_repos/641797201
git clone --depth 1 --no-tags https://github.com/PrachiGoutam/100days-of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/636813668
git clone --depth 1 --no-tags https://github.com/MrDoomsday/Multiplexer-Avalon-ST.git f:/verilog_sva_gh_scraper/data/full_repos/636736991
git clone --depth 1 --no-tags https://github.com/alinparcalab/priority_picker.git f:/verilog_sva_gh_scraper/data/full_repos/635260061
git clone --depth 1 --no-tags https://github.com/Carlos12001/game2048.git f:/verilog_sva_gh_scraper/data/full_repos/634941950
git clone --depth 1 --no-tags https://github.com/abhisheknair1729/direct-mapped-cache.git f:/verilog_sva_gh_scraper/data/full_repos/635140857
git clone --depth 1 --no-tags https://github.com/arjundineshk/Dual-Issue-Cell-SPU-pipelined-multimedia-processor.git f:/verilog_sva_gh_scraper/data/full_repos/634323863
git clone --depth 1 --no-tags https://github.com/faizan8349/100-days-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/631683759
git clone --depth 1 --no-tags https://github.com/LispEngineer/fpga-spi-peripherals.git f:/verilog_sva_gh_scraper/data/full_repos/637573837
git clone --depth 1 --no-tags https://github.com/NicholasArner/senior_project.git f:/verilog_sva_gh_scraper/data/full_repos/654846700
git clone --depth 1 --no-tags https://github.com/TomKessous/Error-Correction-Encoder-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/654966766
git clone --depth 1 --no-tags https://github.com/dsandall/RiscVOtter-i2c.git f:/verilog_sva_gh_scraper/data/full_repos/657381527
