// Seed: 1566655874
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  integer id_4;
  assign id_1 = id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3
  );
  wire id_4;
  wire id_5;
  not (id_0, id_3);
  wire id_6 = id_5;
  id_7(
      1
  );
  wire id_8;
  wire id_9, id_10, id_11;
endmodule
module module_2 (
    input tri id_0,
    input wand id_1,
    output wire id_2,
    output supply1 id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wor id_8
);
  wire id_10;
  always @(1 == ~id_6);
  and (id_3, id_7, id_8);
  assign id_3 = 1'b0;
  id_11(
      id_10
  );
  always begin
    $display(id_1, 1);
  end
  module_0(
      id_10, id_10, id_10
  );
endmodule
