read_verilog <<EOF
module test(   i_bit1,
   i_bit2,
   o_sum,
   o_carry);
  assign o = a & b;
endmodule
EOF

write_lakeroad hello.egg
