; generated by Component: ARM Compiler 5.06 update 3 (build 300) Tool: ArmCC [4d35f0]
; commandline ArmCC [--list --split_sections --debug -c --asm --interleave -o.\objects\arm_rfft_fast_init_f32.o --asm_dir=.\Listings\ --list_dir=.\Listings\ --depend=.\objects\arm_rfft_fast_init_f32.d --cpu=Cortex-M4.fp --apcs=interwork -O1 --diag_suppress=9931 -I..\..\SRC\CMSIS_DSP_4_5\inc -IC:\Users\emh203\Documents\GitHub\ESC-M4\CM4_TEST\COMMON\LIB\KEIL\RTE -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\4.5.0\Device\ARM\ARMCM4\Include -IC:\Keil_v5\ARM\CMSIS\Include -D__UVISION_VERSION=521 -DARMCM4_FP -D__FPU_PRESENT=1 -DARM_MATH_CM4 --omf_browse=.\objects\arm_rfft_fast_init_f32.crf ..\..\SRC\CMSIS_DSP_4_5\src\TransformFunctions\arm_rfft_fast_init_f32.c]
                          THUMB

                          AREA ||i.arm_rfft_fast_init_f32||, CODE, READONLY, ALIGN=2

                  arm_rfft_fast_init_f32 PROC
;;;64     */
;;;65     arm_status arm_rfft_fast_init_f32(
000000  2300              MOVS     r3,#0
;;;66       arm_rfft_fast_instance_f32 * S,
;;;67       uint16_t fftLen)
;;;68     {
;;;69       arm_cfft_instance_f32 * Sint;
;;;70       /*  Initialise the default arm status */
;;;71       arm_status status = ARM_MATH_SUCCESS;
;;;72       /*  Initialise the FFT length */
;;;73       Sint = &(S->Sint);
;;;74       Sint->fftLen = fftLen/2;
000002  084a              LSRS     r2,r1,#1
000004  8002              STRH     r2,[r0,#0]
;;;75       S->fftLenRFFT = fftLen;
000006  8201              STRH     r1,[r0,#0x10]
;;;76     
;;;77       /*  Initializations of structure parameters depending on the FFT length */
;;;78       switch (Sint->fftLen)
000008  f5b27f80          CMP      r2,#0x100
00000c  d034              BEQ      |L1.120|
00000e  dc08              BGT      |L1.34|
000010  2a10              CMP      r2,#0x10
000012  d056              BEQ      |L1.194|
000014  2a20              CMP      r2,#0x20
000016  d04b              BEQ      |L1.176|
000018  2a40              CMP      r2,#0x40
00001a  d040              BEQ      |L1.158|
00001c  2a80              CMP      r2,#0x80
00001e  d109              BNE      |L1.52|
000020  e034              B        |L1.140|
                  |L1.34|
000022  f5b27f00          CMP      r2,#0x200
000026  d01d              BEQ      |L1.100|
000028  f5b26f80          CMP      r2,#0x400
00002c  d010              BEQ      |L1.80|
00002e  f5b26f00          CMP      r2,#0x800
000032  d003              BEQ      |L1.60|
                  |L1.52|
;;;79       {
;;;80       case 2048u:
;;;81         /*  Initializations of structure parameters for 2048 point FFT */
;;;82         /*  Initialise the bit reversal table length */
;;;83         Sint->bitRevLength = ARMBITREVINDEXTABLE2048_TABLE_LENGTH;
;;;84         /*  Initialise the bit reversal table pointer */
;;;85         Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable2048;
;;;86         /*  Initialise the Twiddle coefficient pointers */
;;;87     		Sint->pTwiddle     = (float32_t *) twiddleCoef_2048;
;;;88     		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_4096;
;;;89         break;
;;;90       case 1024u:
;;;91         Sint->bitRevLength = ARMBITREVINDEXTABLE1024_TABLE_LENGTH;
;;;92         Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable1024;
;;;93     		Sint->pTwiddle     = (float32_t *) twiddleCoef_1024;
;;;94     		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_2048;
;;;95         break;
;;;96       case 512u:
;;;97         Sint->bitRevLength = ARMBITREVINDEXTABLE_512_TABLE_LENGTH;
;;;98         Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable512;
;;;99     		Sint->pTwiddle     = (float32_t *) twiddleCoef_512;
;;;100    		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_1024;
;;;101        break;
;;;102      case 256u:
;;;103        Sint->bitRevLength = ARMBITREVINDEXTABLE_256_TABLE_LENGTH;
;;;104        Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable256;
;;;105    		Sint->pTwiddle     = (float32_t *) twiddleCoef_256;
;;;106    		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_512;
;;;107        break;
;;;108      case 128u:
;;;109        Sint->bitRevLength = ARMBITREVINDEXTABLE_128_TABLE_LENGTH;
;;;110        Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable128;
;;;111    		Sint->pTwiddle     = (float32_t *) twiddleCoef_128;
;;;112    		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_256;
;;;113        break;
;;;114      case 64u:
;;;115        Sint->bitRevLength = ARMBITREVINDEXTABLE__64_TABLE_LENGTH;
;;;116        Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable64;
;;;117    		Sint->pTwiddle     = (float32_t *) twiddleCoef_64;
;;;118    		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_128;
;;;119        break;
;;;120      case 32u:
;;;121        Sint->bitRevLength = ARMBITREVINDEXTABLE__32_TABLE_LENGTH;
;;;122        Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable32;
;;;123    		Sint->pTwiddle     = (float32_t *) twiddleCoef_32;
;;;124    		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_64;
;;;125        break;
;;;126      case 16u:
;;;127        Sint->bitRevLength = ARMBITREVINDEXTABLE__16_TABLE_LENGTH;
;;;128        Sint->pBitRevTable = (uint16_t *)armBitRevIndexTable16;
;;;129    		Sint->pTwiddle     = (float32_t *) twiddleCoef_16;
;;;130    		S->pTwiddleRFFT    = (float32_t *) twiddleCoef_rfft_32;
;;;131        break;
;;;132      default:
;;;133        /*  Reporting argument error if fftSize is not valid value */
;;;134        status = ARM_MATH_ARGUMENT_ERROR;
000034  f04f33ff          MOV      r3,#0xffffffff
                  |L1.56|
;;;135        break;
;;;136      }
;;;137    
;;;138      return (status);
000038  4618              MOV      r0,r3
;;;139    }
00003a  4770              BX       lr
                  |L1.60|
00003c  f44f626e          MOV      r2,#0xee0             ;83
000040  8182              STRH     r2,[r0,#0xc]          ;83
000042  4a24              LDR      r2,|L1.212|
000044  6082              STR      r2,[r0,#8]            ;85
000046  4a24              LDR      r2,|L1.216|
000048  6042              STR      r2,[r0,#4]            ;87
00004a  4924              LDR      r1,|L1.220|
00004c  6141              STR      r1,[r0,#0x14]         ;88
00004e  e7f3              B        |L1.56|
                  |L1.80|
000050  f44f62e1          MOV      r2,#0x708             ;91
000054  8182              STRH     r2,[r0,#0xc]          ;91
000056  4a22              LDR      r2,|L1.224|
000058  6082              STR      r2,[r0,#8]            ;92
00005a  4a22              LDR      r2,|L1.228|
00005c  6042              STR      r2,[r0,#4]            ;93
00005e  4922              LDR      r1,|L1.232|
000060  6141              STR      r1,[r0,#0x14]         ;94
000062  e7e9              B        |L1.56|
                  |L1.100|
000064  f44f72e0          MOV      r2,#0x1c0             ;97
000068  8182              STRH     r2,[r0,#0xc]          ;97
00006a  4a20              LDR      r2,|L1.236|
00006c  6082              STR      r2,[r0,#8]            ;98
00006e  4a20              LDR      r2,|L1.240|
000070  6042              STR      r2,[r0,#4]            ;99
000072  4920              LDR      r1,|L1.244|
000074  6141              STR      r1,[r0,#0x14]         ;100
000076  e7df              B        |L1.56|
                  |L1.120|
000078  f44f72dc          MOV      r2,#0x1b8             ;103
00007c  8182              STRH     r2,[r0,#0xc]          ;103
00007e  4a1e              LDR      r2,|L1.248|
000080  6082              STR      r2,[r0,#8]            ;104
000082  4a1e              LDR      r2,|L1.252|
000084  6042              STR      r2,[r0,#4]            ;105
000086  491e              LDR      r1,|L1.256|
000088  6141              STR      r1,[r0,#0x14]         ;106
00008a  e7d5              B        |L1.56|
                  |L1.140|
00008c  22d0              MOVS     r2,#0xd0              ;109
00008e  8182              STRH     r2,[r0,#0xc]          ;109
000090  4a1c              LDR      r2,|L1.260|
000092  6082              STR      r2,[r0,#8]            ;110
000094  4a1c              LDR      r2,|L1.264|
000096  6042              STR      r2,[r0,#4]            ;111
000098  491c              LDR      r1,|L1.268|
00009a  6141              STR      r1,[r0,#0x14]         ;112
00009c  e7cc              B        |L1.56|
                  |L1.158|
00009e  2238              MOVS     r2,#0x38              ;115
0000a0  8182              STRH     r2,[r0,#0xc]          ;115
0000a2  4a1b              LDR      r2,|L1.272|
0000a4  6082              STR      r2,[r0,#8]            ;116
0000a6  4a1b              LDR      r2,|L1.276|
0000a8  6042              STR      r2,[r0,#4]            ;117
0000aa  491b              LDR      r1,|L1.280|
0000ac  6141              STR      r1,[r0,#0x14]         ;118
0000ae  e7c3              B        |L1.56|
                  |L1.176|
0000b0  2230              MOVS     r2,#0x30              ;121
0000b2  8182              STRH     r2,[r0,#0xc]          ;121
0000b4  4a19              LDR      r2,|L1.284|
0000b6  6082              STR      r2,[r0,#8]            ;122
0000b8  4a19              LDR      r2,|L1.288|
0000ba  6042              STR      r2,[r0,#4]            ;123
0000bc  4919              LDR      r1,|L1.292|
0000be  6141              STR      r1,[r0,#0x14]         ;124
0000c0  e7ba              B        |L1.56|
                  |L1.194|
0000c2  2214              MOVS     r2,#0x14              ;127
0000c4  8182              STRH     r2,[r0,#0xc]          ;127
0000c6  4a18              LDR      r2,|L1.296|
0000c8  6082              STR      r2,[r0,#8]            ;128
0000ca  4a18              LDR      r2,|L1.300|
0000cc  6042              STR      r2,[r0,#4]            ;129
0000ce  4918              LDR      r1,|L1.304|
0000d0  6141              STR      r1,[r0,#0x14]         ;130
0000d2  e7b1              B        |L1.56|
;;;140    
                          ENDP

                  |L1.212|
                          DCD      armBitRevIndexTable2048
                  |L1.216|
                          DCD      twiddleCoef_2048
                  |L1.220|
                          DCD      twiddleCoef_rfft_4096
                  |L1.224|
                          DCD      armBitRevIndexTable1024
                  |L1.228|
                          DCD      twiddleCoef_1024
                  |L1.232|
                          DCD      twiddleCoef_rfft_2048
                  |L1.236|
                          DCD      armBitRevIndexTable512
                  |L1.240|
                          DCD      twiddleCoef_512
                  |L1.244|
                          DCD      twiddleCoef_rfft_1024
                  |L1.248|
                          DCD      armBitRevIndexTable256
                  |L1.252|
                          DCD      twiddleCoef_256
                  |L1.256|
                          DCD      twiddleCoef_rfft_512
                  |L1.260|
                          DCD      armBitRevIndexTable128
                  |L1.264|
                          DCD      twiddleCoef_128
                  |L1.268|
                          DCD      twiddleCoef_rfft_256
                  |L1.272|
                          DCD      armBitRevIndexTable64
                  |L1.276|
                          DCD      twiddleCoef_64
                  |L1.280|
                          DCD      twiddleCoef_rfft_128
                  |L1.284|
                          DCD      armBitRevIndexTable32
                  |L1.288|
                          DCD      twiddleCoef_32
                  |L1.292|
                          DCD      twiddleCoef_rfft_64
                  |L1.296|
                          DCD      armBitRevIndexTable16
                  |L1.300|
                          DCD      twiddleCoef_16
                  |L1.304|
                          DCD      twiddleCoef_rfft_32

;*** Start embedded assembler ***

#line 1 "..\\..\\SRC\\CMSIS_DSP_4_5\\src\\TransformFunctions\\arm_rfft_fast_init_f32.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___24_arm_rfft_fast_init_f32_c_c63f21fa____REV16|
#line 129 "..\\..\\SRC\\CMSIS_DSP_4_5\\inc\\core_cmInstr.h"
|__asm___24_arm_rfft_fast_init_f32_c_c63f21fa____REV16| PROC
#line 130

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___24_arm_rfft_fast_init_f32_c_c63f21fa____REVSH|
#line 144
|__asm___24_arm_rfft_fast_init_f32_c_c63f21fa____REVSH| PROC
#line 145

 revsh r0, r0
 bx lr
	ENDP
	AREA ||.rrx_text||, CODE
	THUMB
	EXPORT |__asm___24_arm_rfft_fast_init_f32_c_c63f21fa____RRX|
#line 300
|__asm___24_arm_rfft_fast_init_f32_c_c63f21fa____RRX| PROC
#line 301

 rrx r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
