{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 16:50:46 2018 " "Info: Processing started: Wed Dec 12 16:50:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DDFS -c DDFS " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DDFS -c DDFS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDFS EP3C25F324C8 " "Info: Selected device EP3C25F324C8 for design \"DDFS\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C8 " "Info: Device EP3C40F324C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 1040 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 1042 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 1044 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 1046 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Info: Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "e:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 1048 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDFS.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DDFS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -rise_to \[get_clocks \{48MHZ\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -rise_to \[get_clocks \{48MHZ\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -fall_to \[get_clocks \{48MHZ\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -fall_to \[get_clocks \{48MHZ\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -rise_to \[get_clocks \{48MHZ\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -rise_to \[get_clocks \{48MHZ\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -fall_to \[get_clocks \{48MHZ\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -fall_to \[get_clocks \{48MHZ\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -rise_to \[get_clocks \{48MHZ\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -rise_to \[get_clocks \{48MHZ\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -fall_to \[get_clocks \{48MHZ\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -fall_to \[get_clocks \{48MHZ\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -rise_to \[get_clocks \{48MHZ\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -rise_to \[get_clocks \{48MHZ\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -fall_to \[get_clocks \{48MHZ\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|mhz\}\] -fall_to \[get_clocks \{48MHZ\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -rise_to \[get_clocks \{48MHZ\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -rise_to \[get_clocks \{48MHZ\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -fall_to \[get_clocks \{48MHZ\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -fall_to \[get_clocks \{48MHZ\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -rise_to \[get_clocks \{48MHZ\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -rise_to \[get_clocks \{48MHZ\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -fall_to \[get_clocks \{48MHZ\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -fall_to \[get_clocks \{48MHZ\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -rise_to \[get_clocks \{48MHZ\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -rise_to \[get_clocks \{48MHZ\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -fall_to \[get_clocks \{48MHZ\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -fall_to \[get_clocks \{48MHZ\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -rise_to \[get_clocks \{48MHZ\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -rise_to \[get_clocks \{48MHZ\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -fall_to \[get_clocks \{48MHZ\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fenpin2:inst11\|hz1\}\] -fall_to \[get_clocks \{48MHZ\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|mhz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -rise_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{48MHZ\}\] -fall_to \[get_clocks \{fenpin2:inst11\|hz1\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "48MHZ~input (placed in PIN A10 (CLK8, DIFFCLK_5n)) " "Info: Automatically promoted node 48MHZ~input (placed in PIN A10 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "circuite.bdf" "" { Schematic "E:/baogao/DDFS/DDFS/circuite.bdf" { { 248 104 272 264 "48MHZ" "" } { 480 1016 1096 496 "48MHZ" "" } { 16 -8 35 32 "48MHZ" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 48MHZ~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 1034 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin2:inst11\|mhz  " "Info: Automatically promoted node fenpin2:inst11\|mhz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin2:inst11\|mhz~0 " "Info: Destination node fenpin2:inst11\|mhz~0" {  } { { "fenpin2.vhd" "" { Text "E:/baogao/DDFS/DDFS/fenpin2.vhd" 5 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst11|mhz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 437 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "1MHZ~output " "Info: Destination node 1MHZ~output" {  } { { "circuite.bdf" "" { Schematic "E:/baogao/DDFS/DDFS/circuite.bdf" { { 320 400 576 336 "1MHZ" "" } { 16 608 640 28 "1MHZ" "" } { 216 608 648 232 "1MHZ" "" } { 208 1168 1208 224 "1MHZ" "" } { 16 112 152 32 "1MHZ" "" } } } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 1MHZ~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 992 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fenpin2.vhd" "" { Text "E:/baogao/DDFS/DDFS/fenpin2.vhd" 5 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst11|mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fenpin2:inst11\|hz1  " "Info: Automatically promoted node fenpin2:inst11\|hz1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fenpin2:inst11\|hz1~0 " "Info: Destination node fenpin2:inst11\|hz1~0" {  } { { "fenpin2.vhd" "" { Text "E:/baogao/DDFS/DDFS/fenpin2.vhd" 6 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst11|hz1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 618 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "fenpin2.vhd" "" { Text "E:/baogao/DDFS/DDFS/fenpin2.vhd" 6 -1 0 } } { "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fenpin2:inst11|hz1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/baogao/DDFS/DDFS/" 0 { } { { 0 { 0 ""} 0 333 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Embedded multiplier block " "Extra Info: Packed 10 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "10 " "Extra Info: Created 10 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y11 X31_Y22 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/baogao/DDFS/DDFS/DDFS.fit.smsg " "Info: Generated suppressed messages file E:/baogao/DDFS/DDFS/DDFS.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Info: Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 16:50:55 2018 " "Info: Processing ended: Wed Dec 12 16:50:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
