{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import math\n",
    "from utils.lru import LRU\n",
    "from cache.cache import L1Cache, L2Cache\n",
    "from dram.dram import DRAM \n",
    "from scratchpad.scratchpad import Scratchpad \n",
    "\n",
    "\n",
    "\n",
    "    \n",
    "\n",
    "##################################\n",
    "class MemSim:\n",
    "    def __init__(self):\n",
    "        # self.way = 2\n",
    "        # self.line_size  = 16 #byte\n",
    "        # self.total_size = 8 #Kb     \n",
    "        # self.addr_size = 32 #bit\n",
    "        self.hit_latency = 1\n",
    "\n",
    "        # self.l1cache   = L1Cache()\n",
    "        # self.l2cache   = L2Cache()\n",
    "    def set_params(self,bank_num,bank_row,dim,data_size,\n",
    "                   l1_way,l1_total_size, l1_line_size,l1_replacement,l1_addr_size,l1_data_size,\n",
    "                   l2_way,l2_total_size, l2_line_size,l2_replacement,l2_data_size):\n",
    "        assert l1_line_size%2==0,\"Cacheline size is unalign!\"\n",
    "        assert l1_total_size%2==0,\"Cacheline size is unalign!\"\n",
    "        assert (l1_data_size>>3)<=l1_line_size, \"Data size is too big,it must less than 64bits\"\n",
    "        assert l1_replacement==\"PLRU\"\n",
    "\n",
    "##################init####################\n",
    "        self.dram = DRAM(int(l1_line_size/(l1_data_size/8)))\n",
    "        self.scratchpad = Scratchpad(bank_num,bank_row,dim,data_size)\n",
    "        self.l2cache=L2Cache(l2_way,l2_total_size, l2_line_size,l2_replacement,l1_addr_size,l2_data_size,True)\n",
    "        self.l1cache=L1Cache(l1_way,l1_total_size, l1_line_size,l1_replacement,l1_addr_size,l1_data_size,False)\n",
    "        \n",
    "        self.l2cache.backing_mem = self.dram \n",
    "        self.l1cache.backing_mem = self.l2cache    \n",
    "        self.scratchpad.backing_mem = self.l2cache  \n",
    "        # self.l1_way         = l1_way #way=0-> 全相连 way=-1 直接相连 way>1 组相联 \n",
    "        # self.l1_line_size   = l1_line_size #byte\n",
    "        # self.l1_total_size  = l1_total_size #Kb\n",
    "        # self.l1_addr_size   = l1_addr_size\n",
    "        # self.l1_data_size   = l1_data_size#bit\n",
    "        \n",
    "        # if(l1_way<1):\n",
    "        #     self.l1_index_num   = int(l1_total_size*1024/l1_line_size)\n",
    "        # else:\n",
    "        #     self.l1_index_num   = int(l1_total_size*1024/l1_way/l1_line_size)\n",
    "\n",
    "        # self.l1_index_bit   = int(math.log2(self.l1_index_num)) \n",
    "        # self.l1_tag_bit     = int(self.l1_addr_size-math.log2(self.l1_line_size)-self.l1_index_bit) \n",
    "        # self.l1_offset_bit  = l1_addr_size-self.l1_index_bit-self.l1_tag_bit\n",
    "\n",
    "\n",
    "    def cache_read(self,addr):\n",
    "\n",
    "        data = self.l1cache.read(addr)\n",
    "        return  data\n",
    "    def cache_write(self,addr,data):\n",
    "        self.l1cache.write(addr,data)\n",
    "\n",
    "    def spm_read(self,addr):\n",
    "        # data = self.l1cache.read(addr)\n",
    "        # return  data\n",
    "        return self.scratchpad.read(addr)\n",
    "    def spm_write(self,addr,data):\n",
    "        # self.l1cache.write(addr,data)\n",
    "        self.scratchpad.write(addr,data)\n",
    "\n",
    "    def print_info(self):\n",
    "        l1_miss,l1_hit=self.l1cache.print_info()\n",
    "        l2_miss,l2_hit=self.l2cache.print_info()\n",
    "        l1_miss_rate = l1_miss/(l1_miss+l1_hit+1)\n",
    "        l2_miss_rate = l2_miss/(l2_hit+l2_miss+1)\n",
    "        total_miss_rate = l1_miss_rate*l2_miss_rate    \n",
    "        print(f'L1Cache hit {l1_hit}  miss {l1_miss} miss rate {l1_miss_rate}')\n",
    "        print(f'L2Cache hit {l2_hit}  miss {l2_miss} miss rate {l2_miss_rate}')\n",
    "        print(f'Total miss rate {total_miss_rate}')\n",
    "    # def cache_write(self,addr,size,data):\n",
    "\n",
    "\n",
    "    #     tag     = addr>>(self.offset_bit+self.index_bit)\n",
    "    #     index   = (addr>>self.offset_bit)&((1<<(self.index_bit))-1)\n",
    "    #     temp = int ((addr&((1<<(self.offset_bit))-1)))\n",
    "    #     data_region = int(temp/(self.data_size/8))\n",
    "    #     # assert addr\n",
    "    #     self.l1cache.write(tag,index,0,data,data_region)\n",
    "    #     # if not hit:\n",
    "    #     #     data = self.dram.write(addr,0)\n",
    "    #     # return  data"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
