Warning (10268): Verilog HDL information at ledtest.v(7): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/17.1/project/led/ledtest.v Line: 7
