# compile vhdl design source files
vhdl work  \
"../../../../lab_04.srcs/sim_1/new/N_bit_adder.vhd" \
"../../../../lab_04.srcs/sources_1/new/OneBitFullAdder.vhd" \

vhdl xil_defaultlib  \
"../../../../lab_04.srcs/sim_1/new/N_bit_adder_test.vhd" \

# Do not sort compile order
nosort
