5 14 101 6 *
8 /home/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (case6.vcd) 2 -o (case6.cdd) 2 -v (case6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 case6.v 8 39 1
2 1 0 0 4 1 100c 0 0 2 1 a
2 2 0 0 4 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 13 70008 9 45 100a 2 0 1 18 0 1 0 0 0 0
2 4 13 a000e 4 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 7000a 1 0 1 0 2 17 0 3 0 3 2 0
1 b 2 11 107000a 1 0 3 0 4 17 0 f 0 f 7 0
4 4 6 3 0 13
4 3 1 4 0 13
3 1 main.$u0 "main.$u0" 0 case6.v 0 21 1
2 5 14 60009 1 0 61004 0 0 4 16 0 0
2 6 14 20002 0 1 1410 0 0 4 1 b
2 7 14 20009 4 37 16 5 6
2 8 16 40008 1 0 21004 0 0 2 16 0 0
2 9 15 80008 a 1 100e 0 0 2 1 a
2 10 16 0 4 2d 114e 8 9 1 18 0 1 1 1 0 0
2 11 17 40008 1 0 21008 0 0 2 16 1 0
2 12 17 0 3 2d 120e 11 9 1 18 0 1 1 1 0 0
2 13 18 40008 1 0 21008 0 0 2 16 2 0
2 14 18 0 2 2d 120e 13 9 1 18 0 1 1 1 0 0
2 15 19 40008 1 0 21008 0 0 2 16 3 0
2 16 19 0 1 2d 120a 15 9 1 18 0 1 0 1 0 0
2 17 19 140017 1 0 21008 0 0 1 16 1 0
2 18 19 f000f 2 1 1408 0 0 2 1 a
2 19 19 d0010 0 23 1410 0 18 1 18 0 1 0 0 0 0 b
2 20 19 d0017 2 37 1a 17 19
2 21 17 140017 1 0 21008 0 0 1 16 1 0
2 22 17 f000f 2 1 141c 0 0 2 1 a
2 23 17 d0010 0 23 1410 0 22 1 18 0 1 0 0 0 0 b
2 24 17 d0017 2 37 1a 21 23
4 20 0 0 0 19
4 16 0 20 0 19
4 14 0 20 16 18
4 24 0 0 0 17
4 12 0 24 14 17
4 10 0 24 12 16
4 7 11 10 10 14
3 1 main.$u1 "main.$u1" 0 case6.v 0 37 1
