static int F_1 ( struct V_1 * V_2 )\r\n{\r\nreturn F_2 ( V_2 ) && ! F_3 ( V_2 ) ;\r\n}\r\nstatic struct V_3 F_4 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 V_4 ;\r\nT_1 V_5 ;\r\nV_5 = F_5 ( V_6 ) ;\r\nV_4 . V_7 = ( V_5 & 0x7 ) + 1 ;\r\nswitch ( ( V_5 & 0xF0 ) >> 4 ) {\r\ncase 0x0 :\r\nV_4 . V_8 = 8 ;\r\nbreak;\r\ncase 0x1 :\r\nV_4 . V_8 = 16 ;\r\nbreak;\r\ncase 0x2 :\r\nV_4 . V_8 = 20 ;\r\nbreak;\r\ncase 0x3 :\r\nV_4 . V_8 = 24 ;\r\nbreak;\r\ncase 0x4 :\r\nV_4 . V_8 = 32 ;\r\nbreak;\r\ndefault:\r\nF_6 ( V_2 -> V_9 , L_1 ,\r\n( int ) V_5 ) ;\r\nV_4 . V_8 = 16 ;\r\n}\r\nif ( V_5 & 0x4000 )\r\nV_4 . V_10 = 44100 ;\r\nelse\r\nV_4 . V_10 = 48000 ;\r\nV_4 . V_10 *= ( ( V_5 >> 11 ) & 0x7 ) + 1 ;\r\nV_4 . V_10 /= ( ( V_5 >> 8 ) & 0x7 ) + 1 ;\r\nV_5 = F_5 ( V_11 ) ;\r\nV_4 . V_12 = V_5 & 0xff ;\r\nV_4 . V_13 = ( V_5 >> 8 ) & 0xff ;\r\nreturn V_4 ;\r\n}\r\nvoid F_7 ( struct V_14 * V_15 )\r\n{\r\nstruct V_1 * V_2 = F_8 ( V_15 , struct V_1 ,\r\nV_16 ) ;\r\nstruct V_17 * V_9 = V_2 -> V_18 ;\r\nstruct V_3 V_19 = F_4 ( V_2 ) ;\r\nstruct V_20 * V_21 ;\r\nbool V_22 = false ;\r\nif ( V_2 -> V_23 . V_24 [ 0 ] . V_7 != V_19 . V_7 ||\r\nV_2 -> V_23 . V_24 [ 0 ] . V_10 != V_19 . V_10 ||\r\nV_2 -> V_23 . V_24 [ 0 ] . V_8 != V_19 . V_8 ||\r\nV_2 -> V_23 . V_24 [ 0 ] . V_12 != V_19 . V_12 ||\r\nV_2 -> V_23 . V_24 [ 0 ] . V_13 != V_19 . V_13 ) {\r\nV_2 -> V_23 . V_24 [ 0 ] = V_19 ;\r\nV_22 = true ;\r\n}\r\nF_9 (encoder, &dev->mode_config.encoder_list, head) {\r\nif ( ! F_10 ( V_21 ) )\r\ncontinue;\r\nif ( V_22 || F_11 ( V_21 ) )\r\nF_12 ( V_21 ) ;\r\n}\r\n}\r\nvoid F_13 ( struct V_1 * V_2 ,\r\nstruct V_3 * V_24 ,\r\nT_2 V_25 )\r\n{\r\nT_3 V_26 = F_5 ( V_27 ) ;\r\nif ( ! V_24 )\r\nreturn;\r\nif ( V_25 ) {\r\nV_26 |= V_28 ;\r\nif ( V_25 & 1 )\r\nV_26 |= V_29 ;\r\nif ( V_25 & 2 )\r\nV_26 |= V_30 ;\r\nif ( V_25 & 4 )\r\nV_26 |= V_31 ;\r\nif ( V_25 & 8 )\r\nV_26 |= V_32 ;\r\n} else {\r\nV_26 &= ~ ( V_28 |\r\nV_29 |\r\nV_30 |\r\nV_31 |\r\nV_32 ) ;\r\n}\r\nF_14 ( V_27 , V_26 ) ;\r\n}\r\nint F_15 ( struct V_1 * V_2 )\r\n{\r\nif ( ! V_33 || ! F_1 ( V_2 ) )\r\nreturn 0 ;\r\nV_2 -> V_23 . V_34 = true ;\r\nV_2 -> V_23 . V_35 = 1 ;\r\nV_2 -> V_23 . V_24 [ 0 ] . V_7 = - 1 ;\r\nV_2 -> V_23 . V_24 [ 0 ] . V_10 = - 1 ;\r\nV_2 -> V_23 . V_24 [ 0 ] . V_8 = - 1 ;\r\nV_2 -> V_23 . V_24 [ 0 ] . V_12 = 0 ;\r\nV_2 -> V_23 . V_24 [ 0 ] . V_13 = 0 ;\r\nV_2 -> V_23 . V_24 [ 0 ] . V_36 = 0 ;\r\nF_13 ( V_2 , & V_2 -> V_23 . V_24 [ 0 ] , 0 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_16 ( struct V_1 * V_2 )\r\n{\r\nif ( ! V_2 -> V_23 . V_34 )\r\nreturn;\r\nF_13 ( V_2 , & V_2 -> V_23 . V_24 [ 0 ] , 0 ) ;\r\nV_2 -> V_23 . V_34 = false ;\r\n}\r\nstruct V_3 * F_17 ( struct V_1 * V_2 )\r\n{\r\nreturn & V_2 -> V_23 . V_24 [ 0 ] ;\r\n}\r\nstatic void F_18 ( T_1 clock , int * V_37 , int * V_38 , int V_39 )\r\n{\r\nint V_40 , V_41 ;\r\nunsigned long div , V_42 ;\r\nV_40 = 128 * V_39 ;\r\nV_41 = clock * 1000 ;\r\ndiv = F_19 ( V_40 , V_41 ) ;\r\nV_40 /= div ;\r\nV_41 /= div ;\r\nV_42 = ( ( 128 * V_39 / 1000 ) + ( V_40 - 1 ) ) / V_40 ;\r\nV_40 *= V_42 ;\r\nV_41 *= V_42 ;\r\nif ( V_40 < ( 128 * V_39 / 1500 ) )\r\nF_20 ( V_43 L_2 ) ;\r\nif ( V_40 > ( 128 * V_39 / 300 ) )\r\nF_20 ( V_43 L_3 ) ;\r\n* V_38 = V_40 ;\r\n* V_37 = V_41 ;\r\nF_21 ( L_4 ,\r\n* V_38 , * V_37 , V_39 ) ;\r\n}\r\nstruct V_44 F_22 ( T_1 clock )\r\n{\r\nstruct V_44 V_45 ;\r\nT_2 V_46 ;\r\nfor ( V_46 = 0 ; V_46 < F_23 ( V_47 ) ; V_46 ++ ) {\r\nif ( V_47 [ V_46 ] . clock == clock )\r\nreturn V_47 [ V_46 ] ;\r\n}\r\nF_18 ( clock , & V_45 . V_48 , & V_45 . V_49 , 32000 ) ;\r\nF_18 ( clock , & V_45 . V_50 , & V_45 . V_51 , 44100 ) ;\r\nF_18 ( clock , & V_45 . V_52 , & V_45 . V_53 , 48000 ) ;\r\nreturn V_45 ;\r\n}\r\nvoid F_24 ( struct V_20 * V_21 , T_1 clock )\r\n{\r\nstruct V_17 * V_9 = V_21 -> V_9 ;\r\nstruct V_1 * V_2 = V_9 -> V_54 ;\r\nstruct V_44 V_55 = F_22 ( clock ) ;\r\nstruct V_56 * V_56 = F_25 ( V_21 ) ;\r\nstruct V_57 * V_58 = V_56 -> V_59 ;\r\nT_1 V_60 = V_58 -> V_61 -> V_60 ;\r\nF_26 ( V_62 + V_60 ,\r\nF_27 ( V_55 . V_48 ) ,\r\n~ V_63 ) ;\r\nF_26 ( V_64 + V_60 ,\r\nF_28 ( V_55 . V_49 ) ,\r\n~ V_65 ) ;\r\nF_26 ( V_66 + V_60 ,\r\nF_29 ( V_55 . V_50 ) ,\r\n~ V_67 ) ;\r\nF_26 ( V_68 + V_60 ,\r\nF_30 ( V_55 . V_51 ) ,\r\n~ V_69 ) ;\r\nF_26 ( V_70 + V_60 ,\r\nF_31 ( V_55 . V_52 ) ,\r\n~ V_71 ) ;\r\nF_26 ( V_72 + V_60 ,\r\nF_32 ( V_55 . V_53 ) ,\r\n~ V_73 ) ;\r\n}\r\nvoid F_33 ( struct V_20 * V_21 , void * V_74 ,\r\nT_4 V_75 )\r\n{\r\nstruct V_17 * V_9 = V_21 -> V_9 ;\r\nstruct V_1 * V_2 = V_9 -> V_54 ;\r\nstruct V_56 * V_56 = F_25 ( V_21 ) ;\r\nstruct V_57 * V_58 = V_56 -> V_59 ;\r\nT_1 V_60 = V_58 -> V_61 -> V_60 ;\r\nT_5 * V_76 = V_74 + 3 ;\r\nT_5 * V_77 = V_74 ;\r\nF_14 ( V_78 + V_60 ,\r\nV_76 [ 0x0 ] | ( V_76 [ 0x1 ] << 8 ) | ( V_76 [ 0x2 ] << 16 ) | ( V_76 [ 0x3 ] << 24 ) ) ;\r\nF_14 ( V_79 + V_60 ,\r\nV_76 [ 0x4 ] | ( V_76 [ 0x5 ] << 8 ) | ( V_76 [ 0x6 ] << 16 ) | ( V_76 [ 0x7 ] << 24 ) ) ;\r\nF_14 ( V_80 + V_60 ,\r\nV_76 [ 0x8 ] | ( V_76 [ 0x9 ] << 8 ) | ( V_76 [ 0xA ] << 16 ) | ( V_76 [ 0xB ] << 24 ) ) ;\r\nF_14 ( V_81 + V_60 ,\r\nV_76 [ 0xC ] | ( V_76 [ 0xD ] << 8 ) | ( V_77 [ 1 ] << 24 ) ) ;\r\n}\r\nstatic void F_34 ( struct V_20 * V_21 ,\r\nconst void * V_74 , T_4 V_75 )\r\n{\r\nstruct V_17 * V_9 = V_21 -> V_9 ;\r\nstruct V_1 * V_2 = V_9 -> V_54 ;\r\nstruct V_56 * V_56 = F_25 ( V_21 ) ;\r\nstruct V_57 * V_58 = V_56 -> V_59 ;\r\nT_1 V_60 = V_58 -> V_61 -> V_60 ;\r\nconst T_2 * V_76 = V_74 + 3 ;\r\nF_14 ( V_82 + V_60 ,\r\nV_76 [ 0x0 ] | ( V_76 [ 0x1 ] << 8 ) | ( V_76 [ 0x2 ] << 16 ) | ( V_76 [ 0x3 ] << 24 ) ) ;\r\nF_14 ( V_83 + V_60 ,\r\nV_76 [ 0x4 ] | ( V_76 [ 0x5 ] << 8 ) | ( V_76 [ 0x6 ] << 16 ) | ( V_76 [ 0x8 ] << 24 ) ) ;\r\n}\r\nstatic bool F_35 ( struct V_20 * V_21 )\r\n{\r\nstruct V_17 * V_9 = V_21 -> V_9 ;\r\nstruct V_1 * V_2 = V_9 -> V_54 ;\r\nstruct V_56 * V_56 = F_25 ( V_21 ) ;\r\nstruct V_57 * V_58 = V_56 -> V_59 ;\r\nT_1 V_60 = V_58 -> V_61 -> V_60 ;\r\nreturn ( F_5 ( V_84 + V_60 ) & 0x10 ) != 0 ;\r\n}\r\nint F_11 ( struct V_20 * V_21 )\r\n{\r\nstruct V_56 * V_56 = F_25 ( V_21 ) ;\r\nstruct V_57 * V_58 = V_56 -> V_59 ;\r\nint V_4 , V_85 ;\r\nif ( ! V_58 -> V_61 || ! V_58 -> V_61 -> V_34 )\r\nreturn 0 ;\r\nV_4 = F_35 ( V_21 ) ;\r\nV_85 = V_58 -> V_61 -> V_86 != V_4 ;\r\nV_58 -> V_61 -> V_86 = V_4 ;\r\nreturn V_85 ;\r\n}\r\nvoid F_36 ( struct V_20 * V_21 )\r\n{\r\nstruct V_17 * V_9 = V_21 -> V_9 ;\r\nstruct V_1 * V_2 = V_9 -> V_54 ;\r\nstruct V_56 * V_56 = F_25 ( V_21 ) ;\r\nstruct V_57 * V_58 = V_56 -> V_59 ;\r\nT_1 V_60 = V_58 -> V_61 -> V_60 ;\r\nbool V_87 = false ;\r\nT_3 V_5 ;\r\nif ( ! V_87 ||\r\nF_35 ( V_21 ) )\r\nV_5 = 0 ;\r\nelse\r\nV_5 = V_88 ;\r\nF_26 ( V_89 + V_60 ,\r\nV_5 , ~ V_88 ) ;\r\n}\r\nvoid F_37 ( struct V_20 * V_21 , T_3 clock )\r\n{\r\nstruct V_17 * V_9 = V_21 -> V_9 ;\r\nstruct V_1 * V_2 = V_9 -> V_54 ;\r\nstruct V_56 * V_56 = F_25 ( V_21 ) ;\r\nstruct V_57 * V_58 = V_56 -> V_59 ;\r\nT_3 V_90 = 24000 ;\r\nT_3 V_91 = clock / V_90 ;\r\nT_3 V_92 ;\r\nT_3 V_93 = clock ;\r\nT_3 V_94 ;\r\nT_3 V_95 ;\r\nif ( ! V_58 || ! V_58 -> V_61 )\r\nreturn;\r\nif ( V_91 >= 8 ) {\r\nV_92 = 192 * 1000 ;\r\nV_94 = 3 ;\r\n} else if ( V_91 >= 4 ) {\r\nV_92 = 96 * 1000 ;\r\nV_94 = 2 ;\r\n} else if ( V_91 >= 2 ) {\r\nV_92 = 48 * 1000 ;\r\nV_94 = 1 ;\r\n} else {\r\nV_92 = 24 * 1000 ;\r\nV_94 = 0 ;\r\n}\r\nif ( F_38 ( V_2 ) ) {\r\nif ( V_58 -> V_96 == 0 ) {\r\nV_95 = F_5 ( V_97 ) & ~ V_98 ;\r\nV_95 |= F_39 ( V_94 ) ;\r\nF_14 ( V_97 , V_95 ) ;\r\nF_14 ( V_99 , V_92 ) ;\r\nF_14 ( V_100 , V_93 ) ;\r\nF_14 ( V_101 , 0 ) ;\r\n} else {\r\nV_95 = F_5 ( V_102 ) & ~ V_98 ;\r\nV_95 |= F_39 ( V_94 ) ;\r\nF_14 ( V_102 , V_95 ) ;\r\nF_14 ( V_103 , V_92 ) ;\r\nF_14 ( V_104 , V_93 ) ;\r\nF_14 ( V_101 , 1 ) ;\r\n}\r\n} else {\r\nif ( V_58 -> V_96 == 0 ) {\r\nF_14 ( V_99 , V_90 * 100 ) ;\r\nF_14 ( V_100 , clock * 100 ) ;\r\nF_14 ( V_101 , 0 ) ;\r\n} else {\r\nF_14 ( V_103 , V_90 * 100 ) ;\r\nF_14 ( V_104 , clock * 100 ) ;\r\nF_14 ( V_101 , 1 ) ;\r\n}\r\n}\r\n}\r\nvoid F_40 ( struct V_20 * V_21 , struct V_105 * V_106 )\r\n{\r\nstruct V_17 * V_9 = V_21 -> V_9 ;\r\nstruct V_1 * V_2 = V_9 -> V_54 ;\r\nstruct V_56 * V_56 = F_25 ( V_21 ) ;\r\nstruct V_57 * V_58 = V_56 -> V_59 ;\r\nT_2 V_74 [ V_107 + V_108 ] ;\r\nstruct V_109 V_76 ;\r\nT_1 V_60 ;\r\nT_1 V_110 ;\r\nT_6 V_111 ;\r\nif ( ! V_58 || ! V_58 -> V_61 )\r\nreturn;\r\nif ( ! V_58 -> V_61 -> V_34 )\r\nreturn;\r\nV_60 = V_58 -> V_61 -> V_60 ;\r\nV_58 -> V_61 -> V_24 = F_17 ( V_2 ) ;\r\nF_13 ( V_2 , V_58 -> V_61 -> V_24 , 0xf ) ;\r\nF_37 ( V_21 , V_106 -> clock ) ;\r\nF_26 ( V_89 + V_60 ,\r\nV_112 |\r\nF_41 ( 1 ) |\r\nF_42 ( 3 ) |\r\nV_113 ,\r\n~ ( V_112 |\r\nV_114 |\r\nV_115 |\r\nV_113 ) ) ;\r\nV_110 = F_43 ( V_2 ) ? V_116 :\r\nV_117 ;\r\nF_26 ( V_110 + V_60 ,\r\nV_118 |\r\nV_119 ,\r\n~ ( V_118 |\r\nV_119 ) ) ;\r\nF_44 ( V_120 + V_60 ,\r\nV_121 |\r\nV_122 |\r\nV_123 ) ;\r\nF_44 ( V_124 + V_60 ,\r\nV_125 |\r\nV_126 |\r\nV_127 |\r\nV_128 ) ;\r\nF_26 ( V_129 + V_60 ,\r\nF_45 ( 2 ) |\r\nF_46 ( 2 ) ,\r\n~ ( V_130 |\r\nV_131 ) ) ;\r\nF_47 ( V_132 + V_60 ,\r\n~ V_133 ) ;\r\nV_111 = F_48 ( & V_76 , V_106 ) ;\r\nif ( V_111 < 0 ) {\r\nF_49 ( L_5 , V_111 ) ;\r\nreturn;\r\n}\r\nV_111 = F_50 ( & V_76 , V_74 , sizeof( V_74 ) ) ;\r\nif ( V_111 < 0 ) {\r\nF_49 ( L_6 , V_111 ) ;\r\nreturn;\r\n}\r\nF_33 ( V_21 , V_74 , sizeof( V_74 ) ) ;\r\nF_47 ( V_134 + V_60 ,\r\n~ ( V_135 |\r\nV_136 |\r\nV_137 |\r\nV_138 |\r\nV_139 |\r\nV_140 |\r\nV_141 ) ) ;\r\nF_24 ( V_21 , V_106 -> clock ) ;\r\nF_26 ( V_142 + V_60 ,\r\nF_51 ( 1 ) ,\r\n~ ( V_143 |\r\nV_144 ) ) ;\r\nF_26 ( V_145 + V_60 ,\r\nF_52 ( 2 ) ,\r\n~ V_146 ) ;\r\nF_14 ( V_147 + V_60 , 0x00FFFFFF ) ;\r\nF_14 ( V_148 + V_60 , 0x007FFFFF ) ;\r\nF_14 ( V_149 + V_60 , 0x00000001 ) ;\r\nF_14 ( V_150 + V_60 , 0x00000001 ) ;\r\nF_13 ( V_2 , V_58 -> V_61 -> V_24 , 0xf ) ;\r\n}\r\nvoid F_12 ( struct V_20 * V_21 )\r\n{\r\nstruct V_17 * V_9 = V_21 -> V_9 ;\r\nstruct V_1 * V_2 = V_9 -> V_54 ;\r\nstruct V_56 * V_56 = F_25 ( V_21 ) ;\r\nstruct V_57 * V_58 = V_56 -> V_59 ;\r\nstruct V_3 V_23 = F_4 ( V_2 ) ;\r\nT_5 V_74 [ V_107 + V_151 ] ;\r\nstruct V_152 V_76 ;\r\nT_1 V_60 ;\r\nT_1 V_5 ;\r\nT_6 V_111 ;\r\nif ( ! V_58 -> V_61 || ! V_58 -> V_61 -> V_34 )\r\nreturn;\r\nV_60 = V_58 -> V_61 -> V_60 ;\r\nF_21 ( L_7 ,\r\nF_35 ( V_21 ) ? L_8 : L_9 ,\r\nV_23 . V_7 , V_23 . V_10 , V_23 . V_8 ) ;\r\nF_21 ( L_10 ,\r\n( int ) V_23 . V_12 , ( int ) V_23 . V_13 ) ;\r\nV_111 = F_53 ( & V_76 ) ;\r\nif ( V_111 < 0 ) {\r\nF_49 ( L_11 ) ;\r\nreturn;\r\n}\r\nV_76 . V_7 = V_23 . V_7 ;\r\nV_111 = F_54 ( & V_76 , V_74 , sizeof( V_74 ) ) ;\r\nif ( V_111 < 0 ) {\r\nF_49 ( L_12 ) ;\r\nreturn;\r\n}\r\nV_5 = F_5 ( V_89 + V_60 ) ;\r\nif ( V_5 & V_88 )\r\nF_14 ( V_89 + V_60 ,\r\nV_5 & ~ V_88 ) ;\r\nF_44 ( V_153 + V_60 ,\r\nV_154 ) ;\r\nF_47 ( V_124 + V_60 ,\r\n~ V_155 ) ;\r\nF_34 ( V_21 , V_74 , sizeof( V_74 ) ) ;\r\nF_44 ( V_124 + V_60 ,\r\nV_156 |\r\nV_128 ) ;\r\n}\r\nvoid F_55 ( struct V_20 * V_21 , bool V_157 )\r\n{\r\nstruct V_17 * V_9 = V_21 -> V_9 ;\r\nstruct V_1 * V_2 = V_9 -> V_54 ;\r\nstruct V_56 * V_56 = F_25 ( V_21 ) ;\r\nstruct V_57 * V_58 = V_56 -> V_59 ;\r\nT_3 V_158 = V_154 ;\r\nif ( ! V_58 || ! V_58 -> V_61 )\r\nreturn;\r\nif ( V_157 && V_58 -> V_61 -> V_34 )\r\nreturn;\r\nif ( ! V_157 && ! V_58 -> V_61 -> V_34 )\r\nreturn;\r\nif ( ! V_157 && V_58 -> V_61 -> V_24 ) {\r\nF_13 ( V_2 , V_58 -> V_61 -> V_24 , 0 ) ;\r\nV_58 -> V_61 -> V_24 = NULL ;\r\n}\r\nif ( ! F_43 ( V_2 ) ) {\r\nif ( V_157 )\r\nV_158 |= V_159 ;\r\nswitch ( V_56 -> V_160 ) {\r\ncase V_161 :\r\nif ( V_157 ) {\r\nF_44 ( V_162 , V_163 ) ;\r\nV_158 |= F_56 ( V_164 ) ;\r\n} else {\r\nF_47 ( V_162 , ~ V_163 ) ;\r\n}\r\nbreak;\r\ncase V_165 :\r\nif ( V_157 ) {\r\nF_44 ( V_166 , V_167 ) ;\r\nV_158 |= F_56 ( V_168 ) ;\r\n} else {\r\nF_47 ( V_166 , ~ V_167 ) ;\r\n}\r\nbreak;\r\ncase V_169 :\r\nif ( V_157 ) {\r\nF_44 ( V_170 , V_171 ) ;\r\nV_158 |= F_56 ( V_172 ) ;\r\n} else {\r\nF_47 ( V_170 , ~ V_171 ) ;\r\n}\r\nbreak;\r\ncase V_173 :\r\nif ( V_157 )\r\nV_158 |= F_56 ( V_174 ) ;\r\nbreak;\r\ndefault:\r\nF_6 ( V_2 -> V_9 , L_13 ,\r\nV_56 -> V_160 ) ;\r\nbreak;\r\n}\r\nF_14 ( V_153 + V_58 -> V_61 -> V_60 , V_158 ) ;\r\n}\r\nif ( V_2 -> V_175 . V_176 ) {\r\nif ( V_157 )\r\nF_57 ( V_2 , V_58 -> V_61 -> V_36 ) ;\r\nelse\r\nF_58 ( V_2 , V_58 -> V_61 -> V_36 ) ;\r\n}\r\nV_58 -> V_61 -> V_34 = V_157 ;\r\nF_21 ( L_14 ,\r\nV_157 ? L_15 : L_16 , V_58 -> V_61 -> V_60 , V_56 -> V_160 ) ;\r\n}
