$comment
	File created using the following command:
		vcd file CPU_ON_FPGA.msim.vcd -direction
$end
$date
	Sat Oct 15 15:06:10 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module microaddress_counter_vhd_vec_tst $end
$var wire 1 ! addr [10] $end
$var wire 1 " addr [9] $end
$var wire 1 # addr [8] $end
$var wire 1 $ addr [7] $end
$var wire 1 % addr [6] $end
$var wire 1 & addr [5] $end
$var wire 1 ' addr [4] $end
$var wire 1 ( addr [3] $end
$var wire 1 ) addr [2] $end
$var wire 1 * addr [1] $end
$var wire 1 + addr [0] $end
$var wire 1 , clk $end
$var wire 1 - cmd [1] $end
$var wire 1 . cmd [0] $end
$var wire 1 / load_addr [10] $end
$var wire 1 0 load_addr [9] $end
$var wire 1 1 load_addr [8] $end
$var wire 1 2 load_addr [7] $end
$var wire 1 3 load_addr [6] $end
$var wire 1 4 load_addr [5] $end
$var wire 1 5 load_addr [4] $end
$var wire 1 6 load_addr [3] $end
$var wire 1 7 load_addr [2] $end
$var wire 1 8 load_addr [1] $end
$var wire 1 9 load_addr [0] $end
$var wire 1 : rst $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var wire 1 > devoe $end
$var wire 1 ? devclrn $end
$var wire 1 @ devpor $end
$var wire 1 A ww_devoe $end
$var wire 1 B ww_devclrn $end
$var wire 1 C ww_devpor $end
$var wire 1 D ww_clk $end
$var wire 1 E ww_rst $end
$var wire 1 F ww_cmd [1] $end
$var wire 1 G ww_cmd [0] $end
$var wire 1 H ww_load_addr [10] $end
$var wire 1 I ww_load_addr [9] $end
$var wire 1 J ww_load_addr [8] $end
$var wire 1 K ww_load_addr [7] $end
$var wire 1 L ww_load_addr [6] $end
$var wire 1 M ww_load_addr [5] $end
$var wire 1 N ww_load_addr [4] $end
$var wire 1 O ww_load_addr [3] $end
$var wire 1 P ww_load_addr [2] $end
$var wire 1 Q ww_load_addr [1] $end
$var wire 1 R ww_load_addr [0] $end
$var wire 1 S ww_addr [10] $end
$var wire 1 T ww_addr [9] $end
$var wire 1 U ww_addr [8] $end
$var wire 1 V ww_addr [7] $end
$var wire 1 W ww_addr [6] $end
$var wire 1 X ww_addr [5] $end
$var wire 1 Y ww_addr [4] $end
$var wire 1 Z ww_addr [3] $end
$var wire 1 [ ww_addr [2] $end
$var wire 1 \ ww_addr [1] $end
$var wire 1 ] ww_addr [0] $end
$var wire 1 ^ \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 _ \clk~input_o\ $end
$var wire 1 ` \clk~inputCLKENA0_outclk\ $end
$var wire 1 a \load_addr[0]~input_o\ $end
$var wire 1 b \cmd[1]~input_o\ $end
$var wire 1 c \cmd[0]~input_o\ $end
$var wire 1 d \Add0~1_sumout\ $end
$var wire 1 e \Mux10~0_combout\ $end
$var wire 1 f \rst~input_o\ $end
$var wire 1 g \next_addr[0]~0_combout\ $end
$var wire 1 h \addr[0]~reg0_q\ $end
$var wire 1 i \load_addr[1]~input_o\ $end
$var wire 1 j \Add0~2\ $end
$var wire 1 k \Add0~5_sumout\ $end
$var wire 1 l \Mux9~0_combout\ $end
$var wire 1 m \addr[1]~reg0_q\ $end
$var wire 1 n \Add0~6\ $end
$var wire 1 o \Add0~9_sumout\ $end
$var wire 1 p \load_addr[2]~input_o\ $end
$var wire 1 q \Mux8~0_combout\ $end
$var wire 1 r \addr[2]~reg0_q\ $end
$var wire 1 s \load_addr[3]~input_o\ $end
$var wire 1 t \Add0~10\ $end
$var wire 1 u \Add0~13_sumout\ $end
$var wire 1 v \Mux7~0_combout\ $end
$var wire 1 w \addr[3]~reg0_q\ $end
$var wire 1 x \Add0~14\ $end
$var wire 1 y \Add0~17_sumout\ $end
$var wire 1 z \load_addr[4]~input_o\ $end
$var wire 1 { \Mux6~0_combout\ $end
$var wire 1 | \addr[4]~reg0_q\ $end
$var wire 1 } \Add0~18\ $end
$var wire 1 ~ \Add0~21_sumout\ $end
$var wire 1 !! \load_addr[5]~input_o\ $end
$var wire 1 "! \Mux5~0_combout\ $end
$var wire 1 #! \addr[5]~reg0_q\ $end
$var wire 1 $! \load_addr[6]~input_o\ $end
$var wire 1 %! \Add0~22\ $end
$var wire 1 &! \Add0~25_sumout\ $end
$var wire 1 '! \Mux4~0_combout\ $end
$var wire 1 (! \addr[6]~reg0_q\ $end
$var wire 1 )! \load_addr[7]~input_o\ $end
$var wire 1 *! \Add0~26\ $end
$var wire 1 +! \Add0~29_sumout\ $end
$var wire 1 ,! \Mux3~0_combout\ $end
$var wire 1 -! \addr[7]~reg0_q\ $end
$var wire 1 .! \load_addr[8]~input_o\ $end
$var wire 1 /! \Add0~30\ $end
$var wire 1 0! \Add0~33_sumout\ $end
$var wire 1 1! \Mux2~0_combout\ $end
$var wire 1 2! \addr[8]~reg0_q\ $end
$var wire 1 3! \load_addr[9]~input_o\ $end
$var wire 1 4! \Add0~34\ $end
$var wire 1 5! \Add0~37_sumout\ $end
$var wire 1 6! \Mux1~0_combout\ $end
$var wire 1 7! \addr[9]~reg0_q\ $end
$var wire 1 8! \load_addr[10]~input_o\ $end
$var wire 1 9! \Add0~38\ $end
$var wire 1 :! \Add0~41_sumout\ $end
$var wire 1 ;! \Mux0~0_combout\ $end
$var wire 1 <! \addr[10]~reg0_q\ $end
$var wire 1 =! next_addr [10] $end
$var wire 1 >! next_addr [9] $end
$var wire 1 ?! next_addr [8] $end
$var wire 1 @! next_addr [7] $end
$var wire 1 A! next_addr [6] $end
$var wire 1 B! next_addr [5] $end
$var wire 1 C! next_addr [4] $end
$var wire 1 D! next_addr [3] $end
$var wire 1 E! next_addr [2] $end
$var wire 1 F! next_addr [1] $end
$var wire 1 G! next_addr [0] $end
$var wire 1 H! \ALT_INV_load_addr[10]~input_o\ $end
$var wire 1 I! \ALT_INV_load_addr[9]~input_o\ $end
$var wire 1 J! \ALT_INV_load_addr[8]~input_o\ $end
$var wire 1 K! \ALT_INV_load_addr[7]~input_o\ $end
$var wire 1 L! \ALT_INV_load_addr[6]~input_o\ $end
$var wire 1 M! \ALT_INV_load_addr[5]~input_o\ $end
$var wire 1 N! \ALT_INV_load_addr[4]~input_o\ $end
$var wire 1 O! \ALT_INV_load_addr[3]~input_o\ $end
$var wire 1 P! \ALT_INV_load_addr[2]~input_o\ $end
$var wire 1 Q! \ALT_INV_load_addr[1]~input_o\ $end
$var wire 1 R! \ALT_INV_cmd[0]~input_o\ $end
$var wire 1 S! \ALT_INV_load_addr[0]~input_o\ $end
$var wire 1 T! \ALT_INV_cmd[1]~input_o\ $end
$var wire 1 U! \ALT_INV_addr[10]~reg0_q\ $end
$var wire 1 V! \ALT_INV_addr[9]~reg0_q\ $end
$var wire 1 W! \ALT_INV_addr[8]~reg0_q\ $end
$var wire 1 X! \ALT_INV_addr[7]~reg0_q\ $end
$var wire 1 Y! \ALT_INV_addr[6]~reg0_q\ $end
$var wire 1 Z! \ALT_INV_addr[5]~reg0_q\ $end
$var wire 1 [! \ALT_INV_addr[4]~reg0_q\ $end
$var wire 1 \! \ALT_INV_addr[3]~reg0_q\ $end
$var wire 1 ]! \ALT_INV_addr[2]~reg0_q\ $end
$var wire 1 ^! \ALT_INV_addr[1]~reg0_q\ $end
$var wire 1 _! \ALT_INV_addr[0]~reg0_q\ $end
$var wire 1 `! \ALT_INV_Add0~41_sumout\ $end
$var wire 1 a! \ALT_INV_Add0~37_sumout\ $end
$var wire 1 b! \ALT_INV_Add0~33_sumout\ $end
$var wire 1 c! \ALT_INV_Add0~29_sumout\ $end
$var wire 1 d! \ALT_INV_Add0~25_sumout\ $end
$var wire 1 e! \ALT_INV_Add0~21_sumout\ $end
$var wire 1 f! \ALT_INV_Add0~17_sumout\ $end
$var wire 1 g! \ALT_INV_Add0~13_sumout\ $end
$var wire 1 h! \ALT_INV_Add0~9_sumout\ $end
$var wire 1 i! \ALT_INV_Add0~5_sumout\ $end
$var wire 1 j! \ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
1:
0;
1<
x=
1>
1?
1@
1A
1B
1C
0D
1E
x^
0_
0`
1a
0b
0c
1d
0e
1f
0g
0h
1i
0j
0k
0l
0m
0n
0o
1p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
1H!
1I!
1J!
1K!
1L!
1M!
1N!
1O!
0P!
0Q!
1R!
0S!
1T!
1U!
1V!
1W!
1X!
1Y!
1Z!
1[!
1\!
1]!
1^!
1_!
1`!
1a!
1b!
1c!
1d!
1e!
1f!
1g!
1h!
1i!
0j!
0-
0.
0/
00
01
02
03
04
05
06
17
18
19
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
1Q
1R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
$end
#10000
1,
1D
1_
1`
#20000
0,
0D
0_
0`
#30000
1,
1D
1_
1`
#40000
0,
0D
0_
0`
#50000
1,
1D
1_
1`
#60000
0,
0D
0_
0`
#70000
1,
1D
1_
1`
#80000
0,
0D
0_
0`
#90000
1,
1D
1_
1`
#100000
0,
1.
16
07
08
09
0D
1G
0R
0Q
0P
1O
1s
0p
0i
0a
1c
0_
0`
0R!
1S!
1Q!
1P!
0O!
1e
#110000
1,
1D
1_
1`
1G!
#120000
0,
0D
0_
0`
#130000
1,
1D
1_
1`
1h
0_!
0d
1j
1j!
1]
1k
0e
0i!
1+
1l
#140000
0,
0D
0_
0`
#150000
1,
1D
1_
1`
0G!
1F!
#160000
0,
0D
0_
0`
#170000
1,
1D
1_
1`
0h
1m
0^!
1_!
1d
0j
0k
1n
1i!
0j!
1\
0]
1o
1k
0n
1e
0l
0i!
0h!
0+
1*
0o
1q
1l
1h!
0q
#180000
0,
0D
0_
0`
#190000
1,
1D
1_
1`
1G!
#200000
0,
0.
19
1-
0D
0G
1F
1R
1a
1b
0c
0_
0`
1R!
0T!
0S!
0l
1v
#210000
1,
1D
1_
1`
1h
0F!
1D!
0_!
0d
1j
1j!
1]
0k
1n
1i!
1+
1o
0h!
#220000
0,
0D
0_
0`
#230000
1,
1D
1_
1`
0m
1w
0\!
1^!
1k
0n
1u
0g!
0i!
1Z
0\
0o
1h!
0*
1(
#240000
0,
0D
0_
0`
#250000
1,
1D
1_
1`
#260000
0,
0D
0_
0`
#270000
1,
1D
1_
1`
#280000
0,
0D
0_
0`
#290000
1,
1D
1_
1`
#300000
0,
1.
09
18
0D
1G
0R
1Q
1i
0a
1c
0_
0`
0R!
1S!
0Q!
0e
1g
1l
#310000
1,
1D
1_
1`
0G!
0D!
#320000
0,
0D
0_
0`
#330000
1,
1D
1_
1`
0h
0w
1\!
1_!
1d
0j
0u
1g!
0j!
0Z
0]
0k
1i!
0+
0(
#340000
0,
0D
0_
0`
#350000
1,
1D
1_
1`
#360000
0,
0D
0_
0`
#370000
1,
1D
1_
1`
#380000
0,
0D
0_
0`
#390000
1,
1D
1_
1`
#400000
0,
0.
19
0-
0D
0G
0F
1R
1a
0b
0c
0_
0`
1R!
1T!
0S!
0g
0l
0v
#410000
1,
1D
1_
1`
#420000
0,
0D
0_
0`
#430000
1,
1D
1_
1`
#440000
0,
0D
0_
0`
#450000
1,
1D
1_
1`
#460000
0,
0D
0_
0`
#470000
1,
1D
1_
1`
#480000
0,
0D
0_
0`
#490000
1,
1D
1_
1`
#500000
0,
1.
09
08
17
0D
1G
0R
0Q
1P
1p
0i
0a
1c
0_
0`
0R!
1S!
1Q!
0P!
1e
#510000
1,
1D
1_
1`
1G!
#520000
0,
0D
0_
0`
#530000
1,
1D
1_
1`
1h
0_!
0d
1j
1j!
1]
1k
0e
0i!
1+
1l
#540000
0,
0D
0_
0`
#550000
1,
1D
1_
1`
0G!
1F!
#560000
0,
0D
0_
0`
#570000
1,
1D
1_
1`
0h
1m
0^!
1_!
1d
0j
0k
1n
1i!
0j!
1\
0]
1o
1k
0n
1e
0l
0i!
0h!
0+
1*
0o
1q
1l
1h!
0q
#580000
0,
0D
0_
0`
#590000
1,
1D
1_
1`
1G!
#600000
0,
0.
19
1-
0D
0G
1F
1R
1a
1b
0c
0_
0`
1R!
0T!
0S!
0l
1q
1v
#610000
1,
1D
1_
1`
1h
0F!
1E!
1D!
0_!
0d
1j
1j!
1]
0k
1n
1i!
1+
1o
0h!
#620000
0,
0D
0_
0`
#630000
1,
1D
1_
1`
0m
1r
1w
0\!
0]!
1^!
1k
0n
0o
1t
1u
0g!
1h!
0i!
1Z
1[
0\
0u
1x
1o
0t
0h!
1g!
0*
1)
1(
1u
0x
1y
0f!
0g!
0y
1f!
#640000
0,
0D
0_
0`
#650000
1,
1D
1_
1`
#660000
0,
0D
0_
0`
#670000
1,
1D
1_
1`
#680000
0,
0D
0_
0`
#690000
1,
1D
1_
1`
#700000
0,
1.
09
18
0D
1G
0R
1Q
1i
0a
1c
0_
0`
0R!
1S!
0Q!
0e
1g
1l
#710000
1,
1D
1_
1`
0G!
0E!
0D!
#720000
0,
0D
0_
0`
#730000
1,
1D
1_
1`
0h
0r
0w
1\!
1]!
1_!
1d
0j
0o
0u
1g!
1h!
0j!
0Z
0[
0]
0k
1i!
0+
0)
0(
#740000
0,
0D
0_
0`
#750000
1,
1D
1_
1`
#760000
0,
0D
0_
0`
#770000
1,
1D
1_
1`
#780000
0,
0D
0_
0`
#790000
1,
1D
1_
1`
#800000
0,
0.
19
0-
0D
0G
0F
1R
1a
0b
0c
0_
0`
1R!
1T!
0S!
0g
0l
0q
0v
#810000
1,
1D
1_
1`
#820000
0,
0D
0_
0`
#830000
1,
1D
1_
1`
#840000
0,
0D
0_
0`
#850000
1,
1D
1_
1`
#860000
0,
0D
0_
0`
#870000
1,
1D
1_
1`
#880000
0,
0D
0_
0`
#890000
1,
1D
1_
1`
#900000
0,
1.
09
08
07
06
15
0D
1G
0R
0Q
0P
0O
1N
1z
0s
0p
0i
0a
1c
0_
0`
0R!
1S!
1Q!
1P!
1O!
0N!
1e
#910000
1,
1D
1_
1`
1G!
#920000
0,
0D
0_
0`
#930000
1,
1D
1_
1`
1h
0_!
0d
1j
1j!
1]
1k
0e
0i!
1+
1l
#940000
0,
0D
0_
0`
#950000
1,
1D
1_
1`
0G!
1F!
#960000
0,
0D
0_
0`
#970000
1,
1D
1_
1`
0h
1m
0^!
1_!
1d
0j
0k
1n
1i!
0j!
1\
0]
1o
1k
0n
1e
0l
0i!
0h!
0+
1*
0o
1q
1l
1h!
0q
#980000
0,
0D
0_
0`
#990000
1,
1D
1_
1`
1G!
#1000000
