
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//xxd_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400a68 <.init>:
  400a68:	stp	x29, x30, [sp, #-16]!
  400a6c:	mov	x29, sp
  400a70:	bl	401d7c <ferror@plt+0x114c>
  400a74:	ldp	x29, x30, [sp], #16
  400a78:	ret

Disassembly of section .plt:

0000000000400a80 <strtoul@plt-0x20>:
  400a80:	stp	x16, x30, [sp, #-16]!
  400a84:	adrp	x16, 412000 <ferror@plt+0x113d0>
  400a88:	ldr	x17, [x16, #4088]
  400a8c:	add	x16, x16, #0xff8
  400a90:	br	x17
  400a94:	nop
  400a98:	nop
  400a9c:	nop

0000000000400aa0 <strtoul@plt>:
  400aa0:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400aa4:	ldr	x17, [x16]
  400aa8:	add	x16, x16, #0x0
  400aac:	br	x17

0000000000400ab0 <fputs@plt>:
  400ab0:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400ab4:	ldr	x17, [x16, #8]
  400ab8:	add	x16, x16, #0x8
  400abc:	br	x17

0000000000400ac0 <__sprintf_chk@plt>:
  400ac0:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400ac4:	ldr	x17, [x16, #16]
  400ac8:	add	x16, x16, #0x10
  400acc:	br	x17

0000000000400ad0 <exit@plt>:
  400ad0:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400ad4:	ldr	x17, [x16, #24]
  400ad8:	add	x16, x16, #0x18
  400adc:	br	x17

0000000000400ae0 <perror@plt>:
  400ae0:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400ae4:	ldr	x17, [x16, #32]
  400ae8:	add	x16, x16, #0x20
  400aec:	br	x17

0000000000400af0 <ftell@plt>:
  400af0:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400af4:	ldr	x17, [x16, #40]
  400af8:	add	x16, x16, #0x28
  400afc:	br	x17

0000000000400b00 <putc@plt>:
  400b00:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400b04:	ldr	x17, [x16, #48]
  400b08:	add	x16, x16, #0x30
  400b0c:	br	x17

0000000000400b10 <fclose@plt>:
  400b10:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400b14:	ldr	x17, [x16, #56]
  400b18:	add	x16, x16, #0x38
  400b1c:	br	x17

0000000000400b20 <fopen@plt>:
  400b20:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400b24:	ldr	x17, [x16, #64]
  400b28:	add	x16, x16, #0x40
  400b2c:	br	x17

0000000000400b30 <toupper@plt>:
  400b30:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400b34:	ldr	x17, [x16, #72]
  400b38:	add	x16, x16, #0x48
  400b3c:	br	x17

0000000000400b40 <open@plt>:
  400b40:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400b44:	ldr	x17, [x16, #80]
  400b48:	add	x16, x16, #0x50
  400b4c:	br	x17

0000000000400b50 <__strcpy_chk@plt>:
  400b50:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400b54:	ldr	x17, [x16, #88]
  400b58:	add	x16, x16, #0x58
  400b5c:	br	x17

0000000000400b60 <strncmp@plt>:
  400b60:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400b64:	ldr	x17, [x16, #96]
  400b68:	add	x16, x16, #0x60
  400b6c:	br	x17

0000000000400b70 <__libc_start_main@plt>:
  400b70:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400b74:	ldr	x17, [x16, #104]
  400b78:	add	x16, x16, #0x68
  400b7c:	br	x17

0000000000400b80 <fdopen@plt>:
  400b80:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400b84:	ldr	x17, [x16, #112]
  400b88:	add	x16, x16, #0x70
  400b8c:	br	x17

0000000000400b90 <rewind@plt>:
  400b90:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400b94:	ldr	x17, [x16, #120]
  400b98:	add	x16, x16, #0x78
  400b9c:	br	x17

0000000000400ba0 <getc@plt>:
  400ba0:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400ba4:	ldr	x17, [x16, #128]
  400ba8:	add	x16, x16, #0x80
  400bac:	br	x17

0000000000400bb0 <__gmon_start__@plt>:
  400bb0:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400bb4:	ldr	x17, [x16, #136]
  400bb8:	add	x16, x16, #0x88
  400bbc:	br	x17

0000000000400bc0 <fseek@plt>:
  400bc0:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400bc4:	ldr	x17, [x16, #144]
  400bc8:	add	x16, x16, #0x90
  400bcc:	br	x17

0000000000400bd0 <abort@plt>:
  400bd0:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400bd4:	ldr	x17, [x16, #152]
  400bd8:	add	x16, x16, #0x98
  400bdc:	br	x17

0000000000400be0 <strcmp@plt>:
  400be0:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400be4:	ldr	x17, [x16, #160]
  400be8:	add	x16, x16, #0xa0
  400bec:	br	x17

0000000000400bf0 <__ctype_b_loc@plt>:
  400bf0:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400bf4:	ldr	x17, [x16, #168]
  400bf8:	add	x16, x16, #0xa8
  400bfc:	br	x17

0000000000400c00 <strtol@plt>:
  400c00:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400c04:	ldr	x17, [x16, #176]
  400c08:	add	x16, x16, #0xb0
  400c0c:	br	x17

0000000000400c10 <fflush@plt>:
  400c10:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400c14:	ldr	x17, [x16, #184]
  400c18:	add	x16, x16, #0xb8
  400c1c:	br	x17

0000000000400c20 <fprintf@plt>:
  400c20:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400c24:	ldr	x17, [x16, #192]
  400c28:	add	x16, x16, #0xc0
  400c2c:	br	x17

0000000000400c30 <ferror@plt>:
  400c30:	adrp	x16, 413000 <ferror@plt+0x123d0>
  400c34:	ldr	x17, [x16, #200]
  400c38:	add	x16, x16, #0xc8
  400c3c:	br	x17

Disassembly of section .text:

0000000000400c40 <.text>:
  400c40:	stp	x29, x30, [sp, #-176]!
  400c44:	mov	w2, #0x0                   	// #0
  400c48:	mov	w4, #0x1                   	// #1
  400c4c:	mov	x29, sp
  400c50:	stp	x19, x20, [sp, #16]
  400c54:	mov	x19, x1
  400c58:	ldr	x1, [x1]
  400c5c:	stp	x25, x26, [sp, #64]
  400c60:	adrp	x25, 413000 <ferror@plt+0x123d0>
  400c64:	stp	x21, x22, [sp, #32]
  400c68:	mov	w21, w0
  400c6c:	mov	x0, x1
  400c70:	str	x1, [x25, #344]
  400c74:	stp	x23, x24, [sp, #48]
  400c78:	stp	x27, x28, [sp, #80]
  400c7c:	ldrb	w3, [x1]
  400c80:	cbnz	w3, 400d38 <ferror@plt+0x108>
  400c84:	cbz	w2, 400c8c <ferror@plt+0x5c>
  400c88:	str	x0, [x25, #344]
  400c8c:	mov	x0, #0xffffffffffffffff    	// #-1
  400c90:	str	x0, [sp, #104]
  400c94:	adrp	x20, 402000 <ferror@plt+0x13d0>
  400c98:	adrp	x0, 413000 <ferror@plt+0x123d0>
  400c9c:	ldr	w24, [sp, #104]
  400ca0:	add	x0, x0, #0xe0
  400ca4:	add	x20, x20, #0x699
  400ca8:	mov	x26, #0x0                   	// #0
  400cac:	mov	w27, #0x0                   	// #0
  400cb0:	mov	w23, #0x0                   	// #0
  400cb4:	mov	w28, #0x1                   	// #1
  400cb8:	stp	wzr, wzr, [sp, #116]
  400cbc:	str	wzr, [sp, #128]
  400cc0:	str	xzr, [sp, #136]
  400cc4:	stp	wzr, wzr, [sp, #144]
  400cc8:	str	x0, [sp, #152]
  400ccc:	add	x0, x0, #0x40
  400cd0:	str	x0, [sp, #160]
  400cd4:	cmp	w21, #0x1
  400cd8:	b.le	401190 <ferror@plt+0x560>
  400cdc:	ldr	x22, [x19, #8]
  400ce0:	mov	x1, x20
  400ce4:	mov	x2, #0x2                   	// #2
  400ce8:	mov	x0, x22
  400cec:	bl	400b60 <strncmp@plt>
  400cf0:	cbnz	w0, 400d4c <ferror@plt+0x11c>
  400cf4:	ldrb	w0, [x22, #2]
  400cf8:	cmp	w0, #0x0
  400cfc:	cset	w3, ne  // ne = any
  400d00:	add	x22, x22, w3, sxtw
  400d04:	adrp	x1, 402000 <ferror@plt+0x13d0>
  400d08:	mov	x0, x22
  400d0c:	add	x1, x1, #0x69c
  400d10:	mov	x2, #0x2                   	// #2
  400d14:	bl	400b60 <strncmp@plt>
  400d18:	cbnz	w0, 400d54 <ferror@plt+0x124>
  400d1c:	ldr	w1, [sp, #144]
  400d20:	mov	w0, #0x1                   	// #1
  400d24:	sub	w0, w0, w1
  400d28:	str	w0, [sp, #144]
  400d2c:	add	x19, x19, #0x8
  400d30:	sub	w21, w21, #0x1
  400d34:	b	400cd4 <ferror@plt+0xa4>
  400d38:	cmp	w3, #0x2f
  400d3c:	add	x1, x1, #0x1
  400d40:	csel	x0, x0, x1, ne  // ne = any
  400d44:	csel	w2, w2, w4, ne  // ne = any
  400d48:	b	400c7c <ferror@plt+0x4c>
  400d4c:	mov	w3, #0x0                   	// #0
  400d50:	b	400d00 <ferror@plt+0xd0>
  400d54:	adrp	x1, 402000 <ferror@plt+0x13d0>
  400d58:	mov	x0, x22
  400d5c:	add	x1, x1, #0x69f
  400d60:	mov	x2, #0x2                   	// #2
  400d64:	bl	400b60 <strncmp@plt>
  400d68:	cbz	w0, 401220 <ferror@plt+0x5f0>
  400d6c:	adrp	x1, 402000 <ferror@plt+0x13d0>
  400d70:	mov	x0, x22
  400d74:	add	x1, x1, #0x6a2
  400d78:	mov	x2, #0x2                   	// #2
  400d7c:	bl	400b60 <strncmp@plt>
  400d80:	cbz	w0, 401228 <ferror@plt+0x5f8>
  400d84:	adrp	x1, 402000 <ferror@plt+0x13d0>
  400d88:	mov	x0, x22
  400d8c:	add	x1, x1, #0x6a5
  400d90:	mov	x2, #0x2                   	// #2
  400d94:	bl	400b60 <strncmp@plt>
  400d98:	cbnz	w0, 400da8 <ferror@plt+0x178>
  400d9c:	ldp	x0, x1, [sp, #152]
  400da0:	str	x1, [x0, #40]
  400da4:	b	400d2c <ferror@plt+0xfc>
  400da8:	adrp	x1, 402000 <ferror@plt+0x13d0>
  400dac:	mov	x0, x22
  400db0:	add	x1, x1, #0x6a8
  400db4:	mov	x2, #0x2                   	// #2
  400db8:	bl	400b60 <strncmp@plt>
  400dbc:	cbz	w0, 401230 <ferror@plt+0x600>
  400dc0:	adrp	x1, 402000 <ferror@plt+0x13d0>
  400dc4:	mov	x0, x22
  400dc8:	add	x1, x1, #0x6ab
  400dcc:	mov	x2, #0x2                   	// #2
  400dd0:	bl	400b60 <strncmp@plt>
  400dd4:	cbz	w0, 401238 <ferror@plt+0x608>
  400dd8:	adrp	x1, 402000 <ferror@plt+0x13d0>
  400ddc:	mov	x0, x22
  400de0:	add	x1, x1, #0x6ae
  400de4:	mov	x2, #0x2                   	// #2
  400de8:	bl	400b60 <strncmp@plt>
  400dec:	cbz	w0, 401240 <ferror@plt+0x610>
  400df0:	adrp	x1, 402000 <ferror@plt+0x13d0>
  400df4:	mov	x0, x22
  400df8:	add	x1, x1, #0x6b1
  400dfc:	mov	x2, #0x2                   	// #2
  400e00:	bl	400b60 <strncmp@plt>
  400e04:	cbnz	w0, 400e18 <ferror@plt+0x1e8>
  400e08:	ldr	w0, [sp, #120]
  400e0c:	add	w0, w0, #0x1
  400e10:	str	w0, [sp, #120]
  400e14:	b	400d2c <ferror@plt+0xfc>
  400e18:	adrp	x1, 402000 <ferror@plt+0x13d0>
  400e1c:	mov	x0, x22
  400e20:	add	x1, x1, #0x6b4
  400e24:	mov	x2, #0x2                   	// #2
  400e28:	bl	400b60 <strncmp@plt>
  400e2c:	cbnz	w0, 400e40 <ferror@plt+0x210>
  400e30:	ldr	w0, [sp, #148]
  400e34:	add	w0, w0, #0x1
  400e38:	str	w0, [sp, #148]
  400e3c:	b	400d2c <ferror@plt+0xfc>
  400e40:	adrp	x1, 402000 <ferror@plt+0x13d0>
  400e44:	mov	x0, x22
  400e48:	add	x1, x1, #0x6b7
  400e4c:	mov	x2, #0x2                   	// #2
  400e50:	bl	400b60 <strncmp@plt>
  400e54:	cbnz	w0, 400e84 <ferror@plt+0x254>
  400e58:	adrp	x0, 413000 <ferror@plt+0x123d0>
  400e5c:	add	x3, x25, #0x158
  400e60:	add	x3, x3, #0x8
  400e64:	adrp	x2, 413000 <ferror@plt+0x123d0>
  400e68:	ldr	x0, [x0, #312]
  400e6c:	add	x2, x2, #0xe0
  400e70:	adrp	x1, 402000 <ferror@plt+0x13d0>
  400e74:	add	x1, x1, #0x6ba
  400e78:	bl	400c20 <fprintf@plt>
  400e7c:	mov	w0, #0x0                   	// #0
  400e80:	bl	400ad0 <exit@plt>
  400e84:	adrp	x1, 402000 <ferror@plt+0x13d0>
  400e88:	mov	x0, x22
  400e8c:	add	x1, x1, #0x6c0
  400e90:	mov	x2, #0x2                   	// #2
  400e94:	bl	400b60 <strncmp@plt>
  400e98:	cbnz	w0, 400f18 <ferror@plt+0x2e8>
  400e9c:	ldrb	w0, [x22, #2]
  400ea0:	cbz	w0, 400ef0 <ferror@plt+0x2c0>
  400ea4:	add	x22, x22, #0x2
  400ea8:	adrp	x0, 402000 <ferror@plt+0x13d0>
  400eac:	mov	x1, x22
  400eb0:	add	x0, x0, #0x6c3
  400eb4:	mov	x2, #0x9                   	// #9
  400eb8:	bl	400b60 <strncmp@plt>
  400ebc:	cbz	w0, 401240 <ferror@plt+0x610>
  400ec0:	adrp	x0, 402000 <ferror@plt+0x13d0>
  400ec4:	mov	x1, x22
  400ec8:	add	x0, x0, #0x6cd
  400ecc:	mov	x2, #0x3                   	// #3
  400ed0:	bl	400b60 <strncmp@plt>
  400ed4:	cbz	w0, 400ef0 <ferror@plt+0x2c0>
  400ed8:	mov	x0, x22
  400edc:	mov	w2, #0x0                   	// #0
  400ee0:	mov	x1, #0x0                   	// #0
  400ee4:	bl	400c00 <strtol@plt>
  400ee8:	mov	w23, w0
  400eec:	b	400d2c <ferror@plt+0xfc>
  400ef0:	ldr	x0, [x19, #16]
  400ef4:	cbnz	x0, 400efc <ferror@plt+0x2cc>
  400ef8:	bl	401e94 <ferror@plt+0x1264>
  400efc:	mov	w2, #0x0                   	// #0
  400f00:	mov	x1, #0x0                   	// #0
  400f04:	bl	400c00 <strtol@plt>
  400f08:	mov	w23, w0
  400f0c:	add	x19, x19, #0x8
  400f10:	sub	w21, w21, #0x1
  400f14:	b	400d2c <ferror@plt+0xfc>
  400f18:	adrp	x1, 402000 <ferror@plt+0x13d0>
  400f1c:	mov	x0, x22
  400f20:	add	x1, x1, #0x6d1
  400f24:	mov	x2, #0x2                   	// #2
  400f28:	bl	400b60 <strncmp@plt>
  400f2c:	cbnz	w0, 400f88 <ferror@plt+0x358>
  400f30:	ldrb	w0, [x22, #2]
  400f34:	cbz	w0, 400f6c <ferror@plt+0x33c>
  400f38:	add	x22, x22, #0x2
  400f3c:	adrp	x0, 402000 <ferror@plt+0x13d0>
  400f40:	mov	x1, x22
  400f44:	add	x0, x0, #0x6d4
  400f48:	mov	x2, #0x4                   	// #4
  400f4c:	bl	400b60 <strncmp@plt>
  400f50:	cbz	w0, 400f6c <ferror@plt+0x33c>
  400f54:	mov	x0, x22
  400f58:	mov	w2, #0x0                   	// #0
  400f5c:	mov	x1, #0x0                   	// #0
  400f60:	bl	400c00 <strtol@plt>
  400f64:	mov	w24, w0
  400f68:	b	400d2c <ferror@plt+0xfc>
  400f6c:	ldr	x0, [x19, #16]
  400f70:	cbz	x0, 400ef8 <ferror@plt+0x2c8>
  400f74:	mov	w2, #0x0                   	// #0
  400f78:	mov	x1, #0x0                   	// #0
  400f7c:	bl	400c00 <strtol@plt>
  400f80:	mov	w24, w0
  400f84:	b	400f0c <ferror@plt+0x2dc>
  400f88:	adrp	x1, 402000 <ferror@plt+0x13d0>
  400f8c:	mov	x0, x22
  400f90:	add	x1, x1, #0x6d9
  400f94:	mov	x2, #0x2                   	// #2
  400f98:	bl	400b60 <strncmp@plt>
  400f9c:	cbnz	w0, 401030 <ferror@plt+0x400>
  400fa0:	ldrb	w0, [x22, #2]
  400fa4:	cbz	w0, 400fdc <ferror@plt+0x3ac>
  400fa8:	add	x22, x22, #0x2
  400fac:	adrp	x0, 402000 <ferror@plt+0x13d0>
  400fb0:	mov	x1, x22
  400fb4:	add	x0, x0, #0x6dc
  400fb8:	mov	x2, #0x5                   	// #5
  400fbc:	bl	400b60 <strncmp@plt>
  400fc0:	cbz	w0, 400fdc <ferror@plt+0x3ac>
  400fc4:	mov	x0, x22
  400fc8:	mov	w2, #0x0                   	// #0
  400fcc:	mov	x1, #0x0                   	// #0
  400fd0:	bl	400aa0 <strtoul@plt>
  400fd4:	str	x0, [sp, #136]
  400fd8:	b	400d2c <ferror@plt+0xfc>
  400fdc:	ldr	x3, [x19, #16]
  400fe0:	cbz	x3, 400ef8 <ferror@plt+0x2c8>
  400fe4:	ldrb	w0, [x3]
  400fe8:	cmp	w0, #0x2b
  400fec:	cset	x1, eq  // eq = none
  400ff0:	cinc	x0, x3, eq  // eq = none
  400ff4:	ldrb	w2, [x3, x1]
  400ff8:	cmp	w2, #0x2d
  400ffc:	b.eq	401014 <ferror@plt+0x3e4>  // b.none
  401000:	mov	w2, #0x0                   	// #0
  401004:	mov	x1, #0x0                   	// #0
  401008:	bl	400aa0 <strtoul@plt>
  40100c:	str	x0, [sp, #136]
  401010:	b	400f0c <ferror@plt+0x2dc>
  401014:	add	x0, x1, #0x1
  401018:	mov	w2, #0x0                   	// #0
  40101c:	add	x0, x3, x0
  401020:	mov	x1, #0x0                   	// #0
  401024:	bl	400aa0 <strtoul@plt>
  401028:	neg	x0, x0
  40102c:	b	40100c <ferror@plt+0x3dc>
  401030:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401034:	mov	x0, x22
  401038:	add	x1, x1, #0x6e2
  40103c:	mov	x2, #0x2                   	// #2
  401040:	bl	400b60 <strncmp@plt>
  401044:	cbnz	w0, 401108 <ferror@plt+0x4d8>
  401048:	ldrb	w28, [x22, #2]
  40104c:	cbz	w28, 4010c4 <ferror@plt+0x494>
  401050:	add	x26, x22, #0x2
  401054:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401058:	mov	x1, x26
  40105c:	add	x0, x0, #0x6e5
  401060:	mov	x2, #0x3                   	// #3
  401064:	bl	400b60 <strncmp@plt>
  401068:	cbz	w0, 4010c4 <ferror@plt+0x494>
  40106c:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401070:	mov	x1, x26
  401074:	add	x0, x0, #0x6e9
  401078:	mov	x2, #0x3                   	// #3
  40107c:	bl	400b60 <strncmp@plt>
  401080:	cbz	w0, 4010c4 <ferror@plt+0x494>
  401084:	cmp	w28, #0x2b
  401088:	mov	w2, #0x0                   	// #0
  40108c:	cset	w28, eq  // eq = none
  401090:	mov	x1, #0x0                   	// #0
  401094:	add	w0, w28, #0x2
  401098:	ldrb	w0, [x22, w0, sxtw]
  40109c:	cmp	w0, #0x2d
  4010a0:	cset	w0, eq  // eq = none
  4010a4:	str	w0, [sp, #116]
  4010a8:	and	x0, x28, #0xff
  4010ac:	add	x0, x0, #0x2
  4010b0:	cinc	x0, x0, eq  // eq = none
  4010b4:	add	x0, x22, x0
  4010b8:	bl	400c00 <strtol@plt>
  4010bc:	mov	x26, x0
  4010c0:	b	400d2c <ferror@plt+0xfc>
  4010c4:	ldr	x3, [x19, #16]
  4010c8:	cbz	x3, 400ef8 <ferror@plt+0x2c8>
  4010cc:	ldrb	w0, [x3]
  4010d0:	mov	w2, #0x0                   	// #0
  4010d4:	cmp	w0, #0x2b
  4010d8:	cset	x1, eq  // eq = none
  4010dc:	cset	w28, eq  // eq = none
  4010e0:	ldrb	w0, [x3, x1]
  4010e4:	cmp	w0, #0x2d
  4010e8:	cset	w0, eq  // eq = none
  4010ec:	str	w0, [sp, #116]
  4010f0:	cinc	x0, x1, eq  // eq = none
  4010f4:	mov	x1, #0x0                   	// #0
  4010f8:	add	x0, x3, x0
  4010fc:	bl	400c00 <strtol@plt>
  401100:	mov	x26, x0
  401104:	b	400f0c <ferror@plt+0x2dc>
  401108:	adrp	x1, 402000 <ferror@plt+0x13d0>
  40110c:	mov	x0, x22
  401110:	add	x1, x1, #0x6ed
  401114:	mov	x2, #0x2                   	// #2
  401118:	bl	400b60 <strncmp@plt>
  40111c:	cbnz	w0, 401178 <ferror@plt+0x548>
  401120:	ldrb	w0, [x22, #2]
  401124:	cbz	w0, 40115c <ferror@plt+0x52c>
  401128:	add	x22, x22, #0x2
  40112c:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401130:	mov	x1, x22
  401134:	add	x0, x0, #0x696
  401138:	mov	x2, #0x2                   	// #2
  40113c:	bl	400b60 <strncmp@plt>
  401140:	cbz	w0, 40115c <ferror@plt+0x52c>
  401144:	mov	x0, x22
  401148:	mov	w2, #0x0                   	// #0
  40114c:	mov	x1, #0x0                   	// #0
  401150:	bl	400c00 <strtol@plt>
  401154:	str	x0, [sp, #104]
  401158:	b	400d2c <ferror@plt+0xfc>
  40115c:	ldr	x0, [x19, #16]
  401160:	cbz	x0, 400ef8 <ferror@plt+0x2c8>
  401164:	mov	w2, #0x0                   	// #0
  401168:	mov	x1, #0x0                   	// #0
  40116c:	bl	400c00 <strtol@plt>
  401170:	str	x0, [sp, #104]
  401174:	b	400f0c <ferror@plt+0x2dc>
  401178:	mov	x1, x20
  40117c:	mov	x0, x22
  401180:	bl	400be0 <strcmp@plt>
  401184:	cbnz	w0, 401208 <ferror@plt+0x5d8>
  401188:	add	x19, x19, #0x8
  40118c:	sub	w21, w21, #0x1
  401190:	cbnz	w23, 4011ac <ferror@plt+0x57c>
  401194:	sub	w1, w27, #0x1
  401198:	cmp	w1, #0x2
  40119c:	b.hi	401d20 <ferror@plt+0x10f0>  // b.pmore
  4011a0:	adrp	x0, 402000 <ferror@plt+0x13d0>
  4011a4:	add	x0, x0, #0x808
  4011a8:	ldrsb	w23, [x0, w1, uxtw]
  4011ac:	tbz	w24, #31, 4011c4 <ferror@plt+0x594>
  4011b0:	adrp	x0, 402000 <ferror@plt+0x13d0>
  4011b4:	add	x0, x0, #0x808
  4011b8:	mov	w1, w27
  4011bc:	add	x0, x0, #0x3
  4011c0:	ldrsb	w24, [x0, x1]
  4011c4:	cmp	w23, #0x0
  4011c8:	b.le	4011e4 <ferror@plt+0x5b4>
  4011cc:	sub	w0, w27, #0x3
  4011d0:	cmp	w27, #0x0
  4011d4:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  4011d8:	b.hi	40124c <ferror@plt+0x61c>  // b.pmore
  4011dc:	cmp	w23, #0x100
  4011e0:	b.le	40124c <ferror@plt+0x61c>
  4011e4:	adrp	x0, 413000 <ferror@plt+0x123d0>
  4011e8:	adrp	x1, 402000 <ferror@plt+0x13d0>
  4011ec:	ldr	x2, [x25, #344]
  4011f0:	add	x1, x1, #0x6f0
  4011f4:	ldr	x0, [x0, #312]
  4011f8:	mov	w3, #0x100                 	// #256
  4011fc:	bl	400c20 <fprintf@plt>
  401200:	mov	w0, #0x1                   	// #1
  401204:	b	400e80 <ferror@plt+0x250>
  401208:	ldrb	w0, [x22]
  40120c:	cmp	w0, #0x2d
  401210:	b.ne	401190 <ferror@plt+0x560>  // b.any
  401214:	ldrb	w0, [x22, #1]
  401218:	cbz	w0, 401190 <ferror@plt+0x560>
  40121c:	b	400ef8 <ferror@plt+0x2c8>
  401220:	mov	w27, #0x3                   	// #3
  401224:	b	400d2c <ferror@plt+0xfc>
  401228:	mov	w27, #0x4                   	// #4
  40122c:	b	400d2c <ferror@plt+0xfc>
  401230:	mov	w27, #0x1                   	// #1
  401234:	b	400d2c <ferror@plt+0xfc>
  401238:	mov	w27, #0x2                   	// #2
  40123c:	b	400d2c <ferror@plt+0xfc>
  401240:	mov	w0, #0x1                   	// #1
  401244:	str	w0, [sp, #128]
  401248:	b	400d2c <ferror@plt+0xfc>
  40124c:	cmp	w24, #0x0
  401250:	ccmp	w23, w24, #0x1, gt
  401254:	b.lt	401288 <ferror@plt+0x658>  // b.tstop
  401258:	cmp	w27, #0x4
  40125c:	b.ne	40128c <ferror@plt+0x65c>  // b.any
  401260:	sub	w0, w24, #0x1
  401264:	tst	w0, w24
  401268:	b.eq	40128c <ferror@plt+0x65c>  // b.none
  40126c:	adrp	x0, 413000 <ferror@plt+0x123d0>
  401270:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401274:	ldr	x2, [x25, #344]
  401278:	add	x1, x1, #0x71a
  40127c:	ldr	x0, [x0, #312]
  401280:	bl	400c20 <fprintf@plt>
  401284:	b	401200 <ferror@plt+0x5d0>
  401288:	mov	w24, w23
  40128c:	cmp	w21, #0x3
  401290:	b.gt	400ef8 <ferror@plt+0x2c8>
  401294:	cmp	w21, #0x1
  401298:	b.eq	4012b4 <ferror@plt+0x684>  // b.none
  40129c:	ldr	x0, [x19, #8]
  4012a0:	ldrb	w1, [x0]
  4012a4:	cmp	w1, #0x2d
  4012a8:	b.ne	401318 <ferror@plt+0x6e8>  // b.any
  4012ac:	ldrb	w1, [x0, #1]
  4012b0:	cbnz	w1, 401318 <ferror@plt+0x6e8>
  4012b4:	adrp	x0, 413000 <ferror@plt+0x123d0>
  4012b8:	ldr	x22, [x0, #328]
  4012bc:	cmp	w21, #0x3
  4012c0:	b.ne	4012dc <ferror@plt+0x6ac>  // b.any
  4012c4:	ldr	x0, [x19, #16]
  4012c8:	ldrb	w1, [x0]
  4012cc:	cmp	w1, #0x2d
  4012d0:	b.ne	401370 <ferror@plt+0x740>  // b.any
  4012d4:	ldrb	w1, [x0, #1]
  4012d8:	cbnz	w1, 401370 <ferror@plt+0x740>
  4012dc:	adrp	x0, 413000 <ferror@plt+0x123d0>
  4012e0:	ldr	x20, [x0, #320]
  4012e4:	ldr	w0, [sp, #120]
  4012e8:	cbz	w0, 401688 <ferror@plt+0xa58>
  4012ec:	adrp	x0, 413000 <ferror@plt+0x123d0>
  4012f0:	cmp	w27, #0x1
  4012f4:	ldr	x0, [x0, #312]
  4012f8:	str	x0, [sp, #120]
  4012fc:	b.le	4013d0 <ferror@plt+0x7a0>
  401300:	ldr	x2, [x25, #344]
  401304:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401308:	mov	w21, #0xffffffff            	// #-1
  40130c:	add	x1, x1, #0x75a
  401310:	bl	400c20 <fprintf@plt>
  401314:	b	401350 <ferror@plt+0x720>
  401318:	adrp	x1, 402000 <ferror@plt+0x13d0>
  40131c:	add	x1, x1, #0x6b2
  401320:	bl	400b20 <fopen@plt>
  401324:	mov	x22, x0
  401328:	cbnz	x0, 4012bc <ferror@plt+0x68c>
  40132c:	adrp	x0, 413000 <ferror@plt+0x123d0>
  401330:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401334:	ldr	x2, [x25, #344]
  401338:	add	x1, x1, #0x1b8
  40133c:	ldr	x0, [x0, #312]
  401340:	mov	w21, #0x2                   	// #2
  401344:	bl	400c20 <fprintf@plt>
  401348:	ldr	x0, [x19, #8]
  40134c:	bl	400ae0 <perror@plt>
  401350:	mov	w0, w21
  401354:	ldp	x19, x20, [sp, #16]
  401358:	ldp	x21, x22, [sp, #32]
  40135c:	ldp	x23, x24, [sp, #48]
  401360:	ldp	x25, x26, [sp, #64]
  401364:	ldp	x27, x28, [sp, #80]
  401368:	ldp	x29, x30, [sp], #176
  40136c:	ret
  401370:	ldr	w1, [sp, #120]
  401374:	mov	w2, #0x1b6                 	// #438
  401378:	cmp	w1, #0x0
  40137c:	mov	w1, #0x201                 	// #513
  401380:	csinc	w1, w1, wzr, eq  // eq = none
  401384:	orr	w1, w1, #0x40
  401388:	bl	400b40 <open@plt>
  40138c:	tbz	w0, #31, 4013b4 <ferror@plt+0x784>
  401390:	adrp	x0, 413000 <ferror@plt+0x123d0>
  401394:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401398:	ldr	x2, [x25, #344]
  40139c:	add	x1, x1, #0x1b8
  4013a0:	ldr	x0, [x0, #312]
  4013a4:	bl	400c20 <fprintf@plt>
  4013a8:	ldr	x0, [x19, #16]
  4013ac:	bl	400ae0 <perror@plt>
  4013b0:	b	401350 <ferror@plt+0x720>
  4013b4:	adrp	x1, 402000 <ferror@plt+0x13d0>
  4013b8:	add	x1, x1, #0x758
  4013bc:	bl	400b80 <fdopen@plt>
  4013c0:	mov	x20, x0
  4013c4:	cbz	x0, 401390 <ferror@plt+0x760>
  4013c8:	bl	400b90 <rewind@plt>
  4013cc:	b	4012e4 <ferror@plt+0x6b4>
  4013d0:	ldr	w0, [sp, #116]
  4013d4:	cbz	w0, 4013dc <ferror@plt+0x7ac>
  4013d8:	neg	x26, x26
  4013dc:	mov	x0, x22
  4013e0:	bl	400b90 <rewind@plt>
  4013e4:	mov	x19, #0x0                   	// #0
  4013e8:	mov	x21, #0x0                   	// #0
  4013ec:	mov	w28, #0xffffffff            	// #-1
  4013f0:	mov	w1, #0x1                   	// #1
  4013f4:	str	w23, [sp, #104]
  4013f8:	str	wzr, [sp, #116]
  4013fc:	mov	x0, x22
  401400:	str	w1, [sp, #128]
  401404:	bl	400ba0 <getc@plt>
  401408:	cmn	w0, #0x1
  40140c:	ldr	w1, [sp, #128]
  401410:	b.ne	401450 <ferror@plt+0x820>  // b.any
  401414:	mov	x0, x20
  401418:	bl	400c10 <fflush@plt>
  40141c:	cbnz	w0, 40150c <ferror@plt+0x8dc>
  401420:	mov	w2, #0x2                   	// #2
  401424:	mov	x1, #0x0                   	// #0
  401428:	mov	x0, x20
  40142c:	bl	400bc0 <fseek@plt>
  401430:	mov	x0, x20
  401434:	bl	400b10 <fclose@plt>
  401438:	cbnz	w0, 40150c <ferror@plt+0x8dc>
  40143c:	mov	x0, x22
  401440:	bl	400b10 <fclose@plt>
  401444:	cbz	w0, 4019a0 <ferror@plt+0xd70>
  401448:	mov	w0, #0x2                   	// #2
  40144c:	b	401510 <ferror@plt+0x8e0>
  401450:	cmp	w0, #0xd
  401454:	b.eq	401644 <ferror@plt+0xa14>  // b.none
  401458:	cmp	w27, #0x1
  40145c:	b.ne	401474 <ferror@plt+0x844>  // b.any
  401460:	cmp	w0, #0x20
  401464:	b.eq	401644 <ferror@plt+0xa14>  // b.none
  401468:	sub	w2, w0, #0x9
  40146c:	cmp	w2, #0x1
  401470:	b.ls	401644 <ferror@plt+0xa14>  // b.plast
  401474:	sub	w3, w0, #0x30
  401478:	cmp	w3, #0x9
  40147c:	b.hi	4014ac <ferror@plt+0x87c>  // b.pmore
  401480:	mov	w24, w3
  401484:	ldr	w0, [sp, #104]
  401488:	cmp	w23, w0
  40148c:	b.gt	4014ec <ferror@plt+0x8bc>
  401490:	cbnz	w27, 4014e8 <ferror@plt+0x8b8>
  401494:	cmn	w24, #0x1
  401498:	b.eq	401650 <ferror@plt+0xa20>  // b.none
  40149c:	sxtw	x0, w24
  4014a0:	orr	x19, x0, x19, lsl #4
  4014a4:	mov	w1, #0x0                   	// #0
  4014a8:	b	4014dc <ferror@plt+0x8ac>
  4014ac:	sub	w2, w0, #0x61
  4014b0:	cmp	w2, #0x5
  4014b4:	b.hi	4014c0 <ferror@plt+0x890>  // b.pmore
  4014b8:	sub	w24, w0, #0x57
  4014bc:	b	401484 <ferror@plt+0x854>
  4014c0:	sub	w2, w0, #0x41
  4014c4:	cmp	w2, #0x5
  4014c8:	b.hi	4014d4 <ferror@plt+0x8a4>  // b.pmore
  4014cc:	sub	w24, w0, #0x37
  4014d0:	b	401484 <ferror@plt+0x854>
  4014d4:	mov	w24, #0xffffffff            	// #-1
  4014d8:	cbz	w1, 401484 <ferror@plt+0x854>
  4014dc:	str	w28, [sp, #116]
  4014e0:	mov	w28, w24
  4014e4:	b	4013fc <ferror@plt+0x7cc>
  4014e8:	str	wzr, [sp, #104]
  4014ec:	add	x4, x26, x19
  4014f0:	cmp	x4, x21
  4014f4:	b.eq	40157c <ferror@plt+0x94c>  // b.none
  4014f8:	mov	x0, x20
  4014fc:	str	x4, [sp, #128]
  401500:	bl	400c10 <fflush@plt>
  401504:	ldr	x4, [sp, #128]
  401508:	cbz	w0, 401514 <ferror@plt+0x8e4>
  40150c:	mov	w0, #0x3                   	// #3
  401510:	bl	401e58 <ferror@plt+0x1228>
  401514:	sub	x1, x4, x21
  401518:	mov	x0, x20
  40151c:	mov	w2, #0x1                   	// #1
  401520:	str	x4, [sp, #128]
  401524:	bl	400bc0 <fseek@plt>
  401528:	ldr	x4, [sp, #128]
  40152c:	tbz	w0, #31, 4015ec <ferror@plt+0x9bc>
  401530:	cmp	x4, x21
  401534:	b.ge	401554 <ferror@plt+0x924>  // b.tcont
  401538:	ldr	x2, [x25, #344]
  40153c:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401540:	ldr	x0, [sp, #120]
  401544:	add	x1, x1, #0x789
  401548:	mov	w21, #0x5                   	// #5
  40154c:	bl	400c20 <fprintf@plt>
  401550:	b	401350 <ferror@plt+0x720>
  401554:	mov	x1, x20
  401558:	mov	w0, #0x0                   	// #0
  40155c:	str	x4, [sp, #128]
  401560:	bl	400b00 <putc@plt>
  401564:	cmn	w0, #0x1
  401568:	b.eq	40150c <ferror@plt+0x8dc>  // b.none
  40156c:	ldr	x4, [sp, #128]
  401570:	add	x21, x21, #0x1
  401574:	cmp	x4, x21
  401578:	b.ne	401554 <ferror@plt+0x924>  // b.any
  40157c:	cmp	w28, #0x0
  401580:	ccmp	w24, #0x0, #0x1, ge  // ge = tcont
  401584:	b.lt	4015f4 <ferror@plt+0x9c4>  // b.tstop
  401588:	mov	x1, x20
  40158c:	orr	w0, w24, w28, lsl #4
  401590:	bl	400b00 <putc@plt>
  401594:	cmn	w0, #0x1
  401598:	b.eq	40150c <ferror@plt+0x8dc>  // b.none
  40159c:	ldr	w0, [sp, #104]
  4015a0:	add	x21, x21, #0x1
  4015a4:	add	x19, x19, #0x1
  4015a8:	add	w0, w0, #0x1
  4015ac:	str	w0, [sp, #104]
  4015b0:	cmp	w23, w0
  4015b4:	b.gt	401658 <ferror@plt+0xa28>
  4015b8:	cbnz	w27, 401658 <ferror@plt+0xa28>
  4015bc:	mov	x0, x22
  4015c0:	bl	400ba0 <getc@plt>
  4015c4:	mov	w24, w0
  4015c8:	cmp	w0, #0xa
  4015cc:	b.eq	401660 <ferror@plt+0xa30>  // b.none
  4015d0:	cmn	w0, #0x1
  4015d4:	b.ne	4015bc <ferror@plt+0x98c>  // b.any
  4015d8:	mov	x0, x22
  4015dc:	bl	400c30 <ferror@plt>
  4015e0:	cbnz	w0, 401448 <ferror@plt+0x818>
  4015e4:	mov	x19, #0x0                   	// #0
  4015e8:	b	401668 <ferror@plt+0xa38>
  4015ec:	mov	x21, x4
  4015f0:	b	40157c <ferror@plt+0x94c>
  4015f4:	cmp	w24, #0x0
  4015f8:	ccmp	w28, #0x0, #0x0, lt  // lt = tstop
  4015fc:	b.ge	4014a4 <ferror@plt+0x874>  // b.tcont
  401600:	ldr	w0, [sp, #116]
  401604:	cmn	w0, #0x1
  401608:	b.ne	401670 <ferror@plt+0xa40>  // b.any
  40160c:	cmp	w27, #0x0
  401610:	csel	x19, x19, xzr, ne  // ne = any
  401614:	mov	x0, x22
  401618:	bl	400ba0 <getc@plt>
  40161c:	mov	w24, w0
  401620:	cmp	w0, #0xa
  401624:	b.eq	40167c <ferror@plt+0xa4c>  // b.none
  401628:	cmn	w0, #0x1
  40162c:	b.ne	401614 <ferror@plt+0x9e4>  // b.any
  401630:	mov	x0, x22
  401634:	bl	400c30 <ferror@plt>
  401638:	cbnz	w0, 401448 <ferror@plt+0x818>
  40163c:	mov	w28, w24
  401640:	b	401668 <ferror@plt+0xa38>
  401644:	mov	w24, w28
  401648:	ldr	w28, [sp, #116]
  40164c:	b	4014dc <ferror@plt+0x8ac>
  401650:	str	wzr, [sp, #104]
  401654:	b	4014a4 <ferror@plt+0x874>
  401658:	mov	w24, #0xffffffff            	// #-1
  40165c:	b	4014a4 <ferror@plt+0x874>
  401660:	mov	x19, #0x0                   	// #0
  401664:	mov	w24, #0xffffffff            	// #-1
  401668:	mov	w1, #0x1                   	// #1
  40166c:	b	4014dc <ferror@plt+0x8ac>
  401670:	mov	w28, #0xffffffff            	// #-1
  401674:	mov	w24, w28
  401678:	b	4014a4 <ferror@plt+0x874>
  40167c:	mov	w28, #0xffffffff            	// #-1
  401680:	mov	w24, w28
  401684:	b	401668 <ferror@plt+0xa38>
  401688:	ldr	w21, [sp, #116]
  40168c:	cmp	x26, #0x0
  401690:	ccmp	w21, #0x0, #0x0, eq  // eq = none
  401694:	b.ne	401740 <ferror@plt+0xb10>  // b.any
  401698:	cbz	w28, 40179c <ferror@plt+0xb6c>
  40169c:	mov	x26, #0x0                   	// #0
  4016a0:	cmp	w27, #0x2
  4016a4:	b.ne	4019ec <ferror@plt+0xdbc>  // b.any
  4016a8:	adrp	x21, 413000 <ferror@plt+0x123d0>
  4016ac:	ldr	x0, [x21, #328]
  4016b0:	cmp	x0, x22
  4016b4:	b.eq	401724 <ferror@plt+0xaf4>  // b.none
  4016b8:	bl	400bf0 <__ctype_b_loc@plt>
  4016bc:	mov	x24, x0
  4016c0:	ldr	x0, [x19, #8]
  4016c4:	adrp	x2, 402000 <ferror@plt+0x13d0>
  4016c8:	add	x2, x2, #0x679
  4016cc:	ldrb	w1, [x0]
  4016d0:	ldr	x0, [x24]
  4016d4:	ldrh	w1, [x0, x1, lsl #1]
  4016d8:	adrp	x0, 402000 <ferror@plt+0x13d0>
  4016dc:	add	x0, x0, #0x678
  4016e0:	tst	x1, #0x800
  4016e4:	adrp	x1, 402000 <ferror@plt+0x13d0>
  4016e8:	csel	x2, x2, x0, ne  // ne = any
  4016ec:	add	x1, x1, #0x7c4
  4016f0:	mov	x0, x20
  4016f4:	bl	400c20 <fprintf@plt>
  4016f8:	tbnz	w0, #31, 40150c <ferror@plt+0x8dc>
  4016fc:	mov	x25, #0x0                   	// #0
  401700:	ldr	x0, [x19, #8]
  401704:	ldrb	w0, [x0, x25]
  401708:	cbnz	w0, 4017f0 <ferror@plt+0xbc0>
  40170c:	mov	x1, x20
  401710:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401714:	add	x0, x0, #0x7d5
  401718:	bl	400ab0 <fputs@plt>
  40171c:	cmn	w0, #0x1
  401720:	b.eq	40150c <ferror@plt+0x8dc>  // b.none
  401724:	adrp	x28, 413000 <ferror@plt+0x123d0>
  401728:	add	x28, x28, #0xe0
  40172c:	adrp	x25, 402000 <ferror@plt+0x13d0>
  401730:	add	x26, x28, #0x30
  401734:	add	x25, x25, #0x685
  401738:	mov	x27, #0x0                   	// #0
  40173c:	b	401870 <ferror@plt+0xc40>
  401740:	ldr	w0, [sp, #116]
  401744:	cbz	w28, 401788 <ferror@plt+0xb58>
  401748:	cmp	w0, #0x0
  40174c:	mov	w2, #0x1                   	// #1
  401750:	cneg	x1, x26, ne  // ne = any
  401754:	mov	x0, x22
  401758:	bl	400bc0 <fseek@plt>
  40175c:	cmp	w0, #0x0
  401760:	ccmp	w21, #0x0, #0x4, lt  // lt = tstop
  401764:	b.eq	4017ac <ferror@plt+0xb7c>  // b.none
  401768:	adrp	x0, 413000 <ferror@plt+0x123d0>
  40176c:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401770:	ldr	x2, [x25, #344]
  401774:	add	x1, x1, #0x7ac
  401778:	ldr	x0, [x0, #312]
  40177c:	mov	w21, #0x4                   	// #4
  401780:	bl	400c20 <fprintf@plt>
  401784:	b	401350 <ferror@plt+0x720>
  401788:	cbz	w0, 4017a4 <ferror@plt+0xb74>
  40178c:	neg	x1, x26
  401790:	mov	w28, #0x2                   	// #2
  401794:	mov	w2, w28
  401798:	b	401754 <ferror@plt+0xb24>
  40179c:	mov	x1, #0x0                   	// #0
  4017a0:	b	401794 <ferror@plt+0xb64>
  4017a4:	mov	x1, x26
  4017a8:	b	401794 <ferror@plt+0xb64>
  4017ac:	tbnz	w0, #31, 4017c0 <ferror@plt+0xb90>
  4017b0:	mov	x0, x22
  4017b4:	bl	400af0 <ftell@plt>
  4017b8:	mov	x26, x0
  4017bc:	b	4016a0 <ferror@plt+0xa70>
  4017c0:	mov	x21, #0x0                   	// #0
  4017c4:	cmp	x21, x26
  4017c8:	b.eq	4016a0 <ferror@plt+0xa70>  // b.none
  4017cc:	mov	x0, x22
  4017d0:	add	x21, x21, #0x1
  4017d4:	bl	400ba0 <getc@plt>
  4017d8:	cmn	w0, #0x1
  4017dc:	b.ne	4017c4 <ferror@plt+0xb94>  // b.any
  4017e0:	mov	x0, x22
  4017e4:	bl	400c30 <ferror@plt>
  4017e8:	cbz	w0, 401768 <ferror@plt+0xb38>
  4017ec:	b	401448 <ferror@plt+0x818>
  4017f0:	ldr	x1, [x24]
  4017f4:	ldrh	w1, [x1, w0, uxtw #1]
  4017f8:	tbz	w1, #3, 401820 <ferror@plt+0xbf0>
  4017fc:	ldr	w1, [sp, #128]
  401800:	cbz	w1, 401808 <ferror@plt+0xbd8>
  401804:	bl	400b30 <toupper@plt>
  401808:	mov	x1, x20
  40180c:	add	x25, x25, #0x1
  401810:	bl	400b00 <putc@plt>
  401814:	cmn	w0, #0x1
  401818:	b.ne	401700 <ferror@plt+0xad0>  // b.any
  40181c:	b	40150c <ferror@plt+0x8dc>
  401820:	mov	w0, #0x5f                  	// #95
  401824:	b	401808 <ferror@plt+0xbd8>
  401828:	udiv	w2, w24, w23
  40182c:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401830:	ldr	x0, [x28, #40]
  401834:	add	x1, x1, #0x67c
  401838:	msub	w24, w2, w23, w24
  40183c:	cmp	x0, x26
  401840:	csel	x1, x1, x25, eq  // eq = none
  401844:	cbnz	w24, 4019a8 <ferror@plt+0xd78>
  401848:	cmp	x27, #0x0
  40184c:	mov	w24, #0x2                   	// #2
  401850:	csel	w24, wzr, w24, ne  // ne = any
  401854:	adrp	x2, 402000 <ferror@plt+0x13d0>
  401858:	add	x2, x2, #0x7dd
  40185c:	add	x2, x2, w24, sxtw
  401860:	mov	x0, x20
  401864:	add	x27, x27, #0x1
  401868:	bl	400c20 <fprintf@plt>
  40186c:	tbnz	w0, #31, 40150c <ferror@plt+0x8dc>
  401870:	ldr	x0, [sp, #104]
  401874:	mov	w24, w27
  401878:	tbnz	x0, #63, 401884 <ferror@plt+0xc54>
  40187c:	cmp	x27, x0
  401880:	b.ge	4018a4 <ferror@plt+0xc74>  // b.tcont
  401884:	mov	x0, x22
  401888:	bl	400ba0 <getc@plt>
  40188c:	mov	w3, w0
  401890:	cmn	w0, #0x1
  401894:	b.ne	401828 <ferror@plt+0xbf8>  // b.any
  401898:	mov	x0, x22
  40189c:	bl	400c30 <ferror@plt>
  4018a0:	cbnz	w0, 401448 <ferror@plt+0x818>
  4018a4:	cbz	w24, 4018c0 <ferror@plt+0xc90>
  4018a8:	mov	x1, x20
  4018ac:	adrp	x0, 402000 <ferror@plt+0x13d0>
  4018b0:	add	x0, x0, #0x677
  4018b4:	bl	400ab0 <fputs@plt>
  4018b8:	cmn	w0, #0x1
  4018bc:	b.eq	40150c <ferror@plt+0x8dc>  // b.none
  4018c0:	ldr	x0, [x21, #328]
  4018c4:	mov	x1, x20
  4018c8:	cmp	x22, x0
  4018cc:	mov	w0, #0x3                   	// #3
  4018d0:	csel	w0, wzr, w0, ne  // ne = any
  4018d4:	str	w0, [sp, #120]
  4018d8:	adrp	x0, 402000 <ferror@plt+0x13d0>
  4018dc:	add	x0, x0, #0x7e2
  4018e0:	ldr	w2, [sp, #120]
  4018e4:	add	x0, x0, w2, sxtw
  4018e8:	bl	400ab0 <fputs@plt>
  4018ec:	cmn	w0, #0x1
  4018f0:	b.eq	40150c <ferror@plt+0x8dc>  // b.none
  4018f4:	ldr	x0, [x21, #328]
  4018f8:	cmp	x22, x0
  4018fc:	b.eq	401988 <ferror@plt+0xd58>  // b.none
  401900:	bl	400bf0 <__ctype_b_loc@plt>
  401904:	mov	x21, x0
  401908:	ldr	x0, [x19, #8]
  40190c:	adrp	x2, 402000 <ferror@plt+0x13d0>
  401910:	add	x2, x2, #0x679
  401914:	ldrb	w1, [x0]
  401918:	ldr	x0, [x21]
  40191c:	ldrh	w1, [x0, x1, lsl #1]
  401920:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401924:	add	x0, x0, #0x678
  401928:	tst	x1, #0x800
  40192c:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401930:	csel	x2, x2, x0, ne  // ne = any
  401934:	add	x1, x1, #0x7e6
  401938:	mov	x0, x20
  40193c:	bl	400c20 <fprintf@plt>
  401940:	tbnz	w0, #31, 40150c <ferror@plt+0x8dc>
  401944:	mov	x23, #0x0                   	// #0
  401948:	ldr	x0, [x19, #8]
  40194c:	ldrb	w0, [x0, x23]
  401950:	cbnz	w0, 4019b4 <ferror@plt+0xd84>
  401954:	ldr	w1, [sp, #128]
  401958:	adrp	x0, 402000 <ferror@plt+0x13d0>
  40195c:	adrp	x2, 402000 <ferror@plt+0x13d0>
  401960:	add	x0, x0, #0x695
  401964:	cmp	w1, #0x0
  401968:	add	x2, x2, #0x691
  40196c:	csel	x2, x2, x0, ne  // ne = any
  401970:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401974:	mov	w3, w24
  401978:	add	x1, x1, #0x7f6
  40197c:	mov	x0, x20
  401980:	bl	400c20 <fprintf@plt>
  401984:	tbnz	w0, #31, 40150c <ferror@plt+0x8dc>
  401988:	mov	x0, x22
  40198c:	bl	400b10 <fclose@plt>
  401990:	cbnz	w0, 401448 <ferror@plt+0x818>
  401994:	mov	x0, x20
  401998:	bl	400b10 <fclose@plt>
  40199c:	cbnz	w0, 40150c <ferror@plt+0x8dc>
  4019a0:	mov	w21, #0x0                   	// #0
  4019a4:	b	401350 <ferror@plt+0x720>
  4019a8:	adrp	x24, 402000 <ferror@plt+0x13d0>
  4019ac:	add	x2, x24, #0x68e
  4019b0:	b	401860 <ferror@plt+0xc30>
  4019b4:	ldr	x1, [x21]
  4019b8:	ldrh	w1, [x1, w0, uxtw #1]
  4019bc:	tbz	w1, #3, 4019e4 <ferror@plt+0xdb4>
  4019c0:	ldr	w1, [sp, #128]
  4019c4:	cbz	w1, 4019cc <ferror@plt+0xd9c>
  4019c8:	bl	400b30 <toupper@plt>
  4019cc:	mov	x1, x20
  4019d0:	add	x23, x23, #0x1
  4019d4:	bl	400b00 <putc@plt>
  4019d8:	cmn	w0, #0x1
  4019dc:	b.ne	401948 <ferror@plt+0xd18>  // b.any
  4019e0:	b	40150c <ferror@plt+0x8dc>
  4019e4:	mov	w0, #0x5f                  	// #95
  4019e8:	b	4019cc <ferror@plt+0xd9c>
  4019ec:	cmp	w27, #0x1
  4019f0:	b.ne	401ab0 <ferror@plt+0xe80>  // b.any
  4019f4:	adrp	x24, 413000 <ferror@plt+0x123d0>
  4019f8:	mov	w21, w23
  4019fc:	add	x24, x24, #0xe0
  401a00:	mov	x25, #0x0                   	// #0
  401a04:	b	401a64 <ferror@plt+0xe34>
  401a08:	ldr	x2, [x24, #40]
  401a0c:	ubfx	x0, x19, #4, #4
  401a10:	mov	x1, x20
  401a14:	ldrb	w0, [x2, x0]
  401a18:	bl	400b00 <putc@plt>
  401a1c:	cmn	w0, #0x1
  401a20:	b.eq	40150c <ferror@plt+0x8dc>  // b.none
  401a24:	ldr	x0, [x24, #40]
  401a28:	and	x19, x19, #0xf
  401a2c:	mov	x1, x20
  401a30:	ldrb	w0, [x0, x19]
  401a34:	bl	400b00 <putc@plt>
  401a38:	cmn	w0, #0x1
  401a3c:	b.eq	40150c <ferror@plt+0x8dc>  // b.none
  401a40:	add	x25, x25, #0x1
  401a44:	subs	w21, w21, #0x1
  401a48:	b.ne	401a64 <ferror@plt+0xe34>  // b.any
  401a4c:	mov	x1, x20
  401a50:	mov	w0, #0xa                   	// #10
  401a54:	bl	400b00 <putc@plt>
  401a58:	cmn	w0, #0x1
  401a5c:	b.eq	40150c <ferror@plt+0x8dc>  // b.none
  401a60:	mov	w21, w23
  401a64:	ldr	x0, [sp, #104]
  401a68:	cmp	x0, x25
  401a6c:	b.eq	401a90 <ferror@plt+0xe60>  // b.none
  401a70:	mov	x0, x22
  401a74:	bl	400ba0 <getc@plt>
  401a78:	mov	w19, w0
  401a7c:	cmn	w0, #0x1
  401a80:	b.ne	401a08 <ferror@plt+0xdd8>  // b.any
  401a84:	mov	x0, x22
  401a88:	bl	400c30 <ferror@plt>
  401a8c:	cbnz	w0, 401448 <ferror@plt+0x818>
  401a90:	cmp	w23, w21
  401a94:	b.le	401988 <ferror@plt+0xd58>
  401a98:	mov	x1, x20
  401a9c:	mov	w0, #0xa                   	// #10
  401aa0:	bl	400b00 <putc@plt>
  401aa4:	cmn	w0, #0x1
  401aa8:	b.ne	401988 <ferror@plt+0xd58>  // b.any
  401aac:	b	40150c <ferror@plt+0x8dc>
  401ab0:	lsl	w0, w24, #3
  401ab4:	lsl	w19, w24, #1
  401ab8:	add	w0, w0, #0x1
  401abc:	cmp	w27, #0x3
  401ac0:	csinc	w0, w0, w19, eq  // eq = none
  401ac4:	str	w0, [sp, #116]
  401ac8:	adrp	x6, 413000 <ferror@plt+0x123d0>
  401acc:	add	x6, x6, #0x158
  401ad0:	add	x28, x6, #0x10
  401ad4:	mov	w7, #0x0                   	// #0
  401ad8:	mul	w0, w0, w23
  401adc:	mov	w21, #0x0                   	// #0
  401ae0:	str	w0, [sp, #128]
  401ae4:	mov	w19, #0x9                   	// #9
  401ae8:	sub	w0, w0, #0x1
  401aec:	str	xzr, [sp, #120]
  401af0:	str	w0, [sp, #152]
  401af4:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401af8:	add	x0, x0, #0x801
  401afc:	str	x0, [sp, #160]
  401b00:	ldr	x0, [sp, #104]
  401b04:	str	w7, [sp, #168]
  401b08:	ldr	x1, [sp, #120]
  401b0c:	cmp	x0, x1
  401b10:	b.eq	401b38 <ferror@plt+0xf08>  // b.none
  401b14:	mov	x0, x22
  401b18:	bl	400ba0 <getc@plt>
  401b1c:	ldr	w7, [sp, #168]
  401b20:	mov	w5, w0
  401b24:	cmn	w0, #0x1
  401b28:	b.ne	401b7c <ferror@plt+0xf4c>  // b.any
  401b2c:	mov	x0, x22
  401b30:	bl	400c30 <ferror@plt>
  401b34:	cbnz	w0, 401448 <ferror@plt+0x818>
  401b38:	cbz	w21, 401d10 <ferror@plt+0x10e0>
  401b3c:	ldr	w0, [sp, #128]
  401b40:	add	w2, w19, #0x3
  401b44:	add	x25, x25, #0x158
  401b48:	mov	w1, #0x1                   	// #1
  401b4c:	sub	w28, w0, #0x1
  401b50:	add	x25, x25, #0x10
  401b54:	mov	w0, #0xa                   	// #10
  401b58:	udiv	w24, w28, w24
  401b5c:	add	w2, w24, w2
  401b60:	add	w7, w2, w21
  401b64:	strb	w0, [x25, w7, sxtw]
  401b68:	add	w7, w7, #0x1
  401b6c:	strb	wzr, [x25, w7, sxtw]
  401b70:	mov	x0, x20
  401b74:	bl	40201c <ferror@plt+0x13ec>
  401b78:	b	401988 <ferror@plt+0xd58>
  401b7c:	cbnz	w21, 401bc0 <ferror@plt+0xf90>
  401b80:	ldr	x0, [sp, #136]
  401b84:	mov	w1, #0x0                   	// #0
  401b88:	ldr	x3, [sp, #160]
  401b8c:	add	x4, x26, x0
  401b90:	ldr	x0, [sp, #120]
  401b94:	mov	x2, #0xa16                 	// #2582
  401b98:	stp	w5, w7, [sp, #168]
  401b9c:	add	x4, x4, x0
  401ba0:	mov	x0, x28
  401ba4:	bl	400ac0 <__sprintf_chk@plt>
  401ba8:	mov	w19, w0
  401bac:	ldp	w5, w7, [sp, #168]
  401bb0:	sxtw	x0, w0
  401bb4:	mov	w1, #0x20                  	// #32
  401bb8:	cmp	w0, #0xa14
  401bbc:	b.le	401c9c <ferror@plt+0x106c>
  401bc0:	add	w0, w19, #0x1
  401bc4:	cbnz	w27, 401ca8 <ferror@plt+0x1078>
  401bc8:	adrp	x1, 413000 <ferror@plt+0x123d0>
  401bcc:	ldr	x3, [x1, #264]
  401bd0:	ldr	w1, [sp, #116]
  401bd4:	mul	w1, w21, w1
  401bd8:	sdiv	w1, w1, w24
  401bdc:	add	w1, w1, w0
  401be0:	ubfx	x0, x5, #4, #4
  401be4:	ldrb	w0, [x3, x0]
  401be8:	strb	w0, [x28, w1, sxtw]
  401bec:	and	x0, x5, #0xf
  401bf0:	add	w1, w1, #0x1
  401bf4:	ldrb	w0, [x3, x0]
  401bf8:	strb	w0, [x28, w1, sxtw]
  401bfc:	ldr	w0, [sp, #148]
  401c00:	cmp	w5, #0x0
  401c04:	cinc	w7, w7, ne  // ne = any
  401c08:	cbz	w0, 401c28 <ferror@plt+0xff8>
  401c0c:	cmp	w5, #0x3f
  401c10:	b.le	401d08 <ferror@plt+0x10d8>
  401c14:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401c18:	add	x1, x1, #0x808
  401c1c:	sub	w5, w5, #0x40
  401c20:	add	x1, x1, #0x8
  401c24:	ldrb	w5, [x1, w5, sxtw]
  401c28:	sub	w0, w5, #0x20
  401c2c:	add	w1, w19, #0x3
  401c30:	cmp	w0, #0x5f
  401c34:	mov	w0, #0x2e                  	// #46
  401c38:	csel	w5, w5, w0, cc  // cc = lo, ul, last
  401c3c:	ldr	w0, [sp, #152]
  401c40:	sdiv	w0, w0, w24
  401c44:	add	w1, w1, w0
  401c48:	add	w0, w1, w21
  401c4c:	add	w21, w21, #0x1
  401c50:	cmp	w23, w21
  401c54:	strb	w5, [x28, w0, sxtw]
  401c58:	ldr	x0, [sp, #120]
  401c5c:	add	x0, x0, #0x1
  401c60:	str	x0, [sp, #120]
  401c64:	b.ne	401b00 <ferror@plt+0xed0>  // b.any
  401c68:	add	w1, w1, w23
  401c6c:	mov	w0, #0xa                   	// #10
  401c70:	mov	w21, #0x0                   	// #0
  401c74:	strb	w0, [x28, w1, sxtw]
  401c78:	add	w1, w1, #0x1
  401c7c:	ldr	w0, [sp, #144]
  401c80:	cmp	w0, #0x0
  401c84:	mov	x0, x20
  401c88:	strb	wzr, [x28, w1, sxtw]
  401c8c:	csinc	w1, w7, wzr, ne  // ne = any
  401c90:	bl	40201c <ferror@plt+0x13ec>
  401c94:	mov	w7, #0x0                   	// #0
  401c98:	b	401b00 <ferror@plt+0xed0>
  401c9c:	strb	w1, [x0, x28]
  401ca0:	add	x0, x0, #0x1
  401ca4:	b	401bb8 <ferror@plt+0xf88>
  401ca8:	cmp	w27, #0x4
  401cac:	b.ne	401ccc <ferror@plt+0x109c>  // b.any
  401cb0:	adrp	x1, 413000 <ferror@plt+0x123d0>
  401cb4:	ldr	w2, [sp, #116]
  401cb8:	ldr	x3, [x1, #264]
  401cbc:	sub	w1, w24, #0x1
  401cc0:	eor	w1, w1, w21
  401cc4:	mul	w1, w1, w2
  401cc8:	b	401bd8 <ferror@plt+0xfa8>
  401ccc:	ldr	w1, [sp, #116]
  401cd0:	mov	w3, #0x7                   	// #7
  401cd4:	mul	w1, w21, w1
  401cd8:	sdiv	w1, w1, w24
  401cdc:	add	w1, w1, w0
  401ce0:	sxtw	x1, w1
  401ce4:	asr	w0, w5, w3
  401ce8:	and	w0, w0, #0x1
  401cec:	add	w0, w0, #0x30
  401cf0:	strb	w0, [x1, x28]
  401cf4:	sub	w3, w3, #0x1
  401cf8:	add	x1, x1, #0x1
  401cfc:	cmn	w3, #0x1
  401d00:	b.ne	401ce4 <ferror@plt+0x10b4>  // b.any
  401d04:	b	401bfc <ferror@plt+0xfcc>
  401d08:	mov	w5, #0x2e                  	// #46
  401d0c:	b	401c28 <ferror@plt+0xff8>
  401d10:	ldr	w0, [sp, #144]
  401d14:	cbz	w0, 401988 <ferror@plt+0xd58>
  401d18:	mov	w1, #0xffffffff            	// #-1
  401d1c:	b	401b70 <ferror@plt+0xf40>
  401d20:	mov	w23, #0x10                  	// #16
  401d24:	tbz	w24, #31, 4011cc <ferror@plt+0x59c>
  401d28:	b	4011b0 <ferror@plt+0x580>
  401d2c:	mov	x29, #0x0                   	// #0
  401d30:	mov	x30, #0x0                   	// #0
  401d34:	mov	x5, x0
  401d38:	ldr	x1, [sp]
  401d3c:	add	x2, sp, #0x8
  401d40:	mov	x6, sp
  401d44:	movz	x0, #0x0, lsl #48
  401d48:	movk	x0, #0x0, lsl #32
  401d4c:	movk	x0, #0x40, lsl #16
  401d50:	movk	x0, #0xc40
  401d54:	movz	x3, #0x0, lsl #48
  401d58:	movk	x3, #0x0, lsl #32
  401d5c:	movk	x3, #0x40, lsl #16
  401d60:	movk	x3, #0x2108
  401d64:	movz	x4, #0x0, lsl #48
  401d68:	movk	x4, #0x0, lsl #32
  401d6c:	movk	x4, #0x40, lsl #16
  401d70:	movk	x4, #0x2188
  401d74:	bl	400b70 <__libc_start_main@plt>
  401d78:	bl	400bd0 <abort@plt>
  401d7c:	adrp	x0, 412000 <ferror@plt+0x113d0>
  401d80:	ldr	x0, [x0, #4064]
  401d84:	cbz	x0, 401d8c <ferror@plt+0x115c>
  401d88:	b	400bb0 <__gmon_start__@plt>
  401d8c:	ret
  401d90:	adrp	x0, 413000 <ferror@plt+0x123d0>
  401d94:	add	x1, x0, #0x138
  401d98:	adrp	x0, 413000 <ferror@plt+0x123d0>
  401d9c:	add	x0, x0, #0x138
  401da0:	cmp	x1, x0
  401da4:	b.eq	401dd0 <ferror@plt+0x11a0>  // b.none
  401da8:	sub	sp, sp, #0x10
  401dac:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401db0:	ldr	x1, [x1, #424]
  401db4:	str	x1, [sp, #8]
  401db8:	cbz	x1, 401dc8 <ferror@plt+0x1198>
  401dbc:	mov	x16, x1
  401dc0:	add	sp, sp, #0x10
  401dc4:	br	x16
  401dc8:	add	sp, sp, #0x10
  401dcc:	ret
  401dd0:	ret
  401dd4:	adrp	x0, 413000 <ferror@plt+0x123d0>
  401dd8:	add	x1, x0, #0x138
  401ddc:	adrp	x0, 413000 <ferror@plt+0x123d0>
  401de0:	add	x0, x0, #0x138
  401de4:	sub	x1, x1, x0
  401de8:	mov	x2, #0x2                   	// #2
  401dec:	asr	x1, x1, #3
  401df0:	sdiv	x1, x1, x2
  401df4:	cbz	x1, 401e20 <ferror@plt+0x11f0>
  401df8:	sub	sp, sp, #0x10
  401dfc:	adrp	x2, 402000 <ferror@plt+0x13d0>
  401e00:	ldr	x2, [x2, #432]
  401e04:	str	x2, [sp, #8]
  401e08:	cbz	x2, 401e18 <ferror@plt+0x11e8>
  401e0c:	mov	x16, x2
  401e10:	add	sp, sp, #0x10
  401e14:	br	x16
  401e18:	add	sp, sp, #0x10
  401e1c:	ret
  401e20:	ret
  401e24:	stp	x29, x30, [sp, #-32]!
  401e28:	mov	x29, sp
  401e2c:	str	x19, [sp, #16]
  401e30:	adrp	x19, 413000 <ferror@plt+0x123d0>
  401e34:	ldrb	w0, [x19, #336]
  401e38:	cbnz	w0, 401e48 <ferror@plt+0x1218>
  401e3c:	bl	401d90 <ferror@plt+0x1160>
  401e40:	mov	w0, #0x1                   	// #1
  401e44:	strb	w0, [x19, #336]
  401e48:	ldr	x19, [sp, #16]
  401e4c:	ldp	x29, x30, [sp], #32
  401e50:	ret
  401e54:	b	401dd4 <ferror@plt+0x11a4>
  401e58:	stp	x29, x30, [sp, #-32]!
  401e5c:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401e60:	add	x1, x1, #0x1b8
  401e64:	mov	x29, sp
  401e68:	str	x19, [sp, #16]
  401e6c:	mov	w19, w0
  401e70:	adrp	x0, 413000 <ferror@plt+0x123d0>
  401e74:	ldr	x2, [x0, #344]
  401e78:	adrp	x0, 413000 <ferror@plt+0x123d0>
  401e7c:	ldr	x0, [x0, #312]
  401e80:	bl	400c20 <fprintf@plt>
  401e84:	mov	x0, #0x0                   	// #0
  401e88:	bl	400ae0 <perror@plt>
  401e8c:	mov	w0, w19
  401e90:	bl	400ad0 <exit@plt>
  401e94:	stp	x29, x30, [sp, #-48]!
  401e98:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401e9c:	add	x1, x1, #0x1bd
  401ea0:	mov	x29, sp
  401ea4:	stp	x19, x20, [sp, #16]
  401ea8:	adrp	x19, 413000 <ferror@plt+0x123d0>
  401eac:	adrp	x20, 413000 <ferror@plt+0x123d0>
  401eb0:	ldr	x0, [x19, #312]
  401eb4:	str	x21, [sp, #32]
  401eb8:	ldr	x2, [x20, #344]
  401ebc:	add	x21, x20, #0x158
  401ec0:	bl	400c20 <fprintf@plt>
  401ec4:	ldr	x2, [x20, #344]
  401ec8:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401ecc:	ldr	x0, [x19, #312]
  401ed0:	add	x1, x1, #0x1ec
  401ed4:	bl	400c20 <fprintf@plt>
  401ed8:	ldr	x1, [x19, #312]
  401edc:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401ee0:	add	x0, x0, #0x233
  401ee4:	bl	400ab0 <fputs@plt>
  401ee8:	ldr	x1, [x19, #312]
  401eec:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401ef0:	add	x0, x0, #0x23d
  401ef4:	bl	400ab0 <fputs@plt>
  401ef8:	ldr	x1, [x19, #312]
  401efc:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401f00:	add	x0, x0, #0x28d
  401f04:	bl	400ab0 <fputs@plt>
  401f08:	ldr	x1, [x19, #312]
  401f0c:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401f10:	add	x0, x0, #0x2dc
  401f14:	bl	400ab0 <fputs@plt>
  401f18:	ldr	x1, [x19, #312]
  401f1c:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401f20:	add	x0, x0, #0x325
  401f24:	bl	400ab0 <fputs@plt>
  401f28:	ldr	x1, [x19, #312]
  401f2c:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401f30:	add	x0, x0, #0x373
  401f34:	bl	400ab0 <fputs@plt>
  401f38:	ldr	x1, [x19, #312]
  401f3c:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401f40:	add	x0, x0, #0x3ae
  401f44:	bl	400ab0 <fputs@plt>
  401f48:	ldr	x1, [x19, #312]
  401f4c:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401f50:	add	x0, x0, #0x3f1
  401f54:	bl	400ab0 <fputs@plt>
  401f58:	ldr	x1, [x19, #312]
  401f5c:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401f60:	add	x0, x0, #0x442
  401f64:	bl	400ab0 <fputs@plt>
  401f68:	ldr	x1, [x19, #312]
  401f6c:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401f70:	add	x0, x0, #0x467
  401f74:	bl	400ab0 <fputs@plt>
  401f78:	ldr	x1, [x19, #312]
  401f7c:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401f80:	add	x0, x0, #0x498
  401f84:	bl	400ab0 <fputs@plt>
  401f88:	ldr	x1, [x19, #312]
  401f8c:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401f90:	add	x0, x0, #0x4c2
  401f94:	bl	400ab0 <fputs@plt>
  401f98:	ldr	x1, [x19, #312]
  401f9c:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401fa0:	add	x0, x0, #0x4fd
  401fa4:	bl	400ab0 <fputs@plt>
  401fa8:	ldr	x1, [x19, #312]
  401fac:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401fb0:	add	x0, x0, #0x538
  401fb4:	bl	400ab0 <fputs@plt>
  401fb8:	ldr	x1, [x19, #312]
  401fbc:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401fc0:	add	x0, x0, #0x584
  401fc4:	bl	400ab0 <fputs@plt>
  401fc8:	ldr	x0, [x19, #312]
  401fcc:	adrp	x3, 402000 <ferror@plt+0x13d0>
  401fd0:	adrp	x2, 402000 <ferror@plt+0x13d0>
  401fd4:	add	x3, x3, #0x5d1
  401fd8:	add	x2, x2, #0x5df
  401fdc:	adrp	x1, 402000 <ferror@plt+0x13d0>
  401fe0:	add	x1, x1, #0x5e6
  401fe4:	bl	400c20 <fprintf@plt>
  401fe8:	ldr	x1, [x19, #312]
  401fec:	adrp	x0, 402000 <ferror@plt+0x13d0>
  401ff0:	add	x0, x0, #0x622
  401ff4:	bl	400ab0 <fputs@plt>
  401ff8:	ldr	x0, [x19, #312]
  401ffc:	add	x3, x21, #0x8
  402000:	adrp	x2, 413000 <ferror@plt+0x123d0>
  402004:	adrp	x1, 402000 <ferror@plt+0x13d0>
  402008:	add	x2, x2, #0xe0
  40200c:	add	x1, x1, #0x64f
  402010:	bl	400c20 <fprintf@plt>
  402014:	mov	w0, #0x1                   	// #1
  402018:	bl	400ad0 <exit@plt>
  40201c:	stp	x29, x30, [sp, #-48]!
  402020:	mov	x29, sp
  402024:	stp	x19, x20, [sp, #16]
  402028:	adrp	x19, 413000 <ferror@plt+0x123d0>
  40202c:	add	x19, x19, #0x158
  402030:	stp	x21, x22, [sp, #32]
  402034:	mov	x22, x0
  402038:	mov	w21, w1
  40203c:	ldr	w20, [x19, #12]
  402040:	cbnz	w1, 4020d0 <ferror@plt+0x14a0>
  402044:	cmp	w20, #0x1
  402048:	b.ne	40205c <ferror@plt+0x142c>  // b.any
  40204c:	add	x1, x19, #0x10
  402050:	add	x0, x19, #0xa26
  402054:	mov	x2, #0xa16                 	// #2582
  402058:	bl	400b50 <__strcpy_chk@plt>
  40205c:	add	w0, w20, #0x1
  402060:	str	w0, [x19, #12]
  402064:	cbz	w20, 402094 <ferror@plt+0x1464>
  402068:	b	4020c0 <ferror@plt+0x1490>
  40206c:	ldr	w0, [x19, #12]
  402070:	cmp	w0, #0x2
  402074:	b.le	402090 <ferror@plt+0x1460>
  402078:	mov	x1, x22
  40207c:	adrp	x0, 402000 <ferror@plt+0x13d0>
  402080:	add	x0, x0, #0x676
  402084:	bl	400ab0 <fputs@plt>
  402088:	cmn	w0, #0x1
  40208c:	b.eq	402100 <ferror@plt+0x14d0>  // b.none
  402090:	tbnz	w21, #31, 4020b0 <ferror@plt+0x1480>
  402094:	mov	x1, x22
  402098:	add	x0, x19, #0x10
  40209c:	bl	400ab0 <fputs@plt>
  4020a0:	cmn	w0, #0x1
  4020a4:	b.eq	402100 <ferror@plt+0x14d0>  // b.none
  4020a8:	cbz	w21, 4020c0 <ferror@plt+0x1490>
  4020ac:	b	4020bc <ferror@plt+0x148c>
  4020b0:	ldr	w0, [x19, #12]
  4020b4:	cmp	w0, #0x0
  4020b8:	b.gt	402094 <ferror@plt+0x1464>
  4020bc:	str	wzr, [x19, #12]
  4020c0:	ldp	x19, x20, [sp, #16]
  4020c4:	ldp	x21, x22, [sp, #32]
  4020c8:	ldp	x29, x30, [sp], #48
  4020cc:	ret
  4020d0:	cmp	w1, #0x0
  4020d4:	b.ge	4020e0 <ferror@plt+0x14b0>  // b.tcont
  4020d8:	sub	w20, w20, #0x1
  4020dc:	str	w20, [x19, #12]
  4020e0:	ldr	w0, [x19, #12]
  4020e4:	cmp	w0, #0x2
  4020e8:	b.ne	40206c <ferror@plt+0x143c>  // b.any
  4020ec:	mov	x1, x22
  4020f0:	add	x0, x19, #0xa26
  4020f4:	bl	400ab0 <fputs@plt>
  4020f8:	cmn	w0, #0x1
  4020fc:	b.ne	40206c <ferror@plt+0x143c>  // b.any
  402100:	mov	w0, #0x3                   	// #3
  402104:	bl	401e58 <ferror@plt+0x1228>
  402108:	stp	x29, x30, [sp, #-64]!
  40210c:	mov	x29, sp
  402110:	stp	x19, x20, [sp, #16]
  402114:	adrp	x20, 412000 <ferror@plt+0x113d0>
  402118:	add	x20, x20, #0xdf0
  40211c:	stp	x21, x22, [sp, #32]
  402120:	adrp	x21, 412000 <ferror@plt+0x113d0>
  402124:	add	x21, x21, #0xde8
  402128:	sub	x20, x20, x21
  40212c:	mov	w22, w0
  402130:	stp	x23, x24, [sp, #48]
  402134:	mov	x23, x1
  402138:	mov	x24, x2
  40213c:	bl	400a68 <strtoul@plt-0x38>
  402140:	cmp	xzr, x20, asr #3
  402144:	b.eq	402170 <ferror@plt+0x1540>  // b.none
  402148:	asr	x20, x20, #3
  40214c:	mov	x19, #0x0                   	// #0
  402150:	ldr	x3, [x21, x19, lsl #3]
  402154:	mov	x2, x24
  402158:	add	x19, x19, #0x1
  40215c:	mov	x1, x23
  402160:	mov	w0, w22
  402164:	blr	x3
  402168:	cmp	x20, x19
  40216c:	b.ne	402150 <ferror@plt+0x1520>  // b.any
  402170:	ldp	x19, x20, [sp, #16]
  402174:	ldp	x21, x22, [sp, #32]
  402178:	ldp	x23, x24, [sp, #48]
  40217c:	ldp	x29, x30, [sp], #64
  402180:	ret
  402184:	nop
  402188:	ret

Disassembly of section .fini:

000000000040218c <.fini>:
  40218c:	stp	x29, x30, [sp, #-16]!
  402190:	mov	x29, sp
  402194:	ldp	x29, x30, [sp], #16
  402198:	ret
