;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	CMP 0, -30
	SPL 0, <402
	SPL 0, <402
	SPL 300, 90
	SUB -600, 104
	ADD #270, <1
	ADD #270, <1
	SPL 0, <402
	SLT #0, -40
	SUB #10, <1
	CMP -205, <-827
	CMP -207, <-120
	SUB #-600, <0
	JMP 0
	JMZ @10, @1
	JMZ @10, @1
	ADD 30, 9
	SUB #0, -0
	SLT 270, 60
	JMN -1, @-26
	SLT 530, 9
	SLT 530, 9
	ADD <20, <110
	JMN 20, #512
	ADD 30, 9
	SPL @-600, @0
	SUB 20, 110
	SPL @-650, @30
	ADD 300, 90
	ADD 20, 110
	ADD #270, <1
	SLT 20, @12
	ADD #270, <1
	ADD #270, <1
	SUB -1, <-20
	MOV -1, <-26
	CMP -207, <-120
	SUB -1, <-20
	ADD #0, -0
	DJN -1, @-20
	CMP -207, <-120
	MOV -7, <-20
	MOV -1, <-26
	MOV -1, <-26
	MOV -7, <-20
	MOV -7, <-20
