
BRICK6_CUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019f88  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000af0  0801a228  0801a228  0001b228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801ad18  0801ad18  0001bd18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801ad20  0801ad20  0001bd20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801ad24  0801ad24  0001bd24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000174  24000000  0801ad28  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00011fa8  24000180  0801ae9c  0001c180  2**5
                  ALLOC
  8 .ram_d1       00002000  24012140  0801ae9c  0001d140  2**5
                  ALLOC
  9 ._user_heap_stack 00000600  24014140  0801ae9c  0001d140  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0001c174  2**0
                  CONTENTS, READONLY
 11 .debug_info   00039dd0  00000000  00000000  0001c1a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000824c  00000000  00000000  00055f72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002638  00000000  00000000  0005e1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001d47  00000000  00000000  000607f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000422e3  00000000  00000000  0006253f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003c14b  00000000  00000000  000a4822  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0016ea4e  00000000  00000000  000e096d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0024f3bb  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000a318  00000000  00000000  0024f400  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000070  00000000  00000000  00259718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000180 	.word	0x24000180
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801a210 	.word	0x0801a210

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000184 	.word	0x24000184
 80002dc:	0801a210 	.word	0x0801a210

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <USBD_MIDI_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
 80006e4:	460b      	mov	r3, r1
 80006e6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 80006e8:	2300      	movs	r3, #0
 80006ea:	73fb      	strb	r3, [r7, #15]
  
  USBD_LL_OpenEP(pdev,
 80006ec:	2340      	movs	r3, #64	@ 0x40
 80006ee:	2202      	movs	r2, #2
 80006f0:	2181      	movs	r1, #129	@ 0x81
 80006f2:	6878      	ldr	r0, [r7, #4]
 80006f4:	f003 fbad 	bl	8003e52 <USBD_LL_OpenEP>
                 MIDI_EPIN_ADDR,
                 USBD_EP_TYPE_BULK,
                 MIDI_EPIN_SIZE);  

  USBD_LL_OpenEP(pdev,
 80006f8:	2340      	movs	r3, #64	@ 0x40
 80006fa:	2202      	movs	r2, #2
 80006fc:	2101      	movs	r1, #1
 80006fe:	6878      	ldr	r0, [r7, #4]
 8000700:	f003 fba7 	bl	8003e52 <USBD_LL_OpenEP>
               MIDI_EPOUT_ADDR,
               USBD_EP_TYPE_BULK,
               MIDI_EPOUT_SIZE);
  
  USBD_LL_PrepareReceive(pdev, 
 8000704:	2340      	movs	r3, #64	@ 0x40
 8000706:	4a0f      	ldr	r2, [pc, #60]	@ (8000744 <USBD_MIDI_Init+0x68>)
 8000708:	2101      	movs	r1, #1
 800070a:	6878      	ldr	r0, [r7, #4]
 800070c:	f003 fc90 	bl	8004030 <USBD_LL_PrepareReceive>
               MIDI_EPOUT_ADDR,                                      
               usb_rx_buffer,
               MIDI_EPOUT_SIZE);    
  
  pdev->pClassData = USBD_malloc(sizeof (USBD_MIDI_HandleTypeDef));
 8000710:	2010      	movs	r0, #16
 8000712:	f003 fcaf 	bl	8004074 <USBD_static_malloc>
 8000716:	4602      	mov	r2, r0
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  
  if(pdev->pClassData == NULL)
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8000724:	2b00      	cmp	r3, #0
 8000726:	d102      	bne.n	800072e <USBD_MIDI_Init+0x52>
  {
    ret = 1; 
 8000728:	2301      	movs	r3, #1
 800072a:	73fb      	strb	r3, [r7, #15]
 800072c:	e004      	b.n	8000738 <USBD_MIDI_Init+0x5c>
  }
  else
  {
    ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8000734:	2200      	movs	r2, #0
 8000736:	731a      	strb	r2, [r3, #12]
  }
  return ret;
 8000738:	7bfb      	ldrb	r3, [r7, #15]
}
 800073a:	4618      	mov	r0, r3
 800073c:	3710      	adds	r7, #16
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	2400019c 	.word	0x2400019c

08000748 <USBD_MIDI_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	460b      	mov	r3, r1
 8000752:	70fb      	strb	r3, [r7, #3]
  /* Close MIDI EPs */
  USBD_LL_CloseEP(pdev, MIDI_EPIN_SIZE);
 8000754:	2140      	movs	r1, #64	@ 0x40
 8000756:	6878      	ldr	r0, [r7, #4]
 8000758:	f003 fba1 	bl	8003e9e <USBD_LL_CloseEP>
  
  /* FRee allocated memory */
  if(pdev->pClassData != NULL)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8000762:	2b00      	cmp	r3, #0
 8000764:	d009      	beq.n	800077a <USBD_MIDI_DeInit+0x32>
  {
    USBD_free(pdev->pClassData);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800076c:	4618      	mov	r0, r3
 800076e:	f003 fc8f 	bl	8004090 <USBD_static_free>
    pdev->pClassData = NULL;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	2200      	movs	r2, #0
 8000776:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  } 
  
  return USBD_OK;
 800077a:	2300      	movs	r3, #0
}
 800077c:	4618      	mov	r0, r3
 800077e:	3708      	adds	r7, #8
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}

08000784 <USBD_MIDI_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_MIDI_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b086      	sub	sp, #24
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
 800078c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0;
 800078e:	2300      	movs	r3, #0
 8000790:	82fb      	strh	r3, [r7, #22]
  uint8_t  *pbuf = NULL;
 8000792:	2300      	movs	r3, #0
 8000794:	613b      	str	r3, [r7, #16]
  USBD_MIDI_HandleTypeDef     *hmidi = pdev->pClassData;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800079c:	60fb      	str	r3, [r7, #12]
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d044      	beq.n	8000834 <USBD_MIDI_Setup+0xb0>
 80007aa:	2b20      	cmp	r3, #32
 80007ac:	d171      	bne.n	8000892 <USBD_MIDI_Setup+0x10e>
  {
  case USB_REQ_TYPE_CLASS :  
    switch (req->bRequest)
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	785b      	ldrb	r3, [r3, #1]
 80007b2:	3b02      	subs	r3, #2
 80007b4:	2b09      	cmp	r3, #9
 80007b6:	d836      	bhi.n	8000826 <USBD_MIDI_Setup+0xa2>
 80007b8:	a201      	add	r2, pc, #4	@ (adr r2, 80007c0 <USBD_MIDI_Setup+0x3c>)
 80007ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007be:	bf00      	nop
 80007c0:	08000817 	.word	0x08000817
 80007c4:	080007f7 	.word	0x080007f7
 80007c8:	08000827 	.word	0x08000827
 80007cc:	08000827 	.word	0x08000827
 80007d0:	08000827 	.word	0x08000827
 80007d4:	08000827 	.word	0x08000827
 80007d8:	08000827 	.word	0x08000827
 80007dc:	08000827 	.word	0x08000827
 80007e0:	08000805 	.word	0x08000805
 80007e4:	080007e9 	.word	0x080007e9
    {
      case MIDI_REQ_SET_PROTOCOL:
        hmidi->Protocol = (uint8_t)(req->wValue);
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	885b      	ldrh	r3, [r3, #2]
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	461a      	mov	r2, r3
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	601a      	str	r2, [r3, #0]
        break;
 80007f4:	e01d      	b.n	8000832 <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_GET_PROTOCOL:
        USBD_CtlSendData (pdev, 
                          (uint8_t *)&hmidi->Protocol,
 80007f6:	68fb      	ldr	r3, [r7, #12]
        USBD_CtlSendData (pdev, 
 80007f8:	2201      	movs	r2, #1
 80007fa:	4619      	mov	r1, r3
 80007fc:	6878      	ldr	r0, [r7, #4]
 80007fe:	f001 fb33 	bl	8001e68 <USBD_CtlSendData>
                          1);    
        break;
 8000802:	e016      	b.n	8000832 <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_SET_IDLE:
        hmidi->IdleState = (uint8_t)(req->wValue >> 8);
 8000804:	683b      	ldr	r3, [r7, #0]
 8000806:	885b      	ldrh	r3, [r3, #2]
 8000808:	0a1b      	lsrs	r3, r3, #8
 800080a:	b29b      	uxth	r3, r3
 800080c:	b2db      	uxtb	r3, r3
 800080e:	461a      	mov	r2, r3
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	605a      	str	r2, [r3, #4]
        break;
 8000814:	e00d      	b.n	8000832 <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_GET_IDLE:
        USBD_CtlSendData (pdev, 
                          (uint8_t *)&hmidi->IdleState,
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	3304      	adds	r3, #4
        USBD_CtlSendData (pdev, 
 800081a:	2201      	movs	r2, #1
 800081c:	4619      	mov	r1, r3
 800081e:	6878      	ldr	r0, [r7, #4]
 8000820:	f001 fb22 	bl	8001e68 <USBD_CtlSendData>
                          1);        
        break;      
 8000824:	e005      	b.n	8000832 <USBD_MIDI_Setup+0xae>
        
      default:
        USBD_CtlError (pdev, req);
 8000826:	6839      	ldr	r1, [r7, #0]
 8000828:	6878      	ldr	r0, [r7, #4]
 800082a:	f001 faa0 	bl	8001d6e <USBD_CtlError>
        return USBD_FAIL; 
 800082e:	2303      	movs	r3, #3
 8000830:	e030      	b.n	8000894 <USBD_MIDI_Setup+0x110>
    }
    break;
 8000832:	e02e      	b.n	8000892 <USBD_MIDI_Setup+0x10e>
    
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	785b      	ldrb	r3, [r3, #1]
 8000838:	2b0b      	cmp	r3, #11
 800083a:	d023      	beq.n	8000884 <USBD_MIDI_Setup+0x100>
 800083c:	2b0b      	cmp	r3, #11
 800083e:	dc28      	bgt.n	8000892 <USBD_MIDI_Setup+0x10e>
 8000840:	2b06      	cmp	r3, #6
 8000842:	d002      	beq.n	800084a <USBD_MIDI_Setup+0xc6>
 8000844:	2b0a      	cmp	r3, #10
 8000846:	d015      	beq.n	8000874 <USBD_MIDI_Setup+0xf0>
 8000848:	e023      	b.n	8000892 <USBD_MIDI_Setup+0x10e>
    {
      case USB_REQ_GET_DESCRIPTOR: 
        if( req->wValue >> 8 == MIDI_DESCRIPTOR_TYPE)
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	885b      	ldrh	r3, [r3, #2]
 800084e:	0a1b      	lsrs	r3, r3, #8
 8000850:	b29b      	uxth	r3, r3
 8000852:	2b21      	cmp	r3, #33	@ 0x21
 8000854:	d107      	bne.n	8000866 <USBD_MIDI_Setup+0xe2>
        {
          pbuf = USBD_MIDI_CfgDesc + USB_MIDI_CLASS_DESC_SHIFT;
 8000856:	4b11      	ldr	r3, [pc, #68]	@ (800089c <USBD_MIDI_Setup+0x118>)
 8000858:	613b      	str	r3, [r7, #16]
          len = MIN(USB_MIDI_DESC_SIZE , req->wLength);
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	88db      	ldrh	r3, [r3, #6]
 800085e:	2b07      	cmp	r3, #7
 8000860:	bf28      	it	cs
 8000862:	2307      	movcs	r3, #7
 8000864:	82fb      	strh	r3, [r7, #22]
        }
        
        USBD_CtlSendData (pdev, pbuf, len);
 8000866:	8afb      	ldrh	r3, [r7, #22]
 8000868:	461a      	mov	r2, r3
 800086a:	6939      	ldr	r1, [r7, #16]
 800086c:	6878      	ldr	r0, [r7, #4]
 800086e:	f001 fafb 	bl	8001e68 <USBD_CtlSendData>
        break;
 8000872:	e00e      	b.n	8000892 <USBD_MIDI_Setup+0x10e>
        
      case USB_REQ_GET_INTERFACE :
        USBD_CtlSendData (pdev,
                          (uint8_t *)&hmidi->AltSetting,
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	3308      	adds	r3, #8
        USBD_CtlSendData (pdev,
 8000878:	2201      	movs	r2, #1
 800087a:	4619      	mov	r1, r3
 800087c:	6878      	ldr	r0, [r7, #4]
 800087e:	f001 faf3 	bl	8001e68 <USBD_CtlSendData>
                          1);
        break;
 8000882:	e006      	b.n	8000892 <USBD_MIDI_Setup+0x10e>
        
      case USB_REQ_SET_INTERFACE :
        hmidi->AltSetting = (uint8_t)(req->wValue);
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	885b      	ldrh	r3, [r3, #2]
 8000888:	b2db      	uxtb	r3, r3
 800088a:	461a      	mov	r2, r3
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	609a      	str	r2, [r3, #8]
        break;
 8000890:	bf00      	nop
    }
  }
  return USBD_OK;
 8000892:	2300      	movs	r3, #0
}
 8000894:	4618      	mov	r0, r3
 8000896:	3718      	adds	r7, #24
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	2400004a 	.word	0x2400004a

080008a0 <USBD_MIDI_GetState>:
  *         Get MIDI State
  * @param  pdev: device instance
  * @retval usb state  (MIDI_IDLE, MIDI_BUSY)
  */
uint8_t USBD_MIDI_GetState(USBD_HandleTypeDef  *pdev)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  return ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80008ae:	7b1b      	ldrb	r3, [r3, #12]
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr

080008bc <USBD_MIDI_SendPackets>:
  * @retval status
  */
uint8_t USBD_MIDI_SendPackets(USBD_HandleTypeDef  *pdev, 
                                 uint8_t *data,
                                 uint16_t len)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b086      	sub	sp, #24
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	4613      	mov	r3, r2
 80008c8:	80fb      	strh	r3, [r7, #6]
  USBD_MIDI_HandleTypeDef *hmidi = pdev->pClassData;
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80008d0:	617b      	str	r3, [r7, #20]
  
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	2b03      	cmp	r3, #3
 80008dc:	d10c      	bne.n	80008f8 <USBD_MIDI_SendPackets+0x3c>
  {
    if(hmidi->state == MIDI_IDLE)
 80008de:	697b      	ldr	r3, [r7, #20]
 80008e0:	7b1b      	ldrb	r3, [r3, #12]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d108      	bne.n	80008f8 <USBD_MIDI_SendPackets+0x3c>
    {
      hmidi->state = MIDI_BUSY;
 80008e6:	697b      	ldr	r3, [r7, #20]
 80008e8:	2201      	movs	r2, #1
 80008ea:	731a      	strb	r2, [r3, #12]
      USBD_LL_Transmit(pdev, MIDI_EPIN_ADDR, data, len);
 80008ec:	88fb      	ldrh	r3, [r7, #6]
 80008ee:	68ba      	ldr	r2, [r7, #8]
 80008f0:	2181      	movs	r1, #129	@ 0x81
 80008f2:	68f8      	ldr	r0, [r7, #12]
 80008f4:	f003 fb7b 	bl	8003fee <USBD_LL_Transmit>
    }
  }
  return USBD_OK;
 80008f8:	2300      	movs	r3, #0
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3718      	adds	r7, #24
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
	...

08000904 <USBD_MIDI_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_MIDI_GetCfgDesc (uint16_t *length)
{
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_CfgDesc);
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	2253      	movs	r2, #83	@ 0x53
 8000910:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_CfgDesc;
 8000912:	4b03      	ldr	r3, [pc, #12]	@ (8000920 <USBD_MIDI_GetCfgDesc+0x1c>)
}
 8000914:	4618      	mov	r0, r3
 8000916:	370c      	adds	r7, #12
 8000918:	46bd      	mov	sp, r7
 800091a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091e:	4770      	bx	lr
 8000920:	24000038 	.word	0x24000038

08000924 <USBD_MIDI_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataIn (USBD_HandleTypeDef *pdev, 
                              uint8_t epnum)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
 800092c:	460b      	mov	r3, r1
 800092e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could 
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8000936:	2200      	movs	r2, #0
 8000938:	731a      	strb	r2, [r3, #12]

  USBD_MIDI_OnPacketsSent();
 800093a:	f017 f8c9 	bl	8017ad0 <USBD_MIDI_OnPacketsSent>

  return USBD_OK;
 800093e:	2300      	movs	r3, #0
}
 8000940:	4618      	mov	r0, r3
 8000942:	3708      	adds	r7, #8
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}

08000948 <USBD_MIDI_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
 8000950:	460b      	mov	r3, r1
 8000952:	70fb      	strb	r3, [r7, #3]
  uint8_t len;

  if (epnum != (MIDI_EPOUT_ADDR & 0x0F)) return USBD_FAIL;
 8000954:	78fb      	ldrb	r3, [r7, #3]
 8000956:	2b01      	cmp	r3, #1
 8000958:	d001      	beq.n	800095e <USBD_MIDI_DataOut+0x16>
 800095a:	2303      	movs	r3, #3
 800095c:	e015      	b.n	800098a <USBD_MIDI_DataOut+0x42>
  
  len = (uint8_t)HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, epnum);
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8000964:	78fa      	ldrb	r2, [r7, #3]
 8000966:	4611      	mov	r1, r2
 8000968:	4618      	mov	r0, r3
 800096a:	f00a faf4 	bl	800af56 <HAL_PCD_EP_GetRxCount>
 800096e:	4603      	mov	r3, r0
 8000970:	73fb      	strb	r3, [r7, #15]

  USBD_MIDI_OnPacketsReceived(usb_rx_buffer, len);
 8000972:	7bfb      	ldrb	r3, [r7, #15]
 8000974:	4619      	mov	r1, r3
 8000976:	4807      	ldr	r0, [pc, #28]	@ (8000994 <USBD_MIDI_DataOut+0x4c>)
 8000978:	f017 f89a 	bl	8017ab0 <USBD_MIDI_OnPacketsReceived>
  
  USBD_LL_PrepareReceive(pdev, MIDI_EPOUT_ADDR, usb_rx_buffer, MIDI_EPOUT_SIZE);  
 800097c:	2340      	movs	r3, #64	@ 0x40
 800097e:	4a05      	ldr	r2, [pc, #20]	@ (8000994 <USBD_MIDI_DataOut+0x4c>)
 8000980:	2101      	movs	r1, #1
 8000982:	6878      	ldr	r0, [r7, #4]
 8000984:	f003 fb54 	bl	8004030 <USBD_LL_PrepareReceive>
  
  return USBD_OK;
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	3710      	adds	r7, #16
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	2400019c 	.word	0x2400019c

08000998 <USBD_MIDI_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_MIDI_GetDeviceQualifierDesc (uint16_t *length)
{
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_DeviceQualifierDesc);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	220a      	movs	r2, #10
 80009a4:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_DeviceQualifierDesc;
 80009a6:	4b03      	ldr	r3, [pc, #12]	@ (80009b4 <USBD_MIDI_GetDeviceQualifierDesc+0x1c>)
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	370c      	adds	r7, #12
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr
 80009b4:	2400008c 	.word	0x2400008c

080009b8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b086      	sub	sp, #24
 80009bc:	af00      	add	r7, sp, #0
 80009be:	60f8      	str	r0, [r7, #12]
 80009c0:	60b9      	str	r1, [r7, #8]
 80009c2:	4613      	mov	r3, r2
 80009c4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80009c6:	68fb      	ldr	r3, [r7, #12]
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d101      	bne.n	80009d0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80009cc:	2303      	movs	r3, #3
 80009ce:	e01f      	b.n	8000a10 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	2200      	movs	r2, #0
 80009d4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	2200      	movs	r2, #0
 80009dc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	2200      	movs	r2, #0
 80009e4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80009e8:	68bb      	ldr	r3, [r7, #8]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d003      	beq.n	80009f6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	68ba      	ldr	r2, [r7, #8]
 80009f2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	2201      	movs	r2, #1
 80009fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	79fa      	ldrb	r2, [r7, #7]
 8000a02:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8000a04:	68f8      	ldr	r0, [r7, #12]
 8000a06:	f003 f9b9 	bl	8003d7c <USBD_LL_Init>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8000a0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a10:	4618      	mov	r0, r3
 8000a12:	3718      	adds	r7, #24
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}

08000a18 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b084      	sub	sp, #16
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8000a22:	2300      	movs	r3, #0
 8000a24:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8000a26:	683b      	ldr	r3, [r7, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d101      	bne.n	8000a30 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8000a2c:	2303      	movs	r3, #3
 8000a2e:	e025      	b.n	8000a7c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	683a      	ldr	r2, [r7, #0]
 8000a34:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	32ae      	adds	r2, #174	@ 0xae
 8000a42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d00f      	beq.n	8000a6c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	32ae      	adds	r2, #174	@ 0xae
 8000a56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a5c:	f107 020e 	add.w	r2, r7, #14
 8000a60:	4610      	mov	r0, r2
 8000a62:	4798      	blx	r3
 8000a64:	4602      	mov	r2, r0
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8000a72:	1c5a      	adds	r2, r3, #1
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8000a7a:	2300      	movs	r3, #0
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3710      	adds	r7, #16
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8000a8c:	6878      	ldr	r0, [r7, #4]
 8000a8e:	f003 f9c5 	bl	8003e1c <USBD_LL_Start>
 8000a92:	4603      	mov	r3, r0
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	3708      	adds	r7, #8
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bd80      	pop	{r7, pc}

08000a9c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b083      	sub	sp, #12
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8000aa4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr

08000ab2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	b084      	sub	sp, #16
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
 8000aba:	460b      	mov	r3, r1
 8000abc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d009      	beq.n	8000ae0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	78fa      	ldrb	r2, [r7, #3]
 8000ad6:	4611      	mov	r1, r2
 8000ad8:	6878      	ldr	r0, [r7, #4]
 8000ada:	4798      	blx	r3
 8000adc:	4603      	mov	r3, r0
 8000ade:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8000ae0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3710      	adds	r7, #16
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	b084      	sub	sp, #16
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	6078      	str	r0, [r7, #4]
 8000af2:	460b      	mov	r3, r1
 8000af4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8000af6:	2300      	movs	r3, #0
 8000af8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	78fa      	ldrb	r2, [r7, #3]
 8000b04:	4611      	mov	r1, r2
 8000b06:	6878      	ldr	r0, [r7, #4]
 8000b08:	4798      	blx	r3
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8000b10:	2303      	movs	r3, #3
 8000b12:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8000b14:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3710      	adds	r7, #16
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	b084      	sub	sp, #16
 8000b22:	af00      	add	r7, sp, #0
 8000b24:	6078      	str	r0, [r7, #4]
 8000b26:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000b2e:	6839      	ldr	r1, [r7, #0]
 8000b30:	4618      	mov	r0, r3
 8000b32:	f001 f8e2 	bl	8001cfa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2201      	movs	r2, #1
 8000b3a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8000b44:	461a      	mov	r2, r3
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8000b52:	f003 031f 	and.w	r3, r3, #31
 8000b56:	2b02      	cmp	r3, #2
 8000b58:	d01a      	beq.n	8000b90 <USBD_LL_SetupStage+0x72>
 8000b5a:	2b02      	cmp	r3, #2
 8000b5c:	d822      	bhi.n	8000ba4 <USBD_LL_SetupStage+0x86>
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d002      	beq.n	8000b68 <USBD_LL_SetupStage+0x4a>
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d00a      	beq.n	8000b7c <USBD_LL_SetupStage+0x5e>
 8000b66:	e01d      	b.n	8000ba4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000b6e:	4619      	mov	r1, r3
 8000b70:	6878      	ldr	r0, [r7, #4]
 8000b72:	f000 fb0f 	bl	8001194 <USBD_StdDevReq>
 8000b76:	4603      	mov	r3, r0
 8000b78:	73fb      	strb	r3, [r7, #15]
      break;
 8000b7a:	e020      	b.n	8000bbe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000b82:	4619      	mov	r1, r3
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f000 fb77 	bl	8001278 <USBD_StdItfReq>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	73fb      	strb	r3, [r7, #15]
      break;
 8000b8e:	e016      	b.n	8000bbe <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000b96:	4619      	mov	r1, r3
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	f000 fbd9 	bl	8001350 <USBD_StdEPReq>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	73fb      	strb	r3, [r7, #15]
      break;
 8000ba2:	e00c      	b.n	8000bbe <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8000baa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	6878      	ldr	r0, [r7, #4]
 8000bb4:	f003 f992 	bl	8003edc <USBD_LL_StallEP>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	73fb      	strb	r3, [r7, #15]
      break;
 8000bbc:	bf00      	nop
  }

  return ret;
 8000bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3710      	adds	r7, #16
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60f8      	str	r0, [r7, #12]
 8000bd0:	460b      	mov	r3, r1
 8000bd2:	607a      	str	r2, [r7, #4]
 8000bd4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8000bda:	7afb      	ldrb	r3, [r7, #11]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d16e      	bne.n	8000cbe <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8000be6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8000bee:	2b03      	cmp	r3, #3
 8000bf0:	f040 8098 	bne.w	8000d24 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	689a      	ldr	r2, [r3, #8]
 8000bf8:	693b      	ldr	r3, [r7, #16]
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	429a      	cmp	r2, r3
 8000bfe:	d913      	bls.n	8000c28 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	689a      	ldr	r2, [r3, #8]
 8000c04:	693b      	ldr	r3, [r7, #16]
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	1ad2      	subs	r2, r2, r3
 8000c0a:	693b      	ldr	r3, [r7, #16]
 8000c0c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8000c0e:	693b      	ldr	r3, [r7, #16]
 8000c10:	68da      	ldr	r2, [r3, #12]
 8000c12:	693b      	ldr	r3, [r7, #16]
 8000c14:	689b      	ldr	r3, [r3, #8]
 8000c16:	4293      	cmp	r3, r2
 8000c18:	bf28      	it	cs
 8000c1a:	4613      	movcs	r3, r2
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	6879      	ldr	r1, [r7, #4]
 8000c20:	68f8      	ldr	r0, [r7, #12]
 8000c22:	f001 f94d 	bl	8001ec0 <USBD_CtlContinueRx>
 8000c26:	e07d      	b.n	8000d24 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8000c2e:	f003 031f 	and.w	r3, r3, #31
 8000c32:	2b02      	cmp	r3, #2
 8000c34:	d014      	beq.n	8000c60 <USBD_LL_DataOutStage+0x98>
 8000c36:	2b02      	cmp	r3, #2
 8000c38:	d81d      	bhi.n	8000c76 <USBD_LL_DataOutStage+0xae>
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d002      	beq.n	8000c44 <USBD_LL_DataOutStage+0x7c>
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d003      	beq.n	8000c4a <USBD_LL_DataOutStage+0x82>
 8000c42:	e018      	b.n	8000c76 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8000c44:	2300      	movs	r3, #0
 8000c46:	75bb      	strb	r3, [r7, #22]
            break;
 8000c48:	e018      	b.n	8000c7c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	4619      	mov	r1, r3
 8000c54:	68f8      	ldr	r0, [r7, #12]
 8000c56:	f000 fa64 	bl	8001122 <USBD_CoreFindIF>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	75bb      	strb	r3, [r7, #22]
            break;
 8000c5e:	e00d      	b.n	8000c7c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	4619      	mov	r1, r3
 8000c6a:	68f8      	ldr	r0, [r7, #12]
 8000c6c:	f000 fa66 	bl	800113c <USBD_CoreFindEP>
 8000c70:	4603      	mov	r3, r0
 8000c72:	75bb      	strb	r3, [r7, #22]
            break;
 8000c74:	e002      	b.n	8000c7c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8000c76:	2300      	movs	r3, #0
 8000c78:	75bb      	strb	r3, [r7, #22]
            break;
 8000c7a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8000c7c:	7dbb      	ldrb	r3, [r7, #22]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d119      	bne.n	8000cb6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	2b03      	cmp	r3, #3
 8000c8c:	d113      	bne.n	8000cb6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8000c8e:	7dba      	ldrb	r2, [r7, #22]
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	32ae      	adds	r2, #174	@ 0xae
 8000c94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c98:	691b      	ldr	r3, [r3, #16]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d00b      	beq.n	8000cb6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8000c9e:	7dba      	ldrb	r2, [r7, #22]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8000ca6:	7dba      	ldrb	r2, [r7, #22]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	32ae      	adds	r2, #174	@ 0xae
 8000cac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cb0:	691b      	ldr	r3, [r3, #16]
 8000cb2:	68f8      	ldr	r0, [r7, #12]
 8000cb4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8000cb6:	68f8      	ldr	r0, [r7, #12]
 8000cb8:	f001 f913 	bl	8001ee2 <USBD_CtlSendStatus>
 8000cbc:	e032      	b.n	8000d24 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8000cbe:	7afb      	ldrb	r3, [r7, #11]
 8000cc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	68f8      	ldr	r0, [r7, #12]
 8000cca:	f000 fa37 	bl	800113c <USBD_CoreFindEP>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8000cd2:	7dbb      	ldrb	r3, [r7, #22]
 8000cd4:	2bff      	cmp	r3, #255	@ 0xff
 8000cd6:	d025      	beq.n	8000d24 <USBD_LL_DataOutStage+0x15c>
 8000cd8:	7dbb      	ldrb	r3, [r7, #22]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d122      	bne.n	8000d24 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	2b03      	cmp	r3, #3
 8000ce8:	d117      	bne.n	8000d1a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8000cea:	7dba      	ldrb	r2, [r7, #22]
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	32ae      	adds	r2, #174	@ 0xae
 8000cf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cf4:	699b      	ldr	r3, [r3, #24]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d00f      	beq.n	8000d1a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8000cfa:	7dba      	ldrb	r2, [r7, #22]
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8000d02:	7dba      	ldrb	r2, [r7, #22]
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	32ae      	adds	r2, #174	@ 0xae
 8000d08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d0c:	699b      	ldr	r3, [r3, #24]
 8000d0e:	7afa      	ldrb	r2, [r7, #11]
 8000d10:	4611      	mov	r1, r2
 8000d12:	68f8      	ldr	r0, [r7, #12]
 8000d14:	4798      	blx	r3
 8000d16:	4603      	mov	r3, r0
 8000d18:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8000d1a:	7dfb      	ldrb	r3, [r7, #23]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8000d20:	7dfb      	ldrb	r3, [r7, #23]
 8000d22:	e000      	b.n	8000d26 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8000d24:	2300      	movs	r3, #0
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	3718      	adds	r7, #24
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}

08000d2e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8000d2e:	b580      	push	{r7, lr}
 8000d30:	b086      	sub	sp, #24
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	60f8      	str	r0, [r7, #12]
 8000d36:	460b      	mov	r3, r1
 8000d38:	607a      	str	r2, [r7, #4]
 8000d3a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8000d3c:	7afb      	ldrb	r3, [r7, #11]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d16f      	bne.n	8000e22 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	3314      	adds	r3, #20
 8000d46:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8000d4e:	2b02      	cmp	r3, #2
 8000d50:	d15a      	bne.n	8000e08 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	689a      	ldr	r2, [r3, #8]
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	68db      	ldr	r3, [r3, #12]
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	d914      	bls.n	8000d88 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	689a      	ldr	r2, [r3, #8]
 8000d62:	693b      	ldr	r3, [r7, #16]
 8000d64:	68db      	ldr	r3, [r3, #12]
 8000d66:	1ad2      	subs	r2, r2, r3
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8000d6c:	693b      	ldr	r3, [r7, #16]
 8000d6e:	689b      	ldr	r3, [r3, #8]
 8000d70:	461a      	mov	r2, r3
 8000d72:	6879      	ldr	r1, [r7, #4]
 8000d74:	68f8      	ldr	r0, [r7, #12]
 8000d76:	f001 f892 	bl	8001e9e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2100      	movs	r1, #0
 8000d80:	68f8      	ldr	r0, [r7, #12]
 8000d82:	f003 f955 	bl	8004030 <USBD_LL_PrepareReceive>
 8000d86:	e03f      	b.n	8000e08 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8000d88:	693b      	ldr	r3, [r7, #16]
 8000d8a:	68da      	ldr	r2, [r3, #12]
 8000d8c:	693b      	ldr	r3, [r7, #16]
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	429a      	cmp	r2, r3
 8000d92:	d11c      	bne.n	8000dce <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8000d94:	693b      	ldr	r3, [r7, #16]
 8000d96:	685a      	ldr	r2, [r3, #4]
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d316      	bcc.n	8000dce <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8000da0:	693b      	ldr	r3, [r7, #16]
 8000da2:	685a      	ldr	r2, [r3, #4]
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8000daa:	429a      	cmp	r2, r3
 8000dac:	d20f      	bcs.n	8000dce <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2100      	movs	r1, #0
 8000db2:	68f8      	ldr	r0, [r7, #12]
 8000db4:	f001 f873 	bl	8001e9e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	2200      	movs	r2, #0
 8000dbc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	68f8      	ldr	r0, [r7, #12]
 8000dc8:	f003 f932 	bl	8004030 <USBD_LL_PrepareReceive>
 8000dcc:	e01c      	b.n	8000e08 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	2b03      	cmp	r3, #3
 8000dd8:	d10f      	bne.n	8000dfa <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000de0:	68db      	ldr	r3, [r3, #12]
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d009      	beq.n	8000dfa <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	2200      	movs	r2, #0
 8000dea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000df4:	68db      	ldr	r3, [r3, #12]
 8000df6:	68f8      	ldr	r0, [r7, #12]
 8000df8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8000dfa:	2180      	movs	r1, #128	@ 0x80
 8000dfc:	68f8      	ldr	r0, [r7, #12]
 8000dfe:	f003 f86d 	bl	8003edc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8000e02:	68f8      	ldr	r0, [r7, #12]
 8000e04:	f001 f880 	bl	8001f08 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d03a      	beq.n	8000e88 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8000e12:	68f8      	ldr	r0, [r7, #12]
 8000e14:	f7ff fe42 	bl	8000a9c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8000e20:	e032      	b.n	8000e88 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8000e22:	7afb      	ldrb	r3, [r7, #11]
 8000e24:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	68f8      	ldr	r0, [r7, #12]
 8000e2e:	f000 f985 	bl	800113c <USBD_CoreFindEP>
 8000e32:	4603      	mov	r3, r0
 8000e34:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8000e36:	7dfb      	ldrb	r3, [r7, #23]
 8000e38:	2bff      	cmp	r3, #255	@ 0xff
 8000e3a:	d025      	beq.n	8000e88 <USBD_LL_DataInStage+0x15a>
 8000e3c:	7dfb      	ldrb	r3, [r7, #23]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d122      	bne.n	8000e88 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	2b03      	cmp	r3, #3
 8000e4c:	d11c      	bne.n	8000e88 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8000e4e:	7dfa      	ldrb	r2, [r7, #23]
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	32ae      	adds	r2, #174	@ 0xae
 8000e54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e58:	695b      	ldr	r3, [r3, #20]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d014      	beq.n	8000e88 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8000e5e:	7dfa      	ldrb	r2, [r7, #23]
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8000e66:	7dfa      	ldrb	r2, [r7, #23]
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	32ae      	adds	r2, #174	@ 0xae
 8000e6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e70:	695b      	ldr	r3, [r3, #20]
 8000e72:	7afa      	ldrb	r2, [r7, #11]
 8000e74:	4611      	mov	r1, r2
 8000e76:	68f8      	ldr	r0, [r7, #12]
 8000e78:	4798      	blx	r3
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8000e7e:	7dbb      	ldrb	r3, [r7, #22]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d001      	beq.n	8000e88 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8000e84:	7dbb      	ldrb	r3, [r7, #22]
 8000e86:	e000      	b.n	8000e8a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8000e88:	2300      	movs	r3, #0
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3718      	adds	r7, #24
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b084      	sub	sp, #16
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d014      	beq.n	8000ef8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d00e      	beq.n	8000ef8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	687a      	ldr	r2, [r7, #4]
 8000ee4:	6852      	ldr	r2, [r2, #4]
 8000ee6:	b2d2      	uxtb	r2, r2
 8000ee8:	4611      	mov	r1, r2
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	4798      	blx	r3
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8000ef4:	2303      	movs	r3, #3
 8000ef6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8000ef8:	2340      	movs	r3, #64	@ 0x40
 8000efa:	2200      	movs	r2, #0
 8000efc:	2100      	movs	r1, #0
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f002 ffa7 	bl	8003e52 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2201      	movs	r2, #1
 8000f08:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2240      	movs	r2, #64	@ 0x40
 8000f10:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8000f14:	2340      	movs	r3, #64	@ 0x40
 8000f16:	2200      	movs	r2, #0
 8000f18:	2180      	movs	r1, #128	@ 0x80
 8000f1a:	6878      	ldr	r0, [r7, #4]
 8000f1c:	f002 ff99 	bl	8003e52 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2201      	movs	r2, #1
 8000f24:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2240      	movs	r2, #64	@ 0x40
 8000f2a:	621a      	str	r2, [r3, #32]

  return ret;
 8000f2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3710      	adds	r7, #16
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8000f36:	b480      	push	{r7}
 8000f38:	b083      	sub	sp, #12
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
 8000f3e:	460b      	mov	r3, r1
 8000f40:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	78fa      	ldrb	r2, [r7, #3]
 8000f46:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8000f48:	2300      	movs	r3, #0
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	370c      	adds	r7, #12
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr

08000f56 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8000f56:	b480      	push	{r7}
 8000f58:	b083      	sub	sp, #12
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	2b04      	cmp	r3, #4
 8000f68:	d006      	beq.n	8000f78 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2204      	movs	r2, #4
 8000f7c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b083      	sub	sp, #12
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	2b04      	cmp	r3, #4
 8000fa0:	d106      	bne.n	8000fb0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8000fa8:	b2da      	uxtb	r2, r3
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	370c      	adds	r7, #12
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr

08000fbe <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b082      	sub	sp, #8
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	2b03      	cmp	r3, #3
 8000fd0:	d110      	bne.n	8000ff4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d00b      	beq.n	8000ff4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000fe2:	69db      	ldr	r3, [r3, #28]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d005      	beq.n	8000ff4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000fee:	69db      	ldr	r3, [r3, #28]
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8000ff4:	2300      	movs	r3, #0
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b082      	sub	sp, #8
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
 8001006:	460b      	mov	r3, r1
 8001008:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	32ae      	adds	r2, #174	@ 0xae
 8001014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d101      	bne.n	8001020 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800101c:	2303      	movs	r3, #3
 800101e:	e01c      	b.n	800105a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001026:	b2db      	uxtb	r3, r3
 8001028:	2b03      	cmp	r3, #3
 800102a:	d115      	bne.n	8001058 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	32ae      	adds	r2, #174	@ 0xae
 8001036:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800103a:	6a1b      	ldr	r3, [r3, #32]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d00b      	beq.n	8001058 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	32ae      	adds	r2, #174	@ 0xae
 800104a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800104e:	6a1b      	ldr	r3, [r3, #32]
 8001050:	78fa      	ldrb	r2, [r7, #3]
 8001052:	4611      	mov	r1, r2
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8001058:	2300      	movs	r3, #0
}
 800105a:	4618      	mov	r0, r3
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b082      	sub	sp, #8
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
 800106a:	460b      	mov	r3, r1
 800106c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	32ae      	adds	r2, #174	@ 0xae
 8001078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d101      	bne.n	8001084 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8001080:	2303      	movs	r3, #3
 8001082:	e01c      	b.n	80010be <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800108a:	b2db      	uxtb	r3, r3
 800108c:	2b03      	cmp	r3, #3
 800108e:	d115      	bne.n	80010bc <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	32ae      	adds	r2, #174	@ 0xae
 800109a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800109e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d00b      	beq.n	80010bc <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	32ae      	adds	r2, #174	@ 0xae
 80010ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010b4:	78fa      	ldrb	r2, [r7, #3]
 80010b6:	4611      	mov	r1, r2
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80010bc:	2300      	movs	r3, #0
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80010c6:	b480      	push	{r7}
 80010c8:	b083      	sub	sp, #12
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80010ce:	2300      	movs	r3, #0
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80010e4:	2300      	movs	r3, #0
 80010e6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2201      	movs	r2, #1
 80010ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d00e      	beq.n	8001118 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	687a      	ldr	r2, [r7, #4]
 8001104:	6852      	ldr	r2, [r2, #4]
 8001106:	b2d2      	uxtb	r2, r2
 8001108:	4611      	mov	r1, r2
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	4798      	blx	r3
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8001114:	2303      	movs	r3, #3
 8001116:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8001118:	7bfb      	ldrb	r3, [r7, #15]
}
 800111a:	4618      	mov	r0, r3
 800111c:	3710      	adds	r7, #16
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8001122:	b480      	push	{r7}
 8001124:	b083      	sub	sp, #12
 8001126:	af00      	add	r7, sp, #0
 8001128:	6078      	str	r0, [r7, #4]
 800112a:	460b      	mov	r3, r1
 800112c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800112e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8001130:	4618      	mov	r0, r3
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr

0800113c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	460b      	mov	r3, r1
 8001146:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8001148:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800114a:	4618      	mov	r0, r3
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8001156:	b480      	push	{r7}
 8001158:	b087      	sub	sp, #28
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	3301      	adds	r3, #1
 800116c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8001174:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001178:	021b      	lsls	r3, r3, #8
 800117a:	b21a      	sxth	r2, r3
 800117c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001180:	4313      	orrs	r3, r2
 8001182:	b21b      	sxth	r3, r3
 8001184:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8001186:	89fb      	ldrh	r3, [r7, #14]
}
 8001188:	4618      	mov	r0, r3
 800118a:	371c      	adds	r7, #28
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800119e:	2300      	movs	r3, #0
 80011a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80011aa:	2b40      	cmp	r3, #64	@ 0x40
 80011ac:	d005      	beq.n	80011ba <USBD_StdDevReq+0x26>
 80011ae:	2b40      	cmp	r3, #64	@ 0x40
 80011b0:	d857      	bhi.n	8001262 <USBD_StdDevReq+0xce>
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d00f      	beq.n	80011d6 <USBD_StdDevReq+0x42>
 80011b6:	2b20      	cmp	r3, #32
 80011b8:	d153      	bne.n	8001262 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	32ae      	adds	r2, #174	@ 0xae
 80011c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	6839      	ldr	r1, [r7, #0]
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	4798      	blx	r3
 80011d0:	4603      	mov	r3, r0
 80011d2:	73fb      	strb	r3, [r7, #15]
      break;
 80011d4:	e04a      	b.n	800126c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	785b      	ldrb	r3, [r3, #1]
 80011da:	2b09      	cmp	r3, #9
 80011dc:	d83b      	bhi.n	8001256 <USBD_StdDevReq+0xc2>
 80011de:	a201      	add	r2, pc, #4	@ (adr r2, 80011e4 <USBD_StdDevReq+0x50>)
 80011e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011e4:	08001239 	.word	0x08001239
 80011e8:	0800124d 	.word	0x0800124d
 80011ec:	08001257 	.word	0x08001257
 80011f0:	08001243 	.word	0x08001243
 80011f4:	08001257 	.word	0x08001257
 80011f8:	08001217 	.word	0x08001217
 80011fc:	0800120d 	.word	0x0800120d
 8001200:	08001257 	.word	0x08001257
 8001204:	0800122f 	.word	0x0800122f
 8001208:	08001221 	.word	0x08001221
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800120c:	6839      	ldr	r1, [r7, #0]
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f000 fa3c 	bl	800168c <USBD_GetDescriptor>
          break;
 8001214:	e024      	b.n	8001260 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8001216:	6839      	ldr	r1, [r7, #0]
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f000 fbcb 	bl	80019b4 <USBD_SetAddress>
          break;
 800121e:	e01f      	b.n	8001260 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8001220:	6839      	ldr	r1, [r7, #0]
 8001222:	6878      	ldr	r0, [r7, #4]
 8001224:	f000 fc0a 	bl	8001a3c <USBD_SetConfig>
 8001228:	4603      	mov	r3, r0
 800122a:	73fb      	strb	r3, [r7, #15]
          break;
 800122c:	e018      	b.n	8001260 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800122e:	6839      	ldr	r1, [r7, #0]
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f000 fcad 	bl	8001b90 <USBD_GetConfig>
          break;
 8001236:	e013      	b.n	8001260 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8001238:	6839      	ldr	r1, [r7, #0]
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f000 fcde 	bl	8001bfc <USBD_GetStatus>
          break;
 8001240:	e00e      	b.n	8001260 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8001242:	6839      	ldr	r1, [r7, #0]
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f000 fd0d 	bl	8001c64 <USBD_SetFeature>
          break;
 800124a:	e009      	b.n	8001260 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800124c:	6839      	ldr	r1, [r7, #0]
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f000 fd31 	bl	8001cb6 <USBD_ClrFeature>
          break;
 8001254:	e004      	b.n	8001260 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8001256:	6839      	ldr	r1, [r7, #0]
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f000 fd88 	bl	8001d6e <USBD_CtlError>
          break;
 800125e:	bf00      	nop
      }
      break;
 8001260:	e004      	b.n	800126c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8001262:	6839      	ldr	r1, [r7, #0]
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f000 fd82 	bl	8001d6e <USBD_CtlError>
      break;
 800126a:	bf00      	nop
  }

  return ret;
 800126c:	7bfb      	ldrb	r3, [r7, #15]
}
 800126e:	4618      	mov	r0, r3
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop

08001278 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8001282:	2300      	movs	r3, #0
 8001284:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800128e:	2b40      	cmp	r3, #64	@ 0x40
 8001290:	d005      	beq.n	800129e <USBD_StdItfReq+0x26>
 8001292:	2b40      	cmp	r3, #64	@ 0x40
 8001294:	d852      	bhi.n	800133c <USBD_StdItfReq+0xc4>
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <USBD_StdItfReq+0x26>
 800129a:	2b20      	cmp	r3, #32
 800129c:	d14e      	bne.n	800133c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	3b01      	subs	r3, #1
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d840      	bhi.n	800132e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	889b      	ldrh	r3, [r3, #4]
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	2b01      	cmp	r3, #1
 80012b4:	d836      	bhi.n	8001324 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	889b      	ldrh	r3, [r3, #4]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	4619      	mov	r1, r3
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f7ff ff2f 	bl	8001122 <USBD_CoreFindIF>
 80012c4:	4603      	mov	r3, r0
 80012c6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80012c8:	7bbb      	ldrb	r3, [r7, #14]
 80012ca:	2bff      	cmp	r3, #255	@ 0xff
 80012cc:	d01d      	beq.n	800130a <USBD_StdItfReq+0x92>
 80012ce:	7bbb      	ldrb	r3, [r7, #14]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d11a      	bne.n	800130a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80012d4:	7bba      	ldrb	r2, [r7, #14]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	32ae      	adds	r2, #174	@ 0xae
 80012da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d00f      	beq.n	8001304 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80012e4:	7bba      	ldrb	r2, [r7, #14]
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80012ec:	7bba      	ldrb	r2, [r7, #14]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	32ae      	adds	r2, #174	@ 0xae
 80012f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	6839      	ldr	r1, [r7, #0]
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	4798      	blx	r3
 80012fe:	4603      	mov	r3, r0
 8001300:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8001302:	e004      	b.n	800130e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8001304:	2303      	movs	r3, #3
 8001306:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8001308:	e001      	b.n	800130e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800130a:	2303      	movs	r3, #3
 800130c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	88db      	ldrh	r3, [r3, #6]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d110      	bne.n	8001338 <USBD_StdItfReq+0xc0>
 8001316:	7bfb      	ldrb	r3, [r7, #15]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d10d      	bne.n	8001338 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f000 fde0 	bl	8001ee2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8001322:	e009      	b.n	8001338 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8001324:	6839      	ldr	r1, [r7, #0]
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	f000 fd21 	bl	8001d6e <USBD_CtlError>
          break;
 800132c:	e004      	b.n	8001338 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800132e:	6839      	ldr	r1, [r7, #0]
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f000 fd1c 	bl	8001d6e <USBD_CtlError>
          break;
 8001336:	e000      	b.n	800133a <USBD_StdItfReq+0xc2>
          break;
 8001338:	bf00      	nop
      }
      break;
 800133a:	e004      	b.n	8001346 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800133c:	6839      	ldr	r1, [r7, #0]
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f000 fd15 	bl	8001d6e <USBD_CtlError>
      break;
 8001344:	bf00      	nop
  }

  return ret;
 8001346:	7bfb      	ldrb	r3, [r7, #15]
}
 8001348:	4618      	mov	r0, r3
 800134a:	3710      	adds	r7, #16
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b084      	sub	sp, #16
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800135a:	2300      	movs	r3, #0
 800135c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	889b      	ldrh	r3, [r3, #4]
 8001362:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800136c:	2b40      	cmp	r3, #64	@ 0x40
 800136e:	d007      	beq.n	8001380 <USBD_StdEPReq+0x30>
 8001370:	2b40      	cmp	r3, #64	@ 0x40
 8001372:	f200 817f 	bhi.w	8001674 <USBD_StdEPReq+0x324>
 8001376:	2b00      	cmp	r3, #0
 8001378:	d02a      	beq.n	80013d0 <USBD_StdEPReq+0x80>
 800137a:	2b20      	cmp	r3, #32
 800137c:	f040 817a 	bne.w	8001674 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8001380:	7bbb      	ldrb	r3, [r7, #14]
 8001382:	4619      	mov	r1, r3
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f7ff fed9 	bl	800113c <USBD_CoreFindEP>
 800138a:	4603      	mov	r3, r0
 800138c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800138e:	7b7b      	ldrb	r3, [r7, #13]
 8001390:	2bff      	cmp	r3, #255	@ 0xff
 8001392:	f000 8174 	beq.w	800167e <USBD_StdEPReq+0x32e>
 8001396:	7b7b      	ldrb	r3, [r7, #13]
 8001398:	2b00      	cmp	r3, #0
 800139a:	f040 8170 	bne.w	800167e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800139e:	7b7a      	ldrb	r2, [r7, #13]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80013a6:	7b7a      	ldrb	r2, [r7, #13]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	32ae      	adds	r2, #174	@ 0xae
 80013ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	f000 8163 	beq.w	800167e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80013b8:	7b7a      	ldrb	r2, [r7, #13]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	32ae      	adds	r2, #174	@ 0xae
 80013be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	6839      	ldr	r1, [r7, #0]
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	4798      	blx	r3
 80013ca:	4603      	mov	r3, r0
 80013cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80013ce:	e156      	b.n	800167e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	785b      	ldrb	r3, [r3, #1]
 80013d4:	2b03      	cmp	r3, #3
 80013d6:	d008      	beq.n	80013ea <USBD_StdEPReq+0x9a>
 80013d8:	2b03      	cmp	r3, #3
 80013da:	f300 8145 	bgt.w	8001668 <USBD_StdEPReq+0x318>
 80013de:	2b00      	cmp	r3, #0
 80013e0:	f000 809b 	beq.w	800151a <USBD_StdEPReq+0x1ca>
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d03c      	beq.n	8001462 <USBD_StdEPReq+0x112>
 80013e8:	e13e      	b.n	8001668 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d002      	beq.n	80013fc <USBD_StdEPReq+0xac>
 80013f6:	2b03      	cmp	r3, #3
 80013f8:	d016      	beq.n	8001428 <USBD_StdEPReq+0xd8>
 80013fa:	e02c      	b.n	8001456 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80013fc:	7bbb      	ldrb	r3, [r7, #14]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d00d      	beq.n	800141e <USBD_StdEPReq+0xce>
 8001402:	7bbb      	ldrb	r3, [r7, #14]
 8001404:	2b80      	cmp	r3, #128	@ 0x80
 8001406:	d00a      	beq.n	800141e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8001408:	7bbb      	ldrb	r3, [r7, #14]
 800140a:	4619      	mov	r1, r3
 800140c:	6878      	ldr	r0, [r7, #4]
 800140e:	f002 fd65 	bl	8003edc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8001412:	2180      	movs	r1, #128	@ 0x80
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f002 fd61 	bl	8003edc <USBD_LL_StallEP>
 800141a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800141c:	e020      	b.n	8001460 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800141e:	6839      	ldr	r1, [r7, #0]
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f000 fca4 	bl	8001d6e <USBD_CtlError>
              break;
 8001426:	e01b      	b.n	8001460 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	885b      	ldrh	r3, [r3, #2]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d10e      	bne.n	800144e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8001430:	7bbb      	ldrb	r3, [r7, #14]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d00b      	beq.n	800144e <USBD_StdEPReq+0xfe>
 8001436:	7bbb      	ldrb	r3, [r7, #14]
 8001438:	2b80      	cmp	r3, #128	@ 0x80
 800143a:	d008      	beq.n	800144e <USBD_StdEPReq+0xfe>
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	88db      	ldrh	r3, [r3, #6]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d104      	bne.n	800144e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8001444:	7bbb      	ldrb	r3, [r7, #14]
 8001446:	4619      	mov	r1, r3
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f002 fd47 	bl	8003edc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f000 fd47 	bl	8001ee2 <USBD_CtlSendStatus>

              break;
 8001454:	e004      	b.n	8001460 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8001456:	6839      	ldr	r1, [r7, #0]
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f000 fc88 	bl	8001d6e <USBD_CtlError>
              break;
 800145e:	bf00      	nop
          }
          break;
 8001460:	e107      	b.n	8001672 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001468:	b2db      	uxtb	r3, r3
 800146a:	2b02      	cmp	r3, #2
 800146c:	d002      	beq.n	8001474 <USBD_StdEPReq+0x124>
 800146e:	2b03      	cmp	r3, #3
 8001470:	d016      	beq.n	80014a0 <USBD_StdEPReq+0x150>
 8001472:	e04b      	b.n	800150c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8001474:	7bbb      	ldrb	r3, [r7, #14]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d00d      	beq.n	8001496 <USBD_StdEPReq+0x146>
 800147a:	7bbb      	ldrb	r3, [r7, #14]
 800147c:	2b80      	cmp	r3, #128	@ 0x80
 800147e:	d00a      	beq.n	8001496 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8001480:	7bbb      	ldrb	r3, [r7, #14]
 8001482:	4619      	mov	r1, r3
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f002 fd29 	bl	8003edc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800148a:	2180      	movs	r1, #128	@ 0x80
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f002 fd25 	bl	8003edc <USBD_LL_StallEP>
 8001492:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8001494:	e040      	b.n	8001518 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8001496:	6839      	ldr	r1, [r7, #0]
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f000 fc68 	bl	8001d6e <USBD_CtlError>
              break;
 800149e:	e03b      	b.n	8001518 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	885b      	ldrh	r3, [r3, #2]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d136      	bne.n	8001516 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80014a8:	7bbb      	ldrb	r3, [r7, #14]
 80014aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d004      	beq.n	80014bc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80014b2:	7bbb      	ldrb	r3, [r7, #14]
 80014b4:	4619      	mov	r1, r3
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f002 fd2f 	bl	8003f1a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f000 fd10 	bl	8001ee2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80014c2:	7bbb      	ldrb	r3, [r7, #14]
 80014c4:	4619      	mov	r1, r3
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff fe38 	bl	800113c <USBD_CoreFindEP>
 80014cc:	4603      	mov	r3, r0
 80014ce:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80014d0:	7b7b      	ldrb	r3, [r7, #13]
 80014d2:	2bff      	cmp	r3, #255	@ 0xff
 80014d4:	d01f      	beq.n	8001516 <USBD_StdEPReq+0x1c6>
 80014d6:	7b7b      	ldrb	r3, [r7, #13]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d11c      	bne.n	8001516 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80014dc:	7b7a      	ldrb	r2, [r7, #13]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80014e4:	7b7a      	ldrb	r2, [r7, #13]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	32ae      	adds	r2, #174	@ 0xae
 80014ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d010      	beq.n	8001516 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80014f4:	7b7a      	ldrb	r2, [r7, #13]
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	32ae      	adds	r2, #174	@ 0xae
 80014fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	6839      	ldr	r1, [r7, #0]
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	4798      	blx	r3
 8001506:	4603      	mov	r3, r0
 8001508:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800150a:	e004      	b.n	8001516 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800150c:	6839      	ldr	r1, [r7, #0]
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f000 fc2d 	bl	8001d6e <USBD_CtlError>
              break;
 8001514:	e000      	b.n	8001518 <USBD_StdEPReq+0x1c8>
              break;
 8001516:	bf00      	nop
          }
          break;
 8001518:	e0ab      	b.n	8001672 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2b02      	cmp	r3, #2
 8001524:	d002      	beq.n	800152c <USBD_StdEPReq+0x1dc>
 8001526:	2b03      	cmp	r3, #3
 8001528:	d032      	beq.n	8001590 <USBD_StdEPReq+0x240>
 800152a:	e097      	b.n	800165c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800152c:	7bbb      	ldrb	r3, [r7, #14]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d007      	beq.n	8001542 <USBD_StdEPReq+0x1f2>
 8001532:	7bbb      	ldrb	r3, [r7, #14]
 8001534:	2b80      	cmp	r3, #128	@ 0x80
 8001536:	d004      	beq.n	8001542 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8001538:	6839      	ldr	r1, [r7, #0]
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f000 fc17 	bl	8001d6e <USBD_CtlError>
                break;
 8001540:	e091      	b.n	8001666 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8001542:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001546:	2b00      	cmp	r3, #0
 8001548:	da0b      	bge.n	8001562 <USBD_StdEPReq+0x212>
 800154a:	7bbb      	ldrb	r3, [r7, #14]
 800154c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001550:	4613      	mov	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	4413      	add	r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	3310      	adds	r3, #16
 800155a:	687a      	ldr	r2, [r7, #4]
 800155c:	4413      	add	r3, r2
 800155e:	3304      	adds	r3, #4
 8001560:	e00b      	b.n	800157a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8001562:	7bbb      	ldrb	r3, [r7, #14]
 8001564:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8001568:	4613      	mov	r3, r2
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	4413      	add	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	4413      	add	r3, r2
 8001578:	3304      	adds	r3, #4
 800157a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	2202      	movs	r2, #2
 8001586:	4619      	mov	r1, r3
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f000 fc6d 	bl	8001e68 <USBD_CtlSendData>
              break;
 800158e:	e06a      	b.n	8001666 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8001590:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001594:	2b00      	cmp	r3, #0
 8001596:	da11      	bge.n	80015bc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8001598:	7bbb      	ldrb	r3, [r7, #14]
 800159a:	f003 020f 	and.w	r2, r3, #15
 800159e:	6879      	ldr	r1, [r7, #4]
 80015a0:	4613      	mov	r3, r2
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	4413      	add	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	440b      	add	r3, r1
 80015aa:	3324      	adds	r3, #36	@ 0x24
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d117      	bne.n	80015e2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80015b2:	6839      	ldr	r1, [r7, #0]
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f000 fbda 	bl	8001d6e <USBD_CtlError>
                  break;
 80015ba:	e054      	b.n	8001666 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80015bc:	7bbb      	ldrb	r3, [r7, #14]
 80015be:	f003 020f 	and.w	r2, r3, #15
 80015c2:	6879      	ldr	r1, [r7, #4]
 80015c4:	4613      	mov	r3, r2
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	4413      	add	r3, r2
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	440b      	add	r3, r1
 80015ce:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80015d2:	881b      	ldrh	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d104      	bne.n	80015e2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80015d8:	6839      	ldr	r1, [r7, #0]
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f000 fbc7 	bl	8001d6e <USBD_CtlError>
                  break;
 80015e0:	e041      	b.n	8001666 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80015e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	da0b      	bge.n	8001602 <USBD_StdEPReq+0x2b2>
 80015ea:	7bbb      	ldrb	r3, [r7, #14]
 80015ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80015f0:	4613      	mov	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	4413      	add	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	3310      	adds	r3, #16
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	4413      	add	r3, r2
 80015fe:	3304      	adds	r3, #4
 8001600:	e00b      	b.n	800161a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8001602:	7bbb      	ldrb	r3, [r7, #14]
 8001604:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8001608:	4613      	mov	r3, r2
 800160a:	009b      	lsls	r3, r3, #2
 800160c:	4413      	add	r3, r2
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	4413      	add	r3, r2
 8001618:	3304      	adds	r3, #4
 800161a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800161c:	7bbb      	ldrb	r3, [r7, #14]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d002      	beq.n	8001628 <USBD_StdEPReq+0x2d8>
 8001622:	7bbb      	ldrb	r3, [r7, #14]
 8001624:	2b80      	cmp	r3, #128	@ 0x80
 8001626:	d103      	bne.n	8001630 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	2200      	movs	r2, #0
 800162c:	601a      	str	r2, [r3, #0]
 800162e:	e00e      	b.n	800164e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8001630:	7bbb      	ldrb	r3, [r7, #14]
 8001632:	4619      	mov	r1, r3
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f002 fc8f 	bl	8003f58 <USBD_LL_IsStallEP>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d003      	beq.n	8001648 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	2201      	movs	r2, #1
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	e002      	b.n	800164e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	2202      	movs	r2, #2
 8001652:	4619      	mov	r1, r3
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f000 fc07 	bl	8001e68 <USBD_CtlSendData>
              break;
 800165a:	e004      	b.n	8001666 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800165c:	6839      	ldr	r1, [r7, #0]
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f000 fb85 	bl	8001d6e <USBD_CtlError>
              break;
 8001664:	bf00      	nop
          }
          break;
 8001666:	e004      	b.n	8001672 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8001668:	6839      	ldr	r1, [r7, #0]
 800166a:	6878      	ldr	r0, [r7, #4]
 800166c:	f000 fb7f 	bl	8001d6e <USBD_CtlError>
          break;
 8001670:	bf00      	nop
      }
      break;
 8001672:	e005      	b.n	8001680 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8001674:	6839      	ldr	r1, [r7, #0]
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f000 fb79 	bl	8001d6e <USBD_CtlError>
      break;
 800167c:	e000      	b.n	8001680 <USBD_StdEPReq+0x330>
      break;
 800167e:	bf00      	nop
  }

  return ret;
 8001680:	7bfb      	ldrb	r3, [r7, #15]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3710      	adds	r7, #16
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
	...

0800168c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8001696:	2300      	movs	r3, #0
 8001698:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800169a:	2300      	movs	r3, #0
 800169c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800169e:	2300      	movs	r3, #0
 80016a0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	885b      	ldrh	r3, [r3, #2]
 80016a6:	0a1b      	lsrs	r3, r3, #8
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	3b01      	subs	r3, #1
 80016ac:	2b0e      	cmp	r3, #14
 80016ae:	f200 8152 	bhi.w	8001956 <USBD_GetDescriptor+0x2ca>
 80016b2:	a201      	add	r2, pc, #4	@ (adr r2, 80016b8 <USBD_GetDescriptor+0x2c>)
 80016b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b8:	08001729 	.word	0x08001729
 80016bc:	08001741 	.word	0x08001741
 80016c0:	08001781 	.word	0x08001781
 80016c4:	08001957 	.word	0x08001957
 80016c8:	08001957 	.word	0x08001957
 80016cc:	080018f7 	.word	0x080018f7
 80016d0:	08001923 	.word	0x08001923
 80016d4:	08001957 	.word	0x08001957
 80016d8:	08001957 	.word	0x08001957
 80016dc:	08001957 	.word	0x08001957
 80016e0:	08001957 	.word	0x08001957
 80016e4:	08001957 	.word	0x08001957
 80016e8:	08001957 	.word	0x08001957
 80016ec:	08001957 	.word	0x08001957
 80016f0:	080016f5 	.word	0x080016f5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80016fa:	69db      	ldr	r3, [r3, #28]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d00b      	beq.n	8001718 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001706:	69db      	ldr	r3, [r3, #28]
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	7c12      	ldrb	r2, [r2, #16]
 800170c:	f107 0108 	add.w	r1, r7, #8
 8001710:	4610      	mov	r0, r2
 8001712:	4798      	blx	r3
 8001714:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8001716:	e126      	b.n	8001966 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8001718:	6839      	ldr	r1, [r7, #0]
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f000 fb27 	bl	8001d6e <USBD_CtlError>
        err++;
 8001720:	7afb      	ldrb	r3, [r7, #11]
 8001722:	3301      	adds	r3, #1
 8001724:	72fb      	strb	r3, [r7, #11]
      break;
 8001726:	e11e      	b.n	8001966 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	7c12      	ldrb	r2, [r2, #16]
 8001734:	f107 0108 	add.w	r1, r7, #8
 8001738:	4610      	mov	r0, r2
 800173a:	4798      	blx	r3
 800173c:	60f8      	str	r0, [r7, #12]
      break;
 800173e:	e112      	b.n	8001966 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	7c1b      	ldrb	r3, [r3, #16]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d10d      	bne.n	8001764 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800174e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001750:	f107 0208 	add.w	r2, r7, #8
 8001754:	4610      	mov	r0, r2
 8001756:	4798      	blx	r3
 8001758:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	3301      	adds	r3, #1
 800175e:	2202      	movs	r2, #2
 8001760:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8001762:	e100      	b.n	8001966 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800176a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800176c:	f107 0208 	add.w	r2, r7, #8
 8001770:	4610      	mov	r0, r2
 8001772:	4798      	blx	r3
 8001774:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	3301      	adds	r3, #1
 800177a:	2202      	movs	r2, #2
 800177c:	701a      	strb	r2, [r3, #0]
      break;
 800177e:	e0f2      	b.n	8001966 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	885b      	ldrh	r3, [r3, #2]
 8001784:	b2db      	uxtb	r3, r3
 8001786:	2b05      	cmp	r3, #5
 8001788:	f200 80ac 	bhi.w	80018e4 <USBD_GetDescriptor+0x258>
 800178c:	a201      	add	r2, pc, #4	@ (adr r2, 8001794 <USBD_GetDescriptor+0x108>)
 800178e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001792:	bf00      	nop
 8001794:	080017ad 	.word	0x080017ad
 8001798:	080017e1 	.word	0x080017e1
 800179c:	08001815 	.word	0x08001815
 80017a0:	08001849 	.word	0x08001849
 80017a4:	0800187d 	.word	0x0800187d
 80017a8:	080018b1 	.word	0x080018b1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d00b      	beq.n	80017d0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	687a      	ldr	r2, [r7, #4]
 80017c2:	7c12      	ldrb	r2, [r2, #16]
 80017c4:	f107 0108 	add.w	r1, r7, #8
 80017c8:	4610      	mov	r0, r2
 80017ca:	4798      	blx	r3
 80017cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80017ce:	e091      	b.n	80018f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80017d0:	6839      	ldr	r1, [r7, #0]
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f000 facb 	bl	8001d6e <USBD_CtlError>
            err++;
 80017d8:	7afb      	ldrb	r3, [r7, #11]
 80017da:	3301      	adds	r3, #1
 80017dc:	72fb      	strb	r3, [r7, #11]
          break;
 80017de:	e089      	b.n	80018f4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d00b      	beq.n	8001804 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	7c12      	ldrb	r2, [r2, #16]
 80017f8:	f107 0108 	add.w	r1, r7, #8
 80017fc:	4610      	mov	r0, r2
 80017fe:	4798      	blx	r3
 8001800:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8001802:	e077      	b.n	80018f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8001804:	6839      	ldr	r1, [r7, #0]
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f000 fab1 	bl	8001d6e <USBD_CtlError>
            err++;
 800180c:	7afb      	ldrb	r3, [r7, #11]
 800180e:	3301      	adds	r3, #1
 8001810:	72fb      	strb	r3, [r7, #11]
          break;
 8001812:	e06f      	b.n	80018f4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d00b      	beq.n	8001838 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	687a      	ldr	r2, [r7, #4]
 800182a:	7c12      	ldrb	r2, [r2, #16]
 800182c:	f107 0108 	add.w	r1, r7, #8
 8001830:	4610      	mov	r0, r2
 8001832:	4798      	blx	r3
 8001834:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8001836:	e05d      	b.n	80018f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8001838:	6839      	ldr	r1, [r7, #0]
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f000 fa97 	bl	8001d6e <USBD_CtlError>
            err++;
 8001840:	7afb      	ldrb	r3, [r7, #11]
 8001842:	3301      	adds	r3, #1
 8001844:	72fb      	strb	r3, [r7, #11]
          break;
 8001846:	e055      	b.n	80018f4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800184e:	691b      	ldr	r3, [r3, #16]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d00b      	beq.n	800186c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800185a:	691b      	ldr	r3, [r3, #16]
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	7c12      	ldrb	r2, [r2, #16]
 8001860:	f107 0108 	add.w	r1, r7, #8
 8001864:	4610      	mov	r0, r2
 8001866:	4798      	blx	r3
 8001868:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800186a:	e043      	b.n	80018f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800186c:	6839      	ldr	r1, [r7, #0]
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f000 fa7d 	bl	8001d6e <USBD_CtlError>
            err++;
 8001874:	7afb      	ldrb	r3, [r7, #11]
 8001876:	3301      	adds	r3, #1
 8001878:	72fb      	strb	r3, [r7, #11]
          break;
 800187a:	e03b      	b.n	80018f4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001882:	695b      	ldr	r3, [r3, #20]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d00b      	beq.n	80018a0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800188e:	695b      	ldr	r3, [r3, #20]
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	7c12      	ldrb	r2, [r2, #16]
 8001894:	f107 0108 	add.w	r1, r7, #8
 8001898:	4610      	mov	r0, r2
 800189a:	4798      	blx	r3
 800189c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800189e:	e029      	b.n	80018f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80018a0:	6839      	ldr	r1, [r7, #0]
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f000 fa63 	bl	8001d6e <USBD_CtlError>
            err++;
 80018a8:	7afb      	ldrb	r3, [r7, #11]
 80018aa:	3301      	adds	r3, #1
 80018ac:	72fb      	strb	r3, [r7, #11]
          break;
 80018ae:	e021      	b.n	80018f4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d00b      	beq.n	80018d4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	687a      	ldr	r2, [r7, #4]
 80018c6:	7c12      	ldrb	r2, [r2, #16]
 80018c8:	f107 0108 	add.w	r1, r7, #8
 80018cc:	4610      	mov	r0, r2
 80018ce:	4798      	blx	r3
 80018d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80018d2:	e00f      	b.n	80018f4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80018d4:	6839      	ldr	r1, [r7, #0]
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f000 fa49 	bl	8001d6e <USBD_CtlError>
            err++;
 80018dc:	7afb      	ldrb	r3, [r7, #11]
 80018de:	3301      	adds	r3, #1
 80018e0:	72fb      	strb	r3, [r7, #11]
          break;
 80018e2:	e007      	b.n	80018f4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80018e4:	6839      	ldr	r1, [r7, #0]
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f000 fa41 	bl	8001d6e <USBD_CtlError>
          err++;
 80018ec:	7afb      	ldrb	r3, [r7, #11]
 80018ee:	3301      	adds	r3, #1
 80018f0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80018f2:	bf00      	nop
      }
      break;
 80018f4:	e037      	b.n	8001966 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	7c1b      	ldrb	r3, [r3, #16]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d109      	bne.n	8001912 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001906:	f107 0208 	add.w	r2, r7, #8
 800190a:	4610      	mov	r0, r2
 800190c:	4798      	blx	r3
 800190e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8001910:	e029      	b.n	8001966 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8001912:	6839      	ldr	r1, [r7, #0]
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f000 fa2a 	bl	8001d6e <USBD_CtlError>
        err++;
 800191a:	7afb      	ldrb	r3, [r7, #11]
 800191c:	3301      	adds	r3, #1
 800191e:	72fb      	strb	r3, [r7, #11]
      break;
 8001920:	e021      	b.n	8001966 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	7c1b      	ldrb	r3, [r3, #16]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d10d      	bne.n	8001946 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8001930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001932:	f107 0208 	add.w	r2, r7, #8
 8001936:	4610      	mov	r0, r2
 8001938:	4798      	blx	r3
 800193a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	3301      	adds	r3, #1
 8001940:	2207      	movs	r2, #7
 8001942:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8001944:	e00f      	b.n	8001966 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8001946:	6839      	ldr	r1, [r7, #0]
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f000 fa10 	bl	8001d6e <USBD_CtlError>
        err++;
 800194e:	7afb      	ldrb	r3, [r7, #11]
 8001950:	3301      	adds	r3, #1
 8001952:	72fb      	strb	r3, [r7, #11]
      break;
 8001954:	e007      	b.n	8001966 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8001956:	6839      	ldr	r1, [r7, #0]
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f000 fa08 	bl	8001d6e <USBD_CtlError>
      err++;
 800195e:	7afb      	ldrb	r3, [r7, #11]
 8001960:	3301      	adds	r3, #1
 8001962:	72fb      	strb	r3, [r7, #11]
      break;
 8001964:	bf00      	nop
  }

  if (err != 0U)
 8001966:	7afb      	ldrb	r3, [r7, #11]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d11e      	bne.n	80019aa <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	88db      	ldrh	r3, [r3, #6]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d016      	beq.n	80019a2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8001974:	893b      	ldrh	r3, [r7, #8]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d00e      	beq.n	8001998 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	88da      	ldrh	r2, [r3, #6]
 800197e:	893b      	ldrh	r3, [r7, #8]
 8001980:	4293      	cmp	r3, r2
 8001982:	bf28      	it	cs
 8001984:	4613      	movcs	r3, r2
 8001986:	b29b      	uxth	r3, r3
 8001988:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800198a:	893b      	ldrh	r3, [r7, #8]
 800198c:	461a      	mov	r2, r3
 800198e:	68f9      	ldr	r1, [r7, #12]
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f000 fa69 	bl	8001e68 <USBD_CtlSendData>
 8001996:	e009      	b.n	80019ac <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8001998:	6839      	ldr	r1, [r7, #0]
 800199a:	6878      	ldr	r0, [r7, #4]
 800199c:	f000 f9e7 	bl	8001d6e <USBD_CtlError>
 80019a0:	e004      	b.n	80019ac <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f000 fa9d 	bl	8001ee2 <USBD_CtlSendStatus>
 80019a8:	e000      	b.n	80019ac <USBD_GetDescriptor+0x320>
    return;
 80019aa:	bf00      	nop
  }
}
 80019ac:	3710      	adds	r7, #16
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop

080019b4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	889b      	ldrh	r3, [r3, #4]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d131      	bne.n	8001a2a <USBD_SetAddress+0x76>
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	88db      	ldrh	r3, [r3, #6]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d12d      	bne.n	8001a2a <USBD_SetAddress+0x76>
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	885b      	ldrh	r3, [r3, #2]
 80019d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80019d4:	d829      	bhi.n	8001a2a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	885b      	ldrh	r3, [r3, #2]
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80019e0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	2b03      	cmp	r3, #3
 80019ec:	d104      	bne.n	80019f8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80019ee:	6839      	ldr	r1, [r7, #0]
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f000 f9bc 	bl	8001d6e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80019f6:	e01d      	b.n	8001a34 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	7bfa      	ldrb	r2, [r7, #15]
 80019fc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8001a00:	7bfb      	ldrb	r3, [r7, #15]
 8001a02:	4619      	mov	r1, r3
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f002 fad3 	bl	8003fb0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f000 fa69 	bl	8001ee2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8001a10:	7bfb      	ldrb	r3, [r7, #15]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d004      	beq.n	8001a20 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2202      	movs	r2, #2
 8001a1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001a1e:	e009      	b.n	8001a34 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2201      	movs	r2, #1
 8001a24:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8001a28:	e004      	b.n	8001a34 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8001a2a:	6839      	ldr	r1, [r7, #0]
 8001a2c:	6878      	ldr	r0, [r7, #4]
 8001a2e:	f000 f99e 	bl	8001d6e <USBD_CtlError>
  }
}
 8001a32:	bf00      	nop
 8001a34:	bf00      	nop
 8001a36:	3710      	adds	r7, #16
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8001a46:	2300      	movs	r3, #0
 8001a48:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	885b      	ldrh	r3, [r3, #2]
 8001a4e:	b2da      	uxtb	r2, r3
 8001a50:	4b4e      	ldr	r3, [pc, #312]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001a52:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8001a54:	4b4d      	ldr	r3, [pc, #308]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d905      	bls.n	8001a68 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8001a5c:	6839      	ldr	r1, [r7, #0]
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	f000 f985 	bl	8001d6e <USBD_CtlError>
    return USBD_FAIL;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e08c      	b.n	8001b82 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	2b02      	cmp	r3, #2
 8001a72:	d002      	beq.n	8001a7a <USBD_SetConfig+0x3e>
 8001a74:	2b03      	cmp	r3, #3
 8001a76:	d029      	beq.n	8001acc <USBD_SetConfig+0x90>
 8001a78:	e075      	b.n	8001b66 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8001a7a:	4b44      	ldr	r3, [pc, #272]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d020      	beq.n	8001ac4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8001a82:	4b42      	ldr	r3, [pc, #264]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	461a      	mov	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8001a8c:	4b3f      	ldr	r3, [pc, #252]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	4619      	mov	r1, r3
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f7ff f80d 	bl	8000ab2 <USBD_SetClassConfig>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8001a9c:	7bfb      	ldrb	r3, [r7, #15]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d008      	beq.n	8001ab4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8001aa2:	6839      	ldr	r1, [r7, #0]
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f000 f962 	bl	8001d6e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	2202      	movs	r2, #2
 8001aae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8001ab2:	e065      	b.n	8001b80 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8001ab4:	6878      	ldr	r0, [r7, #4]
 8001ab6:	f000 fa14 	bl	8001ee2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2203      	movs	r2, #3
 8001abe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8001ac2:	e05d      	b.n	8001b80 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f000 fa0c 	bl	8001ee2 <USBD_CtlSendStatus>
      break;
 8001aca:	e059      	b.n	8001b80 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8001acc:	4b2f      	ldr	r3, [pc, #188]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d112      	bne.n	8001afa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2202      	movs	r2, #2
 8001ad8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8001adc:	4b2b      	ldr	r3, [pc, #172]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8001ae6:	4b29      	ldr	r3, [pc, #164]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	4619      	mov	r1, r3
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f7fe fffc 	bl	8000aea <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f000 f9f5 	bl	8001ee2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8001af8:	e042      	b.n	8001b80 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8001afa:	4b24      	ldr	r3, [pc, #144]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	461a      	mov	r2, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d02a      	beq.n	8001b5e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	b2db      	uxtb	r3, r3
 8001b0e:	4619      	mov	r1, r3
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f7fe ffea 	bl	8000aea <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8001b16:	4b1d      	ldr	r3, [pc, #116]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8001b20:	4b1a      	ldr	r3, [pc, #104]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	4619      	mov	r1, r3
 8001b26:	6878      	ldr	r0, [r7, #4]
 8001b28:	f7fe ffc3 	bl	8000ab2 <USBD_SetClassConfig>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8001b30:	7bfb      	ldrb	r3, [r7, #15]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d00f      	beq.n	8001b56 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8001b36:	6839      	ldr	r1, [r7, #0]
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f000 f918 	bl	8001d6e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	4619      	mov	r1, r3
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f7fe ffcf 	bl	8000aea <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2202      	movs	r2, #2
 8001b50:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8001b54:	e014      	b.n	8001b80 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f000 f9c3 	bl	8001ee2 <USBD_CtlSendStatus>
      break;
 8001b5c:	e010      	b.n	8001b80 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f000 f9bf 	bl	8001ee2 <USBD_CtlSendStatus>
      break;
 8001b64:	e00c      	b.n	8001b80 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8001b66:	6839      	ldr	r1, [r7, #0]
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f000 f900 	bl	8001d6e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8001b6e:	4b07      	ldr	r3, [pc, #28]	@ (8001b8c <USBD_SetConfig+0x150>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	4619      	mov	r1, r3
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f7fe ffb8 	bl	8000aea <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	73fb      	strb	r3, [r7, #15]
      break;
 8001b7e:	bf00      	nop
  }

  return ret;
 8001b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	3710      	adds	r7, #16
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	240001dc 	.word	0x240001dc

08001b90 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
 8001b98:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	88db      	ldrh	r3, [r3, #6]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d004      	beq.n	8001bac <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8001ba2:	6839      	ldr	r1, [r7, #0]
 8001ba4:	6878      	ldr	r0, [r7, #4]
 8001ba6:	f000 f8e2 	bl	8001d6e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8001baa:	e023      	b.n	8001bf4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001bb2:	b2db      	uxtb	r3, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	dc02      	bgt.n	8001bbe <USBD_GetConfig+0x2e>
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	dc03      	bgt.n	8001bc4 <USBD_GetConfig+0x34>
 8001bbc:	e015      	b.n	8001bea <USBD_GetConfig+0x5a>
 8001bbe:	2b03      	cmp	r3, #3
 8001bc0:	d00b      	beq.n	8001bda <USBD_GetConfig+0x4a>
 8001bc2:	e012      	b.n	8001bea <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	3308      	adds	r3, #8
 8001bce:	2201      	movs	r2, #1
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f000 f948 	bl	8001e68 <USBD_CtlSendData>
        break;
 8001bd8:	e00c      	b.n	8001bf4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	3304      	adds	r3, #4
 8001bde:	2201      	movs	r2, #1
 8001be0:	4619      	mov	r1, r3
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f000 f940 	bl	8001e68 <USBD_CtlSendData>
        break;
 8001be8:	e004      	b.n	8001bf4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8001bea:	6839      	ldr	r1, [r7, #0]
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f000 f8be 	bl	8001d6e <USBD_CtlError>
        break;
 8001bf2:	bf00      	nop
}
 8001bf4:	bf00      	nop
 8001bf6:	3708      	adds	r7, #8
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}

08001bfc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
 8001c04:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d81e      	bhi.n	8001c52 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	88db      	ldrh	r3, [r3, #6]
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d004      	beq.n	8001c26 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8001c1c:	6839      	ldr	r1, [r7, #0]
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f000 f8a5 	bl	8001d6e <USBD_CtlError>
        break;
 8001c24:	e01a      	b.n	8001c5c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2201      	movs	r2, #1
 8001c2a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d005      	beq.n	8001c42 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	68db      	ldr	r3, [r3, #12]
 8001c3a:	f043 0202 	orr.w	r2, r3, #2
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	330c      	adds	r3, #12
 8001c46:	2202      	movs	r2, #2
 8001c48:	4619      	mov	r1, r3
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f000 f90c 	bl	8001e68 <USBD_CtlSendData>
      break;
 8001c50:	e004      	b.n	8001c5c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8001c52:	6839      	ldr	r1, [r7, #0]
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f000 f88a 	bl	8001d6e <USBD_CtlError>
      break;
 8001c5a:	bf00      	nop
  }
}
 8001c5c:	bf00      	nop
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	885b      	ldrh	r3, [r3, #2]
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d107      	bne.n	8001c86 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2201      	movs	r2, #1
 8001c7a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f000 f92f 	bl	8001ee2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8001c84:	e013      	b.n	8001cae <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	885b      	ldrh	r3, [r3, #2]
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d10b      	bne.n	8001ca6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	889b      	ldrh	r3, [r3, #4]
 8001c92:	0a1b      	lsrs	r3, r3, #8
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	b2da      	uxtb	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f000 f91f 	bl	8001ee2 <USBD_CtlSendStatus>
}
 8001ca4:	e003      	b.n	8001cae <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8001ca6:	6839      	ldr	r1, [r7, #0]
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f000 f860 	bl	8001d6e <USBD_CtlError>
}
 8001cae:	bf00      	nop
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b082      	sub	sp, #8
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
 8001cbe:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	3b01      	subs	r3, #1
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d80b      	bhi.n	8001ce6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	885b      	ldrh	r3, [r3, #2]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d10c      	bne.n	8001cf0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2200      	movs	r2, #0
 8001cda:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f000 f8ff 	bl	8001ee2 <USBD_CtlSendStatus>
      }
      break;
 8001ce4:	e004      	b.n	8001cf0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8001ce6:	6839      	ldr	r1, [r7, #0]
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f000 f840 	bl	8001d6e <USBD_CtlError>
      break;
 8001cee:	e000      	b.n	8001cf2 <USBD_ClrFeature+0x3c>
      break;
 8001cf0:	bf00      	nop
  }
}
 8001cf2:	bf00      	nop
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}

08001cfa <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	b084      	sub	sp, #16
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
 8001d02:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	781a      	ldrb	r2, [r3, #0]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	3301      	adds	r3, #1
 8001d14:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	781a      	ldrb	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	3301      	adds	r3, #1
 8001d22:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8001d24:	68f8      	ldr	r0, [r7, #12]
 8001d26:	f7ff fa16 	bl	8001156 <SWAPBYTE>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	3301      	adds	r3, #1
 8001d36:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8001d3e:	68f8      	ldr	r0, [r7, #12]
 8001d40:	f7ff fa09 	bl	8001156 <SWAPBYTE>
 8001d44:	4603      	mov	r3, r0
 8001d46:	461a      	mov	r2, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	3301      	adds	r3, #1
 8001d56:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8001d58:	68f8      	ldr	r0, [r7, #12]
 8001d5a:	f7ff f9fc 	bl	8001156 <SWAPBYTE>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	461a      	mov	r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	80da      	strh	r2, [r3, #6]
}
 8001d66:	bf00      	nop
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}

08001d6e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b082      	sub	sp, #8
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
 8001d76:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8001d78:	2180      	movs	r1, #128	@ 0x80
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f002 f8ae 	bl	8003edc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8001d80:	2100      	movs	r1, #0
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f002 f8aa 	bl	8003edc <USBD_LL_StallEP>
}
 8001d88:	bf00      	nop
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}

08001d90 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	60b9      	str	r1, [r7, #8]
 8001d9a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d042      	beq.n	8001e2c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8001daa:	6938      	ldr	r0, [r7, #16]
 8001dac:	f000 f842 	bl	8001e34 <USBD_GetLen>
 8001db0:	4603      	mov	r3, r0
 8001db2:	3301      	adds	r3, #1
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001dba:	d808      	bhi.n	8001dce <USBD_GetString+0x3e>
 8001dbc:	6938      	ldr	r0, [r7, #16]
 8001dbe:	f000 f839 	bl	8001e34 <USBD_GetLen>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	b29a      	uxth	r2, r3
 8001dcc:	e001      	b.n	8001dd2 <USBD_GetString+0x42>
 8001dce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8001dd6:	7dfb      	ldrb	r3, [r7, #23]
 8001dd8:	68ba      	ldr	r2, [r7, #8]
 8001dda:	4413      	add	r3, r2
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	7812      	ldrb	r2, [r2, #0]
 8001de0:	701a      	strb	r2, [r3, #0]
  idx++;
 8001de2:	7dfb      	ldrb	r3, [r7, #23]
 8001de4:	3301      	adds	r3, #1
 8001de6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8001de8:	7dfb      	ldrb	r3, [r7, #23]
 8001dea:	68ba      	ldr	r2, [r7, #8]
 8001dec:	4413      	add	r3, r2
 8001dee:	2203      	movs	r2, #3
 8001df0:	701a      	strb	r2, [r3, #0]
  idx++;
 8001df2:	7dfb      	ldrb	r3, [r7, #23]
 8001df4:	3301      	adds	r3, #1
 8001df6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8001df8:	e013      	b.n	8001e22 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8001dfa:	7dfb      	ldrb	r3, [r7, #23]
 8001dfc:	68ba      	ldr	r2, [r7, #8]
 8001dfe:	4413      	add	r3, r2
 8001e00:	693a      	ldr	r2, [r7, #16]
 8001e02:	7812      	ldrb	r2, [r2, #0]
 8001e04:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	3301      	adds	r3, #1
 8001e0a:	613b      	str	r3, [r7, #16]
    idx++;
 8001e0c:	7dfb      	ldrb	r3, [r7, #23]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8001e12:	7dfb      	ldrb	r3, [r7, #23]
 8001e14:	68ba      	ldr	r2, [r7, #8]
 8001e16:	4413      	add	r3, r2
 8001e18:	2200      	movs	r2, #0
 8001e1a:	701a      	strb	r2, [r3, #0]
    idx++;
 8001e1c:	7dfb      	ldrb	r3, [r7, #23]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1e7      	bne.n	8001dfa <USBD_GetString+0x6a>
 8001e2a:	e000      	b.n	8001e2e <USBD_GetString+0x9e>
    return;
 8001e2c:	bf00      	nop
  }
}
 8001e2e:	3718      	adds	r7, #24
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8001e44:	e005      	b.n	8001e52 <USBD_GetLen+0x1e>
  {
    len++;
 8001e46:	7bfb      	ldrb	r3, [r7, #15]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	3301      	adds	r3, #1
 8001e50:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d1f5      	bne.n	8001e46 <USBD_GetLen+0x12>
  }

  return len;
 8001e5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2202      	movs	r2, #2
 8001e78:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	68ba      	ldr	r2, [r7, #8]
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	68f8      	ldr	r0, [r7, #12]
 8001e90:	f002 f8ad 	bl	8003fee <USBD_LL_Transmit>

  return USBD_OK;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b084      	sub	sp, #16
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	60f8      	str	r0, [r7, #12]
 8001ea6:	60b9      	str	r1, [r7, #8]
 8001ea8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	68ba      	ldr	r2, [r7, #8]
 8001eae:	2100      	movs	r1, #0
 8001eb0:	68f8      	ldr	r0, [r7, #12]
 8001eb2:	f002 f89c 	bl	8003fee <USBD_LL_Transmit>

  return USBD_OK;
 8001eb6:	2300      	movs	r3, #0
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3710      	adds	r7, #16
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	68ba      	ldr	r2, [r7, #8]
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	68f8      	ldr	r0, [r7, #12]
 8001ed4:	f002 f8ac 	bl	8004030 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}

08001ee2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8001ee2:	b580      	push	{r7, lr}
 8001ee4:	b082      	sub	sp, #8
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2204      	movs	r2, #4
 8001eee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f002 f878 	bl	8003fee <USBD_LL_Transmit>

  return USBD_OK;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3708      	adds	r7, #8
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2205      	movs	r2, #5
 8001f14:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8001f18:	2300      	movs	r3, #0
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f002 f886 	bl	8004030 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b084      	sub	sp, #16
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	60f8      	str	r0, [r7, #12]
 8001f36:	60b9      	str	r1, [r7, #8]
 8001f38:	4613      	mov	r3, r2
 8001f3a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d101      	bne.n	8001f46 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8001f42:	2302      	movs	r3, #2
 8001f44:	e029      	b.n	8001f9a <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	79fa      	ldrb	r2, [r7, #7]
 8001f4a:	f883 24a4 	strb.w	r2, [r3, #1188]	@ 0x4a4

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2200      	movs	r2, #0
 8001f52:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
  phost->ClassNumber = 0U;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	f8c3 2458 	str.w	r2, [r3, #1112]	@ 0x458

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8001f5e:	68f8      	ldr	r0, [r7, #12]
 8001f60:	f000 f81f 	bl	8001fa2 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d003      	beq.n	8001f92 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	68ba      	ldr	r2, [r7, #8]
 8001f8e:	f8c3 24ac 	str.w	r2, [r3, #1196]	@ 0x4ac

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8001f92:	68f8      	ldr	r0, [r7, #12]
 8001f94:	f002 fa8a 	bl	80044ac <USBH_LL_Init>

  return USBH_OK;
 8001f98:	2300      	movs	r3, #0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3710      	adds	r7, #16
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b084      	sub	sp, #16
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8001faa:	2300      	movs	r3, #0
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	e00a      	b.n	8001fc6 <DeInitStateMachine+0x24>
  {
    phost->Pipes[i] = 0U;
 8001fb0:	687a      	ldr	r2, [r7, #4]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	4413      	add	r3, r2
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2b0f      	cmp	r3, #15
 8001fca:	d9f1      	bls.n	8001fb0 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	e009      	b.n	8001fe6 <DeInitStateMachine+0x44>
  {
    phost->device.Data[i] = 0U;
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8001fdc:	2200      	movs	r2, #0
 8001fde:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001fec:	d3f1      	bcc.n	8001fd2 <DeInitStateMachine+0x30>
  }

  phost->gState = HOST_IDLE;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c

  phost->Control.state = CTRL_SETUP;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2201      	movs	r2, #1
 800200c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2240      	movs	r2, #64	@ 0x40
 8002012:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2200      	movs	r2, #0
 8002018:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2201      	movs	r2, #1
 8002026:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	331c      	adds	r3, #28
 800203e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002042:	2100      	movs	r1, #0
 8002044:	4618      	mov	r0, r3
 8002046:	f017 fc65 	bl	8019914 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8002050:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002054:	2100      	movs	r1, #0
 8002056:	4618      	mov	r0, r3
 8002058:	f017 fc5c 	bl	8019914 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8002062:	2212      	movs	r2, #18
 8002064:	2100      	movs	r1, #0
 8002066:	4618      	mov	r0, r3
 8002068:	f017 fc54 	bl	8019914 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8002072:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002076:	2100      	movs	r1, #0
 8002078:	4618      	mov	r0, r3
 800207a:	f017 fc4b 	bl	8019914 <memset>

  return USBH_OK;
 800207e:	2300      	movs	r3, #0
}
 8002080:	4618      	mov	r0, r3
 8002082:	3710      	adds	r7, #16
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8002092:	2300      	movs	r3, #0
 8002094:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d018      	beq.n	80020ce <USBH_RegisterClass+0x46>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 80020a2:	2b05      	cmp	r3, #5
 80020a4:	d810      	bhi.n	80020c8 <USBH_RegisterClass+0x40>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 80020ac:	1c59      	adds	r1, r3, #1
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	f8c2 1458 	str.w	r1, [r2, #1112]	@ 0x458
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	683a      	ldr	r2, [r7, #0]
 80020c0:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 80020c2:	2300      	movs	r3, #0
 80020c4:	73fb      	strb	r3, [r7, #15]
 80020c6:	e004      	b.n	80020d2 <USBH_RegisterClass+0x4a>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80020c8:	2302      	movs	r3, #2
 80020ca:	73fb      	strb	r3, [r7, #15]
 80020cc:	e001      	b.n	80020d2 <USBH_RegisterClass+0x4a>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80020ce:	2302      	movs	r3, #2
 80020d0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80020d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3714      	adds	r7, #20
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr

080020e0 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b085      	sub	sp, #20
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	460b      	mov	r3, r1
 80020ea:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80020ec:	2300      	movs	r3, #0
 80020ee:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80020f6:	78fa      	ldrb	r2, [r7, #3]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d204      	bcs.n	8002106 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	78fa      	ldrb	r2, [r7, #3]
 8002100:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8002104:	e001      	b.n	800210a <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8002106:	2302      	movs	r3, #2
 8002108:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800210a:	7bfb      	ldrb	r3, [r7, #15]
}
 800210c:	4618      	mov	r0, r3
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f002 fa05 	bl	8004530 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8002126:	2101      	movs	r1, #1
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f002 fb1e 	bl	800476a <USBH_LL_DriverVBUS>

  return USBH_OK;
 800212e:	2300      	movs	r3, #0
}
 8002130:	4618      	mov	r0, r3
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b088      	sub	sp, #32
 800213c:	af04      	add	r7, sp, #16
 800213e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8002140:	2302      	movs	r3, #2
 8002142:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8002144:	2300      	movs	r3, #0
 8002146:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800214e:	b2db      	uxtb	r3, r3
 8002150:	2b01      	cmp	r3, #1
 8002152:	d102      	bne.n	800215a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2203      	movs	r2, #3
 8002158:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b0b      	cmp	r3, #11
 8002162:	f200 81c0 	bhi.w	80024e6 <USBH_Process+0x3ae>
 8002166:	a201      	add	r2, pc, #4	@ (adr r2, 800216c <USBH_Process+0x34>)
 8002168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800216c:	0800219d 	.word	0x0800219d
 8002170:	080021cf 	.word	0x080021cf
 8002174:	08002239 	.word	0x08002239
 8002178:	08002481 	.word	0x08002481
 800217c:	080024e7 	.word	0x080024e7
 8002180:	080022d9 	.word	0x080022d9
 8002184:	08002427 	.word	0x08002427
 8002188:	0800230f 	.word	0x0800230f
 800218c:	0800232f 	.word	0x0800232f
 8002190:	0800234d 	.word	0x0800234d
 8002194:	08002391 	.word	0x08002391
 8002198:	08002469 	.word	0x08002469
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	f000 81a0 	beq.w	80024ea <USBH_Process+0x3b2>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2201      	movs	r2, #1
 80021ae:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80021b0:	20c8      	movs	r0, #200	@ 0xc8
 80021b2:	f002 fb1b 	bl	80047ec <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f002 fa17 	bl	80045ea <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f8c3 24a0 	str.w	r2, [r3, #1184]	@ 0x4a0

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80021cc:	e18d      	b.n	80024ea <USBH_Process+0x3b2>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d107      	bne.n	80021ea <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2202      	movs	r2, #2
 80021e6:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80021e8:	e18e      	b.n	8002508 <USBH_Process+0x3d0>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	@ 0x4a0
 80021f0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80021f4:	d914      	bls.n	8002220 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80021fc:	3301      	adds	r3, #1
 80021fe:	b2da      	uxtb	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800220c:	2b03      	cmp	r3, #3
 800220e:	d903      	bls.n	8002218 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	220d      	movs	r2, #13
 8002214:	701a      	strb	r2, [r3, #0]
      break;
 8002216:	e177      	b.n	8002508 <USBH_Process+0x3d0>
            phost->gState = HOST_IDLE;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	701a      	strb	r2, [r3, #0]
      break;
 800221e:	e173      	b.n	8002508 <USBH_Process+0x3d0>
          phost->Timeout += 10U;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	@ 0x4a0
 8002226:	f103 020a 	add.w	r2, r3, #10
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f8c3 24a0 	str.w	r2, [r3, #1184]	@ 0x4a0
          USBH_Delay(10U);
 8002230:	200a      	movs	r0, #10
 8002232:	f002 fadb 	bl	80047ec <USBH_Delay>
      break;
 8002236:	e167      	b.n	8002508 <USBH_Process+0x3d0>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 800223e:	2b00      	cmp	r3, #0
 8002240:	d005      	beq.n	800224e <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8002248:	2104      	movs	r1, #4
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800224e:	2064      	movs	r0, #100	@ 0x64
 8002250:	f002 facc 	bl	80047ec <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f002 f9a1 	bl	800459c <USBH_LL_GetSpeed>
 800225a:	4603      	mov	r3, r0
 800225c:	461a      	mov	r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2205      	movs	r2, #5
 8002268:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800226a:	2100      	movs	r1, #0
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f001 faa6 	bl	80037be <USBH_AllocPipe>
 8002272:	4603      	mov	r3, r0
 8002274:	461a      	mov	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800227a:	2180      	movs	r1, #128	@ 0x80
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f001 fa9e 	bl	80037be <USBH_AllocPipe>
 8002282:	4603      	mov	r3, r0
 8002284:	461a      	mov	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	7919      	ldrb	r1, [r3, #4]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800229a:	687a      	ldr	r2, [r7, #4]
 800229c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800229e:	9202      	str	r2, [sp, #8]
 80022a0:	2200      	movs	r2, #0
 80022a2:	9201      	str	r2, [sp, #4]
 80022a4:	9300      	str	r3, [sp, #0]
 80022a6:	4603      	mov	r3, r0
 80022a8:	2280      	movs	r2, #128	@ 0x80
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f001 fa58 	bl	8003760 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	7959      	ldrb	r1, [r3, #5]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80022c4:	9202      	str	r2, [sp, #8]
 80022c6:	2200      	movs	r2, #0
 80022c8:	9201      	str	r2, [sp, #4]
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	4603      	mov	r3, r0
 80022ce:	2200      	movs	r2, #0
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f001 fa45 	bl	8003760 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80022d6:	e117      	b.n	8002508 <USBH_Process+0x3d0>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f000 f91b 	bl	8002514 <USBH_HandleEnum>
 80022de:	4603      	mov	r3, r0
 80022e0:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80022e2:	7bbb      	ldrb	r3, [r7, #14]
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	f040 8101 	bne.w	80024ee <USBH_Process+0x3b6>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d103      	bne.n	8002306 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2208      	movs	r2, #8
 8002302:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8002304:	e0f3      	b.n	80024ee <USBH_Process+0x3b6>
          phost->gState = HOST_INPUT;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2207      	movs	r2, #7
 800230a:	701a      	strb	r2, [r3, #0]
      break;
 800230c:	e0ef      	b.n	80024ee <USBH_Process+0x3b6>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8002314:	2b00      	cmp	r3, #0
 8002316:	f000 80ec 	beq.w	80024f2 <USBH_Process+0x3ba>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 8002320:	2101      	movs	r1, #1
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2208      	movs	r2, #8
 800232a:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800232c:	e0e1      	b.n	80024f2 <USBH_Process+0x3ba>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8002334:	4619      	mov	r1, r3
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f000 fc43 	bl	8002bc2 <USBH_SetCfg>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	f040 80d9 	bne.w	80024f6 <USBH_Process+0x3be>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2209      	movs	r2, #9
 8002348:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800234a:	e0d4      	b.n	80024f6 <USBH_Process+0x3be>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8002352:	f003 0320 	and.w	r3, r3, #32
 8002356:	2b00      	cmp	r3, #0
 8002358:	d016      	beq.n	8002388 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800235a:	2101      	movs	r1, #1
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f000 fc53 	bl	8002c08 <USBH_SetFeature>
 8002362:	4603      	mov	r3, r0
 8002364:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8002366:	7bbb      	ldrb	r3, [r7, #14]
 8002368:	b2db      	uxtb	r3, r3
 800236a:	2b00      	cmp	r3, #0
 800236c:	d103      	bne.n	8002376 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	220a      	movs	r2, #10
 8002372:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8002374:	e0c1      	b.n	80024fa <USBH_Process+0x3c2>
        else if (status == USBH_NOT_SUPPORTED)
 8002376:	7bbb      	ldrb	r3, [r7, #14]
 8002378:	b2db      	uxtb	r3, r3
 800237a:	2b03      	cmp	r3, #3
 800237c:	f040 80bd 	bne.w	80024fa <USBH_Process+0x3c2>
          phost->gState = HOST_CHECK_CLASS;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	220a      	movs	r2, #10
 8002384:	701a      	strb	r2, [r3, #0]
      break;
 8002386:	e0b8      	b.n	80024fa <USBH_Process+0x3c2>
        phost->gState = HOST_CHECK_CLASS;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	220a      	movs	r2, #10
 800238c:	701a      	strb	r2, [r3, #0]
      break;
 800238e:	e0b4      	b.n	80024fa <USBH_Process+0x3c2>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f8d3 3458 	ldr.w	r3, [r3, #1112]	@ 0x458
 8002396:	2b00      	cmp	r3, #0
 8002398:	f000 80b1 	beq.w	80024fe <USBH_Process+0x3c6>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2200      	movs	r2, #0
 80023a0:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80023a4:	2300      	movs	r3, #0
 80023a6:	73fb      	strb	r3, [r7, #15]
 80023a8:	e01a      	b.n	80023e0 <USBH_Process+0x2a8>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	687a      	ldr	r2, [r7, #4]
 80023ae:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	4413      	add	r3, r2
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	791a      	ldrb	r2, [r3, #4]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80023c0:	429a      	cmp	r2, r3
 80023c2:	d10a      	bne.n	80023da <USBH_Process+0x2a2>
          {
            phost->pActiveClass = phost->pClass[idx];
 80023c4:	7bfb      	ldrb	r3, [r7, #15]
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	4413      	add	r3, r2
 80023d0:	685a      	ldr	r2, [r3, #4]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
            break;
 80023d8:	e005      	b.n	80023e6 <USBH_Process+0x2ae>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80023da:	7bfb      	ldrb	r3, [r7, #15]
 80023dc:	3301      	adds	r3, #1
 80023de:	73fb      	strb	r3, [r7, #15]
 80023e0:	7bfb      	ldrb	r3, [r7, #15]
 80023e2:	2b05      	cmp	r3, #5
 80023e4:	d9e1      	bls.n	80023aa <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d016      	beq.n	800241e <USBH_Process+0x2e6>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	4798      	blx	r3
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d109      	bne.n	8002416 <USBH_Process+0x2de>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2206      	movs	r2, #6
 8002406:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 800240e:	2103      	movs	r1, #3
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8002414:	e073      	b.n	80024fe <USBH_Process+0x3c6>
            phost->gState = HOST_ABORT_STATE;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	220d      	movs	r2, #13
 800241a:	701a      	strb	r2, [r3, #0]
      break;
 800241c:	e06f      	b.n	80024fe <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	220d      	movs	r2, #13
 8002422:	701a      	strb	r2, [r3, #0]
      break;
 8002424:	e06b      	b.n	80024fe <USBH_Process+0x3c6>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 800242c:	2b00      	cmp	r3, #0
 800242e:	d017      	beq.n	8002460 <USBH_Process+0x328>
      {
        status = phost->pActiveClass->Requests(phost);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8002436:	691b      	ldr	r3, [r3, #16]
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	4798      	blx	r3
 800243c:	4603      	mov	r3, r0
 800243e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8002440:	7bbb      	ldrb	r3, [r7, #14]
 8002442:	b2db      	uxtb	r3, r3
 8002444:	2b00      	cmp	r3, #0
 8002446:	d103      	bne.n	8002450 <USBH_Process+0x318>
        {
          phost->gState = HOST_CLASS;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	220b      	movs	r2, #11
 800244c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800244e:	e058      	b.n	8002502 <USBH_Process+0x3ca>
        else if (status == USBH_FAIL)
 8002450:	7bbb      	ldrb	r3, [r7, #14]
 8002452:	b2db      	uxtb	r3, r3
 8002454:	2b02      	cmp	r3, #2
 8002456:	d154      	bne.n	8002502 <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	220d      	movs	r2, #13
 800245c:	701a      	strb	r2, [r3, #0]
      break;
 800245e:	e050      	b.n	8002502 <USBH_Process+0x3ca>
        phost->gState = HOST_ABORT_STATE;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	220d      	movs	r2, #13
 8002464:	701a      	strb	r2, [r3, #0]
      break;
 8002466:	e04c      	b.n	8002502 <USBH_Process+0x3ca>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 800246e:	2b00      	cmp	r3, #0
 8002470:	d049      	beq.n	8002506 <USBH_Process+0x3ce>
      {
        phost->pActiveClass->BgndProcess(phost);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8002478:	695b      	ldr	r3, [r3, #20]
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	4798      	blx	r3
      }
      break;
 800247e:	e042      	b.n	8002506 <USBH_Process+0x3ce>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	f7ff fd8a 	bl	8001fa2 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8002494:	2b00      	cmp	r3, #0
 8002496:	d009      	beq.n	80024ac <USBH_Process+0x374>
      {
        phost->pActiveClass->DeInit(phost);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f8c3 2454 	str.w	r2, [r3, #1108]	@ 0x454
      }

      if (phost->pUser != NULL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d005      	beq.n	80024c2 <USBH_Process+0x38a>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 80024bc:	2105      	movs	r1, #5
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d107      	bne.n	80024de <USBH_Process+0x3a6>
      {
        phost->device.is_ReEnumerated = 0U;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f7ff fe1e 	bl	8002118 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80024dc:	e014      	b.n	8002508 <USBH_Process+0x3d0>
        (void)USBH_LL_Start(phost);
 80024de:	6878      	ldr	r0, [r7, #4]
 80024e0:	f002 f826 	bl	8004530 <USBH_LL_Start>
      break;
 80024e4:	e010      	b.n	8002508 <USBH_Process+0x3d0>

    case HOST_ABORT_STATE:
    default :
      break;
 80024e6:	bf00      	nop
 80024e8:	e00e      	b.n	8002508 <USBH_Process+0x3d0>
      break;
 80024ea:	bf00      	nop
 80024ec:	e00c      	b.n	8002508 <USBH_Process+0x3d0>
      break;
 80024ee:	bf00      	nop
 80024f0:	e00a      	b.n	8002508 <USBH_Process+0x3d0>
    break;
 80024f2:	bf00      	nop
 80024f4:	e008      	b.n	8002508 <USBH_Process+0x3d0>
      break;
 80024f6:	bf00      	nop
 80024f8:	e006      	b.n	8002508 <USBH_Process+0x3d0>
      break;
 80024fa:	bf00      	nop
 80024fc:	e004      	b.n	8002508 <USBH_Process+0x3d0>
      break;
 80024fe:	bf00      	nop
 8002500:	e002      	b.n	8002508 <USBH_Process+0x3d0>
      break;
 8002502:	bf00      	nop
 8002504:	e000      	b.n	8002508 <USBH_Process+0x3d0>
      break;
 8002506:	bf00      	nop
  }
  return USBH_OK;
 8002508:	2300      	movs	r3, #0
}
 800250a:	4618      	mov	r0, r3
 800250c:	3710      	adds	r7, #16
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop

08002514 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b088      	sub	sp, #32
 8002518:	af04      	add	r7, sp, #16
 800251a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800251c:	2301      	movs	r3, #1
 800251e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8002520:	2301      	movs	r3, #1
 8002522:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	785b      	ldrb	r3, [r3, #1]
 8002528:	2b07      	cmp	r3, #7
 800252a:	f200 81bd 	bhi.w	80028a8 <USBH_HandleEnum+0x394>
 800252e:	a201      	add	r2, pc, #4	@ (adr r2, 8002534 <USBH_HandleEnum+0x20>)
 8002530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002534:	08002555 	.word	0x08002555
 8002538:	0800260f 	.word	0x0800260f
 800253c:	08002679 	.word	0x08002679
 8002540:	08002703 	.word	0x08002703
 8002544:	0800276d 	.word	0x0800276d
 8002548:	080027dd 	.word	0x080027dd
 800254c:	08002823 	.word	0x08002823
 8002550:	08002869 	.word	0x08002869
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8002554:	2108      	movs	r1, #8
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f000 fa50 	bl	80029fc <USBH_Get_DevDesc>
 800255c:	4603      	mov	r3, r0
 800255e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8002560:	7bbb      	ldrb	r3, [r7, #14]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d12e      	bne.n	80025c4 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	7919      	ldrb	r1, [r3, #4]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800258a:	9202      	str	r2, [sp, #8]
 800258c:	2200      	movs	r2, #0
 800258e:	9201      	str	r2, [sp, #4]
 8002590:	9300      	str	r3, [sp, #0]
 8002592:	4603      	mov	r3, r0
 8002594:	2280      	movs	r2, #128	@ 0x80
 8002596:	6878      	ldr	r0, [r7, #4]
 8002598:	f001 f8e2 	bl	8003760 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	7959      	ldrb	r1, [r3, #5]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80025ac:	687a      	ldr	r2, [r7, #4]
 80025ae:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80025b0:	9202      	str	r2, [sp, #8]
 80025b2:	2200      	movs	r2, #0
 80025b4:	9201      	str	r2, [sp, #4]
 80025b6:	9300      	str	r3, [sp, #0]
 80025b8:	4603      	mov	r3, r0
 80025ba:	2200      	movs	r2, #0
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f001 f8cf 	bl	8003760 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80025c2:	e173      	b.n	80028ac <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80025c4:	7bbb      	ldrb	r3, [r7, #14]
 80025c6:	2b03      	cmp	r3, #3
 80025c8:	f040 8170 	bne.w	80028ac <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80025d2:	3301      	adds	r3, #1
 80025d4:	b2da      	uxtb	r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80025e2:	2b03      	cmp	r3, #3
 80025e4:	d903      	bls.n	80025ee <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	220d      	movs	r2, #13
 80025ea:	701a      	strb	r2, [r3, #0]
      break;
 80025ec:	e15e      	b.n	80028ac <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	795b      	ldrb	r3, [r3, #5]
 80025f2:	4619      	mov	r1, r3
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f001 f904 	bl	8003802 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	791b      	ldrb	r3, [r3, #4]
 80025fe:	4619      	mov	r1, r3
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f001 f8fe 	bl	8003802 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2200      	movs	r2, #0
 800260a:	701a      	strb	r2, [r3, #0]
      break;
 800260c:	e14e      	b.n	80028ac <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800260e:	2112      	movs	r1, #18
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f000 f9f3 	bl	80029fc <USBH_Get_DevDesc>
 8002616:	4603      	mov	r3, r0
 8002618:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800261a:	7bbb      	ldrb	r3, [r7, #14]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d103      	bne.n	8002628 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2202      	movs	r2, #2
 8002624:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8002626:	e143      	b.n	80028b0 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8002628:	7bbb      	ldrb	r3, [r7, #14]
 800262a:	2b03      	cmp	r3, #3
 800262c:	f040 8140 	bne.w	80028b0 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8002636:	3301      	adds	r3, #1
 8002638:	b2da      	uxtb	r2, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8002646:	2b03      	cmp	r3, #3
 8002648:	d903      	bls.n	8002652 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	220d      	movs	r2, #13
 800264e:	701a      	strb	r2, [r3, #0]
      break;
 8002650:	e12e      	b.n	80028b0 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	795b      	ldrb	r3, [r3, #5]
 8002656:	4619      	mov	r1, r3
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f001 f8d2 	bl	8003802 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	791b      	ldrb	r3, [r3, #4]
 8002662:	4619      	mov	r1, r3
 8002664:	6878      	ldr	r0, [r7, #4]
 8002666:	f001 f8cc 	bl	8003802 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	701a      	strb	r2, [r3, #0]
      break;
 8002676:	e11b      	b.n	80028b0 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8002678:	2101      	movs	r1, #1
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 fa7d 	bl	8002b7a <USBH_SetAddress>
 8002680:	4603      	mov	r3, r0
 8002682:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8002684:	7bbb      	ldrb	r3, [r7, #14]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d130      	bne.n	80026ec <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800268a:	2002      	movs	r0, #2
 800268c:	f002 f8ae 	bl	80047ec <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2201      	movs	r2, #1
 8002694:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2203      	movs	r2, #3
 800269c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	7919      	ldrb	r1, [r3, #4]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80026b2:	9202      	str	r2, [sp, #8]
 80026b4:	2200      	movs	r2, #0
 80026b6:	9201      	str	r2, [sp, #4]
 80026b8:	9300      	str	r3, [sp, #0]
 80026ba:	4603      	mov	r3, r0
 80026bc:	2280      	movs	r2, #128	@ 0x80
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f001 f84e 	bl	8003760 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	7959      	ldrb	r1, [r3, #5]
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80026d8:	9202      	str	r2, [sp, #8]
 80026da:	2200      	movs	r2, #0
 80026dc:	9201      	str	r2, [sp, #4]
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	4603      	mov	r3, r0
 80026e2:	2200      	movs	r2, #0
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f001 f83b 	bl	8003760 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80026ea:	e0e3      	b.n	80028b4 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80026ec:	7bbb      	ldrb	r3, [r7, #14]
 80026ee:	2b03      	cmp	r3, #3
 80026f0:	f040 80e0 	bne.w	80028b4 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	220d      	movs	r2, #13
 80026f8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	705a      	strb	r2, [r3, #1]
      break;
 8002700:	e0d8      	b.n	80028b4 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8002702:	2109      	movs	r1, #9
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f000 f9a5 	bl	8002a54 <USBH_Get_CfgDesc>
 800270a:	4603      	mov	r3, r0
 800270c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800270e:	7bbb      	ldrb	r3, [r7, #14]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d103      	bne.n	800271c <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2204      	movs	r2, #4
 8002718:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800271a:	e0cd      	b.n	80028b8 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800271c:	7bbb      	ldrb	r3, [r7, #14]
 800271e:	2b03      	cmp	r3, #3
 8002720:	f040 80ca 	bne.w	80028b8 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800272a:	3301      	adds	r3, #1
 800272c:	b2da      	uxtb	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800273a:	2b03      	cmp	r3, #3
 800273c:	d903      	bls.n	8002746 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	220d      	movs	r2, #13
 8002742:	701a      	strb	r2, [r3, #0]
      break;
 8002744:	e0b8      	b.n	80028b8 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	795b      	ldrb	r3, [r3, #5]
 800274a:	4619      	mov	r1, r3
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f001 f858 	bl	8003802 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	791b      	ldrb	r3, [r3, #4]
 8002756:	4619      	mov	r1, r3
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f001 f852 	bl	8003802 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2200      	movs	r2, #0
 8002768:	701a      	strb	r2, [r3, #0]
      break;
 800276a:	e0a5      	b.n	80028b8 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8002772:	4619      	mov	r1, r3
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 f96d 	bl	8002a54 <USBH_Get_CfgDesc>
 800277a:	4603      	mov	r3, r0
 800277c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800277e:	7bbb      	ldrb	r3, [r7, #14]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d103      	bne.n	800278c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2205      	movs	r2, #5
 8002788:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800278a:	e097      	b.n	80028bc <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800278c:	7bbb      	ldrb	r3, [r7, #14]
 800278e:	2b03      	cmp	r3, #3
 8002790:	f040 8094 	bne.w	80028bc <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800279a:	3301      	adds	r3, #1
 800279c:	b2da      	uxtb	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80027aa:	2b03      	cmp	r3, #3
 80027ac:	d903      	bls.n	80027b6 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	220d      	movs	r2, #13
 80027b2:	701a      	strb	r2, [r3, #0]
      break;
 80027b4:	e082      	b.n	80028bc <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	795b      	ldrb	r3, [r3, #5]
 80027ba:	4619      	mov	r1, r3
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f001 f820 	bl	8003802 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	791b      	ldrb	r3, [r3, #4]
 80027c6:	4619      	mov	r1, r3
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	f001 f81a 	bl	8003802 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	701a      	strb	r2, [r3, #0]
      break;
 80027da:	e06f      	b.n	80028bc <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d019      	beq.n	800281a <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80027f2:	23ff      	movs	r3, #255	@ 0xff
 80027f4:	6878      	ldr	r0, [r7, #4]
 80027f6:	f000 f957 	bl	8002aa8 <USBH_Get_StringDesc>
 80027fa:	4603      	mov	r3, r0
 80027fc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80027fe:	7bbb      	ldrb	r3, [r7, #14]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d103      	bne.n	800280c <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2206      	movs	r2, #6
 8002808:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800280a:	e059      	b.n	80028c0 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800280c:	7bbb      	ldrb	r3, [r7, #14]
 800280e:	2b03      	cmp	r3, #3
 8002810:	d156      	bne.n	80028c0 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2206      	movs	r2, #6
 8002816:	705a      	strb	r2, [r3, #1]
      break;
 8002818:	e052      	b.n	80028c0 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2206      	movs	r2, #6
 800281e:	705a      	strb	r2, [r3, #1]
      break;
 8002820:	e04e      	b.n	80028c0 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8002828:	2b00      	cmp	r3, #0
 800282a:	d019      	beq.n	8002860 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8002838:	23ff      	movs	r3, #255	@ 0xff
 800283a:	6878      	ldr	r0, [r7, #4]
 800283c:	f000 f934 	bl	8002aa8 <USBH_Get_StringDesc>
 8002840:	4603      	mov	r3, r0
 8002842:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8002844:	7bbb      	ldrb	r3, [r7, #14]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d103      	bne.n	8002852 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2207      	movs	r2, #7
 800284e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8002850:	e038      	b.n	80028c4 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8002852:	7bbb      	ldrb	r3, [r7, #14]
 8002854:	2b03      	cmp	r3, #3
 8002856:	d135      	bne.n	80028c4 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2207      	movs	r2, #7
 800285c:	705a      	strb	r2, [r3, #1]
      break;
 800285e:	e031      	b.n	80028c4 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2207      	movs	r2, #7
 8002864:	705a      	strb	r2, [r3, #1]
      break;
 8002866:	e02d      	b.n	80028c4 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800286e:	2b00      	cmp	r3, #0
 8002870:	d017      	beq.n	80028a2 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800287e:	23ff      	movs	r3, #255	@ 0xff
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	f000 f911 	bl	8002aa8 <USBH_Get_StringDesc>
 8002886:	4603      	mov	r3, r0
 8002888:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800288a:	7bbb      	ldrb	r3, [r7, #14]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d102      	bne.n	8002896 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8002890:	2300      	movs	r3, #0
 8002892:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8002894:	e018      	b.n	80028c8 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8002896:	7bbb      	ldrb	r3, [r7, #14]
 8002898:	2b03      	cmp	r3, #3
 800289a:	d115      	bne.n	80028c8 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800289c:	2300      	movs	r3, #0
 800289e:	73fb      	strb	r3, [r7, #15]
      break;
 80028a0:	e012      	b.n	80028c8 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80028a2:	2300      	movs	r3, #0
 80028a4:	73fb      	strb	r3, [r7, #15]
      break;
 80028a6:	e00f      	b.n	80028c8 <USBH_HandleEnum+0x3b4>

    default:
      break;
 80028a8:	bf00      	nop
 80028aa:	e00e      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028ac:	bf00      	nop
 80028ae:	e00c      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028b0:	bf00      	nop
 80028b2:	e00a      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028b4:	bf00      	nop
 80028b6:	e008      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028b8:	bf00      	nop
 80028ba:	e006      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028bc:	bf00      	nop
 80028be:	e004      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028c0:	bf00      	nop
 80028c2:	e002      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028c4:	bf00      	nop
 80028c6:	e000      	b.n	80028ca <USBH_HandleEnum+0x3b6>
      break;
 80028c8:	bf00      	nop
  }
  return Status;
 80028ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	683a      	ldr	r2, [r7, #0]
 80028e2:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
}
 80028e6:	bf00      	nop
 80028e8:	370c      	adds	r7, #12
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr

080028f2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b082      	sub	sp, #8
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8002900:	1c5a      	adds	r2, r3, #1
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f8c3 249c 	str.w	r2, [r3, #1180]	@ 0x49c
  USBH_HandleSof(phost);
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	f000 f804 	bl	8002916 <USBH_HandleSof>
}
 800290e:	bf00      	nop
 8002910:	3708      	adds	r7, #8
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}

08002916 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	b082      	sub	sp, #8
 800291a:	af00      	add	r7, sp, #0
 800291c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	b2db      	uxtb	r3, r3
 8002924:	2b0b      	cmp	r3, #11
 8002926:	d10a      	bne.n	800293e <USBH_HandleSof+0x28>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 800292e:	2b00      	cmp	r3, #0
 8002930:	d005      	beq.n	800293e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8002938:	699b      	ldr	r3, [r3, #24]
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	4798      	blx	r3
  }
}
 800293e:	bf00      	nop
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8002946:	b480      	push	{r7}
 8002948:	b083      	sub	sp, #12
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2201      	movs	r2, #1
 8002952:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8002956:	bf00      	nop
}
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr

08002962 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8002962:	b480      	push	{r7}
 8002964:	b083      	sub	sp, #12
 8002966:	af00      	add	r7, sp, #0
 8002968:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2201      	movs	r2, #1
 8002976:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800297a:	bf00      	nop
}
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr

08002986 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8002986:	b480      	push	{r7}
 8002988:	b083      	sub	sp, #12
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2201      	movs	r2, #1
 8002992:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80029a6:	2300      	movs	r3, #0
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2201      	movs	r2, #1
 80029c0:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f001 fdc6 	bl	8004566 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	791b      	ldrb	r3, [r3, #4]
 80029de:	4619      	mov	r1, r3
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f000 ff0e 	bl	8003802 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	795b      	ldrb	r3, [r3, #5]
 80029ea:	4619      	mov	r1, r3
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 ff08 	bl	8003802 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3708      	adds	r7, #8
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b086      	sub	sp, #24
 8002a00:	af02      	add	r7, sp, #8
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	460b      	mov	r3, r1
 8002a06:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8002a08:	887b      	ldrh	r3, [r7, #2]
 8002a0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002a0e:	d901      	bls.n	8002a14 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e01b      	b.n	8002a4c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8002a1a:	887b      	ldrh	r3, [r7, #2]
 8002a1c:	9300      	str	r3, [sp, #0]
 8002a1e:	4613      	mov	r3, r2
 8002a20:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a24:	2100      	movs	r1, #0
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 f872 	bl	8002b10 <USBH_GetDescriptor>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8002a30:	7bfb      	ldrb	r3, [r7, #15]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d109      	bne.n	8002a4a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8002a3c:	887a      	ldrh	r2, [r7, #2]
 8002a3e:	4619      	mov	r1, r3
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f000 f929 	bl	8002c98 <USBH_ParseDevDesc>
 8002a46:	4603      	mov	r3, r0
 8002a48:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3710      	adds	r7, #16
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af02      	add	r7, sp, #8
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	460b      	mov	r3, r1
 8002a5e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	331c      	adds	r3, #28
 8002a64:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8002a66:	887b      	ldrh	r3, [r7, #2]
 8002a68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a6c:	d901      	bls.n	8002a72 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e016      	b.n	8002aa0 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8002a72:	887b      	ldrh	r3, [r7, #2]
 8002a74:	9300      	str	r3, [sp, #0]
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a7c:	2100      	movs	r1, #0
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f000 f846 	bl	8002b10 <USBH_GetDescriptor>
 8002a84:	4603      	mov	r3, r0
 8002a86:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8002a88:	7bfb      	ldrb	r3, [r7, #15]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d107      	bne.n	8002a9e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8002a8e:	887b      	ldrh	r3, [r7, #2]
 8002a90:	461a      	mov	r2, r3
 8002a92:	68b9      	ldr	r1, [r7, #8]
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f000 f9af 	bl	8002df8 <USBH_ParseCfgDesc>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3710      	adds	r7, #16
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b088      	sub	sp, #32
 8002aac:	af02      	add	r7, sp, #8
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	607a      	str	r2, [r7, #4]
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	72fb      	strb	r3, [r7, #11]
 8002ab8:	4613      	mov	r3, r2
 8002aba:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8002abc:	893b      	ldrh	r3, [r7, #8]
 8002abe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ac2:	d802      	bhi.n	8002aca <USBH_Get_StringDesc+0x22>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e01c      	b.n	8002b08 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8002ace:	7afb      	ldrb	r3, [r7, #11]
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8002ad6:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8002ade:	893b      	ldrh	r3, [r7, #8]
 8002ae0:	9300      	str	r3, [sp, #0]
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	68f8      	ldr	r0, [r7, #12]
 8002ae8:	f000 f812 	bl	8002b10 <USBH_GetDescriptor>
 8002aec:	4603      	mov	r3, r0
 8002aee:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8002af0:	7dfb      	ldrb	r3, [r7, #23]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d107      	bne.n	8002b06 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8002afc:	893a      	ldrh	r2, [r7, #8]
 8002afe:	6879      	ldr	r1, [r7, #4]
 8002b00:	4618      	mov	r0, r3
 8002b02:	f000 fb8c 	bl	800321e <USBH_ParseStringDesc>
  }

  return status;
 8002b06:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3718      	adds	r7, #24
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	607b      	str	r3, [r7, #4]
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	72fb      	strb	r3, [r7, #11]
 8002b1e:	4613      	mov	r3, r2
 8002b20:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	789b      	ldrb	r3, [r3, #2]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d11c      	bne.n	8002b64 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8002b2a:	7afb      	ldrb	r3, [r7, #11]
 8002b2c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002b30:	b2da      	uxtb	r2, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2206      	movs	r2, #6
 8002b3a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	893a      	ldrh	r2, [r7, #8]
 8002b40:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8002b42:	893b      	ldrh	r3, [r7, #8]
 8002b44:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8002b48:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b4c:	d104      	bne.n	8002b58 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f240 4209 	movw	r2, #1033	@ 0x409
 8002b54:	829a      	strh	r2, [r3, #20]
 8002b56:	e002      	b.n	8002b5e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	8b3a      	ldrh	r2, [r7, #24]
 8002b62:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8002b64:	8b3b      	ldrh	r3, [r7, #24]
 8002b66:	461a      	mov	r2, r3
 8002b68:	6879      	ldr	r1, [r7, #4]
 8002b6a:	68f8      	ldr	r0, [r7, #12]
 8002b6c:	f000 fba4 	bl	80032b8 <USBH_CtlReq>
 8002b70:	4603      	mov	r3, r0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3710      	adds	r7, #16
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}

08002b7a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8002b7a:	b580      	push	{r7, lr}
 8002b7c:	b082      	sub	sp, #8
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
 8002b82:	460b      	mov	r3, r1
 8002b84:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	789b      	ldrb	r3, [r3, #2]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d10f      	bne.n	8002bae <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2205      	movs	r2, #5
 8002b98:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8002b9a:	78fb      	ldrb	r3, [r7, #3]
 8002b9c:	b29a      	uxth	r2, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8002bae:	2200      	movs	r2, #0
 8002bb0:	2100      	movs	r1, #0
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f000 fb80 	bl	80032b8 <USBH_CtlReq>
 8002bb8:	4603      	mov	r3, r0
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3708      	adds	r7, #8
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b082      	sub	sp, #8
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
 8002bca:	460b      	mov	r3, r1
 8002bcc:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	789b      	ldrb	r3, [r3, #2]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d10e      	bne.n	8002bf4 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2209      	movs	r2, #9
 8002be0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	887a      	ldrh	r2, [r7, #2]
 8002be6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 fb5d 	bl	80032b8 <USBH_CtlReq>
 8002bfe:	4603      	mov	r3, r0
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}

08002c08 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	460b      	mov	r3, r1
 8002c12:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	789b      	ldrb	r3, [r3, #2]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d10f      	bne.n	8002c3c <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2203      	movs	r2, #3
 8002c26:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8002c28:	78fb      	ldrb	r3, [r7, #3]
 8002c2a:	b29a      	uxth	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	2100      	movs	r1, #0
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 fb39 	bl	80032b8 <USBH_CtlReq>
 8002c46:	4603      	mov	r3, r0
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3708      	adds	r7, #8
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	789b      	ldrb	r3, [r3, #2]
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d10f      	bne.n	8002c84 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2202      	movs	r2, #2
 8002c68:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8002c76:	78fb      	ldrb	r3, [r7, #3]
 8002c78:	b29a      	uxth	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8002c84:	2200      	movs	r2, #0
 8002c86:	2100      	movs	r1, #0
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f000 fb15 	bl	80032b8 <USBH_CtlReq>
 8002c8e:	4603      	mov	r3, r0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3708      	adds	r7, #8
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b087      	sub	sp, #28
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8002cac:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d101      	bne.n	8002cbc <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8002cb8:	2302      	movs	r3, #2
 8002cba:	e094      	b.n	8002de6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	781a      	ldrb	r2, [r3, #0]
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	785a      	ldrb	r2, [r3, #1]
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	3302      	adds	r3, #2
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	3303      	adds	r3, #3
 8002cd8:	781b      	ldrb	r3, [r3, #0]
 8002cda:	021b      	lsls	r3, r3, #8
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	b29a      	uxth	r2, r3
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	791a      	ldrb	r2, [r3, #4]
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	795a      	ldrb	r2, [r3, #5]
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	799a      	ldrb	r2, [r3, #6]
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	79da      	ldrb	r2, [r3, #7]
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d004      	beq.n	8002d1a <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d11b      	bne.n	8002d52 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	79db      	ldrb	r3, [r3, #7]
 8002d1e:	2b20      	cmp	r3, #32
 8002d20:	dc0f      	bgt.n	8002d42 <USBH_ParseDevDesc+0xaa>
 8002d22:	2b08      	cmp	r3, #8
 8002d24:	db0f      	blt.n	8002d46 <USBH_ParseDevDesc+0xae>
 8002d26:	3b08      	subs	r3, #8
 8002d28:	4a32      	ldr	r2, [pc, #200]	@ (8002df4 <USBH_ParseDevDesc+0x15c>)
 8002d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	bf14      	ite	ne
 8002d36:	2301      	movne	r3, #1
 8002d38:	2300      	moveq	r3, #0
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d106      	bne.n	8002d4e <USBH_ParseDevDesc+0xb6>
 8002d40:	e001      	b.n	8002d46 <USBH_ParseDevDesc+0xae>
 8002d42:	2b40      	cmp	r3, #64	@ 0x40
 8002d44:	d003      	beq.n	8002d4e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	2208      	movs	r2, #8
 8002d4a:	71da      	strb	r2, [r3, #7]
        break;
 8002d4c:	e000      	b.n	8002d50 <USBH_ParseDevDesc+0xb8>
        break;
 8002d4e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8002d50:	e00e      	b.n	8002d70 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d107      	bne.n	8002d6c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	79db      	ldrb	r3, [r3, #7]
 8002d60:	2b08      	cmp	r3, #8
 8002d62:	d005      	beq.n	8002d70 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	2208      	movs	r2, #8
 8002d68:	71da      	strb	r2, [r3, #7]
 8002d6a:	e001      	b.n	8002d70 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8002d70:	88fb      	ldrh	r3, [r7, #6]
 8002d72:	2b08      	cmp	r3, #8
 8002d74:	d936      	bls.n	8002de4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	3308      	adds	r3, #8
 8002d7a:	781b      	ldrb	r3, [r3, #0]
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	68bb      	ldr	r3, [r7, #8]
 8002d80:	3309      	adds	r3, #9
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	021b      	lsls	r3, r3, #8
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	330a      	adds	r3, #10
 8002d94:	781b      	ldrb	r3, [r3, #0]
 8002d96:	461a      	mov	r2, r3
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	330b      	adds	r3, #11
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	021b      	lsls	r3, r3, #8
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	4313      	orrs	r3, r2
 8002da4:	b29a      	uxth	r2, r3
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	330c      	adds	r3, #12
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	461a      	mov	r2, r3
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	330d      	adds	r3, #13
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	021b      	lsls	r3, r3, #8
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	b29a      	uxth	r2, r3
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	7b9a      	ldrb	r2, [r3, #14]
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	7bda      	ldrb	r2, [r3, #15]
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	7c1a      	ldrb	r2, [r3, #16]
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	7c5a      	ldrb	r2, [r3, #17]
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8002de4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	371c      	adds	r7, #28
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	01000101 	.word	0x01000101

08002df8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b08c      	sub	sp, #48	@ 0x30
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	60f8      	str	r0, [r7, #12]
 8002e00:	60b9      	str	r1, [r7, #8]
 8002e02:	4613      	mov	r3, r2
 8002e04:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8002e0c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8002e14:	2300      	movs	r3, #0
 8002e16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d101      	bne.n	8002e2a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8002e26:	2302      	movs	r3, #2
 8002e28:	e0de      	b.n	8002fe8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8002e2a:	68bb      	ldr	r3, [r7, #8]
 8002e2c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8002e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	2b09      	cmp	r3, #9
 8002e34:	d002      	beq.n	8002e3c <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8002e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e38:	2209      	movs	r2, #9
 8002e3a:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	781a      	ldrb	r2, [r3, #0]
 8002e40:	6a3b      	ldr	r3, [r7, #32]
 8002e42:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	785a      	ldrb	r2, [r3, #1]
 8002e48:	6a3b      	ldr	r3, [r7, #32]
 8002e4a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	3302      	adds	r3, #2
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	461a      	mov	r2, r3
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	3303      	adds	r3, #3
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	021b      	lsls	r3, r3, #8
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	b29b      	uxth	r3, r3
 8002e62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e66:	bf28      	it	cs
 8002e68:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8002e6c:	b29a      	uxth	r2, r3
 8002e6e:	6a3b      	ldr	r3, [r7, #32]
 8002e70:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	791a      	ldrb	r2, [r3, #4]
 8002e76:	6a3b      	ldr	r3, [r7, #32]
 8002e78:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	795a      	ldrb	r2, [r3, #5]
 8002e7e:	6a3b      	ldr	r3, [r7, #32]
 8002e80:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	799a      	ldrb	r2, [r3, #6]
 8002e86:	6a3b      	ldr	r3, [r7, #32]
 8002e88:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	79da      	ldrb	r2, [r3, #7]
 8002e8e:	6a3b      	ldr	r3, [r7, #32]
 8002e90:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	7a1a      	ldrb	r2, [r3, #8]
 8002e96:	6a3b      	ldr	r3, [r7, #32]
 8002e98:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8002e9a:	88fb      	ldrh	r3, [r7, #6]
 8002e9c:	2b09      	cmp	r3, #9
 8002e9e:	f240 80a1 	bls.w	8002fe4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8002ea2:	2309      	movs	r3, #9
 8002ea4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8002eaa:	e085      	b.n	8002fb8 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8002eac:	f107 0316 	add.w	r3, r7, #22
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002eb4:	f000 f9e6 	bl	8003284 <USBH_GetNextDesc>
 8002eb8:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8002eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ebc:	785b      	ldrb	r3, [r3, #1]
 8002ebe:	2b04      	cmp	r3, #4
 8002ec0:	d17a      	bne.n	8002fb8 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8002ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	2b09      	cmp	r3, #9
 8002ec8:	d002      	beq.n	8002ed0 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8002eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ecc:	2209      	movs	r2, #9
 8002ece:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8002ed0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002ed4:	2232      	movs	r2, #50	@ 0x32
 8002ed6:	fb02 f303 	mul.w	r3, r2, r3
 8002eda:	3308      	adds	r3, #8
 8002edc:	6a3a      	ldr	r2, [r7, #32]
 8002ede:	4413      	add	r3, r2
 8002ee0:	3302      	adds	r3, #2
 8002ee2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8002ee4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ee6:	69f8      	ldr	r0, [r7, #28]
 8002ee8:	f000 f882 	bl	8002ff0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8002eec:	2300      	movs	r3, #0
 8002eee:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8002ef6:	e043      	b.n	8002f80 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8002ef8:	f107 0316 	add.w	r3, r7, #22
 8002efc:	4619      	mov	r1, r3
 8002efe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002f00:	f000 f9c0 	bl	8003284 <USBH_GetNextDesc>
 8002f04:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8002f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f08:	785b      	ldrb	r3, [r3, #1]
 8002f0a:	2b05      	cmp	r3, #5
 8002f0c:	d138      	bne.n	8002f80 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	795b      	ldrb	r3, [r3, #5]
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d113      	bne.n	8002f3e <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8002f16:	69fb      	ldr	r3, [r7, #28]
 8002f18:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d003      	beq.n	8002f26 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	799b      	ldrb	r3, [r3, #6]
 8002f22:	2b03      	cmp	r3, #3
 8002f24:	d10b      	bne.n	8002f3e <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	79db      	ldrb	r3, [r3, #7]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d10b      	bne.n	8002f46 <USBH_ParseCfgDesc+0x14e>
 8002f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	2b09      	cmp	r3, #9
 8002f34:	d007      	beq.n	8002f46 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8002f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f38:	2209      	movs	r2, #9
 8002f3a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8002f3c:	e003      	b.n	8002f46 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8002f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f40:	2207      	movs	r2, #7
 8002f42:	701a      	strb	r2, [r3, #0]
 8002f44:	e000      	b.n	8002f48 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8002f46:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8002f48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f4c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002f50:	3201      	adds	r2, #1
 8002f52:	00d2      	lsls	r2, r2, #3
 8002f54:	2132      	movs	r1, #50	@ 0x32
 8002f56:	fb01 f303 	mul.w	r3, r1, r3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	3308      	adds	r3, #8
 8002f5e:	6a3a      	ldr	r2, [r7, #32]
 8002f60:	4413      	add	r3, r2
 8002f62:	3304      	adds	r3, #4
 8002f64:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8002f66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f68:	69b9      	ldr	r1, [r7, #24]
 8002f6a:	68f8      	ldr	r0, [r7, #12]
 8002f6c:	f000 f86f 	bl	800304e <USBH_ParseEPDesc>
 8002f70:	4603      	mov	r3, r0
 8002f72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8002f76:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8002f80:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002f84:	2b04      	cmp	r3, #4
 8002f86:	d80a      	bhi.n	8002f9e <USBH_ParseCfgDesc+0x1a6>
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	791b      	ldrb	r3, [r3, #4]
 8002f8c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d204      	bcs.n	8002f9e <USBH_ParseCfgDesc+0x1a6>
 8002f94:	6a3b      	ldr	r3, [r7, #32]
 8002f96:	885a      	ldrh	r2, [r3, #2]
 8002f98:	8afb      	ldrh	r3, [r7, #22]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d8ac      	bhi.n	8002ef8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	791b      	ldrb	r3, [r3, #4]
 8002fa2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d201      	bcs.n	8002fae <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e01c      	b.n	8002fe8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8002fae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8002fb8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002fbc:	2b04      	cmp	r3, #4
 8002fbe:	d805      	bhi.n	8002fcc <USBH_ParseCfgDesc+0x1d4>
 8002fc0:	6a3b      	ldr	r3, [r7, #32]
 8002fc2:	885a      	ldrh	r2, [r3, #2]
 8002fc4:	8afb      	ldrh	r3, [r7, #22]
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	f63f af70 	bhi.w	8002eac <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8002fcc:	6a3b      	ldr	r3, [r7, #32]
 8002fce:	791b      	ldrb	r3, [r3, #4]
 8002fd0:	2b05      	cmp	r3, #5
 8002fd2:	bf28      	it	cs
 8002fd4:	2305      	movcs	r3, #5
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d201      	bcs.n	8002fe4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e001      	b.n	8002fe8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8002fe4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3730      	adds	r7, #48	@ 0x30
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	781a      	ldrb	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	785a      	ldrb	r2, [r3, #1]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	789a      	ldrb	r2, [r3, #2]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	78da      	ldrb	r2, [r3, #3]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	791a      	ldrb	r2, [r3, #4]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	795a      	ldrb	r2, [r3, #5]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	799a      	ldrb	r2, [r3, #6]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	79da      	ldrb	r2, [r3, #7]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	7a1a      	ldrb	r2, [r3, #8]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	721a      	strb	r2, [r3, #8]
}
 8003042:	bf00      	nop
 8003044:	370c      	adds	r7, #12
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr

0800304e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800304e:	b480      	push	{r7}
 8003050:	b087      	sub	sp, #28
 8003052:	af00      	add	r7, sp, #0
 8003054:	60f8      	str	r0, [r7, #12]
 8003056:	60b9      	str	r1, [r7, #8]
 8003058:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800305a:	2300      	movs	r3, #0
 800305c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	781a      	ldrb	r2, [r3, #0]
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	785a      	ldrb	r2, [r3, #1]
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	789a      	ldrb	r2, [r3, #2]
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	78da      	ldrb	r2, [r3, #3]
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	3304      	adds	r3, #4
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	461a      	mov	r2, r3
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	3305      	adds	r3, #5
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	021b      	lsls	r3, r3, #8
 800308e:	b29b      	uxth	r3, r3
 8003090:	4313      	orrs	r3, r2
 8003092:	b29a      	uxth	r2, r3
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	799a      	ldrb	r2, [r3, #6]
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	889b      	ldrh	r3, [r3, #4]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d009      	beq.n	80030bc <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80030ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030b0:	d804      	bhi.n	80030bc <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80030b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030ba:	d901      	bls.n	80030c0 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 80030bc:	2303      	movs	r3, #3
 80030be:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d136      	bne.n	8003138 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	78db      	ldrb	r3, [r3, #3]
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d108      	bne.n	80030e8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	889b      	ldrh	r3, [r3, #4]
 80030da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030de:	f240 8097 	bls.w	8003210 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80030e2:	2303      	movs	r3, #3
 80030e4:	75fb      	strb	r3, [r7, #23]
 80030e6:	e093      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	78db      	ldrb	r3, [r3, #3]
 80030ec:	f003 0303 	and.w	r3, r3, #3
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d107      	bne.n	8003104 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	889b      	ldrh	r3, [r3, #4]
 80030f8:	2b40      	cmp	r3, #64	@ 0x40
 80030fa:	f240 8089 	bls.w	8003210 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80030fe:	2303      	movs	r3, #3
 8003100:	75fb      	strb	r3, [r7, #23]
 8003102:	e085      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	78db      	ldrb	r3, [r3, #3]
 8003108:	f003 0303 	and.w	r3, r3, #3
 800310c:	2b01      	cmp	r3, #1
 800310e:	d005      	beq.n	800311c <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	78db      	ldrb	r3, [r3, #3]
 8003114:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8003118:	2b03      	cmp	r3, #3
 800311a:	d10a      	bne.n	8003132 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	799b      	ldrb	r3, [r3, #6]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d003      	beq.n	800312c <USBH_ParseEPDesc+0xde>
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	799b      	ldrb	r3, [r3, #6]
 8003128:	2b10      	cmp	r3, #16
 800312a:	d970      	bls.n	800320e <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800312c:	2303      	movs	r3, #3
 800312e:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8003130:	e06d      	b.n	800320e <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8003132:	2303      	movs	r3, #3
 8003134:	75fb      	strb	r3, [r7, #23]
 8003136:	e06b      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800313e:	2b01      	cmp	r3, #1
 8003140:	d13c      	bne.n	80031bc <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	78db      	ldrb	r3, [r3, #3]
 8003146:	f003 0303 	and.w	r3, r3, #3
 800314a:	2b02      	cmp	r3, #2
 800314c:	d005      	beq.n	800315a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	78db      	ldrb	r3, [r3, #3]
 8003152:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8003156:	2b00      	cmp	r3, #0
 8003158:	d106      	bne.n	8003168 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	889b      	ldrh	r3, [r3, #4]
 800315e:	2b40      	cmp	r3, #64	@ 0x40
 8003160:	d956      	bls.n	8003210 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8003162:	2303      	movs	r3, #3
 8003164:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8003166:	e053      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	78db      	ldrb	r3, [r3, #3]
 800316c:	f003 0303 	and.w	r3, r3, #3
 8003170:	2b01      	cmp	r3, #1
 8003172:	d10e      	bne.n	8003192 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	799b      	ldrb	r3, [r3, #6]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d007      	beq.n	800318c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8003180:	2b10      	cmp	r3, #16
 8003182:	d803      	bhi.n	800318c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8003188:	2b40      	cmp	r3, #64	@ 0x40
 800318a:	d941      	bls.n	8003210 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800318c:	2303      	movs	r3, #3
 800318e:	75fb      	strb	r3, [r7, #23]
 8003190:	e03e      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	78db      	ldrb	r3, [r3, #3]
 8003196:	f003 0303 	and.w	r3, r3, #3
 800319a:	2b03      	cmp	r3, #3
 800319c:	d10b      	bne.n	80031b6 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	799b      	ldrb	r3, [r3, #6]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d004      	beq.n	80031b0 <USBH_ParseEPDesc+0x162>
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	889b      	ldrh	r3, [r3, #4]
 80031aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ae:	d32f      	bcc.n	8003210 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80031b0:	2303      	movs	r3, #3
 80031b2:	75fb      	strb	r3, [r7, #23]
 80031b4:	e02c      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80031b6:	2303      	movs	r3, #3
 80031b8:	75fb      	strb	r3, [r7, #23]
 80031ba:	e029      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d120      	bne.n	8003208 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	78db      	ldrb	r3, [r3, #3]
 80031ca:	f003 0303 	and.w	r3, r3, #3
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d106      	bne.n	80031e0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	889b      	ldrh	r3, [r3, #4]
 80031d6:	2b08      	cmp	r3, #8
 80031d8:	d01a      	beq.n	8003210 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80031da:	2303      	movs	r3, #3
 80031dc:	75fb      	strb	r3, [r7, #23]
 80031de:	e017      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	78db      	ldrb	r3, [r3, #3]
 80031e4:	f003 0303 	and.w	r3, r3, #3
 80031e8:	2b03      	cmp	r3, #3
 80031ea:	d10a      	bne.n	8003202 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	799b      	ldrb	r3, [r3, #6]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d003      	beq.n	80031fc <USBH_ParseEPDesc+0x1ae>
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	889b      	ldrh	r3, [r3, #4]
 80031f8:	2b08      	cmp	r3, #8
 80031fa:	d909      	bls.n	8003210 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80031fc:	2303      	movs	r3, #3
 80031fe:	75fb      	strb	r3, [r7, #23]
 8003200:	e006      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8003202:	2303      	movs	r3, #3
 8003204:	75fb      	strb	r3, [r7, #23]
 8003206:	e003      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8003208:	2303      	movs	r3, #3
 800320a:	75fb      	strb	r3, [r7, #23]
 800320c:	e000      	b.n	8003210 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800320e:	bf00      	nop
  }

  return status;
 8003210:	7dfb      	ldrb	r3, [r7, #23]
}
 8003212:	4618      	mov	r0, r3
 8003214:	371c      	adds	r7, #28
 8003216:	46bd      	mov	sp, r7
 8003218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321c:	4770      	bx	lr

0800321e <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800321e:	b480      	push	{r7}
 8003220:	b087      	sub	sp, #28
 8003222:	af00      	add	r7, sp, #0
 8003224:	60f8      	str	r0, [r7, #12]
 8003226:	60b9      	str	r1, [r7, #8]
 8003228:	4613      	mov	r3, r2
 800322a:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	3301      	adds	r3, #1
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	2b03      	cmp	r3, #3
 8003234:	d120      	bne.n	8003278 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	1e9a      	subs	r2, r3, #2
 800323c:	88fb      	ldrh	r3, [r7, #6]
 800323e:	4293      	cmp	r3, r2
 8003240:	bf28      	it	cs
 8003242:	4613      	movcs	r3, r2
 8003244:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	3302      	adds	r3, #2
 800324a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800324c:	2300      	movs	r3, #0
 800324e:	82fb      	strh	r3, [r7, #22]
 8003250:	e00b      	b.n	800326a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8003252:	8afb      	ldrh	r3, [r7, #22]
 8003254:	68fa      	ldr	r2, [r7, #12]
 8003256:	4413      	add	r3, r2
 8003258:	781a      	ldrb	r2, [r3, #0]
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	3301      	adds	r3, #1
 8003262:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8003264:	8afb      	ldrh	r3, [r7, #22]
 8003266:	3302      	adds	r3, #2
 8003268:	82fb      	strh	r3, [r7, #22]
 800326a:	8afa      	ldrh	r2, [r7, #22]
 800326c:	8abb      	ldrh	r3, [r7, #20]
 800326e:	429a      	cmp	r2, r3
 8003270:	d3ef      	bcc.n	8003252 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	2200      	movs	r2, #0
 8003276:	701a      	strb	r2, [r3, #0]
  }
}
 8003278:	bf00      	nop
 800327a:	371c      	adds	r7, #28
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr

08003284 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8003284:	b480      	push	{r7}
 8003286:	b085      	sub	sp, #20
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	881b      	ldrh	r3, [r3, #0]
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	7812      	ldrb	r2, [r2, #0]
 8003296:	4413      	add	r3, r2
 8003298:	b29a      	uxth	r2, r3
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4413      	add	r3, r2
 80032a8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80032aa:	68fb      	ldr	r3, [r7, #12]
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3714      	adds	r7, #20
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b086      	sub	sp, #24
 80032bc:	af00      	add	r7, sp, #0
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	4613      	mov	r3, r2
 80032c4:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80032c6:	2301      	movs	r3, #1
 80032c8:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	789b      	ldrb	r3, [r3, #2]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	d002      	beq.n	80032d8 <USBH_CtlReq+0x20>
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d00f      	beq.n	80032f6 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 80032d6:	e027      	b.n	8003328 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	68ba      	ldr	r2, [r7, #8]
 80032dc:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	88fa      	ldrh	r2, [r7, #6]
 80032e2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2201      	movs	r2, #1
 80032e8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2202      	movs	r2, #2
 80032ee:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80032f0:	2301      	movs	r3, #1
 80032f2:	75fb      	strb	r3, [r7, #23]
      break;
 80032f4:	e018      	b.n	8003328 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f000 f81c 	bl	8003334 <USBH_HandleControl>
 80032fc:	4603      	mov	r3, r0
 80032fe:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8003300:	7dfb      	ldrb	r3, [r7, #23]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d002      	beq.n	800330c <USBH_CtlReq+0x54>
 8003306:	7dfb      	ldrb	r3, [r7, #23]
 8003308:	2b03      	cmp	r3, #3
 800330a:	d106      	bne.n	800331a <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2201      	movs	r2, #1
 8003310:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2200      	movs	r2, #0
 8003316:	761a      	strb	r2, [r3, #24]
      break;
 8003318:	e005      	b.n	8003326 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800331a:	7dfb      	ldrb	r3, [r7, #23]
 800331c:	2b02      	cmp	r3, #2
 800331e:	d102      	bne.n	8003326 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2201      	movs	r2, #1
 8003324:	709a      	strb	r2, [r3, #2]
      break;
 8003326:	bf00      	nop
  }
  return status;
 8003328:	7dfb      	ldrb	r3, [r7, #23]
}
 800332a:	4618      	mov	r0, r3
 800332c:	3718      	adds	r7, #24
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
	...

08003334 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af02      	add	r7, sp, #8
 800333a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800333c:	2301      	movs	r3, #1
 800333e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8003340:	2300      	movs	r3, #0
 8003342:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	7e1b      	ldrb	r3, [r3, #24]
 8003348:	3b01      	subs	r3, #1
 800334a:	2b0a      	cmp	r3, #10
 800334c:	f200 8157 	bhi.w	80035fe <USBH_HandleControl+0x2ca>
 8003350:	a201      	add	r2, pc, #4	@ (adr r2, 8003358 <USBH_HandleControl+0x24>)
 8003352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003356:	bf00      	nop
 8003358:	08003385 	.word	0x08003385
 800335c:	0800339f 	.word	0x0800339f
 8003360:	08003409 	.word	0x08003409
 8003364:	0800342f 	.word	0x0800342f
 8003368:	08003469 	.word	0x08003469
 800336c:	08003493 	.word	0x08003493
 8003370:	080034e5 	.word	0x080034e5
 8003374:	08003507 	.word	0x08003507
 8003378:	08003543 	.word	0x08003543
 800337c:	08003569 	.word	0x08003569
 8003380:	080035a7 	.word	0x080035a7
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f103 0110 	add.w	r1, r3, #16
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	795b      	ldrb	r3, [r3, #5]
 800338e:	461a      	mov	r2, r3
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 f945 	bl	8003620 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2202      	movs	r2, #2
 800339a:	761a      	strb	r2, [r3, #24]
      break;
 800339c:	e13a      	b.n	8003614 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	795b      	ldrb	r3, [r3, #5]
 80033a2:	4619      	mov	r1, r3
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f001 f9cd 	bl	8004744 <USBH_LL_GetURBState>
 80033aa:	4603      	mov	r3, r0
 80033ac:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80033ae:	7bbb      	ldrb	r3, [r7, #14]
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d11e      	bne.n	80033f2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	7c1b      	ldrb	r3, [r3, #16]
 80033b8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80033bc:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	8adb      	ldrh	r3, [r3, #22]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00a      	beq.n	80033dc <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 80033c6:	7b7b      	ldrb	r3, [r7, #13]
 80033c8:	2b80      	cmp	r3, #128	@ 0x80
 80033ca:	d103      	bne.n	80033d4 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2203      	movs	r2, #3
 80033d0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80033d2:	e116      	b.n	8003602 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2205      	movs	r2, #5
 80033d8:	761a      	strb	r2, [r3, #24]
      break;
 80033da:	e112      	b.n	8003602 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 80033dc:	7b7b      	ldrb	r3, [r7, #13]
 80033de:	2b80      	cmp	r3, #128	@ 0x80
 80033e0:	d103      	bne.n	80033ea <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2209      	movs	r2, #9
 80033e6:	761a      	strb	r2, [r3, #24]
      break;
 80033e8:	e10b      	b.n	8003602 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2207      	movs	r2, #7
 80033ee:	761a      	strb	r2, [r3, #24]
      break;
 80033f0:	e107      	b.n	8003602 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80033f2:	7bbb      	ldrb	r3, [r7, #14]
 80033f4:	2b04      	cmp	r3, #4
 80033f6:	d003      	beq.n	8003400 <USBH_HandleControl+0xcc>
 80033f8:	7bbb      	ldrb	r3, [r7, #14]
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	f040 8101 	bne.w	8003602 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	220b      	movs	r2, #11
 8003404:	761a      	strb	r2, [r3, #24]
      break;
 8003406:	e0fc      	b.n	8003602 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 800340e:	b29a      	uxth	r2, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6899      	ldr	r1, [r3, #8]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	899a      	ldrh	r2, [r3, #12]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	791b      	ldrb	r3, [r3, #4]
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f000 f93c 	bl	800369e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2204      	movs	r2, #4
 800342a:	761a      	strb	r2, [r3, #24]
      break;
 800342c:	e0f2      	b.n	8003614 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	791b      	ldrb	r3, [r3, #4]
 8003432:	4619      	mov	r1, r3
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f001 f985 	bl	8004744 <USBH_LL_GetURBState>
 800343a:	4603      	mov	r3, r0
 800343c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800343e:	7bbb      	ldrb	r3, [r7, #14]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d103      	bne.n	800344c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2209      	movs	r2, #9
 8003448:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800344a:	e0dc      	b.n	8003606 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800344c:	7bbb      	ldrb	r3, [r7, #14]
 800344e:	2b05      	cmp	r3, #5
 8003450:	d102      	bne.n	8003458 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8003452:	2303      	movs	r3, #3
 8003454:	73fb      	strb	r3, [r7, #15]
      break;
 8003456:	e0d6      	b.n	8003606 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8003458:	7bbb      	ldrb	r3, [r7, #14]
 800345a:	2b04      	cmp	r3, #4
 800345c:	f040 80d3 	bne.w	8003606 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	220b      	movs	r2, #11
 8003464:	761a      	strb	r2, [r3, #24]
      break;
 8003466:	e0ce      	b.n	8003606 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6899      	ldr	r1, [r3, #8]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	899a      	ldrh	r2, [r3, #12]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	795b      	ldrb	r3, [r3, #5]
 8003474:	2001      	movs	r0, #1
 8003476:	9000      	str	r0, [sp, #0]
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f000 f8eb 	bl	8003654 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 8003484:	b29a      	uxth	r2, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2206      	movs	r2, #6
 800348e:	761a      	strb	r2, [r3, #24]
      break;
 8003490:	e0c0      	b.n	8003614 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	795b      	ldrb	r3, [r3, #5]
 8003496:	4619      	mov	r1, r3
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f001 f953 	bl	8004744 <USBH_LL_GetURBState>
 800349e:	4603      	mov	r3, r0
 80034a0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80034a2:	7bbb      	ldrb	r3, [r7, #14]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d103      	bne.n	80034b0 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2207      	movs	r2, #7
 80034ac:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80034ae:	e0ac      	b.n	800360a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 80034b0:	7bbb      	ldrb	r3, [r7, #14]
 80034b2:	2b05      	cmp	r3, #5
 80034b4:	d105      	bne.n	80034c2 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	220c      	movs	r2, #12
 80034ba:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 80034bc:	2303      	movs	r3, #3
 80034be:	73fb      	strb	r3, [r7, #15]
      break;
 80034c0:	e0a3      	b.n	800360a <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 80034c2:	7bbb      	ldrb	r3, [r7, #14]
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d103      	bne.n	80034d0 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2205      	movs	r2, #5
 80034cc:	761a      	strb	r2, [r3, #24]
      break;
 80034ce:	e09c      	b.n	800360a <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 80034d0:	7bbb      	ldrb	r3, [r7, #14]
 80034d2:	2b04      	cmp	r3, #4
 80034d4:	f040 8099 	bne.w	800360a <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	220b      	movs	r2, #11
 80034dc:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80034de:	2302      	movs	r3, #2
 80034e0:	73fb      	strb	r3, [r7, #15]
      break;
 80034e2:	e092      	b.n	800360a <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	791b      	ldrb	r3, [r3, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	2100      	movs	r1, #0
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 f8d6 	bl	800369e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 80034f8:	b29a      	uxth	r2, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2208      	movs	r2, #8
 8003502:	761a      	strb	r2, [r3, #24]

      break;
 8003504:	e086      	b.n	8003614 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	791b      	ldrb	r3, [r3, #4]
 800350a:	4619      	mov	r1, r3
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f001 f919 	bl	8004744 <USBH_LL_GetURBState>
 8003512:	4603      	mov	r3, r0
 8003514:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8003516:	7bbb      	ldrb	r3, [r7, #14]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d105      	bne.n	8003528 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	220d      	movs	r2, #13
 8003520:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8003522:	2300      	movs	r3, #0
 8003524:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8003526:	e072      	b.n	800360e <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8003528:	7bbb      	ldrb	r3, [r7, #14]
 800352a:	2b04      	cmp	r3, #4
 800352c:	d103      	bne.n	8003536 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	220b      	movs	r2, #11
 8003532:	761a      	strb	r2, [r3, #24]
      break;
 8003534:	e06b      	b.n	800360e <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8003536:	7bbb      	ldrb	r3, [r7, #14]
 8003538:	2b05      	cmp	r3, #5
 800353a:	d168      	bne.n	800360e <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800353c:	2303      	movs	r3, #3
 800353e:	73fb      	strb	r3, [r7, #15]
      break;
 8003540:	e065      	b.n	800360e <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	795b      	ldrb	r3, [r3, #5]
 8003546:	2201      	movs	r2, #1
 8003548:	9200      	str	r2, [sp, #0]
 800354a:	2200      	movs	r2, #0
 800354c:	2100      	movs	r1, #0
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 f880 	bl	8003654 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f8d3 349c 	ldr.w	r3, [r3, #1180]	@ 0x49c
 800355a:	b29a      	uxth	r2, r3
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	220a      	movs	r2, #10
 8003564:	761a      	strb	r2, [r3, #24]
      break;
 8003566:	e055      	b.n	8003614 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	795b      	ldrb	r3, [r3, #5]
 800356c:	4619      	mov	r1, r3
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f001 f8e8 	bl	8004744 <USBH_LL_GetURBState>
 8003574:	4603      	mov	r3, r0
 8003576:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8003578:	7bbb      	ldrb	r3, [r7, #14]
 800357a:	2b01      	cmp	r3, #1
 800357c:	d105      	bne.n	800358a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800357e:	2300      	movs	r3, #0
 8003580:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	220d      	movs	r2, #13
 8003586:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8003588:	e043      	b.n	8003612 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800358a:	7bbb      	ldrb	r3, [r7, #14]
 800358c:	2b02      	cmp	r3, #2
 800358e:	d103      	bne.n	8003598 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2209      	movs	r2, #9
 8003594:	761a      	strb	r2, [r3, #24]
      break;
 8003596:	e03c      	b.n	8003612 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8003598:	7bbb      	ldrb	r3, [r7, #14]
 800359a:	2b04      	cmp	r3, #4
 800359c:	d139      	bne.n	8003612 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	220b      	movs	r2, #11
 80035a2:	761a      	strb	r2, [r3, #24]
      break;
 80035a4:	e035      	b.n	8003612 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	7e5b      	ldrb	r3, [r3, #25]
 80035aa:	3301      	adds	r3, #1
 80035ac:	b2da      	uxtb	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	765a      	strb	r2, [r3, #25]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	7e5b      	ldrb	r3, [r3, #25]
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d806      	bhi.n	80035c8 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2201      	movs	r2, #1
 80035be:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 80035c6:	e025      	b.n	8003614 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	f8d3 34ac 	ldr.w	r3, [r3, #1196]	@ 0x4ac
 80035ce:	2106      	movs	r1, #6
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	795b      	ldrb	r3, [r3, #5]
 80035de:	4619      	mov	r1, r3
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 f90e 	bl	8003802 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	791b      	ldrb	r3, [r3, #4]
 80035ea:	4619      	mov	r1, r3
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f000 f908 	bl	8003802 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80035f8:	2302      	movs	r3, #2
 80035fa:	73fb      	strb	r3, [r7, #15]
      break;
 80035fc:	e00a      	b.n	8003614 <USBH_HandleControl+0x2e0>

    default:
      break;
 80035fe:	bf00      	nop
 8003600:	e008      	b.n	8003614 <USBH_HandleControl+0x2e0>
      break;
 8003602:	bf00      	nop
 8003604:	e006      	b.n	8003614 <USBH_HandleControl+0x2e0>
      break;
 8003606:	bf00      	nop
 8003608:	e004      	b.n	8003614 <USBH_HandleControl+0x2e0>
      break;
 800360a:	bf00      	nop
 800360c:	e002      	b.n	8003614 <USBH_HandleControl+0x2e0>
      break;
 800360e:	bf00      	nop
 8003610:	e000      	b.n	8003614 <USBH_HandleControl+0x2e0>
      break;
 8003612:	bf00      	nop
  }

  return status;
 8003614:	7bfb      	ldrb	r3, [r7, #15]
}
 8003616:	4618      	mov	r0, r3
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop

08003620 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b088      	sub	sp, #32
 8003624:	af04      	add	r7, sp, #16
 8003626:	60f8      	str	r0, [r7, #12]
 8003628:	60b9      	str	r1, [r7, #8]
 800362a:	4613      	mov	r3, r2
 800362c:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800362e:	79f9      	ldrb	r1, [r7, #7]
 8003630:	2300      	movs	r3, #0
 8003632:	9303      	str	r3, [sp, #12]
 8003634:	2308      	movs	r3, #8
 8003636:	9302      	str	r3, [sp, #8]
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	9301      	str	r3, [sp, #4]
 800363c:	2300      	movs	r3, #0
 800363e:	9300      	str	r3, [sp, #0]
 8003640:	2300      	movs	r3, #0
 8003642:	2200      	movs	r2, #0
 8003644:	68f8      	ldr	r0, [r7, #12]
 8003646:	f001 f84c 	bl	80046e2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b088      	sub	sp, #32
 8003658:	af04      	add	r7, sp, #16
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	4611      	mov	r1, r2
 8003660:	461a      	mov	r2, r3
 8003662:	460b      	mov	r3, r1
 8003664:	80fb      	strh	r3, [r7, #6]
 8003666:	4613      	mov	r3, r2
 8003668:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8003670:	2b00      	cmp	r3, #0
 8003672:	d001      	beq.n	8003678 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8003674:	2300      	movs	r3, #0
 8003676:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8003678:	7979      	ldrb	r1, [r7, #5]
 800367a:	7e3b      	ldrb	r3, [r7, #24]
 800367c:	9303      	str	r3, [sp, #12]
 800367e:	88fb      	ldrh	r3, [r7, #6]
 8003680:	9302      	str	r3, [sp, #8]
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	9301      	str	r3, [sp, #4]
 8003686:	2301      	movs	r3, #1
 8003688:	9300      	str	r3, [sp, #0]
 800368a:	2300      	movs	r3, #0
 800368c:	2200      	movs	r2, #0
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f001 f827 	bl	80046e2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3710      	adds	r7, #16
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}

0800369e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800369e:	b580      	push	{r7, lr}
 80036a0:	b088      	sub	sp, #32
 80036a2:	af04      	add	r7, sp, #16
 80036a4:	60f8      	str	r0, [r7, #12]
 80036a6:	60b9      	str	r1, [r7, #8]
 80036a8:	4611      	mov	r1, r2
 80036aa:	461a      	mov	r2, r3
 80036ac:	460b      	mov	r3, r1
 80036ae:	80fb      	strh	r3, [r7, #6]
 80036b0:	4613      	mov	r3, r2
 80036b2:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80036b4:	7979      	ldrb	r1, [r7, #5]
 80036b6:	2300      	movs	r3, #0
 80036b8:	9303      	str	r3, [sp, #12]
 80036ba:	88fb      	ldrh	r3, [r7, #6]
 80036bc:	9302      	str	r3, [sp, #8]
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	9301      	str	r3, [sp, #4]
 80036c2:	2301      	movs	r3, #1
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	2300      	movs	r3, #0
 80036c8:	2201      	movs	r2, #1
 80036ca:	68f8      	ldr	r0, [r7, #12]
 80036cc:	f001 f809 	bl	80046e2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80036d0:	2300      	movs	r3, #0

}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}

080036da <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	b088      	sub	sp, #32
 80036de:	af04      	add	r7, sp, #16
 80036e0:	60f8      	str	r0, [r7, #12]
 80036e2:	60b9      	str	r1, [r7, #8]
 80036e4:	4611      	mov	r1, r2
 80036e6:	461a      	mov	r2, r3
 80036e8:	460b      	mov	r3, r1
 80036ea:	80fb      	strh	r3, [r7, #6]
 80036ec:	4613      	mov	r3, r2
 80036ee:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80036fa:	2300      	movs	r3, #0
 80036fc:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80036fe:	7979      	ldrb	r1, [r7, #5]
 8003700:	7e3b      	ldrb	r3, [r7, #24]
 8003702:	9303      	str	r3, [sp, #12]
 8003704:	88fb      	ldrh	r3, [r7, #6]
 8003706:	9302      	str	r3, [sp, #8]
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	9301      	str	r3, [sp, #4]
 800370c:	2301      	movs	r3, #1
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	2302      	movs	r3, #2
 8003712:	2200      	movs	r2, #0
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	f000 ffe4 	bl	80046e2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3710      	adds	r7, #16
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b088      	sub	sp, #32
 8003728:	af04      	add	r7, sp, #16
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	4611      	mov	r1, r2
 8003730:	461a      	mov	r2, r3
 8003732:	460b      	mov	r3, r1
 8003734:	80fb      	strh	r3, [r7, #6]
 8003736:	4613      	mov	r3, r2
 8003738:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800373a:	7979      	ldrb	r1, [r7, #5]
 800373c:	2300      	movs	r3, #0
 800373e:	9303      	str	r3, [sp, #12]
 8003740:	88fb      	ldrh	r3, [r7, #6]
 8003742:	9302      	str	r3, [sp, #8]
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	9301      	str	r3, [sp, #4]
 8003748:	2301      	movs	r3, #1
 800374a:	9300      	str	r3, [sp, #0]
 800374c:	2302      	movs	r3, #2
 800374e:	2201      	movs	r2, #1
 8003750:	68f8      	ldr	r0, [r7, #12]
 8003752:	f000 ffc6 	bl	80046e2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8003756:	2300      	movs	r3, #0
}
 8003758:	4618      	mov	r0, r3
 800375a:	3710      	adds	r7, #16
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}

08003760 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b086      	sub	sp, #24
 8003764:	af04      	add	r7, sp, #16
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	4608      	mov	r0, r1
 800376a:	4611      	mov	r1, r2
 800376c:	461a      	mov	r2, r3
 800376e:	4603      	mov	r3, r0
 8003770:	70fb      	strb	r3, [r7, #3]
 8003772:	460b      	mov	r3, r1
 8003774:	70bb      	strb	r3, [r7, #2]
 8003776:	4613      	mov	r3, r2
 8003778:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800377a:	7878      	ldrb	r0, [r7, #1]
 800377c:	78ba      	ldrb	r2, [r7, #2]
 800377e:	78f9      	ldrb	r1, [r7, #3]
 8003780:	8b3b      	ldrh	r3, [r7, #24]
 8003782:	9302      	str	r3, [sp, #8]
 8003784:	7d3b      	ldrb	r3, [r7, #20]
 8003786:	9301      	str	r3, [sp, #4]
 8003788:	7c3b      	ldrb	r3, [r7, #16]
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	4603      	mov	r3, r0
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 ff59 	bl	8004646 <USBH_LL_OpenPipe>

  return USBH_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3708      	adds	r7, #8
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}

0800379e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b082      	sub	sp, #8
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
 80037a6:	460b      	mov	r3, r1
 80037a8:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80037aa:	78fb      	ldrb	r3, [r7, #3]
 80037ac:	4619      	mov	r1, r3
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f000 ff78 	bl	80046a4 <USBH_LL_ClosePipe>

  return USBH_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3708      	adds	r7, #8
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}

080037be <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80037be:	b580      	push	{r7, lr}
 80037c0:	b084      	sub	sp, #16
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	6078      	str	r0, [r7, #4]
 80037c6:	460b      	mov	r3, r1
 80037c8:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f000 f839 	bl	8003842 <USBH_GetFreePipe>
 80037d0:	4603      	mov	r3, r0
 80037d2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80037d4:	89fb      	ldrh	r3, [r7, #14]
 80037d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80037da:	4293      	cmp	r3, r2
 80037dc:	d00b      	beq.n	80037f6 <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80037de:	78fa      	ldrb	r2, [r7, #3]
 80037e0:	89fb      	ldrh	r3, [r7, #14]
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037ea:	6879      	ldr	r1, [r7, #4]
 80037ec:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 80037f0:	009b      	lsls	r3, r3, #2
 80037f2:	440b      	add	r3, r1
 80037f4:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80037f6:	89fb      	ldrh	r3, [r7, #14]
 80037f8:	b2db      	uxtb	r3, r3
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3710      	adds	r7, #16
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}

08003802 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8003802:	b480      	push	{r7}
 8003804:	b083      	sub	sp, #12
 8003806:	af00      	add	r7, sp, #0
 8003808:	6078      	str	r0, [r7, #4]
 800380a:	460b      	mov	r3, r1
 800380c:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800380e:	78fb      	ldrb	r3, [r7, #3]
 8003810:	2b0f      	cmp	r3, #15
 8003812:	d80f      	bhi.n	8003834 <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8003814:	78fb      	ldrb	r3, [r7, #3]
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 800381c:	009b      	lsls	r3, r3, #2
 800381e:	4413      	add	r3, r2
 8003820:	685a      	ldr	r2, [r3, #4]
 8003822:	78fb      	ldrb	r3, [r7, #3]
 8003824:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8003828:	6879      	ldr	r1, [r7, #4]
 800382a:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	440b      	add	r3, r1
 8003832:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr

08003842 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8003842:	b480      	push	{r7}
 8003844:	b085      	sub	sp, #20
 8003846:	af00      	add	r7, sp, #0
 8003848:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800384a:	2300      	movs	r3, #0
 800384c:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800384e:	2300      	movs	r3, #0
 8003850:	73fb      	strb	r3, [r7, #15]
 8003852:	e010      	b.n	8003876 <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8003854:	7bfb      	ldrb	r3, [r7, #15]
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	f503 738b 	add.w	r3, r3, #278	@ 0x116
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	4413      	add	r3, r2
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d102      	bne.n	8003870 <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 800386a:	7bfb      	ldrb	r3, [r7, #15]
 800386c:	b29b      	uxth	r3, r3
 800386e:	e007      	b.n	8003880 <USBH_GetFreePipe+0x3e>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8003870:	7bfb      	ldrb	r3, [r7, #15]
 8003872:	3301      	adds	r3, #1
 8003874:	73fb      	strb	r3, [r7, #15]
 8003876:	7bfb      	ldrb	r3, [r7, #15]
 8003878:	2b0f      	cmp	r3, #15
 800387a:	d9eb      	bls.n	8003854 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800387c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8003880:	4618      	mov	r0, r3
 8003882:	3714      	adds	r7, #20
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr

0800388c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8003890:	2200      	movs	r2, #0
 8003892:	490f      	ldr	r1, [pc, #60]	@ (80038d0 <MX_USB_DEVICE_Init+0x44>)
 8003894:	480f      	ldr	r0, [pc, #60]	@ (80038d4 <MX_USB_DEVICE_Init+0x48>)
 8003896:	f7fd f88f 	bl	80009b8 <USBD_Init>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d001      	beq.n	80038a4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80038a0:	f013 fcca 	bl	8017238 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MIDI) != USBD_OK)
 80038a4:	490c      	ldr	r1, [pc, #48]	@ (80038d8 <MX_USB_DEVICE_Init+0x4c>)
 80038a6:	480b      	ldr	r0, [pc, #44]	@ (80038d4 <MX_USB_DEVICE_Init+0x48>)
 80038a8:	f7fd f8b6 	bl	8000a18 <USBD_RegisterClass>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d001      	beq.n	80038b6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80038b2:	f013 fcc1 	bl	8017238 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80038b6:	4807      	ldr	r0, [pc, #28]	@ (80038d4 <MX_USB_DEVICE_Init+0x48>)
 80038b8:	f7fd f8e4 	bl	8000a84 <USBD_Start>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 80038c2:	f013 fcb9 	bl	8017238 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80038c6:	f007 feff 	bl	800b6c8 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80038ca:	bf00      	nop
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	24000098 	.word	0x24000098
 80038d4:	240001e0 	.word	0x240001e0
 80038d8:	24000000 	.word	0x24000000

080038dc <uart_log>:
USBH_HandleTypeDef hUsbHostHS;
ApplicationTypeDef Appli_state = APPLICATION_IDLE;

/* USER CODE BEGIN 0 */
static void uart_log(const char *message)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b082      	sub	sp, #8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 80038e4:	6878      	ldr	r0, [r7, #4]
 80038e6:	f7fc fd05 	bl	80002f4 <strlen>
 80038ea:	4603      	mov	r3, r0
 80038ec:	b29a      	uxth	r2, r3
 80038ee:	230a      	movs	r3, #10
 80038f0:	6879      	ldr	r1, [r7, #4]
 80038f2:	4803      	ldr	r0, [pc, #12]	@ (8003900 <uart_log+0x24>)
 80038f4:	f00e f821 	bl	801193a <HAL_UART_Transmit>
}
 80038f8:	bf00      	nop
 80038fa:	3708      	adds	r7, #8
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	24011c68 	.word	0x24011c68

08003904 <uart_log_status>:

static void uart_log_status(const char *label, USBH_StatusTypeDef status)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b09c      	sub	sp, #112	@ 0x70
 8003908:	af02      	add	r7, sp, #8
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	460b      	mov	r3, r1
 800390e:	70fb      	strb	r3, [r7, #3]
  char buffer[96];
  snprintf(buffer, sizeof(buffer), "%s status=%d\r\n", label, (int)status);
 8003910:	78fb      	ldrb	r3, [r7, #3]
 8003912:	f107 0008 	add.w	r0, r7, #8
 8003916:	9300      	str	r3, [sp, #0]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	4a06      	ldr	r2, [pc, #24]	@ (8003934 <uart_log_status+0x30>)
 800391c:	2160      	movs	r1, #96	@ 0x60
 800391e:	f015 ffc3 	bl	80198a8 <sniprintf>
  uart_log(buffer);
 8003922:	f107 0308 	add.w	r3, r7, #8
 8003926:	4618      	mov	r0, r3
 8003928:	f7ff ffd8 	bl	80038dc <uart_log>
}
 800392c:	bf00      	nop
 800392e:	3768      	adds	r7, #104	@ 0x68
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	0801a228 	.word	0x0801a228

08003938 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  uart_log("USBH: MX_USB_HOST_Init begin\r\n");
 800393e:	4821      	ldr	r0, [pc, #132]	@ (80039c4 <MX_USB_HOST_Init+0x8c>)
 8003940:	f7ff ffcc 	bl	80038dc <uart_log>
  /* USER CODE END USB_HOST_Init_PreTreatment */

  USBH_StatusTypeDef status;

  uart_log("USBH: USBH_Init begin\r\n");
 8003944:	4820      	ldr	r0, [pc, #128]	@ (80039c8 <MX_USB_HOST_Init+0x90>)
 8003946:	f7ff ffc9 	bl	80038dc <uart_log>
  status = USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS);
 800394a:	2200      	movs	r2, #0
 800394c:	491f      	ldr	r1, [pc, #124]	@ (80039cc <MX_USB_HOST_Init+0x94>)
 800394e:	4820      	ldr	r0, [pc, #128]	@ (80039d0 <MX_USB_HOST_Init+0x98>)
 8003950:	f7fe faed 	bl	8001f2e <USBH_Init>
 8003954:	4603      	mov	r3, r0
 8003956:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: USBH_Init end", status);
 8003958:	79fb      	ldrb	r3, [r7, #7]
 800395a:	4619      	mov	r1, r3
 800395c:	481d      	ldr	r0, [pc, #116]	@ (80039d4 <MX_USB_HOST_Init+0x9c>)
 800395e:	f7ff ffd1 	bl	8003904 <uart_log_status>
  if (status != USBH_OK)
 8003962:	79fb      	ldrb	r3, [r7, #7]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <MX_USB_HOST_Init+0x34>
  {
    Error_Handler();
 8003968:	f013 fc66 	bl	8017238 <Error_Handler>
  }

  uart_log("USBH: RegisterClass MIDI begin\r\n");
 800396c:	481a      	ldr	r0, [pc, #104]	@ (80039d8 <MX_USB_HOST_Init+0xa0>)
 800396e:	f7ff ffb5 	bl	80038dc <uart_log>
  status = USBH_RegisterClass(&hUsbHostHS, &USBH_MIDI_Class);
 8003972:	491a      	ldr	r1, [pc, #104]	@ (80039dc <MX_USB_HOST_Init+0xa4>)
 8003974:	4816      	ldr	r0, [pc, #88]	@ (80039d0 <MX_USB_HOST_Init+0x98>)
 8003976:	f7fe fb87 	bl	8002088 <USBH_RegisterClass>
 800397a:	4603      	mov	r3, r0
 800397c:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: RegisterClass MIDI end", status);
 800397e:	79fb      	ldrb	r3, [r7, #7]
 8003980:	4619      	mov	r1, r3
 8003982:	4817      	ldr	r0, [pc, #92]	@ (80039e0 <MX_USB_HOST_Init+0xa8>)
 8003984:	f7ff ffbe 	bl	8003904 <uart_log_status>
  if (status != USBH_OK)
 8003988:	79fb      	ldrb	r3, [r7, #7]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d001      	beq.n	8003992 <MX_USB_HOST_Init+0x5a>
  {
    Error_Handler();
 800398e:	f013 fc53 	bl	8017238 <Error_Handler>
  }

  uart_log("USBH: USBH_Start begin\r\n");
 8003992:	4814      	ldr	r0, [pc, #80]	@ (80039e4 <MX_USB_HOST_Init+0xac>)
 8003994:	f7ff ffa2 	bl	80038dc <uart_log>
  status = USBH_Start(&hUsbHostHS);
 8003998:	480d      	ldr	r0, [pc, #52]	@ (80039d0 <MX_USB_HOST_Init+0x98>)
 800399a:	f7fe fbbd 	bl	8002118 <USBH_Start>
 800399e:	4603      	mov	r3, r0
 80039a0:	71fb      	strb	r3, [r7, #7]
  uart_log_status("USBH: USBH_Start end", status);
 80039a2:	79fb      	ldrb	r3, [r7, #7]
 80039a4:	4619      	mov	r1, r3
 80039a6:	4810      	ldr	r0, [pc, #64]	@ (80039e8 <MX_USB_HOST_Init+0xb0>)
 80039a8:	f7ff ffac 	bl	8003904 <uart_log_status>
  if (status != USBH_OK)
 80039ac:	79fb      	ldrb	r3, [r7, #7]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <MX_USB_HOST_Init+0x7e>
  {
    Error_Handler();
 80039b2:	f013 fc41 	bl	8017238 <Error_Handler>
  }

  uart_log("USBH: MX_USB_HOST_Init end\r\n");
 80039b6:	480d      	ldr	r0, [pc, #52]	@ (80039ec <MX_USB_HOST_Init+0xb4>)
 80039b8:	f7ff ff90 	bl	80038dc <uart_log>
}
 80039bc:	bf00      	nop
 80039be:	3708      	adds	r7, #8
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	0801a238 	.word	0x0801a238
 80039c8:	0801a258 	.word	0x0801a258
 80039cc:	08003a05 	.word	0x08003a05
 80039d0:	240004bc 	.word	0x240004bc
 80039d4:	0801a270 	.word	0x0801a270
 80039d8:	0801a284 	.word	0x0801a284
 80039dc:	24000104 	.word	0x24000104
 80039e0:	0801a2a8 	.word	0x0801a2a8
 80039e4:	0801a2c8 	.word	0x0801a2c8
 80039e8:	0801a2e4 	.word	0x0801a2e4
 80039ec:	0801a2fc 	.word	0x0801a2fc

080039f0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
  USBH_Process(&hUsbHostHS);
 80039f4:	4802      	ldr	r0, [pc, #8]	@ (8003a00 <MX_USB_HOST_Process+0x10>)
 80039f6:	f7fe fb9f 	bl	8002138 <USBH_Process>
}
 80039fa:	bf00      	nop
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	240004bc 	.word	0x240004bc

08003a04 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	70fb      	strb	r3, [r7, #3]
  (void)phost;

  switch(id)
 8003a10:	78fb      	ldrb	r3, [r7, #3]
 8003a12:	3b01      	subs	r3, #1
 8003a14:	2b05      	cmp	r3, #5
 8003a16:	d833      	bhi.n	8003a80 <USBH_UserProcess+0x7c>
 8003a18:	a201      	add	r2, pc, #4	@ (adr r2, 8003a20 <USBH_UserProcess+0x1c>)
 8003a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a1e:	bf00      	nop
 8003a20:	08003a39 	.word	0x08003a39
 8003a24:	08003a4f 	.word	0x08003a4f
 8003a28:	08003a5d 	.word	0x08003a5d
 8003a2c:	08003a65 	.word	0x08003a65
 8003a30:	08003a41 	.word	0x08003a41
 8003a34:	08003a73 	.word	0x08003a73
  {
  case HOST_USER_SELECT_CONFIGURATION:
    uart_log("USBH: USER_SELECT_CONFIGURATION\r\n");
 8003a38:	4815      	ldr	r0, [pc, #84]	@ (8003a90 <USBH_UserProcess+0x8c>)
 8003a3a:	f7ff ff4f 	bl	80038dc <uart_log>
    break;
 8003a3e:	e023      	b.n	8003a88 <USBH_UserProcess+0x84>

  case HOST_USER_DISCONNECTION:
    uart_log("USBH: USER_DISCONNECTION\r\n");
 8003a40:	4814      	ldr	r0, [pc, #80]	@ (8003a94 <USBH_UserProcess+0x90>)
 8003a42:	f7ff ff4b 	bl	80038dc <uart_log>
    Appli_state = APPLICATION_DISCONNECT;
 8003a46:	4b14      	ldr	r3, [pc, #80]	@ (8003a98 <USBH_UserProcess+0x94>)
 8003a48:	2203      	movs	r2, #3
 8003a4a:	701a      	strb	r2, [r3, #0]
    break;
 8003a4c:	e01c      	b.n	8003a88 <USBH_UserProcess+0x84>

  case HOST_USER_CLASS_ACTIVE:
    uart_log("USBH: USER_CLASS_ACTIVE\r\n");
 8003a4e:	4813      	ldr	r0, [pc, #76]	@ (8003a9c <USBH_UserProcess+0x98>)
 8003a50:	f7ff ff44 	bl	80038dc <uart_log>
    Appli_state = APPLICATION_READY;
 8003a54:	4b10      	ldr	r3, [pc, #64]	@ (8003a98 <USBH_UserProcess+0x94>)
 8003a56:	2202      	movs	r2, #2
 8003a58:	701a      	strb	r2, [r3, #0]
    break;
 8003a5a:	e015      	b.n	8003a88 <USBH_UserProcess+0x84>

  case HOST_USER_CLASS_SELECTED:
    uart_log("USBH: USER_CLASS_SELECTED\r\n");
 8003a5c:	4810      	ldr	r0, [pc, #64]	@ (8003aa0 <USBH_UserProcess+0x9c>)
 8003a5e:	f7ff ff3d 	bl	80038dc <uart_log>
    break;
 8003a62:	e011      	b.n	8003a88 <USBH_UserProcess+0x84>

  case HOST_USER_CONNECTION:
    uart_log("USBH: USER_CONNECTION\r\n");
 8003a64:	480f      	ldr	r0, [pc, #60]	@ (8003aa4 <USBH_UserProcess+0xa0>)
 8003a66:	f7ff ff39 	bl	80038dc <uart_log>
    Appli_state = APPLICATION_START;
 8003a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8003a98 <USBH_UserProcess+0x94>)
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	701a      	strb	r2, [r3, #0]
    break;
 8003a70:	e00a      	b.n	8003a88 <USBH_UserProcess+0x84>

  case HOST_USER_UNRECOVERED_ERROR:
    uart_log("USBH: USER_UNRECOVERED_ERROR\r\n");
 8003a72:	480d      	ldr	r0, [pc, #52]	@ (8003aa8 <USBH_UserProcess+0xa4>)
 8003a74:	f7ff ff32 	bl	80038dc <uart_log>
    Appli_state = APPLICATION_DISCONNECT;
 8003a78:	4b07      	ldr	r3, [pc, #28]	@ (8003a98 <USBH_UserProcess+0x94>)
 8003a7a:	2203      	movs	r2, #3
 8003a7c:	701a      	strb	r2, [r3, #0]
    break;
 8003a7e:	e003      	b.n	8003a88 <USBH_UserProcess+0x84>

  default:
    uart_log("USBH: USER_EVENT_UNKNOWN\r\n");
 8003a80:	480a      	ldr	r0, [pc, #40]	@ (8003aac <USBH_UserProcess+0xa8>)
 8003a82:	f7ff ff2b 	bl	80038dc <uart_log>
    break;
 8003a86:	bf00      	nop
  }
}
 8003a88:	bf00      	nop
 8003a8a:	3708      	adds	r7, #8
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	0801a31c 	.word	0x0801a31c
 8003a94:	0801a340 	.word	0x0801a340
 8003a98:	2400096c 	.word	0x2400096c
 8003a9c:	0801a35c 	.word	0x0801a35c
 8003aa0:	0801a378 	.word	0x0801a378
 8003aa4:	0801a394 	.word	0x0801a394
 8003aa8:	0801a3ac 	.word	0x0801a3ac
 8003aac:	0801a3cc 	.word	0x0801a3cc

08003ab0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b0ba      	sub	sp, #232	@ 0xe8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ab8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003abc:	2200      	movs	r2, #0
 8003abe:	601a      	str	r2, [r3, #0]
 8003ac0:	605a      	str	r2, [r3, #4]
 8003ac2:	609a      	str	r2, [r3, #8]
 8003ac4:	60da      	str	r2, [r3, #12]
 8003ac6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003ac8:	f107 0310 	add.w	r3, r7, #16
 8003acc:	22c0      	movs	r2, #192	@ 0xc0
 8003ace:	2100      	movs	r1, #0
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f015 ff1f 	bl	8019914 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a2c      	ldr	r2, [pc, #176]	@ (8003b8c <HAL_PCD_MspInit+0xdc>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d151      	bne.n	8003b84 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003ae0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8003ae4:	f04f 0300 	mov.w	r3, #0
 8003ae8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8003aec:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8003af0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003af4:	f107 0310 	add.w	r3, r7, #16
 8003af8:	4618      	mov	r0, r3
 8003afa:	f008 fddb 	bl	800c6b4 <HAL_RCCEx_PeriphCLKConfig>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8003b04:	f013 fb98 	bl	8017238 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8003b08:	f007 fdde 	bl	800b6c8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b0c:	4b20      	ldr	r3, [pc, #128]	@ (8003b90 <HAL_PCD_MspInit+0xe0>)
 8003b0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b12:	4a1f      	ldr	r2, [pc, #124]	@ (8003b90 <HAL_PCD_MspInit+0xe0>)
 8003b14:	f043 0301 	orr.w	r3, r3, #1
 8003b18:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8003b90 <HAL_PCD_MspInit+0xe0>)
 8003b1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	60fb      	str	r3, [r7, #12]
 8003b28:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003b2a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8003b2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b32:	2302      	movs	r3, #2
 8003b34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b38:	2300      	movs	r3, #0
 8003b3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8003b44:	230a      	movs	r3, #10
 8003b46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b4a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003b4e:	4619      	mov	r1, r3
 8003b50:	4810      	ldr	r0, [pc, #64]	@ (8003b94 <HAL_PCD_MspInit+0xe4>)
 8003b52:	f003 fe9d 	bl	8007890 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003b56:	4b0e      	ldr	r3, [pc, #56]	@ (8003b90 <HAL_PCD_MspInit+0xe0>)
 8003b58:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003b5c:	4a0c      	ldr	r2, [pc, #48]	@ (8003b90 <HAL_PCD_MspInit+0xe0>)
 8003b5e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003b62:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003b66:	4b0a      	ldr	r3, [pc, #40]	@ (8003b90 <HAL_PCD_MspInit+0xe0>)
 8003b68:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003b6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b70:	60bb      	str	r3, [r7, #8]
 8003b72:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8003b74:	2200      	movs	r2, #0
 8003b76:	2100      	movs	r1, #0
 8003b78:	2065      	movs	r0, #101	@ 0x65
 8003b7a:	f001 f80c 	bl	8004b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8003b7e:	2065      	movs	r0, #101	@ 0x65
 8003b80:	f001 f823 	bl	8004bca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8003b84:	bf00      	nop
 8003b86:	37e8      	adds	r7, #232	@ 0xe8
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	40080000 	.word	0x40080000
 8003b90:	58024400 	.word	0x58024400
 8003b94:	58020000 	.word	0x58020000

08003b98 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003bac:	4619      	mov	r1, r3
 8003bae:	4610      	mov	r0, r2
 8003bb0:	f7fc ffb5 	bl	8000b1e <USBD_LL_SetupStage>
}
 8003bb4:	bf00      	nop
 8003bb6:	3708      	adds	r7, #8
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bd80      	pop	{r7, pc}

08003bbc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	460b      	mov	r3, r1
 8003bc6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8003bce:	78fa      	ldrb	r2, [r7, #3]
 8003bd0:	6879      	ldr	r1, [r7, #4]
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	00db      	lsls	r3, r3, #3
 8003bd6:	4413      	add	r3, r2
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	440b      	add	r3, r1
 8003bdc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	78fb      	ldrb	r3, [r7, #3]
 8003be4:	4619      	mov	r1, r3
 8003be6:	f7fc ffef 	bl	8000bc8 <USBD_LL_DataOutStage>
}
 8003bea:	bf00      	nop
 8003bec:	3708      	adds	r7, #8
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b082      	sub	sp, #8
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
 8003bfa:	460b      	mov	r3, r1
 8003bfc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8003c04:	78fa      	ldrb	r2, [r7, #3]
 8003c06:	6879      	ldr	r1, [r7, #4]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	00db      	lsls	r3, r3, #3
 8003c0c:	4413      	add	r3, r2
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	440b      	add	r3, r1
 8003c12:	3320      	adds	r3, #32
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	78fb      	ldrb	r3, [r7, #3]
 8003c18:	4619      	mov	r1, r3
 8003c1a:	f7fd f888 	bl	8000d2e <USBD_LL_DataInStage>
}
 8003c1e:	bf00      	nop
 8003c20:	3708      	adds	r7, #8
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}

08003c26 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003c26:	b580      	push	{r7, lr}
 8003c28:	b082      	sub	sp, #8
 8003c2a:	af00      	add	r7, sp, #0
 8003c2c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003c34:	4618      	mov	r0, r3
 8003c36:	f7fd f9c2 	bl	8000fbe <USBD_LL_SOF>
}
 8003c3a:	bf00      	nop
 8003c3c:	3708      	adds	r7, #8
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b084      	sub	sp, #16
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	79db      	ldrb	r3, [r3, #7]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d102      	bne.n	8003c5c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8003c56:	2300      	movs	r3, #0
 8003c58:	73fb      	strb	r3, [r7, #15]
 8003c5a:	e008      	b.n	8003c6e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	79db      	ldrb	r3, [r3, #7]
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d102      	bne.n	8003c6a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8003c64:	2301      	movs	r3, #1
 8003c66:	73fb      	strb	r3, [r7, #15]
 8003c68:	e001      	b.n	8003c6e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8003c6a:	f013 fae5 	bl	8017238 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003c74:	7bfa      	ldrb	r2, [r7, #15]
 8003c76:	4611      	mov	r1, r2
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7fd f95c 	bl	8000f36 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003c84:	4618      	mov	r0, r3
 8003c86:	f7fd f904 	bl	8000e92 <USBD_LL_Reset>
}
 8003c8a:	bf00      	nop
 8003c8c:	3710      	adds	r7, #16
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
	...

08003c94 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f7fd f957 	bl	8000f56 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	6812      	ldr	r2, [r2, #0]
 8003cb6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8003cba:	f043 0301 	orr.w	r3, r3, #1
 8003cbe:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	7adb      	ldrb	r3, [r3, #11]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d005      	beq.n	8003cd4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8003cc8:	4b04      	ldr	r3, [pc, #16]	@ (8003cdc <HAL_PCD_SuspendCallback+0x48>)
 8003cca:	691b      	ldr	r3, [r3, #16]
 8003ccc:	4a03      	ldr	r2, [pc, #12]	@ (8003cdc <HAL_PCD_SuspendCallback+0x48>)
 8003cce:	f043 0306 	orr.w	r3, r3, #6
 8003cd2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8003cd4:	bf00      	nop
 8003cd6:	3708      	adds	r7, #8
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	e000ed00 	.word	0xe000ed00

08003ce0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7fd f94d 	bl	8000f8e <USBD_LL_Resume>
}
 8003cf4:	bf00      	nop
 8003cf6:	3708      	adds	r7, #8
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}

08003cfc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	460b      	mov	r3, r1
 8003d06:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003d0e:	78fa      	ldrb	r2, [r7, #3]
 8003d10:	4611      	mov	r1, r2
 8003d12:	4618      	mov	r0, r3
 8003d14:	f7fd f9a5 	bl	8001062 <USBD_LL_IsoOUTIncomplete>
}
 8003d18:	bf00      	nop
 8003d1a:	3708      	adds	r7, #8
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}

08003d20 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b082      	sub	sp, #8
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	460b      	mov	r3, r1
 8003d2a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003d32:	78fa      	ldrb	r2, [r7, #3]
 8003d34:	4611      	mov	r1, r2
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fd f961 	bl	8000ffe <USBD_LL_IsoINIncomplete>
}
 8003d3c:	bf00      	nop
 8003d3e:	3708      	adds	r7, #8
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003d52:	4618      	mov	r0, r3
 8003d54:	f7fd f9b7 	bl	80010c6 <USBD_LL_DevConnected>
}
 8003d58:	bf00      	nop
 8003d5a:	3708      	adds	r7, #8
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7fd f9b4 	bl	80010dc <USBD_LL_DevDisconnected>
}
 8003d74:	bf00      	nop
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d13e      	bne.n	8003e0a <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8003d8c:	4a21      	ldr	r2, [pc, #132]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a1f      	ldr	r2, [pc, #124]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003d98:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003d9c:	4b1d      	ldr	r3, [pc, #116]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003d9e:	4a1e      	ldr	r2, [pc, #120]	@ (8003e18 <USBD_LL_Init+0x9c>)
 8003da0:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8003da2:	4b1c      	ldr	r3, [pc, #112]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003da4:	2209      	movs	r2, #9
 8003da6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003da8:	4b1a      	ldr	r3, [pc, #104]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003daa:	2202      	movs	r2, #2
 8003dac:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8003dae:	4b19      	ldr	r3, [pc, #100]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003db4:	4b17      	ldr	r3, [pc, #92]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003db6:	2202      	movs	r2, #2
 8003db8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8003dba:	4b16      	ldr	r3, [pc, #88]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003dc0:	4b14      	ldr	r3, [pc, #80]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003dc6:	4b13      	ldr	r3, [pc, #76]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8003dcc:	4b11      	ldr	r3, [pc, #68]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8003dd2:	4b10      	ldr	r3, [pc, #64]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003dd8:	4b0e      	ldr	r3, [pc, #56]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8003dde:	480d      	ldr	r0, [pc, #52]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003de0:	f006 f997 	bl	800a112 <HAL_PCD_Init>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8003dea:	f013 fa25 	bl	8017238 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8003dee:	2180      	movs	r1, #128	@ 0x80
 8003df0:	4808      	ldr	r0, [pc, #32]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003df2:	f007 fbee 	bl	800b5d2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8003df6:	2240      	movs	r2, #64	@ 0x40
 8003df8:	2100      	movs	r1, #0
 8003dfa:	4806      	ldr	r0, [pc, #24]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003dfc:	f007 fba2 	bl	800b544 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8003e00:	2280      	movs	r2, #128	@ 0x80
 8003e02:	2101      	movs	r1, #1
 8003e04:	4803      	ldr	r0, [pc, #12]	@ (8003e14 <USBD_LL_Init+0x98>)
 8003e06:	f007 fb9d 	bl	800b544 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3708      	adds	r7, #8
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	24000970 	.word	0x24000970
 8003e18:	40080000 	.word	0x40080000

08003e1c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003e24:	2300      	movs	r3, #0
 8003e26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003e32:	4618      	mov	r0, r3
 8003e34:	f006 fa79 	bl	800a32a <HAL_PCD_Start>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003e3c:	7bfb      	ldrb	r3, [r7, #15]
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f000 f930 	bl	80040a4 <USBD_Get_USB_Status>
 8003e44:	4603      	mov	r3, r0
 8003e46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003e48:	7bbb      	ldrb	r3, [r7, #14]
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3710      	adds	r7, #16
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}

08003e52 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8003e52:	b580      	push	{r7, lr}
 8003e54:	b084      	sub	sp, #16
 8003e56:	af00      	add	r7, sp, #0
 8003e58:	6078      	str	r0, [r7, #4]
 8003e5a:	4608      	mov	r0, r1
 8003e5c:	4611      	mov	r1, r2
 8003e5e:	461a      	mov	r2, r3
 8003e60:	4603      	mov	r3, r0
 8003e62:	70fb      	strb	r3, [r7, #3]
 8003e64:	460b      	mov	r3, r1
 8003e66:	70bb      	strb	r3, [r7, #2]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003e70:	2300      	movs	r3, #0
 8003e72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8003e7a:	78bb      	ldrb	r3, [r7, #2]
 8003e7c:	883a      	ldrh	r2, [r7, #0]
 8003e7e:	78f9      	ldrb	r1, [r7, #3]
 8003e80:	f006 ff7a 	bl	800ad78 <HAL_PCD_EP_Open>
 8003e84:	4603      	mov	r3, r0
 8003e86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003e88:	7bfb      	ldrb	r3, [r7, #15]
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f000 f90a 	bl	80040a4 <USBD_Get_USB_Status>
 8003e90:	4603      	mov	r3, r0
 8003e92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003e94:	7bbb      	ldrb	r3, [r7, #14]
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3710      	adds	r7, #16
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b084      	sub	sp, #16
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
 8003ea6:	460b      	mov	r3, r1
 8003ea8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003eb8:	78fa      	ldrb	r2, [r7, #3]
 8003eba:	4611      	mov	r1, r2
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f006 ffc5 	bl	800ae4c <HAL_PCD_EP_Close>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003ec6:	7bfb      	ldrb	r3, [r7, #15]
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f000 f8eb 	bl	80040a4 <USBD_Get_USB_Status>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003ed2:	7bbb      	ldrb	r3, [r7, #14]
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
 8003ee4:	460b      	mov	r3, r1
 8003ee6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003eec:	2300      	movs	r3, #0
 8003eee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003ef6:	78fa      	ldrb	r2, [r7, #3]
 8003ef8:	4611      	mov	r1, r2
 8003efa:	4618      	mov	r0, r3
 8003efc:	f007 f87d 	bl	800affa <HAL_PCD_EP_SetStall>
 8003f00:	4603      	mov	r3, r0
 8003f02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003f04:	7bfb      	ldrb	r3, [r7, #15]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f000 f8cc 	bl	80040a4 <USBD_Get_USB_Status>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003f10:	7bbb      	ldrb	r3, [r7, #14]
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003f1a:	b580      	push	{r7, lr}
 8003f1c:	b084      	sub	sp, #16
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
 8003f22:	460b      	mov	r3, r1
 8003f24:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003f26:	2300      	movs	r3, #0
 8003f28:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003f34:	78fa      	ldrb	r2, [r7, #3]
 8003f36:	4611      	mov	r1, r2
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f007 f8c1 	bl	800b0c0 <HAL_PCD_EP_ClrStall>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003f42:	7bfb      	ldrb	r3, [r7, #15]
 8003f44:	4618      	mov	r0, r3
 8003f46:	f000 f8ad 	bl	80040a4 <USBD_Get_USB_Status>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003f4e:	7bbb      	ldrb	r3, [r7, #14]
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	3710      	adds	r7, #16
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}

08003f58 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b085      	sub	sp, #20
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	460b      	mov	r3, r1
 8003f62:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003f6a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8003f6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	da0b      	bge.n	8003f8c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8003f74:	78fb      	ldrb	r3, [r7, #3]
 8003f76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003f7a:	68f9      	ldr	r1, [r7, #12]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	00db      	lsls	r3, r3, #3
 8003f80:	4413      	add	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	440b      	add	r3, r1
 8003f86:	3316      	adds	r3, #22
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	e00b      	b.n	8003fa4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8003f8c:	78fb      	ldrb	r3, [r7, #3]
 8003f8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003f92:	68f9      	ldr	r1, [r7, #12]
 8003f94:	4613      	mov	r3, r2
 8003f96:	00db      	lsls	r3, r3, #3
 8003f98:	4413      	add	r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	440b      	add	r3, r1
 8003f9e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8003fa2:	781b      	ldrb	r3, [r3, #0]
  }
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3714      	adds	r7, #20
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr

08003fb0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	460b      	mov	r3, r1
 8003fba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8003fca:	78fa      	ldrb	r2, [r7, #3]
 8003fcc:	4611      	mov	r1, r2
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f006 feae 	bl	800ad30 <HAL_PCD_SetAddress>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8003fd8:	7bfb      	ldrb	r3, [r7, #15]
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f000 f862 	bl	80040a4 <USBD_Get_USB_Status>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8003fe4:	7bbb      	ldrb	r3, [r7, #14]
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3710      	adds	r7, #16
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8003fee:	b580      	push	{r7, lr}
 8003ff0:	b086      	sub	sp, #24
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	60f8      	str	r0, [r7, #12]
 8003ff6:	607a      	str	r2, [r7, #4]
 8003ff8:	603b      	str	r3, [r7, #0]
 8003ffa:	460b      	mov	r3, r1
 8003ffc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8003ffe:	2300      	movs	r3, #0
 8004000:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004002:	2300      	movs	r3, #0
 8004004:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800400c:	7af9      	ldrb	r1, [r7, #11]
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	f006 ffb8 	bl	800af86 <HAL_PCD_EP_Transmit>
 8004016:	4603      	mov	r3, r0
 8004018:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800401a:	7dfb      	ldrb	r3, [r7, #23]
 800401c:	4618      	mov	r0, r3
 800401e:	f000 f841 	bl	80040a4 <USBD_Get_USB_Status>
 8004022:	4603      	mov	r3, r0
 8004024:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8004026:	7dbb      	ldrb	r3, [r7, #22]
}
 8004028:	4618      	mov	r0, r3
 800402a:	3718      	adds	r7, #24
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b086      	sub	sp, #24
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	607a      	str	r2, [r7, #4]
 800403a:	603b      	str	r3, [r7, #0]
 800403c:	460b      	mov	r3, r1
 800403e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004040:	2300      	movs	r3, #0
 8004042:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8004044:	2300      	movs	r3, #0
 8004046:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800404e:	7af9      	ldrb	r1, [r7, #11]
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	f006 ff44 	bl	800aee0 <HAL_PCD_EP_Receive>
 8004058:	4603      	mov	r3, r0
 800405a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800405c:	7dfb      	ldrb	r3, [r7, #23]
 800405e:	4618      	mov	r0, r3
 8004060:	f000 f820 	bl	80040a4 <USBD_Get_USB_Status>
 8004064:	4603      	mov	r3, r0
 8004066:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8004068:	7dbb      	ldrb	r3, [r7, #22]
}
 800406a:	4618      	mov	r0, r3
 800406c:	3718      	adds	r7, #24
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
	...

08004074 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MIDI_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800407c:	4b03      	ldr	r3, [pc, #12]	@ (800408c <USBD_static_malloc+0x18>)
}
 800407e:	4618      	mov	r0, r3
 8004080:	370c      	adds	r7, #12
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr
 800408a:	bf00      	nop
 800408c:	24000e54 	.word	0x24000e54

08004090 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8004098:	bf00      	nop
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b085      	sub	sp, #20
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	4603      	mov	r3, r0
 80040ac:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80040ae:	2300      	movs	r3, #0
 80040b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80040b2:	79fb      	ldrb	r3, [r7, #7]
 80040b4:	2b03      	cmp	r3, #3
 80040b6:	d817      	bhi.n	80040e8 <USBD_Get_USB_Status+0x44>
 80040b8:	a201      	add	r2, pc, #4	@ (adr r2, 80040c0 <USBD_Get_USB_Status+0x1c>)
 80040ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040be:	bf00      	nop
 80040c0:	080040d1 	.word	0x080040d1
 80040c4:	080040d7 	.word	0x080040d7
 80040c8:	080040dd 	.word	0x080040dd
 80040cc:	080040e3 	.word	0x080040e3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80040d0:	2300      	movs	r3, #0
 80040d2:	73fb      	strb	r3, [r7, #15]
    break;
 80040d4:	e00b      	b.n	80040ee <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80040d6:	2303      	movs	r3, #3
 80040d8:	73fb      	strb	r3, [r7, #15]
    break;
 80040da:	e008      	b.n	80040ee <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80040dc:	2301      	movs	r3, #1
 80040de:	73fb      	strb	r3, [r7, #15]
    break;
 80040e0:	e005      	b.n	80040ee <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80040e2:	2303      	movs	r3, #3
 80040e4:	73fb      	strb	r3, [r7, #15]
    break;
 80040e6:	e002      	b.n	80040ee <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80040e8:	2303      	movs	r3, #3
 80040ea:	73fb      	strb	r3, [r7, #15]
    break;
 80040ec:	bf00      	nop
  }
  return usb_status;
 80040ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3714      	adds	r7, #20
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	4603      	mov	r3, r0
 8004104:	6039      	str	r1, [r7, #0]
 8004106:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	2212      	movs	r2, #18
 800410c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800410e:	4b03      	ldr	r3, [pc, #12]	@ (800411c <USBD_FS_DeviceDescriptor+0x20>)
}
 8004110:	4618      	mov	r0, r3
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr
 800411c:	240000b8 	.word	0x240000b8

08004120 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	4603      	mov	r3, r0
 8004128:	6039      	str	r1, [r7, #0]
 800412a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	2204      	movs	r2, #4
 8004130:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8004132:	4b03      	ldr	r3, [pc, #12]	@ (8004140 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8004134:	4618      	mov	r0, r3
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr
 8004140:	240000cc 	.word	0x240000cc

08004144 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	4603      	mov	r3, r0
 800414c:	6039      	str	r1, [r7, #0]
 800414e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8004150:	79fb      	ldrb	r3, [r7, #7]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d105      	bne.n	8004162 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004156:	683a      	ldr	r2, [r7, #0]
 8004158:	4907      	ldr	r1, [pc, #28]	@ (8004178 <USBD_FS_ProductStrDescriptor+0x34>)
 800415a:	4808      	ldr	r0, [pc, #32]	@ (800417c <USBD_FS_ProductStrDescriptor+0x38>)
 800415c:	f7fd fe18 	bl	8001d90 <USBD_GetString>
 8004160:	e004      	b.n	800416c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004162:	683a      	ldr	r2, [r7, #0]
 8004164:	4904      	ldr	r1, [pc, #16]	@ (8004178 <USBD_FS_ProductStrDescriptor+0x34>)
 8004166:	4805      	ldr	r0, [pc, #20]	@ (800417c <USBD_FS_ProductStrDescriptor+0x38>)
 8004168:	f7fd fe12 	bl	8001d90 <USBD_GetString>
  }
  return USBD_StrDesc;
 800416c:	4b02      	ldr	r3, [pc, #8]	@ (8004178 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800416e:	4618      	mov	r0, r3
 8004170:	3708      	adds	r7, #8
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	24000e68 	.word	0x24000e68
 800417c:	0801a3e8 	.word	0x0801a3e8

08004180 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	4603      	mov	r3, r0
 8004188:	6039      	str	r1, [r7, #0]
 800418a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800418c:	683a      	ldr	r2, [r7, #0]
 800418e:	4904      	ldr	r1, [pc, #16]	@ (80041a0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8004190:	4804      	ldr	r0, [pc, #16]	@ (80041a4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8004192:	f7fd fdfd 	bl	8001d90 <USBD_GetString>
  return USBD_StrDesc;
 8004196:	4b02      	ldr	r3, [pc, #8]	@ (80041a0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8004198:	4618      	mov	r0, r3
 800419a:	3708      	adds	r7, #8
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}
 80041a0:	24000e68 	.word	0x24000e68
 80041a4:	0801a3f8 	.word	0x0801a3f8

080041a8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	4603      	mov	r3, r0
 80041b0:	6039      	str	r1, [r7, #0]
 80041b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	221a      	movs	r2, #26
 80041b8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80041ba:	f000 f843 	bl	8004244 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80041be:	4b02      	ldr	r3, [pc, #8]	@ (80041c8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3708      	adds	r7, #8
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	240000d0 	.word	0x240000d0

080041cc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	4603      	mov	r3, r0
 80041d4:	6039      	str	r1, [r7, #0]
 80041d6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80041d8:	79fb      	ldrb	r3, [r7, #7]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d105      	bne.n	80041ea <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80041de:	683a      	ldr	r2, [r7, #0]
 80041e0:	4907      	ldr	r1, [pc, #28]	@ (8004200 <USBD_FS_ConfigStrDescriptor+0x34>)
 80041e2:	4808      	ldr	r0, [pc, #32]	@ (8004204 <USBD_FS_ConfigStrDescriptor+0x38>)
 80041e4:	f7fd fdd4 	bl	8001d90 <USBD_GetString>
 80041e8:	e004      	b.n	80041f4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80041ea:	683a      	ldr	r2, [r7, #0]
 80041ec:	4904      	ldr	r1, [pc, #16]	@ (8004200 <USBD_FS_ConfigStrDescriptor+0x34>)
 80041ee:	4805      	ldr	r0, [pc, #20]	@ (8004204 <USBD_FS_ConfigStrDescriptor+0x38>)
 80041f0:	f7fd fdce 	bl	8001d90 <USBD_GetString>
  }
  return USBD_StrDesc;
 80041f4:	4b02      	ldr	r3, [pc, #8]	@ (8004200 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3708      	adds	r7, #8
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	24000e68 	.word	0x24000e68
 8004204:	0801a40c 	.word	0x0801a40c

08004208 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
 800420e:	4603      	mov	r3, r0
 8004210:	6039      	str	r1, [r7, #0]
 8004212:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8004214:	79fb      	ldrb	r3, [r7, #7]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d105      	bne.n	8004226 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800421a:	683a      	ldr	r2, [r7, #0]
 800421c:	4907      	ldr	r1, [pc, #28]	@ (800423c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800421e:	4808      	ldr	r0, [pc, #32]	@ (8004240 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8004220:	f7fd fdb6 	bl	8001d90 <USBD_GetString>
 8004224:	e004      	b.n	8004230 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8004226:	683a      	ldr	r2, [r7, #0]
 8004228:	4904      	ldr	r1, [pc, #16]	@ (800423c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800422a:	4805      	ldr	r0, [pc, #20]	@ (8004240 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800422c:	f7fd fdb0 	bl	8001d90 <USBD_GetString>
  }
  return USBD_StrDesc;
 8004230:	4b02      	ldr	r3, [pc, #8]	@ (800423c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8004232:	4618      	mov	r0, r3
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	24000e68 	.word	0x24000e68
 8004240:	0801a418 	.word	0x0801a418

08004244 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800424a:	4b0f      	ldr	r3, [pc, #60]	@ (8004288 <Get_SerialNum+0x44>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8004250:	4b0e      	ldr	r3, [pc, #56]	@ (800428c <Get_SerialNum+0x48>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8004256:	4b0e      	ldr	r3, [pc, #56]	@ (8004290 <Get_SerialNum+0x4c>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800425c:	68fa      	ldr	r2, [r7, #12]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	4413      	add	r3, r2
 8004262:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d009      	beq.n	800427e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800426a:	2208      	movs	r2, #8
 800426c:	4909      	ldr	r1, [pc, #36]	@ (8004294 <Get_SerialNum+0x50>)
 800426e:	68f8      	ldr	r0, [r7, #12]
 8004270:	f000 f814 	bl	800429c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8004274:	2204      	movs	r2, #4
 8004276:	4908      	ldr	r1, [pc, #32]	@ (8004298 <Get_SerialNum+0x54>)
 8004278:	68b8      	ldr	r0, [r7, #8]
 800427a:	f000 f80f 	bl	800429c <IntToUnicode>
  }
}
 800427e:	bf00      	nop
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	1ff1e800 	.word	0x1ff1e800
 800428c:	1ff1e804 	.word	0x1ff1e804
 8004290:	1ff1e808 	.word	0x1ff1e808
 8004294:	240000d2 	.word	0x240000d2
 8004298:	240000e2 	.word	0x240000e2

0800429c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800429c:	b480      	push	{r7}
 800429e:	b087      	sub	sp, #28
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	60f8      	str	r0, [r7, #12]
 80042a4:	60b9      	str	r1, [r7, #8]
 80042a6:	4613      	mov	r3, r2
 80042a8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80042aa:	2300      	movs	r3, #0
 80042ac:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80042ae:	2300      	movs	r3, #0
 80042b0:	75fb      	strb	r3, [r7, #23]
 80042b2:	e027      	b.n	8004304 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	0f1b      	lsrs	r3, r3, #28
 80042b8:	2b09      	cmp	r3, #9
 80042ba:	d80b      	bhi.n	80042d4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	0f1b      	lsrs	r3, r3, #28
 80042c0:	b2da      	uxtb	r2, r3
 80042c2:	7dfb      	ldrb	r3, [r7, #23]
 80042c4:	005b      	lsls	r3, r3, #1
 80042c6:	4619      	mov	r1, r3
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	440b      	add	r3, r1
 80042cc:	3230      	adds	r2, #48	@ 0x30
 80042ce:	b2d2      	uxtb	r2, r2
 80042d0:	701a      	strb	r2, [r3, #0]
 80042d2:	e00a      	b.n	80042ea <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	0f1b      	lsrs	r3, r3, #28
 80042d8:	b2da      	uxtb	r2, r3
 80042da:	7dfb      	ldrb	r3, [r7, #23]
 80042dc:	005b      	lsls	r3, r3, #1
 80042de:	4619      	mov	r1, r3
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	440b      	add	r3, r1
 80042e4:	3237      	adds	r2, #55	@ 0x37
 80042e6:	b2d2      	uxtb	r2, r2
 80042e8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	011b      	lsls	r3, r3, #4
 80042ee:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80042f0:	7dfb      	ldrb	r3, [r7, #23]
 80042f2:	005b      	lsls	r3, r3, #1
 80042f4:	3301      	adds	r3, #1
 80042f6:	68ba      	ldr	r2, [r7, #8]
 80042f8:	4413      	add	r3, r2
 80042fa:	2200      	movs	r2, #0
 80042fc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80042fe:	7dfb      	ldrb	r3, [r7, #23]
 8004300:	3301      	adds	r3, #1
 8004302:	75fb      	strb	r3, [r7, #23]
 8004304:	7dfa      	ldrb	r2, [r7, #23]
 8004306:	79fb      	ldrb	r3, [r7, #7]
 8004308:	429a      	cmp	r2, r3
 800430a:	d3d3      	bcc.n	80042b4 <IntToUnicode+0x18>
  }
}
 800430c:	bf00      	nop
 800430e:	bf00      	nop
 8004310:	371c      	adds	r7, #28
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
	...

0800431c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b0ba      	sub	sp, #232	@ 0xe8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004324:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004328:	2200      	movs	r2, #0
 800432a:	601a      	str	r2, [r3, #0]
 800432c:	605a      	str	r2, [r3, #4]
 800432e:	609a      	str	r2, [r3, #8]
 8004330:	60da      	str	r2, [r3, #12]
 8004332:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004334:	f107 0310 	add.w	r3, r7, #16
 8004338:	22c0      	movs	r2, #192	@ 0xc0
 800433a:	2100      	movs	r1, #0
 800433c:	4618      	mov	r0, r3
 800433e:	f015 fae9 	bl	8019914 <memset>
  if(hcdHandle->Instance==USB_OTG_HS)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a2c      	ldr	r2, [pc, #176]	@ (80043f8 <HAL_HCD_MspInit+0xdc>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d151      	bne.n	80043f0 <HAL_HCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800434c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004350:	f04f 0300 	mov.w	r3, #0
 8004354:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8004358:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800435c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004360:	f107 0310 	add.w	r3, r7, #16
 8004364:	4618      	mov	r0, r3
 8004366:	f008 f9a5 	bl	800c6b4 <HAL_RCCEx_PeriphCLKConfig>
 800436a:	4603      	mov	r3, r0
 800436c:	2b00      	cmp	r3, #0
 800436e:	d001      	beq.n	8004374 <HAL_HCD_MspInit+0x58>
    {
      Error_Handler();
 8004370:	f012 ff62 	bl	8017238 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8004374:	f007 f9a8 	bl	800b6c8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004378:	4b20      	ldr	r3, [pc, #128]	@ (80043fc <HAL_HCD_MspInit+0xe0>)
 800437a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800437e:	4a1f      	ldr	r2, [pc, #124]	@ (80043fc <HAL_HCD_MspInit+0xe0>)
 8004380:	f043 0302 	orr.w	r3, r3, #2
 8004384:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004388:	4b1c      	ldr	r3, [pc, #112]	@ (80043fc <HAL_HCD_MspInit+0xe0>)
 800438a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	60fb      	str	r3, [r7, #12]
 8004394:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004396:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800439a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800439e:	2302      	movs	r3, #2
 80043a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a4:	2300      	movs	r3, #0
 80043a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043aa:	2300      	movs	r3, #0
 80043ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 80043b0:	230c      	movs	r3, #12
 80043b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043b6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80043ba:	4619      	mov	r1, r3
 80043bc:	4810      	ldr	r0, [pc, #64]	@ (8004400 <HAL_HCD_MspInit+0xe4>)
 80043be:	f003 fa67 	bl	8007890 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 80043c2:	4b0e      	ldr	r3, [pc, #56]	@ (80043fc <HAL_HCD_MspInit+0xe0>)
 80043c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80043c8:	4a0c      	ldr	r2, [pc, #48]	@ (80043fc <HAL_HCD_MspInit+0xe0>)
 80043ca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80043ce:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80043d2:	4b0a      	ldr	r3, [pc, #40]	@ (80043fc <HAL_HCD_MspInit+0xe0>)
 80043d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80043d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043dc:	60bb      	str	r3, [r7, #8]
 80043de:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 80043e0:	2200      	movs	r2, #0
 80043e2:	2100      	movs	r1, #0
 80043e4:	204d      	movs	r0, #77	@ 0x4d
 80043e6:	f000 fbd6 	bl	8004b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80043ea:	204d      	movs	r0, #77	@ 0x4d
 80043ec:	f000 fbed 	bl	8004bca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 80043f0:	bf00      	nop
 80043f2:	37e8      	adds	r7, #232	@ 0xe8
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	40040000 	.word	0x40040000
 80043fc:	58024400 	.word	0x58024400
 8004400:	58020400 	.word	0x58020400

08004404 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b082      	sub	sp, #8
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8004412:	4618      	mov	r0, r3
 8004414:	f7fe fa6d 	bl	80028f2 <USBH_LL_IncTimer>
}
 8004418:	bf00      	nop
 800441a:	3708      	adds	r7, #8
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}

08004420 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800442e:	4618      	mov	r0, r3
 8004430:	f7fe faa9 	bl	8002986 <USBH_LL_Connect>
}
 8004434:	bf00      	nop
 8004436:	3708      	adds	r7, #8
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b082      	sub	sp, #8
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800444a:	4618      	mov	r0, r3
 800444c:	f7fe fab2 	bl	80029b4 <USBH_LL_Disconnect>
}
 8004450:	bf00      	nop
 8004452:	3708      	adds	r7, #8
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8004458:	b480      	push	{r7}
 800445a:	b083      	sub	sp, #12
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	460b      	mov	r3, r1
 8004462:	70fb      	strb	r3, [r7, #3]
 8004464:	4613      	mov	r3, r2
 8004466:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8004468:	bf00      	nop
 800446a:	370c      	adds	r7, #12
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr

08004474 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8004482:	4618      	mov	r0, r3
 8004484:	f7fe fa5f 	bl	8002946 <USBH_LL_PortEnabled>
}
 8004488:	bf00      	nop
 800448a:	3708      	adds	r7, #8
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800449e:	4618      	mov	r0, r3
 80044a0:	f7fe fa5f 	bl	8002962 <USBH_LL_PortDisabled>
}
 80044a4:	bf00      	nop
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f893 34a4 	ldrb.w	r3, [r3, #1188]	@ 0x4a4
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d12f      	bne.n	800451e <USBH_LL_Init+0x72>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 80044be:	4a1a      	ldr	r2, [pc, #104]	@ (8004528 <USBH_LL_Init+0x7c>)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_HS;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a17      	ldr	r2, [pc, #92]	@ (8004528 <USBH_LL_Init+0x7c>)
 80044ca:	f8c3 24a8 	str.w	r2, [r3, #1192]	@ 0x4a8

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80044ce:	4b16      	ldr	r3, [pc, #88]	@ (8004528 <USBH_LL_Init+0x7c>)
 80044d0:	4a16      	ldr	r2, [pc, #88]	@ (800452c <USBH_LL_Init+0x80>)
 80044d2:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 16;
 80044d4:	4b14      	ldr	r3, [pc, #80]	@ (8004528 <USBH_LL_Init+0x7c>)
 80044d6:	2210      	movs	r2, #16
 80044d8:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 80044da:	4b13      	ldr	r3, [pc, #76]	@ (8004528 <USBH_LL_Init+0x7c>)
 80044dc:	2201      	movs	r2, #1
 80044de:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 80044e0:	4b11      	ldr	r3, [pc, #68]	@ (8004528 <USBH_LL_Init+0x7c>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 80044e6:	4b10      	ldr	r3, [pc, #64]	@ (8004528 <USBH_LL_Init+0x7c>)
 80044e8:	2202      	movs	r2, #2
 80044ea:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 80044ec:	4b0e      	ldr	r3, [pc, #56]	@ (8004528 <USBH_LL_Init+0x7c>)
 80044ee:	2200      	movs	r2, #0
 80044f0:	729a      	strb	r2, [r3, #10]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 80044f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004528 <USBH_LL_Init+0x7c>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	72da      	strb	r2, [r3, #11]
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 80044f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004528 <USBH_LL_Init+0x7c>)
 80044fa:	2200      	movs	r2, #0
 80044fc:	741a      	strb	r2, [r3, #16]
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 80044fe:	480a      	ldr	r0, [pc, #40]	@ (8004528 <USBH_LL_Init+0x7c>)
 8004500:	f003 fba9 	bl	8007c56 <HAL_HCD_Init>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d001      	beq.n	800450e <USBH_LL_Init+0x62>
  {
    Error_Handler( );
 800450a:	f012 fe95 	bl	8017238 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 800450e:	4806      	ldr	r0, [pc, #24]	@ (8004528 <USBH_LL_Init+0x7c>)
 8004510:	f004 f800 	bl	8008514 <HAL_HCD_GetCurrentFrame>
 8004514:	4603      	mov	r3, r0
 8004516:	4619      	mov	r1, r3
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	f7fe f9db 	bl	80028d4 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800451e:	2300      	movs	r3, #0
}
 8004520:	4618      	mov	r0, r3
 8004522:	3708      	adds	r7, #8
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	24001068 	.word	0x24001068
 800452c:	40040000 	.word	0x40040000

08004530 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b084      	sub	sp, #16
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004538:	2300      	movs	r3, #0
 800453a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800453c:	2300      	movs	r3, #0
 800453e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8004546:	4618      	mov	r0, r3
 8004548:	f003 ff6c 	bl	8008424 <HAL_HCD_Start>
 800454c:	4603      	mov	r3, r0
 800454e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8004550:	7bfb      	ldrb	r3, [r7, #15]
 8004552:	4618      	mov	r0, r3
 8004554:	f000 f956 	bl	8004804 <USBH_Get_USB_Status>
 8004558:	4603      	mov	r3, r0
 800455a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800455c:	7bbb      	ldrb	r3, [r7, #14]
}
 800455e:	4618      	mov	r0, r3
 8004560:	3710      	adds	r7, #16
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}

08004566 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8004566:	b580      	push	{r7, lr}
 8004568:	b084      	sub	sp, #16
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800456e:	2300      	movs	r3, #0
 8004570:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8004572:	2300      	movs	r3, #0
 8004574:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 800457c:	4618      	mov	r0, r3
 800457e:	f003 ff74 	bl	800846a <HAL_HCD_Stop>
 8004582:	4603      	mov	r3, r0
 8004584:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8004586:	7bfb      	ldrb	r3, [r7, #15]
 8004588:	4618      	mov	r0, r3
 800458a:	f000 f93b 	bl	8004804 <USBH_Get_USB_Status>
 800458e:	4603      	mov	r3, r0
 8004590:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8004592:	7bbb      	ldrb	r3, [r7, #14]
}
 8004594:	4618      	mov	r0, r3
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80045a4:	2301      	movs	r3, #1
 80045a6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80045ae:	4618      	mov	r0, r3
 80045b0:	f003 ffbe 	bl	8008530 <HAL_HCD_GetCurrentSpeed>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d00c      	beq.n	80045d4 <USBH_LL_GetSpeed+0x38>
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d80d      	bhi.n	80045da <USBH_LL_GetSpeed+0x3e>
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d002      	beq.n	80045c8 <USBH_LL_GetSpeed+0x2c>
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d003      	beq.n	80045ce <USBH_LL_GetSpeed+0x32>
 80045c6:	e008      	b.n	80045da <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 80045c8:	2300      	movs	r3, #0
 80045ca:	73fb      	strb	r3, [r7, #15]
    break;
 80045cc:	e008      	b.n	80045e0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 80045ce:	2301      	movs	r3, #1
 80045d0:	73fb      	strb	r3, [r7, #15]
    break;
 80045d2:	e005      	b.n	80045e0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 80045d4:	2302      	movs	r3, #2
 80045d6:	73fb      	strb	r3, [r7, #15]
    break;
 80045d8:	e002      	b.n	80045e0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 80045da:	2301      	movs	r3, #1
 80045dc:	73fb      	strb	r3, [r7, #15]
    break;
 80045de:	bf00      	nop
  }
  return  speed;
 80045e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3710      	adds	r7, #16
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}

080045ea <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80045ea:	b580      	push	{r7, lr}
 80045ec:	b084      	sub	sp, #16
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80045f2:	2300      	movs	r3, #0
 80045f4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80045f6:	2300      	movs	r3, #0
 80045f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8004600:	4618      	mov	r0, r3
 8004602:	f003 ff4f 	bl	80084a4 <HAL_HCD_ResetPort>
 8004606:	4603      	mov	r3, r0
 8004608:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800460a:	7bfb      	ldrb	r3, [r7, #15]
 800460c:	4618      	mov	r0, r3
 800460e:	f000 f8f9 	bl	8004804 <USBH_Get_USB_Status>
 8004612:	4603      	mov	r3, r0
 8004614:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8004616:	7bbb      	ldrb	r3, [r7, #14]
}
 8004618:	4618      	mov	r0, r3
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	460b      	mov	r3, r1
 800462a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8004632:	78fa      	ldrb	r2, [r7, #3]
 8004634:	4611      	mov	r1, r2
 8004636:	4618      	mov	r0, r3
 8004638:	f003 ff57 	bl	80084ea <HAL_HCD_HC_GetXferCount>
 800463c:	4603      	mov	r3, r0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3708      	adds	r7, #8
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8004646:	b590      	push	{r4, r7, lr}
 8004648:	b089      	sub	sp, #36	@ 0x24
 800464a:	af04      	add	r7, sp, #16
 800464c:	6078      	str	r0, [r7, #4]
 800464e:	4608      	mov	r0, r1
 8004650:	4611      	mov	r1, r2
 8004652:	461a      	mov	r2, r3
 8004654:	4603      	mov	r3, r0
 8004656:	70fb      	strb	r3, [r7, #3]
 8004658:	460b      	mov	r3, r1
 800465a:	70bb      	strb	r3, [r7, #2]
 800465c:	4613      	mov	r3, r2
 800465e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8004660:	2300      	movs	r3, #0
 8004662:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8004664:	2300      	movs	r3, #0
 8004666:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	f8d3 04a8 	ldr.w	r0, [r3, #1192]	@ 0x4a8
 800466e:	787c      	ldrb	r4, [r7, #1]
 8004670:	78ba      	ldrb	r2, [r7, #2]
 8004672:	78f9      	ldrb	r1, [r7, #3]
 8004674:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004676:	9302      	str	r3, [sp, #8]
 8004678:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800467c:	9301      	str	r3, [sp, #4]
 800467e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004682:	9300      	str	r3, [sp, #0]
 8004684:	4623      	mov	r3, r4
 8004686:	f003 fb43 	bl	8007d10 <HAL_HCD_HC_Init>
 800468a:	4603      	mov	r3, r0
 800468c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800468e:	7bfb      	ldrb	r3, [r7, #15]
 8004690:	4618      	mov	r0, r3
 8004692:	f000 f8b7 	bl	8004804 <USBH_Get_USB_Status>
 8004696:	4603      	mov	r3, r0
 8004698:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800469a:	7bbb      	ldrb	r3, [r7, #14]
}
 800469c:	4618      	mov	r0, r3
 800469e:	3714      	adds	r7, #20
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd90      	pop	{r4, r7, pc}

080046a4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	460b      	mov	r3, r1
 80046ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80046b0:	2300      	movs	r3, #0
 80046b2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80046b4:	2300      	movs	r3, #0
 80046b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 80046be:	78fa      	ldrb	r2, [r7, #3]
 80046c0:	4611      	mov	r1, r2
 80046c2:	4618      	mov	r0, r3
 80046c4:	f003 fbdc 	bl	8007e80 <HAL_HCD_HC_Halt>
 80046c8:	4603      	mov	r3, r0
 80046ca:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80046cc:	7bfb      	ldrb	r3, [r7, #15]
 80046ce:	4618      	mov	r0, r3
 80046d0:	f000 f898 	bl	8004804 <USBH_Get_USB_Status>
 80046d4:	4603      	mov	r3, r0
 80046d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80046d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3710      	adds	r7, #16
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}

080046e2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 80046e2:	b590      	push	{r4, r7, lr}
 80046e4:	b089      	sub	sp, #36	@ 0x24
 80046e6:	af04      	add	r7, sp, #16
 80046e8:	6078      	str	r0, [r7, #4]
 80046ea:	4608      	mov	r0, r1
 80046ec:	4611      	mov	r1, r2
 80046ee:	461a      	mov	r2, r3
 80046f0:	4603      	mov	r3, r0
 80046f2:	70fb      	strb	r3, [r7, #3]
 80046f4:	460b      	mov	r3, r1
 80046f6:	70bb      	strb	r3, [r7, #2]
 80046f8:	4613      	mov	r3, r2
 80046fa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80046fc:	2300      	movs	r3, #0
 80046fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8004700:	2300      	movs	r3, #0
 8004702:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f8d3 04a8 	ldr.w	r0, [r3, #1192]	@ 0x4a8
 800470a:	787c      	ldrb	r4, [r7, #1]
 800470c:	78ba      	ldrb	r2, [r7, #2]
 800470e:	78f9      	ldrb	r1, [r7, #3]
 8004710:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004714:	9303      	str	r3, [sp, #12]
 8004716:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8004718:	9302      	str	r3, [sp, #8]
 800471a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471c:	9301      	str	r3, [sp, #4]
 800471e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004722:	9300      	str	r3, [sp, #0]
 8004724:	4623      	mov	r3, r4
 8004726:	f003 fbcf 	bl	8007ec8 <HAL_HCD_HC_SubmitRequest>
 800472a:	4603      	mov	r3, r0
 800472c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800472e:	7bfb      	ldrb	r3, [r7, #15]
 8004730:	4618      	mov	r0, r3
 8004732:	f000 f867 	bl	8004804 <USBH_Get_USB_Status>
 8004736:	4603      	mov	r3, r0
 8004738:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800473a:	7bbb      	ldrb	r3, [r7, #14]
}
 800473c:	4618      	mov	r0, r3
 800473e:	3714      	adds	r7, #20
 8004740:	46bd      	mov	sp, r7
 8004742:	bd90      	pop	{r4, r7, pc}

08004744 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	460b      	mov	r3, r1
 800474e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 8004756:	78fa      	ldrb	r2, [r7, #3]
 8004758:	4611      	mov	r1, r2
 800475a:	4618      	mov	r0, r3
 800475c:	f003 feb0 	bl	80084c0 <HAL_HCD_HC_GetURBState>
 8004760:	4603      	mov	r3, r0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3708      	adds	r7, #8
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}

0800476a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800476a:	b580      	push	{r7, lr}
 800476c:	b082      	sub	sp, #8
 800476e:	af00      	add	r7, sp, #0
 8004770:	6078      	str	r0, [r7, #4]
 8004772:	460b      	mov	r3, r1
 8004774:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_HS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_HS */
    }
  }
  HAL_Delay(200);
 8004776:	20c8      	movs	r0, #200	@ 0xc8
 8004778:	f000 f902 	bl	8004980 <HAL_Delay>
  return USBH_OK;
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	3708      	adds	r7, #8
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}

08004786 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8004786:	b480      	push	{r7}
 8004788:	b085      	sub	sp, #20
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]
 800478e:	460b      	mov	r3, r1
 8004790:	70fb      	strb	r3, [r7, #3]
 8004792:	4613      	mov	r3, r2
 8004794:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f8d3 34a8 	ldr.w	r3, [r3, #1192]	@ 0x4a8
 800479c:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800479e:	78fa      	ldrb	r2, [r7, #3]
 80047a0:	68f9      	ldr	r1, [r7, #12]
 80047a2:	4613      	mov	r3, r2
 80047a4:	011b      	lsls	r3, r3, #4
 80047a6:	1a9b      	subs	r3, r3, r2
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	440b      	add	r3, r1
 80047ac:	3317      	adds	r3, #23
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d00a      	beq.n	80047ca <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 80047b4:	78fa      	ldrb	r2, [r7, #3]
 80047b6:	68f9      	ldr	r1, [r7, #12]
 80047b8:	4613      	mov	r3, r2
 80047ba:	011b      	lsls	r3, r3, #4
 80047bc:	1a9b      	subs	r3, r3, r2
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	440b      	add	r3, r1
 80047c2:	333c      	adds	r3, #60	@ 0x3c
 80047c4:	78ba      	ldrb	r2, [r7, #2]
 80047c6:	701a      	strb	r2, [r3, #0]
 80047c8:	e009      	b.n	80047de <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 80047ca:	78fa      	ldrb	r2, [r7, #3]
 80047cc:	68f9      	ldr	r1, [r7, #12]
 80047ce:	4613      	mov	r3, r2
 80047d0:	011b      	lsls	r3, r3, #4
 80047d2:	1a9b      	subs	r3, r3, r2
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	440b      	add	r3, r1
 80047d8:	333d      	adds	r3, #61	@ 0x3d
 80047da:	78ba      	ldrb	r2, [r7, #2]
 80047dc:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 80047de:	2300      	movs	r3, #0
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3714      	adds	r7, #20
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr

080047ec <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b082      	sub	sp, #8
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f000 f8c3 	bl	8004980 <HAL_Delay>
}
 80047fa:	bf00      	nop
 80047fc:	3708      	adds	r7, #8
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
	...

08004804 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8004804:	b480      	push	{r7}
 8004806:	b085      	sub	sp, #20
 8004808:	af00      	add	r7, sp, #0
 800480a:	4603      	mov	r3, r0
 800480c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800480e:	2300      	movs	r3, #0
 8004810:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8004812:	79fb      	ldrb	r3, [r7, #7]
 8004814:	2b03      	cmp	r3, #3
 8004816:	d817      	bhi.n	8004848 <USBH_Get_USB_Status+0x44>
 8004818:	a201      	add	r2, pc, #4	@ (adr r2, 8004820 <USBH_Get_USB_Status+0x1c>)
 800481a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800481e:	bf00      	nop
 8004820:	08004831 	.word	0x08004831
 8004824:	08004837 	.word	0x08004837
 8004828:	0800483d 	.word	0x0800483d
 800482c:	08004843 	.word	0x08004843
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8004830:	2300      	movs	r3, #0
 8004832:	73fb      	strb	r3, [r7, #15]
    break;
 8004834:	e00b      	b.n	800484e <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8004836:	2302      	movs	r3, #2
 8004838:	73fb      	strb	r3, [r7, #15]
    break;
 800483a:	e008      	b.n	800484e <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800483c:	2301      	movs	r3, #1
 800483e:	73fb      	strb	r3, [r7, #15]
    break;
 8004840:	e005      	b.n	800484e <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8004842:	2302      	movs	r3, #2
 8004844:	73fb      	strb	r3, [r7, #15]
    break;
 8004846:	e002      	b.n	800484e <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8004848:	2302      	movs	r3, #2
 800484a:	73fb      	strb	r3, [r7, #15]
    break;
 800484c:	bf00      	nop
  }
  return usb_status;
 800484e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004850:	4618      	mov	r0, r3
 8004852:	3714      	adds	r7, #20
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr

0800485c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004862:	2003      	movs	r0, #3
 8004864:	f000 f98c 	bl	8004b80 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004868:	f007 fd4e 	bl	800c308 <HAL_RCC_GetSysClockFreq>
 800486c:	4602      	mov	r2, r0
 800486e:	4b15      	ldr	r3, [pc, #84]	@ (80048c4 <HAL_Init+0x68>)
 8004870:	699b      	ldr	r3, [r3, #24]
 8004872:	0a1b      	lsrs	r3, r3, #8
 8004874:	f003 030f 	and.w	r3, r3, #15
 8004878:	4913      	ldr	r1, [pc, #76]	@ (80048c8 <HAL_Init+0x6c>)
 800487a:	5ccb      	ldrb	r3, [r1, r3]
 800487c:	f003 031f 	and.w	r3, r3, #31
 8004880:	fa22 f303 	lsr.w	r3, r2, r3
 8004884:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004886:	4b0f      	ldr	r3, [pc, #60]	@ (80048c4 <HAL_Init+0x68>)
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	f003 030f 	and.w	r3, r3, #15
 800488e:	4a0e      	ldr	r2, [pc, #56]	@ (80048c8 <HAL_Init+0x6c>)
 8004890:	5cd3      	ldrb	r3, [r2, r3]
 8004892:	f003 031f 	and.w	r3, r3, #31
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	fa22 f303 	lsr.w	r3, r2, r3
 800489c:	4a0b      	ldr	r2, [pc, #44]	@ (80048cc <HAL_Init+0x70>)
 800489e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80048a0:	4a0b      	ldr	r2, [pc, #44]	@ (80048d0 <HAL_Init+0x74>)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80048a6:	200f      	movs	r0, #15
 80048a8:	f000 f814 	bl	80048d4 <HAL_InitTick>
 80048ac:	4603      	mov	r3, r0
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d001      	beq.n	80048b6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e002      	b.n	80048bc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80048b6:	f014 f93d 	bl	8018b34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3708      	adds	r7, #8
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	58024400 	.word	0x58024400
 80048c8:	0801acd4 	.word	0x0801acd4
 80048cc:	24000100 	.word	0x24000100
 80048d0:	240000fc 	.word	0x240000fc

080048d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b082      	sub	sp, #8
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80048dc:	4b15      	ldr	r3, [pc, #84]	@ (8004934 <HAL_InitTick+0x60>)
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d101      	bne.n	80048e8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e021      	b.n	800492c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80048e8:	4b13      	ldr	r3, [pc, #76]	@ (8004938 <HAL_InitTick+0x64>)
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	4b11      	ldr	r3, [pc, #68]	@ (8004934 <HAL_InitTick+0x60>)
 80048ee:	781b      	ldrb	r3, [r3, #0]
 80048f0:	4619      	mov	r1, r3
 80048f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80048f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80048fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80048fe:	4618      	mov	r0, r3
 8004900:	f000 f971 	bl	8004be6 <HAL_SYSTICK_Config>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	d001      	beq.n	800490e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e00e      	b.n	800492c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2b0f      	cmp	r3, #15
 8004912:	d80a      	bhi.n	800492a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004914:	2200      	movs	r2, #0
 8004916:	6879      	ldr	r1, [r7, #4]
 8004918:	f04f 30ff 	mov.w	r0, #4294967295
 800491c:	f000 f93b 	bl	8004b96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004920:	4a06      	ldr	r2, [pc, #24]	@ (800493c <HAL_InitTick+0x68>)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004926:	2300      	movs	r3, #0
 8004928:	e000      	b.n	800492c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
}
 800492c:	4618      	mov	r0, r3
 800492e:	3708      	adds	r7, #8
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}
 8004934:	240000f0 	.word	0x240000f0
 8004938:	240000fc 	.word	0x240000fc
 800493c:	240000ec 	.word	0x240000ec

08004940 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004940:	b480      	push	{r7}
 8004942:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004944:	4b06      	ldr	r3, [pc, #24]	@ (8004960 <HAL_IncTick+0x20>)
 8004946:	781b      	ldrb	r3, [r3, #0]
 8004948:	461a      	mov	r2, r3
 800494a:	4b06      	ldr	r3, [pc, #24]	@ (8004964 <HAL_IncTick+0x24>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4413      	add	r3, r2
 8004950:	4a04      	ldr	r2, [pc, #16]	@ (8004964 <HAL_IncTick+0x24>)
 8004952:	6013      	str	r3, [r2, #0]
}
 8004954:	bf00      	nop
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	240000f0 	.word	0x240000f0
 8004964:	24001448 	.word	0x24001448

08004968 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004968:	b480      	push	{r7}
 800496a:	af00      	add	r7, sp, #0
  return uwTick;
 800496c:	4b03      	ldr	r3, [pc, #12]	@ (800497c <HAL_GetTick+0x14>)
 800496e:	681b      	ldr	r3, [r3, #0]
}
 8004970:	4618      	mov	r0, r3
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr
 800497a:	bf00      	nop
 800497c:	24001448 	.word	0x24001448

08004980 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004988:	f7ff ffee 	bl	8004968 <HAL_GetTick>
 800498c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004998:	d005      	beq.n	80049a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800499a:	4b0a      	ldr	r3, [pc, #40]	@ (80049c4 <HAL_Delay+0x44>)
 800499c:	781b      	ldrb	r3, [r3, #0]
 800499e:	461a      	mov	r2, r3
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	4413      	add	r3, r2
 80049a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80049a6:	bf00      	nop
 80049a8:	f7ff ffde 	bl	8004968 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	68fa      	ldr	r2, [r7, #12]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d8f7      	bhi.n	80049a8 <HAL_Delay+0x28>
  {
  }
}
 80049b8:	bf00      	nop
 80049ba:	bf00      	nop
 80049bc:	3710      	adds	r7, #16
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	240000f0 	.word	0x240000f0

080049c8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80049c8:	b480      	push	{r7}
 80049ca:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80049cc:	4b03      	ldr	r3, [pc, #12]	@ (80049dc <HAL_GetREVID+0x14>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	0c1b      	lsrs	r3, r3, #16
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr
 80049dc:	5c001000 	.word	0x5c001000

080049e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b085      	sub	sp, #20
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	f003 0307 	and.w	r3, r3, #7
 80049ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004a20 <__NVIC_SetPriorityGrouping+0x40>)
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049f6:	68ba      	ldr	r2, [r7, #8]
 80049f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80049fc:	4013      	ands	r3, r2
 80049fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004a08:	4b06      	ldr	r3, [pc, #24]	@ (8004a24 <__NVIC_SetPriorityGrouping+0x44>)
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a0e:	4a04      	ldr	r2, [pc, #16]	@ (8004a20 <__NVIC_SetPriorityGrouping+0x40>)
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	60d3      	str	r3, [r2, #12]
}
 8004a14:	bf00      	nop
 8004a16:	3714      	adds	r7, #20
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr
 8004a20:	e000ed00 	.word	0xe000ed00
 8004a24:	05fa0000 	.word	0x05fa0000

08004a28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a2c:	4b04      	ldr	r3, [pc, #16]	@ (8004a40 <__NVIC_GetPriorityGrouping+0x18>)
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	0a1b      	lsrs	r3, r3, #8
 8004a32:	f003 0307 	and.w	r3, r3, #7
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr
 8004a40:	e000ed00 	.word	0xe000ed00

08004a44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004a4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	db0b      	blt.n	8004a6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a56:	88fb      	ldrh	r3, [r7, #6]
 8004a58:	f003 021f 	and.w	r2, r3, #31
 8004a5c:	4907      	ldr	r1, [pc, #28]	@ (8004a7c <__NVIC_EnableIRQ+0x38>)
 8004a5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a62:	095b      	lsrs	r3, r3, #5
 8004a64:	2001      	movs	r0, #1
 8004a66:	fa00 f202 	lsl.w	r2, r0, r2
 8004a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004a6e:	bf00      	nop
 8004a70:	370c      	adds	r7, #12
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	e000e100 	.word	0xe000e100

08004a80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	4603      	mov	r3, r0
 8004a88:	6039      	str	r1, [r7, #0]
 8004a8a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004a8c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	db0a      	blt.n	8004aaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	b2da      	uxtb	r2, r3
 8004a98:	490c      	ldr	r1, [pc, #48]	@ (8004acc <__NVIC_SetPriority+0x4c>)
 8004a9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a9e:	0112      	lsls	r2, r2, #4
 8004aa0:	b2d2      	uxtb	r2, r2
 8004aa2:	440b      	add	r3, r1
 8004aa4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004aa8:	e00a      	b.n	8004ac0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	b2da      	uxtb	r2, r3
 8004aae:	4908      	ldr	r1, [pc, #32]	@ (8004ad0 <__NVIC_SetPriority+0x50>)
 8004ab0:	88fb      	ldrh	r3, [r7, #6]
 8004ab2:	f003 030f 	and.w	r3, r3, #15
 8004ab6:	3b04      	subs	r3, #4
 8004ab8:	0112      	lsls	r2, r2, #4
 8004aba:	b2d2      	uxtb	r2, r2
 8004abc:	440b      	add	r3, r1
 8004abe:	761a      	strb	r2, [r3, #24]
}
 8004ac0:	bf00      	nop
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr
 8004acc:	e000e100 	.word	0xe000e100
 8004ad0:	e000ed00 	.word	0xe000ed00

08004ad4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b089      	sub	sp, #36	@ 0x24
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f003 0307 	and.w	r3, r3, #7
 8004ae6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	f1c3 0307 	rsb	r3, r3, #7
 8004aee:	2b04      	cmp	r3, #4
 8004af0:	bf28      	it	cs
 8004af2:	2304      	movcs	r3, #4
 8004af4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004af6:	69fb      	ldr	r3, [r7, #28]
 8004af8:	3304      	adds	r3, #4
 8004afa:	2b06      	cmp	r3, #6
 8004afc:	d902      	bls.n	8004b04 <NVIC_EncodePriority+0x30>
 8004afe:	69fb      	ldr	r3, [r7, #28]
 8004b00:	3b03      	subs	r3, #3
 8004b02:	e000      	b.n	8004b06 <NVIC_EncodePriority+0x32>
 8004b04:	2300      	movs	r3, #0
 8004b06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b08:	f04f 32ff 	mov.w	r2, #4294967295
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b12:	43da      	mvns	r2, r3
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	401a      	ands	r2, r3
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b1c:	f04f 31ff 	mov.w	r1, #4294967295
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	fa01 f303 	lsl.w	r3, r1, r3
 8004b26:	43d9      	mvns	r1, r3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b2c:	4313      	orrs	r3, r2
         );
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3724      	adds	r7, #36	@ 0x24
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr
	...

08004b3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b082      	sub	sp, #8
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	3b01      	subs	r3, #1
 8004b48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b4c:	d301      	bcc.n	8004b52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e00f      	b.n	8004b72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b52:	4a0a      	ldr	r2, [pc, #40]	@ (8004b7c <SysTick_Config+0x40>)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	3b01      	subs	r3, #1
 8004b58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b5a:	210f      	movs	r1, #15
 8004b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004b60:	f7ff ff8e 	bl	8004a80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b64:	4b05      	ldr	r3, [pc, #20]	@ (8004b7c <SysTick_Config+0x40>)
 8004b66:	2200      	movs	r2, #0
 8004b68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b6a:	4b04      	ldr	r3, [pc, #16]	@ (8004b7c <SysTick_Config+0x40>)
 8004b6c:	2207      	movs	r2, #7
 8004b6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b70:	2300      	movs	r3, #0
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3708      	adds	r7, #8
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	e000e010 	.word	0xe000e010

08004b80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b082      	sub	sp, #8
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f7ff ff29 	bl	80049e0 <__NVIC_SetPriorityGrouping>
}
 8004b8e:	bf00      	nop
 8004b90:	3708      	adds	r7, #8
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}

08004b96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b96:	b580      	push	{r7, lr}
 8004b98:	b086      	sub	sp, #24
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	60b9      	str	r1, [r7, #8]
 8004ba0:	607a      	str	r2, [r7, #4]
 8004ba2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004ba4:	f7ff ff40 	bl	8004a28 <__NVIC_GetPriorityGrouping>
 8004ba8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	68b9      	ldr	r1, [r7, #8]
 8004bae:	6978      	ldr	r0, [r7, #20]
 8004bb0:	f7ff ff90 	bl	8004ad4 <NVIC_EncodePriority>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004bba:	4611      	mov	r1, r2
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f7ff ff5f 	bl	8004a80 <__NVIC_SetPriority>
}
 8004bc2:	bf00      	nop
 8004bc4:	3718      	adds	r7, #24
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}

08004bca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bca:	b580      	push	{r7, lr}
 8004bcc:	b082      	sub	sp, #8
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004bd4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f7ff ff33 	bl	8004a44 <__NVIC_EnableIRQ>
}
 8004bde:	bf00      	nop
 8004be0:	3708      	adds	r7, #8
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}

08004be6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004be6:	b580      	push	{r7, lr}
 8004be8:	b082      	sub	sp, #8
 8004bea:	af00      	add	r7, sp, #0
 8004bec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f7ff ffa4 	bl	8004b3c <SysTick_Config>
 8004bf4:	4603      	mov	r3, r0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3708      	adds	r7, #8
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
	...

08004c00 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b086      	sub	sp, #24
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004c08:	f7ff feae 	bl	8004968 <HAL_GetTick>
 8004c0c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d101      	bne.n	8004c18 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	e316      	b.n	8005246 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a66      	ldr	r2, [pc, #408]	@ (8004db8 <HAL_DMA_Init+0x1b8>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d04a      	beq.n	8004cb8 <HAL_DMA_Init+0xb8>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a65      	ldr	r2, [pc, #404]	@ (8004dbc <HAL_DMA_Init+0x1bc>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d045      	beq.n	8004cb8 <HAL_DMA_Init+0xb8>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a63      	ldr	r2, [pc, #396]	@ (8004dc0 <HAL_DMA_Init+0x1c0>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d040      	beq.n	8004cb8 <HAL_DMA_Init+0xb8>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a62      	ldr	r2, [pc, #392]	@ (8004dc4 <HAL_DMA_Init+0x1c4>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d03b      	beq.n	8004cb8 <HAL_DMA_Init+0xb8>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a60      	ldr	r2, [pc, #384]	@ (8004dc8 <HAL_DMA_Init+0x1c8>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d036      	beq.n	8004cb8 <HAL_DMA_Init+0xb8>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a5f      	ldr	r2, [pc, #380]	@ (8004dcc <HAL_DMA_Init+0x1cc>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d031      	beq.n	8004cb8 <HAL_DMA_Init+0xb8>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a5d      	ldr	r2, [pc, #372]	@ (8004dd0 <HAL_DMA_Init+0x1d0>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d02c      	beq.n	8004cb8 <HAL_DMA_Init+0xb8>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a5c      	ldr	r2, [pc, #368]	@ (8004dd4 <HAL_DMA_Init+0x1d4>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d027      	beq.n	8004cb8 <HAL_DMA_Init+0xb8>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a5a      	ldr	r2, [pc, #360]	@ (8004dd8 <HAL_DMA_Init+0x1d8>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d022      	beq.n	8004cb8 <HAL_DMA_Init+0xb8>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a59      	ldr	r2, [pc, #356]	@ (8004ddc <HAL_DMA_Init+0x1dc>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d01d      	beq.n	8004cb8 <HAL_DMA_Init+0xb8>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a57      	ldr	r2, [pc, #348]	@ (8004de0 <HAL_DMA_Init+0x1e0>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d018      	beq.n	8004cb8 <HAL_DMA_Init+0xb8>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a56      	ldr	r2, [pc, #344]	@ (8004de4 <HAL_DMA_Init+0x1e4>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d013      	beq.n	8004cb8 <HAL_DMA_Init+0xb8>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a54      	ldr	r2, [pc, #336]	@ (8004de8 <HAL_DMA_Init+0x1e8>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d00e      	beq.n	8004cb8 <HAL_DMA_Init+0xb8>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	4a53      	ldr	r2, [pc, #332]	@ (8004dec <HAL_DMA_Init+0x1ec>)
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d009      	beq.n	8004cb8 <HAL_DMA_Init+0xb8>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a51      	ldr	r2, [pc, #324]	@ (8004df0 <HAL_DMA_Init+0x1f0>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d004      	beq.n	8004cb8 <HAL_DMA_Init+0xb8>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a50      	ldr	r2, [pc, #320]	@ (8004df4 <HAL_DMA_Init+0x1f4>)
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d101      	bne.n	8004cbc <HAL_DMA_Init+0xbc>
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e000      	b.n	8004cbe <HAL_DMA_Init+0xbe>
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	f000 813b 	beq.w	8004f3a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2202      	movs	r2, #2
 8004cc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a37      	ldr	r2, [pc, #220]	@ (8004db8 <HAL_DMA_Init+0x1b8>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d04a      	beq.n	8004d74 <HAL_DMA_Init+0x174>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a36      	ldr	r2, [pc, #216]	@ (8004dbc <HAL_DMA_Init+0x1bc>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d045      	beq.n	8004d74 <HAL_DMA_Init+0x174>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a34      	ldr	r2, [pc, #208]	@ (8004dc0 <HAL_DMA_Init+0x1c0>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d040      	beq.n	8004d74 <HAL_DMA_Init+0x174>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a33      	ldr	r2, [pc, #204]	@ (8004dc4 <HAL_DMA_Init+0x1c4>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d03b      	beq.n	8004d74 <HAL_DMA_Init+0x174>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a31      	ldr	r2, [pc, #196]	@ (8004dc8 <HAL_DMA_Init+0x1c8>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d036      	beq.n	8004d74 <HAL_DMA_Init+0x174>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a30      	ldr	r2, [pc, #192]	@ (8004dcc <HAL_DMA_Init+0x1cc>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d031      	beq.n	8004d74 <HAL_DMA_Init+0x174>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a2e      	ldr	r2, [pc, #184]	@ (8004dd0 <HAL_DMA_Init+0x1d0>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d02c      	beq.n	8004d74 <HAL_DMA_Init+0x174>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a2d      	ldr	r2, [pc, #180]	@ (8004dd4 <HAL_DMA_Init+0x1d4>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d027      	beq.n	8004d74 <HAL_DMA_Init+0x174>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a2b      	ldr	r2, [pc, #172]	@ (8004dd8 <HAL_DMA_Init+0x1d8>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d022      	beq.n	8004d74 <HAL_DMA_Init+0x174>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a2a      	ldr	r2, [pc, #168]	@ (8004ddc <HAL_DMA_Init+0x1dc>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d01d      	beq.n	8004d74 <HAL_DMA_Init+0x174>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a28      	ldr	r2, [pc, #160]	@ (8004de0 <HAL_DMA_Init+0x1e0>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d018      	beq.n	8004d74 <HAL_DMA_Init+0x174>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a27      	ldr	r2, [pc, #156]	@ (8004de4 <HAL_DMA_Init+0x1e4>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d013      	beq.n	8004d74 <HAL_DMA_Init+0x174>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a25      	ldr	r2, [pc, #148]	@ (8004de8 <HAL_DMA_Init+0x1e8>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d00e      	beq.n	8004d74 <HAL_DMA_Init+0x174>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a24      	ldr	r2, [pc, #144]	@ (8004dec <HAL_DMA_Init+0x1ec>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d009      	beq.n	8004d74 <HAL_DMA_Init+0x174>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a22      	ldr	r2, [pc, #136]	@ (8004df0 <HAL_DMA_Init+0x1f0>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d004      	beq.n	8004d74 <HAL_DMA_Init+0x174>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a21      	ldr	r2, [pc, #132]	@ (8004df4 <HAL_DMA_Init+0x1f4>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d108      	bne.n	8004d86 <HAL_DMA_Init+0x186>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f022 0201 	bic.w	r2, r2, #1
 8004d82:	601a      	str	r2, [r3, #0]
 8004d84:	e007      	b.n	8004d96 <HAL_DMA_Init+0x196>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f022 0201 	bic.w	r2, r2, #1
 8004d94:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004d96:	e02f      	b.n	8004df8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d98:	f7ff fde6 	bl	8004968 <HAL_GetTick>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	2b05      	cmp	r3, #5
 8004da4:	d928      	bls.n	8004df8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2220      	movs	r2, #32
 8004daa:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2203      	movs	r2, #3
 8004db0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e246      	b.n	8005246 <HAL_DMA_Init+0x646>
 8004db8:	40020010 	.word	0x40020010
 8004dbc:	40020028 	.word	0x40020028
 8004dc0:	40020040 	.word	0x40020040
 8004dc4:	40020058 	.word	0x40020058
 8004dc8:	40020070 	.word	0x40020070
 8004dcc:	40020088 	.word	0x40020088
 8004dd0:	400200a0 	.word	0x400200a0
 8004dd4:	400200b8 	.word	0x400200b8
 8004dd8:	40020410 	.word	0x40020410
 8004ddc:	40020428 	.word	0x40020428
 8004de0:	40020440 	.word	0x40020440
 8004de4:	40020458 	.word	0x40020458
 8004de8:	40020470 	.word	0x40020470
 8004dec:	40020488 	.word	0x40020488
 8004df0:	400204a0 	.word	0x400204a0
 8004df4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f003 0301 	and.w	r3, r3, #1
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d1c8      	bne.n	8004d98 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004e0e:	697a      	ldr	r2, [r7, #20]
 8004e10:	4b83      	ldr	r3, [pc, #524]	@ (8005020 <HAL_DMA_Init+0x420>)
 8004e12:	4013      	ands	r3, r2
 8004e14:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004e1e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	691b      	ldr	r3, [r3, #16]
 8004e24:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e2a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e36:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a1b      	ldr	r3, [r3, #32]
 8004e3c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004e3e:	697a      	ldr	r2, [r7, #20]
 8004e40:	4313      	orrs	r3, r2
 8004e42:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e48:	2b04      	cmp	r3, #4
 8004e4a:	d107      	bne.n	8004e5c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e54:	4313      	orrs	r3, r2
 8004e56:	697a      	ldr	r2, [r7, #20]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8004e5c:	4b71      	ldr	r3, [pc, #452]	@ (8005024 <HAL_DMA_Init+0x424>)
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	4b71      	ldr	r3, [pc, #452]	@ (8005028 <HAL_DMA_Init+0x428>)
 8004e62:	4013      	ands	r3, r2
 8004e64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e68:	d328      	bcc.n	8004ebc <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	2b28      	cmp	r3, #40	@ 0x28
 8004e70:	d903      	bls.n	8004e7a <HAL_DMA_Init+0x27a>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e78:	d917      	bls.n	8004eaa <HAL_DMA_Init+0x2aa>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004e80:	d903      	bls.n	8004e8a <HAL_DMA_Init+0x28a>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	2b42      	cmp	r3, #66	@ 0x42
 8004e88:	d90f      	bls.n	8004eaa <HAL_DMA_Init+0x2aa>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	2b46      	cmp	r3, #70	@ 0x46
 8004e90:	d903      	bls.n	8004e9a <HAL_DMA_Init+0x29a>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	2b48      	cmp	r3, #72	@ 0x48
 8004e98:	d907      	bls.n	8004eaa <HAL_DMA_Init+0x2aa>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	2b4e      	cmp	r3, #78	@ 0x4e
 8004ea0:	d905      	bls.n	8004eae <HAL_DMA_Init+0x2ae>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	2b52      	cmp	r3, #82	@ 0x52
 8004ea8:	d801      	bhi.n	8004eae <HAL_DMA_Init+0x2ae>
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e000      	b.n	8004eb0 <HAL_DMA_Init+0x2b0>
 8004eae:	2300      	movs	r3, #0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d003      	beq.n	8004ebc <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004eba:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	697a      	ldr	r2, [r7, #20]
 8004ec2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	695b      	ldr	r3, [r3, #20]
 8004eca:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	f023 0307 	bic.w	r3, r3, #7
 8004ed2:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed8:	697a      	ldr	r2, [r7, #20]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee2:	2b04      	cmp	r3, #4
 8004ee4:	d117      	bne.n	8004f16 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	4313      	orrs	r3, r2
 8004eee:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d00e      	beq.n	8004f16 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f002 fb3f 	bl	800757c <DMA_CheckFifoParam>
 8004efe:	4603      	mov	r3, r0
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d008      	beq.n	8004f16 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2240      	movs	r2, #64	@ 0x40
 8004f08:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e197      	b.n	8005246 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	697a      	ldr	r2, [r7, #20]
 8004f1c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f002 fa7a 	bl	8007418 <DMA_CalcBaseAndBitshift>
 8004f24:	4603      	mov	r3, r0
 8004f26:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f2c:	f003 031f 	and.w	r3, r3, #31
 8004f30:	223f      	movs	r2, #63	@ 0x3f
 8004f32:	409a      	lsls	r2, r3
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	609a      	str	r2, [r3, #8]
 8004f38:	e0cd      	b.n	80050d6 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a3b      	ldr	r2, [pc, #236]	@ (800502c <HAL_DMA_Init+0x42c>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d022      	beq.n	8004f8a <HAL_DMA_Init+0x38a>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a39      	ldr	r2, [pc, #228]	@ (8005030 <HAL_DMA_Init+0x430>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d01d      	beq.n	8004f8a <HAL_DMA_Init+0x38a>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a38      	ldr	r2, [pc, #224]	@ (8005034 <HAL_DMA_Init+0x434>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d018      	beq.n	8004f8a <HAL_DMA_Init+0x38a>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a36      	ldr	r2, [pc, #216]	@ (8005038 <HAL_DMA_Init+0x438>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d013      	beq.n	8004f8a <HAL_DMA_Init+0x38a>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a35      	ldr	r2, [pc, #212]	@ (800503c <HAL_DMA_Init+0x43c>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d00e      	beq.n	8004f8a <HAL_DMA_Init+0x38a>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a33      	ldr	r2, [pc, #204]	@ (8005040 <HAL_DMA_Init+0x440>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d009      	beq.n	8004f8a <HAL_DMA_Init+0x38a>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a32      	ldr	r2, [pc, #200]	@ (8005044 <HAL_DMA_Init+0x444>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d004      	beq.n	8004f8a <HAL_DMA_Init+0x38a>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a30      	ldr	r2, [pc, #192]	@ (8005048 <HAL_DMA_Init+0x448>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d101      	bne.n	8004f8e <HAL_DMA_Init+0x38e>
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e000      	b.n	8004f90 <HAL_DMA_Init+0x390>
 8004f8e:	2300      	movs	r3, #0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 8097 	beq.w	80050c4 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a24      	ldr	r2, [pc, #144]	@ (800502c <HAL_DMA_Init+0x42c>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d021      	beq.n	8004fe4 <HAL_DMA_Init+0x3e4>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a22      	ldr	r2, [pc, #136]	@ (8005030 <HAL_DMA_Init+0x430>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d01c      	beq.n	8004fe4 <HAL_DMA_Init+0x3e4>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a21      	ldr	r2, [pc, #132]	@ (8005034 <HAL_DMA_Init+0x434>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d017      	beq.n	8004fe4 <HAL_DMA_Init+0x3e4>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a1f      	ldr	r2, [pc, #124]	@ (8005038 <HAL_DMA_Init+0x438>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d012      	beq.n	8004fe4 <HAL_DMA_Init+0x3e4>
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a1e      	ldr	r2, [pc, #120]	@ (800503c <HAL_DMA_Init+0x43c>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d00d      	beq.n	8004fe4 <HAL_DMA_Init+0x3e4>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a1c      	ldr	r2, [pc, #112]	@ (8005040 <HAL_DMA_Init+0x440>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d008      	beq.n	8004fe4 <HAL_DMA_Init+0x3e4>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a1b      	ldr	r2, [pc, #108]	@ (8005044 <HAL_DMA_Init+0x444>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d003      	beq.n	8004fe4 <HAL_DMA_Init+0x3e4>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a19      	ldr	r2, [pc, #100]	@ (8005048 <HAL_DMA_Init+0x448>)
 8004fe2:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2202      	movs	r2, #2
 8004fe8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2200      	movs	r2, #0
 8004ff0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004ffc:	697a      	ldr	r2, [r7, #20]
 8004ffe:	4b13      	ldr	r3, [pc, #76]	@ (800504c <HAL_DMA_Init+0x44c>)
 8005000:	4013      	ands	r3, r2
 8005002:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	2b40      	cmp	r3, #64	@ 0x40
 800500a:	d021      	beq.n	8005050 <HAL_DMA_Init+0x450>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	2b80      	cmp	r3, #128	@ 0x80
 8005012:	d102      	bne.n	800501a <HAL_DMA_Init+0x41a>
 8005014:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005018:	e01b      	b.n	8005052 <HAL_DMA_Init+0x452>
 800501a:	2300      	movs	r3, #0
 800501c:	e019      	b.n	8005052 <HAL_DMA_Init+0x452>
 800501e:	bf00      	nop
 8005020:	fe10803f 	.word	0xfe10803f
 8005024:	5c001000 	.word	0x5c001000
 8005028:	ffff0000 	.word	0xffff0000
 800502c:	58025408 	.word	0x58025408
 8005030:	5802541c 	.word	0x5802541c
 8005034:	58025430 	.word	0x58025430
 8005038:	58025444 	.word	0x58025444
 800503c:	58025458 	.word	0x58025458
 8005040:	5802546c 	.word	0x5802546c
 8005044:	58025480 	.word	0x58025480
 8005048:	58025494 	.word	0x58025494
 800504c:	fffe000f 	.word	0xfffe000f
 8005050:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	68d2      	ldr	r2, [r2, #12]
 8005056:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005058:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	691b      	ldr	r3, [r3, #16]
 800505e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005060:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	695b      	ldr	r3, [r3, #20]
 8005066:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005068:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	699b      	ldr	r3, [r3, #24]
 800506e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005070:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	69db      	ldr	r3, [r3, #28]
 8005076:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005078:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6a1b      	ldr	r3, [r3, #32]
 800507e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005080:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	4313      	orrs	r3, r2
 8005086:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	697a      	ldr	r2, [r7, #20]
 800508e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	461a      	mov	r2, r3
 8005096:	4b6e      	ldr	r3, [pc, #440]	@ (8005250 <HAL_DMA_Init+0x650>)
 8005098:	4413      	add	r3, r2
 800509a:	4a6e      	ldr	r2, [pc, #440]	@ (8005254 <HAL_DMA_Init+0x654>)
 800509c:	fba2 2303 	umull	r2, r3, r2, r3
 80050a0:	091b      	lsrs	r3, r3, #4
 80050a2:	009a      	lsls	r2, r3, #2
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80050a8:	6878      	ldr	r0, [r7, #4]
 80050aa:	f002 f9b5 	bl	8007418 <DMA_CalcBaseAndBitshift>
 80050ae:	4603      	mov	r3, r0
 80050b0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050b6:	f003 031f 	and.w	r3, r3, #31
 80050ba:	2201      	movs	r2, #1
 80050bc:	409a      	lsls	r2, r3
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	605a      	str	r2, [r3, #4]
 80050c2:	e008      	b.n	80050d6 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2240      	movs	r2, #64	@ 0x40
 80050c8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2203      	movs	r2, #3
 80050ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e0b7      	b.n	8005246 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a5f      	ldr	r2, [pc, #380]	@ (8005258 <HAL_DMA_Init+0x658>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d072      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a5d      	ldr	r2, [pc, #372]	@ (800525c <HAL_DMA_Init+0x65c>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d06d      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a5c      	ldr	r2, [pc, #368]	@ (8005260 <HAL_DMA_Init+0x660>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d068      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a5a      	ldr	r2, [pc, #360]	@ (8005264 <HAL_DMA_Init+0x664>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d063      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a59      	ldr	r2, [pc, #356]	@ (8005268 <HAL_DMA_Init+0x668>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d05e      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a57      	ldr	r2, [pc, #348]	@ (800526c <HAL_DMA_Init+0x66c>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d059      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a56      	ldr	r2, [pc, #344]	@ (8005270 <HAL_DMA_Init+0x670>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d054      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a54      	ldr	r2, [pc, #336]	@ (8005274 <HAL_DMA_Init+0x674>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d04f      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a53      	ldr	r2, [pc, #332]	@ (8005278 <HAL_DMA_Init+0x678>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d04a      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a51      	ldr	r2, [pc, #324]	@ (800527c <HAL_DMA_Init+0x67c>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d045      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a50      	ldr	r2, [pc, #320]	@ (8005280 <HAL_DMA_Init+0x680>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d040      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a4e      	ldr	r2, [pc, #312]	@ (8005284 <HAL_DMA_Init+0x684>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d03b      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a4d      	ldr	r2, [pc, #308]	@ (8005288 <HAL_DMA_Init+0x688>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d036      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a4b      	ldr	r2, [pc, #300]	@ (800528c <HAL_DMA_Init+0x68c>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d031      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a4a      	ldr	r2, [pc, #296]	@ (8005290 <HAL_DMA_Init+0x690>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d02c      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a48      	ldr	r2, [pc, #288]	@ (8005294 <HAL_DMA_Init+0x694>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d027      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a47      	ldr	r2, [pc, #284]	@ (8005298 <HAL_DMA_Init+0x698>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d022      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a45      	ldr	r2, [pc, #276]	@ (800529c <HAL_DMA_Init+0x69c>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d01d      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a44      	ldr	r2, [pc, #272]	@ (80052a0 <HAL_DMA_Init+0x6a0>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d018      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a42      	ldr	r2, [pc, #264]	@ (80052a4 <HAL_DMA_Init+0x6a4>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d013      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a41      	ldr	r2, [pc, #260]	@ (80052a8 <HAL_DMA_Init+0x6a8>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d00e      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a3f      	ldr	r2, [pc, #252]	@ (80052ac <HAL_DMA_Init+0x6ac>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d009      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a3e      	ldr	r2, [pc, #248]	@ (80052b0 <HAL_DMA_Init+0x6b0>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d004      	beq.n	80051c6 <HAL_DMA_Init+0x5c6>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a3c      	ldr	r2, [pc, #240]	@ (80052b4 <HAL_DMA_Init+0x6b4>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d101      	bne.n	80051ca <HAL_DMA_Init+0x5ca>
 80051c6:	2301      	movs	r3, #1
 80051c8:	e000      	b.n	80051cc <HAL_DMA_Init+0x5cc>
 80051ca:	2300      	movs	r3, #0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d032      	beq.n	8005236 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f002 fa4f 	bl	8007674 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	2b80      	cmp	r3, #128	@ 0x80
 80051dc:	d102      	bne.n	80051e4 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	685a      	ldr	r2, [r3, #4]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051ec:	b2d2      	uxtb	r2, r2
 80051ee:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80051f8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d010      	beq.n	8005224 <HAL_DMA_Init+0x624>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	2b08      	cmp	r3, #8
 8005208:	d80c      	bhi.n	8005224 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f002 facc 	bl	80077a8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005214:	2200      	movs	r2, #0
 8005216:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005220:	605a      	str	r2, [r3, #4]
 8005222:	e008      	b.n	8005236 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005244:	2300      	movs	r3, #0
}
 8005246:	4618      	mov	r0, r3
 8005248:	3718      	adds	r7, #24
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	a7fdabf8 	.word	0xa7fdabf8
 8005254:	cccccccd 	.word	0xcccccccd
 8005258:	40020010 	.word	0x40020010
 800525c:	40020028 	.word	0x40020028
 8005260:	40020040 	.word	0x40020040
 8005264:	40020058 	.word	0x40020058
 8005268:	40020070 	.word	0x40020070
 800526c:	40020088 	.word	0x40020088
 8005270:	400200a0 	.word	0x400200a0
 8005274:	400200b8 	.word	0x400200b8
 8005278:	40020410 	.word	0x40020410
 800527c:	40020428 	.word	0x40020428
 8005280:	40020440 	.word	0x40020440
 8005284:	40020458 	.word	0x40020458
 8005288:	40020470 	.word	0x40020470
 800528c:	40020488 	.word	0x40020488
 8005290:	400204a0 	.word	0x400204a0
 8005294:	400204b8 	.word	0x400204b8
 8005298:	58025408 	.word	0x58025408
 800529c:	5802541c 	.word	0x5802541c
 80052a0:	58025430 	.word	0x58025430
 80052a4:	58025444 	.word	0x58025444
 80052a8:	58025458 	.word	0x58025458
 80052ac:	5802546c 	.word	0x5802546c
 80052b0:	58025480 	.word	0x58025480
 80052b4:	58025494 	.word	0x58025494

080052b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b086      	sub	sp, #24
 80052bc:	af00      	add	r7, sp, #0
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	607a      	str	r2, [r7, #4]
 80052c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052c6:	2300      	movs	r3, #0
 80052c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d101      	bne.n	80052d4 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e226      	b.n	8005722 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d101      	bne.n	80052e2 <HAL_DMA_Start_IT+0x2a>
 80052de:	2302      	movs	r3, #2
 80052e0:	e21f      	b.n	8005722 <HAL_DMA_Start_IT+0x46a>
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2201      	movs	r2, #1
 80052e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	f040 820a 	bne.w	800570c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2202      	movs	r2, #2
 80052fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2200      	movs	r2, #0
 8005304:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a68      	ldr	r2, [pc, #416]	@ (80054ac <HAL_DMA_Start_IT+0x1f4>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d04a      	beq.n	80053a6 <HAL_DMA_Start_IT+0xee>
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a66      	ldr	r2, [pc, #408]	@ (80054b0 <HAL_DMA_Start_IT+0x1f8>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d045      	beq.n	80053a6 <HAL_DMA_Start_IT+0xee>
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a65      	ldr	r2, [pc, #404]	@ (80054b4 <HAL_DMA_Start_IT+0x1fc>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d040      	beq.n	80053a6 <HAL_DMA_Start_IT+0xee>
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a63      	ldr	r2, [pc, #396]	@ (80054b8 <HAL_DMA_Start_IT+0x200>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d03b      	beq.n	80053a6 <HAL_DMA_Start_IT+0xee>
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a62      	ldr	r2, [pc, #392]	@ (80054bc <HAL_DMA_Start_IT+0x204>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d036      	beq.n	80053a6 <HAL_DMA_Start_IT+0xee>
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a60      	ldr	r2, [pc, #384]	@ (80054c0 <HAL_DMA_Start_IT+0x208>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d031      	beq.n	80053a6 <HAL_DMA_Start_IT+0xee>
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a5f      	ldr	r2, [pc, #380]	@ (80054c4 <HAL_DMA_Start_IT+0x20c>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d02c      	beq.n	80053a6 <HAL_DMA_Start_IT+0xee>
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a5d      	ldr	r2, [pc, #372]	@ (80054c8 <HAL_DMA_Start_IT+0x210>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d027      	beq.n	80053a6 <HAL_DMA_Start_IT+0xee>
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a5c      	ldr	r2, [pc, #368]	@ (80054cc <HAL_DMA_Start_IT+0x214>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d022      	beq.n	80053a6 <HAL_DMA_Start_IT+0xee>
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a5a      	ldr	r2, [pc, #360]	@ (80054d0 <HAL_DMA_Start_IT+0x218>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d01d      	beq.n	80053a6 <HAL_DMA_Start_IT+0xee>
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a59      	ldr	r2, [pc, #356]	@ (80054d4 <HAL_DMA_Start_IT+0x21c>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d018      	beq.n	80053a6 <HAL_DMA_Start_IT+0xee>
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a57      	ldr	r2, [pc, #348]	@ (80054d8 <HAL_DMA_Start_IT+0x220>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d013      	beq.n	80053a6 <HAL_DMA_Start_IT+0xee>
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a56      	ldr	r2, [pc, #344]	@ (80054dc <HAL_DMA_Start_IT+0x224>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d00e      	beq.n	80053a6 <HAL_DMA_Start_IT+0xee>
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a54      	ldr	r2, [pc, #336]	@ (80054e0 <HAL_DMA_Start_IT+0x228>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d009      	beq.n	80053a6 <HAL_DMA_Start_IT+0xee>
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a53      	ldr	r2, [pc, #332]	@ (80054e4 <HAL_DMA_Start_IT+0x22c>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d004      	beq.n	80053a6 <HAL_DMA_Start_IT+0xee>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a51      	ldr	r2, [pc, #324]	@ (80054e8 <HAL_DMA_Start_IT+0x230>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d108      	bne.n	80053b8 <HAL_DMA_Start_IT+0x100>
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f022 0201 	bic.w	r2, r2, #1
 80053b4:	601a      	str	r2, [r3, #0]
 80053b6:	e007      	b.n	80053c8 <HAL_DMA_Start_IT+0x110>
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f022 0201 	bic.w	r2, r2, #1
 80053c6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	68b9      	ldr	r1, [r7, #8]
 80053ce:	68f8      	ldr	r0, [r7, #12]
 80053d0:	f001 fe76 	bl	80070c0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	4a34      	ldr	r2, [pc, #208]	@ (80054ac <HAL_DMA_Start_IT+0x1f4>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d04a      	beq.n	8005474 <HAL_DMA_Start_IT+0x1bc>
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a33      	ldr	r2, [pc, #204]	@ (80054b0 <HAL_DMA_Start_IT+0x1f8>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d045      	beq.n	8005474 <HAL_DMA_Start_IT+0x1bc>
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a31      	ldr	r2, [pc, #196]	@ (80054b4 <HAL_DMA_Start_IT+0x1fc>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d040      	beq.n	8005474 <HAL_DMA_Start_IT+0x1bc>
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a30      	ldr	r2, [pc, #192]	@ (80054b8 <HAL_DMA_Start_IT+0x200>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d03b      	beq.n	8005474 <HAL_DMA_Start_IT+0x1bc>
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	4a2e      	ldr	r2, [pc, #184]	@ (80054bc <HAL_DMA_Start_IT+0x204>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d036      	beq.n	8005474 <HAL_DMA_Start_IT+0x1bc>
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a2d      	ldr	r2, [pc, #180]	@ (80054c0 <HAL_DMA_Start_IT+0x208>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d031      	beq.n	8005474 <HAL_DMA_Start_IT+0x1bc>
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a2b      	ldr	r2, [pc, #172]	@ (80054c4 <HAL_DMA_Start_IT+0x20c>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d02c      	beq.n	8005474 <HAL_DMA_Start_IT+0x1bc>
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a2a      	ldr	r2, [pc, #168]	@ (80054c8 <HAL_DMA_Start_IT+0x210>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d027      	beq.n	8005474 <HAL_DMA_Start_IT+0x1bc>
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a28      	ldr	r2, [pc, #160]	@ (80054cc <HAL_DMA_Start_IT+0x214>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d022      	beq.n	8005474 <HAL_DMA_Start_IT+0x1bc>
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a27      	ldr	r2, [pc, #156]	@ (80054d0 <HAL_DMA_Start_IT+0x218>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d01d      	beq.n	8005474 <HAL_DMA_Start_IT+0x1bc>
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a25      	ldr	r2, [pc, #148]	@ (80054d4 <HAL_DMA_Start_IT+0x21c>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d018      	beq.n	8005474 <HAL_DMA_Start_IT+0x1bc>
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a24      	ldr	r2, [pc, #144]	@ (80054d8 <HAL_DMA_Start_IT+0x220>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d013      	beq.n	8005474 <HAL_DMA_Start_IT+0x1bc>
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a22      	ldr	r2, [pc, #136]	@ (80054dc <HAL_DMA_Start_IT+0x224>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d00e      	beq.n	8005474 <HAL_DMA_Start_IT+0x1bc>
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a21      	ldr	r2, [pc, #132]	@ (80054e0 <HAL_DMA_Start_IT+0x228>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d009      	beq.n	8005474 <HAL_DMA_Start_IT+0x1bc>
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a1f      	ldr	r2, [pc, #124]	@ (80054e4 <HAL_DMA_Start_IT+0x22c>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d004      	beq.n	8005474 <HAL_DMA_Start_IT+0x1bc>
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a1e      	ldr	r2, [pc, #120]	@ (80054e8 <HAL_DMA_Start_IT+0x230>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d101      	bne.n	8005478 <HAL_DMA_Start_IT+0x1c0>
 8005474:	2301      	movs	r3, #1
 8005476:	e000      	b.n	800547a <HAL_DMA_Start_IT+0x1c2>
 8005478:	2300      	movs	r3, #0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d036      	beq.n	80054ec <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f023 021e 	bic.w	r2, r3, #30
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f042 0216 	orr.w	r2, r2, #22
 8005490:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005496:	2b00      	cmp	r3, #0
 8005498:	d03e      	beq.n	8005518 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f042 0208 	orr.w	r2, r2, #8
 80054a8:	601a      	str	r2, [r3, #0]
 80054aa:	e035      	b.n	8005518 <HAL_DMA_Start_IT+0x260>
 80054ac:	40020010 	.word	0x40020010
 80054b0:	40020028 	.word	0x40020028
 80054b4:	40020040 	.word	0x40020040
 80054b8:	40020058 	.word	0x40020058
 80054bc:	40020070 	.word	0x40020070
 80054c0:	40020088 	.word	0x40020088
 80054c4:	400200a0 	.word	0x400200a0
 80054c8:	400200b8 	.word	0x400200b8
 80054cc:	40020410 	.word	0x40020410
 80054d0:	40020428 	.word	0x40020428
 80054d4:	40020440 	.word	0x40020440
 80054d8:	40020458 	.word	0x40020458
 80054dc:	40020470 	.word	0x40020470
 80054e0:	40020488 	.word	0x40020488
 80054e4:	400204a0 	.word	0x400204a0
 80054e8:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f023 020e 	bic.w	r2, r3, #14
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f042 020a 	orr.w	r2, r2, #10
 80054fe:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005504:	2b00      	cmp	r3, #0
 8005506:	d007      	beq.n	8005518 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f042 0204 	orr.w	r2, r2, #4
 8005516:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a83      	ldr	r2, [pc, #524]	@ (800572c <HAL_DMA_Start_IT+0x474>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d072      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a82      	ldr	r2, [pc, #520]	@ (8005730 <HAL_DMA_Start_IT+0x478>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d06d      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a80      	ldr	r2, [pc, #512]	@ (8005734 <HAL_DMA_Start_IT+0x47c>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d068      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a7f      	ldr	r2, [pc, #508]	@ (8005738 <HAL_DMA_Start_IT+0x480>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d063      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a7d      	ldr	r2, [pc, #500]	@ (800573c <HAL_DMA_Start_IT+0x484>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d05e      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a7c      	ldr	r2, [pc, #496]	@ (8005740 <HAL_DMA_Start_IT+0x488>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d059      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a7a      	ldr	r2, [pc, #488]	@ (8005744 <HAL_DMA_Start_IT+0x48c>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d054      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a79      	ldr	r2, [pc, #484]	@ (8005748 <HAL_DMA_Start_IT+0x490>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d04f      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a77      	ldr	r2, [pc, #476]	@ (800574c <HAL_DMA_Start_IT+0x494>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d04a      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a76      	ldr	r2, [pc, #472]	@ (8005750 <HAL_DMA_Start_IT+0x498>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d045      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a74      	ldr	r2, [pc, #464]	@ (8005754 <HAL_DMA_Start_IT+0x49c>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d040      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a73      	ldr	r2, [pc, #460]	@ (8005758 <HAL_DMA_Start_IT+0x4a0>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d03b      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a71      	ldr	r2, [pc, #452]	@ (800575c <HAL_DMA_Start_IT+0x4a4>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d036      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a70      	ldr	r2, [pc, #448]	@ (8005760 <HAL_DMA_Start_IT+0x4a8>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d031      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a6e      	ldr	r2, [pc, #440]	@ (8005764 <HAL_DMA_Start_IT+0x4ac>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d02c      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a6d      	ldr	r2, [pc, #436]	@ (8005768 <HAL_DMA_Start_IT+0x4b0>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d027      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a6b      	ldr	r2, [pc, #428]	@ (800576c <HAL_DMA_Start_IT+0x4b4>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d022      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a6a      	ldr	r2, [pc, #424]	@ (8005770 <HAL_DMA_Start_IT+0x4b8>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d01d      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a68      	ldr	r2, [pc, #416]	@ (8005774 <HAL_DMA_Start_IT+0x4bc>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d018      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a67      	ldr	r2, [pc, #412]	@ (8005778 <HAL_DMA_Start_IT+0x4c0>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d013      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a65      	ldr	r2, [pc, #404]	@ (800577c <HAL_DMA_Start_IT+0x4c4>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d00e      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a64      	ldr	r2, [pc, #400]	@ (8005780 <HAL_DMA_Start_IT+0x4c8>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d009      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a62      	ldr	r2, [pc, #392]	@ (8005784 <HAL_DMA_Start_IT+0x4cc>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d004      	beq.n	8005608 <HAL_DMA_Start_IT+0x350>
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a61      	ldr	r2, [pc, #388]	@ (8005788 <HAL_DMA_Start_IT+0x4d0>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d101      	bne.n	800560c <HAL_DMA_Start_IT+0x354>
 8005608:	2301      	movs	r3, #1
 800560a:	e000      	b.n	800560e <HAL_DMA_Start_IT+0x356>
 800560c:	2300      	movs	r3, #0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d01a      	beq.n	8005648 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d007      	beq.n	8005630 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800562a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800562e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005634:	2b00      	cmp	r3, #0
 8005636:	d007      	beq.n	8005648 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005642:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005646:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a37      	ldr	r2, [pc, #220]	@ (800572c <HAL_DMA_Start_IT+0x474>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d04a      	beq.n	80056e8 <HAL_DMA_Start_IT+0x430>
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a36      	ldr	r2, [pc, #216]	@ (8005730 <HAL_DMA_Start_IT+0x478>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d045      	beq.n	80056e8 <HAL_DMA_Start_IT+0x430>
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a34      	ldr	r2, [pc, #208]	@ (8005734 <HAL_DMA_Start_IT+0x47c>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d040      	beq.n	80056e8 <HAL_DMA_Start_IT+0x430>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a33      	ldr	r2, [pc, #204]	@ (8005738 <HAL_DMA_Start_IT+0x480>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d03b      	beq.n	80056e8 <HAL_DMA_Start_IT+0x430>
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a31      	ldr	r2, [pc, #196]	@ (800573c <HAL_DMA_Start_IT+0x484>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d036      	beq.n	80056e8 <HAL_DMA_Start_IT+0x430>
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a30      	ldr	r2, [pc, #192]	@ (8005740 <HAL_DMA_Start_IT+0x488>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d031      	beq.n	80056e8 <HAL_DMA_Start_IT+0x430>
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a2e      	ldr	r2, [pc, #184]	@ (8005744 <HAL_DMA_Start_IT+0x48c>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d02c      	beq.n	80056e8 <HAL_DMA_Start_IT+0x430>
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a2d      	ldr	r2, [pc, #180]	@ (8005748 <HAL_DMA_Start_IT+0x490>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d027      	beq.n	80056e8 <HAL_DMA_Start_IT+0x430>
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a2b      	ldr	r2, [pc, #172]	@ (800574c <HAL_DMA_Start_IT+0x494>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d022      	beq.n	80056e8 <HAL_DMA_Start_IT+0x430>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a2a      	ldr	r2, [pc, #168]	@ (8005750 <HAL_DMA_Start_IT+0x498>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d01d      	beq.n	80056e8 <HAL_DMA_Start_IT+0x430>
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a28      	ldr	r2, [pc, #160]	@ (8005754 <HAL_DMA_Start_IT+0x49c>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d018      	beq.n	80056e8 <HAL_DMA_Start_IT+0x430>
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a27      	ldr	r2, [pc, #156]	@ (8005758 <HAL_DMA_Start_IT+0x4a0>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d013      	beq.n	80056e8 <HAL_DMA_Start_IT+0x430>
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a25      	ldr	r2, [pc, #148]	@ (800575c <HAL_DMA_Start_IT+0x4a4>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d00e      	beq.n	80056e8 <HAL_DMA_Start_IT+0x430>
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a24      	ldr	r2, [pc, #144]	@ (8005760 <HAL_DMA_Start_IT+0x4a8>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d009      	beq.n	80056e8 <HAL_DMA_Start_IT+0x430>
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a22      	ldr	r2, [pc, #136]	@ (8005764 <HAL_DMA_Start_IT+0x4ac>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d004      	beq.n	80056e8 <HAL_DMA_Start_IT+0x430>
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a21      	ldr	r2, [pc, #132]	@ (8005768 <HAL_DMA_Start_IT+0x4b0>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d108      	bne.n	80056fa <HAL_DMA_Start_IT+0x442>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f042 0201 	orr.w	r2, r2, #1
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	e012      	b.n	8005720 <HAL_DMA_Start_IT+0x468>
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f042 0201 	orr.w	r2, r2, #1
 8005708:	601a      	str	r2, [r3, #0]
 800570a:	e009      	b.n	8005720 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005712:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2200      	movs	r2, #0
 8005718:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005720:	7dfb      	ldrb	r3, [r7, #23]
}
 8005722:	4618      	mov	r0, r3
 8005724:	3718      	adds	r7, #24
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	40020010 	.word	0x40020010
 8005730:	40020028 	.word	0x40020028
 8005734:	40020040 	.word	0x40020040
 8005738:	40020058 	.word	0x40020058
 800573c:	40020070 	.word	0x40020070
 8005740:	40020088 	.word	0x40020088
 8005744:	400200a0 	.word	0x400200a0
 8005748:	400200b8 	.word	0x400200b8
 800574c:	40020410 	.word	0x40020410
 8005750:	40020428 	.word	0x40020428
 8005754:	40020440 	.word	0x40020440
 8005758:	40020458 	.word	0x40020458
 800575c:	40020470 	.word	0x40020470
 8005760:	40020488 	.word	0x40020488
 8005764:	400204a0 	.word	0x400204a0
 8005768:	400204b8 	.word	0x400204b8
 800576c:	58025408 	.word	0x58025408
 8005770:	5802541c 	.word	0x5802541c
 8005774:	58025430 	.word	0x58025430
 8005778:	58025444 	.word	0x58025444
 800577c:	58025458 	.word	0x58025458
 8005780:	5802546c 	.word	0x5802546c
 8005784:	58025480 	.word	0x58025480
 8005788:	58025494 	.word	0x58025494

0800578c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b086      	sub	sp, #24
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005794:	f7ff f8e8 	bl	8004968 <HAL_GetTick>
 8005798:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d101      	bne.n	80057a4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e2dc      	b.n	8005d5e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	2b02      	cmp	r3, #2
 80057ae:	d008      	beq.n	80057c2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2280      	movs	r2, #128	@ 0x80
 80057b4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	e2cd      	b.n	8005d5e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a76      	ldr	r2, [pc, #472]	@ (80059a0 <HAL_DMA_Abort+0x214>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d04a      	beq.n	8005862 <HAL_DMA_Abort+0xd6>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a74      	ldr	r2, [pc, #464]	@ (80059a4 <HAL_DMA_Abort+0x218>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d045      	beq.n	8005862 <HAL_DMA_Abort+0xd6>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a73      	ldr	r2, [pc, #460]	@ (80059a8 <HAL_DMA_Abort+0x21c>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d040      	beq.n	8005862 <HAL_DMA_Abort+0xd6>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a71      	ldr	r2, [pc, #452]	@ (80059ac <HAL_DMA_Abort+0x220>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d03b      	beq.n	8005862 <HAL_DMA_Abort+0xd6>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a70      	ldr	r2, [pc, #448]	@ (80059b0 <HAL_DMA_Abort+0x224>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d036      	beq.n	8005862 <HAL_DMA_Abort+0xd6>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a6e      	ldr	r2, [pc, #440]	@ (80059b4 <HAL_DMA_Abort+0x228>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d031      	beq.n	8005862 <HAL_DMA_Abort+0xd6>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a6d      	ldr	r2, [pc, #436]	@ (80059b8 <HAL_DMA_Abort+0x22c>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d02c      	beq.n	8005862 <HAL_DMA_Abort+0xd6>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a6b      	ldr	r2, [pc, #428]	@ (80059bc <HAL_DMA_Abort+0x230>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d027      	beq.n	8005862 <HAL_DMA_Abort+0xd6>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a6a      	ldr	r2, [pc, #424]	@ (80059c0 <HAL_DMA_Abort+0x234>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d022      	beq.n	8005862 <HAL_DMA_Abort+0xd6>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a68      	ldr	r2, [pc, #416]	@ (80059c4 <HAL_DMA_Abort+0x238>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d01d      	beq.n	8005862 <HAL_DMA_Abort+0xd6>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a67      	ldr	r2, [pc, #412]	@ (80059c8 <HAL_DMA_Abort+0x23c>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d018      	beq.n	8005862 <HAL_DMA_Abort+0xd6>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a65      	ldr	r2, [pc, #404]	@ (80059cc <HAL_DMA_Abort+0x240>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d013      	beq.n	8005862 <HAL_DMA_Abort+0xd6>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a64      	ldr	r2, [pc, #400]	@ (80059d0 <HAL_DMA_Abort+0x244>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d00e      	beq.n	8005862 <HAL_DMA_Abort+0xd6>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a62      	ldr	r2, [pc, #392]	@ (80059d4 <HAL_DMA_Abort+0x248>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d009      	beq.n	8005862 <HAL_DMA_Abort+0xd6>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a61      	ldr	r2, [pc, #388]	@ (80059d8 <HAL_DMA_Abort+0x24c>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d004      	beq.n	8005862 <HAL_DMA_Abort+0xd6>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a5f      	ldr	r2, [pc, #380]	@ (80059dc <HAL_DMA_Abort+0x250>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d101      	bne.n	8005866 <HAL_DMA_Abort+0xda>
 8005862:	2301      	movs	r3, #1
 8005864:	e000      	b.n	8005868 <HAL_DMA_Abort+0xdc>
 8005866:	2300      	movs	r3, #0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d013      	beq.n	8005894 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f022 021e 	bic.w	r2, r2, #30
 800587a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	695a      	ldr	r2, [r3, #20]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800588a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	617b      	str	r3, [r7, #20]
 8005892:	e00a      	b.n	80058aa <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 020e 	bic.w	r2, r2, #14
 80058a2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a3c      	ldr	r2, [pc, #240]	@ (80059a0 <HAL_DMA_Abort+0x214>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d072      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a3a      	ldr	r2, [pc, #232]	@ (80059a4 <HAL_DMA_Abort+0x218>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d06d      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a39      	ldr	r2, [pc, #228]	@ (80059a8 <HAL_DMA_Abort+0x21c>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d068      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a37      	ldr	r2, [pc, #220]	@ (80059ac <HAL_DMA_Abort+0x220>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d063      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a36      	ldr	r2, [pc, #216]	@ (80059b0 <HAL_DMA_Abort+0x224>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d05e      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a34      	ldr	r2, [pc, #208]	@ (80059b4 <HAL_DMA_Abort+0x228>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d059      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a33      	ldr	r2, [pc, #204]	@ (80059b8 <HAL_DMA_Abort+0x22c>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d054      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a31      	ldr	r2, [pc, #196]	@ (80059bc <HAL_DMA_Abort+0x230>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d04f      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a30      	ldr	r2, [pc, #192]	@ (80059c0 <HAL_DMA_Abort+0x234>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d04a      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a2e      	ldr	r2, [pc, #184]	@ (80059c4 <HAL_DMA_Abort+0x238>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d045      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4a2d      	ldr	r2, [pc, #180]	@ (80059c8 <HAL_DMA_Abort+0x23c>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d040      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a2b      	ldr	r2, [pc, #172]	@ (80059cc <HAL_DMA_Abort+0x240>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d03b      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a2a      	ldr	r2, [pc, #168]	@ (80059d0 <HAL_DMA_Abort+0x244>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d036      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a28      	ldr	r2, [pc, #160]	@ (80059d4 <HAL_DMA_Abort+0x248>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d031      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a27      	ldr	r2, [pc, #156]	@ (80059d8 <HAL_DMA_Abort+0x24c>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d02c      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a25      	ldr	r2, [pc, #148]	@ (80059dc <HAL_DMA_Abort+0x250>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d027      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a24      	ldr	r2, [pc, #144]	@ (80059e0 <HAL_DMA_Abort+0x254>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d022      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a22      	ldr	r2, [pc, #136]	@ (80059e4 <HAL_DMA_Abort+0x258>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d01d      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a21      	ldr	r2, [pc, #132]	@ (80059e8 <HAL_DMA_Abort+0x25c>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d018      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a1f      	ldr	r2, [pc, #124]	@ (80059ec <HAL_DMA_Abort+0x260>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d013      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a1e      	ldr	r2, [pc, #120]	@ (80059f0 <HAL_DMA_Abort+0x264>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d00e      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a1c      	ldr	r2, [pc, #112]	@ (80059f4 <HAL_DMA_Abort+0x268>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d009      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a1b      	ldr	r2, [pc, #108]	@ (80059f8 <HAL_DMA_Abort+0x26c>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d004      	beq.n	800599a <HAL_DMA_Abort+0x20e>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a19      	ldr	r2, [pc, #100]	@ (80059fc <HAL_DMA_Abort+0x270>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d132      	bne.n	8005a00 <HAL_DMA_Abort+0x274>
 800599a:	2301      	movs	r3, #1
 800599c:	e031      	b.n	8005a02 <HAL_DMA_Abort+0x276>
 800599e:	bf00      	nop
 80059a0:	40020010 	.word	0x40020010
 80059a4:	40020028 	.word	0x40020028
 80059a8:	40020040 	.word	0x40020040
 80059ac:	40020058 	.word	0x40020058
 80059b0:	40020070 	.word	0x40020070
 80059b4:	40020088 	.word	0x40020088
 80059b8:	400200a0 	.word	0x400200a0
 80059bc:	400200b8 	.word	0x400200b8
 80059c0:	40020410 	.word	0x40020410
 80059c4:	40020428 	.word	0x40020428
 80059c8:	40020440 	.word	0x40020440
 80059cc:	40020458 	.word	0x40020458
 80059d0:	40020470 	.word	0x40020470
 80059d4:	40020488 	.word	0x40020488
 80059d8:	400204a0 	.word	0x400204a0
 80059dc:	400204b8 	.word	0x400204b8
 80059e0:	58025408 	.word	0x58025408
 80059e4:	5802541c 	.word	0x5802541c
 80059e8:	58025430 	.word	0x58025430
 80059ec:	58025444 	.word	0x58025444
 80059f0:	58025458 	.word	0x58025458
 80059f4:	5802546c 	.word	0x5802546c
 80059f8:	58025480 	.word	0x58025480
 80059fc:	58025494 	.word	0x58025494
 8005a00:	2300      	movs	r3, #0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d007      	beq.n	8005a16 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a10:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a14:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a6d      	ldr	r2, [pc, #436]	@ (8005bd0 <HAL_DMA_Abort+0x444>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d04a      	beq.n	8005ab6 <HAL_DMA_Abort+0x32a>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a6b      	ldr	r2, [pc, #428]	@ (8005bd4 <HAL_DMA_Abort+0x448>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d045      	beq.n	8005ab6 <HAL_DMA_Abort+0x32a>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a6a      	ldr	r2, [pc, #424]	@ (8005bd8 <HAL_DMA_Abort+0x44c>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d040      	beq.n	8005ab6 <HAL_DMA_Abort+0x32a>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a68      	ldr	r2, [pc, #416]	@ (8005bdc <HAL_DMA_Abort+0x450>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d03b      	beq.n	8005ab6 <HAL_DMA_Abort+0x32a>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a67      	ldr	r2, [pc, #412]	@ (8005be0 <HAL_DMA_Abort+0x454>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d036      	beq.n	8005ab6 <HAL_DMA_Abort+0x32a>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a65      	ldr	r2, [pc, #404]	@ (8005be4 <HAL_DMA_Abort+0x458>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d031      	beq.n	8005ab6 <HAL_DMA_Abort+0x32a>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a64      	ldr	r2, [pc, #400]	@ (8005be8 <HAL_DMA_Abort+0x45c>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d02c      	beq.n	8005ab6 <HAL_DMA_Abort+0x32a>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a62      	ldr	r2, [pc, #392]	@ (8005bec <HAL_DMA_Abort+0x460>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d027      	beq.n	8005ab6 <HAL_DMA_Abort+0x32a>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a61      	ldr	r2, [pc, #388]	@ (8005bf0 <HAL_DMA_Abort+0x464>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d022      	beq.n	8005ab6 <HAL_DMA_Abort+0x32a>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a5f      	ldr	r2, [pc, #380]	@ (8005bf4 <HAL_DMA_Abort+0x468>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d01d      	beq.n	8005ab6 <HAL_DMA_Abort+0x32a>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a5e      	ldr	r2, [pc, #376]	@ (8005bf8 <HAL_DMA_Abort+0x46c>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d018      	beq.n	8005ab6 <HAL_DMA_Abort+0x32a>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a5c      	ldr	r2, [pc, #368]	@ (8005bfc <HAL_DMA_Abort+0x470>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d013      	beq.n	8005ab6 <HAL_DMA_Abort+0x32a>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a5b      	ldr	r2, [pc, #364]	@ (8005c00 <HAL_DMA_Abort+0x474>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d00e      	beq.n	8005ab6 <HAL_DMA_Abort+0x32a>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a59      	ldr	r2, [pc, #356]	@ (8005c04 <HAL_DMA_Abort+0x478>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d009      	beq.n	8005ab6 <HAL_DMA_Abort+0x32a>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a58      	ldr	r2, [pc, #352]	@ (8005c08 <HAL_DMA_Abort+0x47c>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d004      	beq.n	8005ab6 <HAL_DMA_Abort+0x32a>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a56      	ldr	r2, [pc, #344]	@ (8005c0c <HAL_DMA_Abort+0x480>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d108      	bne.n	8005ac8 <HAL_DMA_Abort+0x33c>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f022 0201 	bic.w	r2, r2, #1
 8005ac4:	601a      	str	r2, [r3, #0]
 8005ac6:	e007      	b.n	8005ad8 <HAL_DMA_Abort+0x34c>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f022 0201 	bic.w	r2, r2, #1
 8005ad6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005ad8:	e013      	b.n	8005b02 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005ada:	f7fe ff45 	bl	8004968 <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	2b05      	cmp	r3, #5
 8005ae6:	d90c      	bls.n	8005b02 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2220      	movs	r2, #32
 8005aec:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2203      	movs	r2, #3
 8005af2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e12d      	b.n	8005d5e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f003 0301 	and.w	r3, r3, #1
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d1e5      	bne.n	8005ada <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a2f      	ldr	r2, [pc, #188]	@ (8005bd0 <HAL_DMA_Abort+0x444>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d04a      	beq.n	8005bae <HAL_DMA_Abort+0x422>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a2d      	ldr	r2, [pc, #180]	@ (8005bd4 <HAL_DMA_Abort+0x448>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d045      	beq.n	8005bae <HAL_DMA_Abort+0x422>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a2c      	ldr	r2, [pc, #176]	@ (8005bd8 <HAL_DMA_Abort+0x44c>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d040      	beq.n	8005bae <HAL_DMA_Abort+0x422>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a2a      	ldr	r2, [pc, #168]	@ (8005bdc <HAL_DMA_Abort+0x450>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d03b      	beq.n	8005bae <HAL_DMA_Abort+0x422>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a29      	ldr	r2, [pc, #164]	@ (8005be0 <HAL_DMA_Abort+0x454>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d036      	beq.n	8005bae <HAL_DMA_Abort+0x422>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a27      	ldr	r2, [pc, #156]	@ (8005be4 <HAL_DMA_Abort+0x458>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d031      	beq.n	8005bae <HAL_DMA_Abort+0x422>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a26      	ldr	r2, [pc, #152]	@ (8005be8 <HAL_DMA_Abort+0x45c>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d02c      	beq.n	8005bae <HAL_DMA_Abort+0x422>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a24      	ldr	r2, [pc, #144]	@ (8005bec <HAL_DMA_Abort+0x460>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d027      	beq.n	8005bae <HAL_DMA_Abort+0x422>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a23      	ldr	r2, [pc, #140]	@ (8005bf0 <HAL_DMA_Abort+0x464>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d022      	beq.n	8005bae <HAL_DMA_Abort+0x422>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a21      	ldr	r2, [pc, #132]	@ (8005bf4 <HAL_DMA_Abort+0x468>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d01d      	beq.n	8005bae <HAL_DMA_Abort+0x422>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a20      	ldr	r2, [pc, #128]	@ (8005bf8 <HAL_DMA_Abort+0x46c>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d018      	beq.n	8005bae <HAL_DMA_Abort+0x422>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a1e      	ldr	r2, [pc, #120]	@ (8005bfc <HAL_DMA_Abort+0x470>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d013      	beq.n	8005bae <HAL_DMA_Abort+0x422>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a1d      	ldr	r2, [pc, #116]	@ (8005c00 <HAL_DMA_Abort+0x474>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d00e      	beq.n	8005bae <HAL_DMA_Abort+0x422>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a1b      	ldr	r2, [pc, #108]	@ (8005c04 <HAL_DMA_Abort+0x478>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d009      	beq.n	8005bae <HAL_DMA_Abort+0x422>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a1a      	ldr	r2, [pc, #104]	@ (8005c08 <HAL_DMA_Abort+0x47c>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d004      	beq.n	8005bae <HAL_DMA_Abort+0x422>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a18      	ldr	r2, [pc, #96]	@ (8005c0c <HAL_DMA_Abort+0x480>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d101      	bne.n	8005bb2 <HAL_DMA_Abort+0x426>
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e000      	b.n	8005bb4 <HAL_DMA_Abort+0x428>
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d02b      	beq.n	8005c10 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bbc:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bc2:	f003 031f 	and.w	r3, r3, #31
 8005bc6:	223f      	movs	r2, #63	@ 0x3f
 8005bc8:	409a      	lsls	r2, r3
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	609a      	str	r2, [r3, #8]
 8005bce:	e02a      	b.n	8005c26 <HAL_DMA_Abort+0x49a>
 8005bd0:	40020010 	.word	0x40020010
 8005bd4:	40020028 	.word	0x40020028
 8005bd8:	40020040 	.word	0x40020040
 8005bdc:	40020058 	.word	0x40020058
 8005be0:	40020070 	.word	0x40020070
 8005be4:	40020088 	.word	0x40020088
 8005be8:	400200a0 	.word	0x400200a0
 8005bec:	400200b8 	.word	0x400200b8
 8005bf0:	40020410 	.word	0x40020410
 8005bf4:	40020428 	.word	0x40020428
 8005bf8:	40020440 	.word	0x40020440
 8005bfc:	40020458 	.word	0x40020458
 8005c00:	40020470 	.word	0x40020470
 8005c04:	40020488 	.word	0x40020488
 8005c08:	400204a0 	.word	0x400204a0
 8005c0c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c14:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c1a:	f003 031f 	and.w	r3, r3, #31
 8005c1e:	2201      	movs	r2, #1
 8005c20:	409a      	lsls	r2, r3
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a4f      	ldr	r2, [pc, #316]	@ (8005d68 <HAL_DMA_Abort+0x5dc>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d072      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a4d      	ldr	r2, [pc, #308]	@ (8005d6c <HAL_DMA_Abort+0x5e0>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d06d      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a4c      	ldr	r2, [pc, #304]	@ (8005d70 <HAL_DMA_Abort+0x5e4>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d068      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a4a      	ldr	r2, [pc, #296]	@ (8005d74 <HAL_DMA_Abort+0x5e8>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d063      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a49      	ldr	r2, [pc, #292]	@ (8005d78 <HAL_DMA_Abort+0x5ec>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d05e      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a47      	ldr	r2, [pc, #284]	@ (8005d7c <HAL_DMA_Abort+0x5f0>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d059      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a46      	ldr	r2, [pc, #280]	@ (8005d80 <HAL_DMA_Abort+0x5f4>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d054      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a44      	ldr	r2, [pc, #272]	@ (8005d84 <HAL_DMA_Abort+0x5f8>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d04f      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a43      	ldr	r2, [pc, #268]	@ (8005d88 <HAL_DMA_Abort+0x5fc>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d04a      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a41      	ldr	r2, [pc, #260]	@ (8005d8c <HAL_DMA_Abort+0x600>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d045      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a40      	ldr	r2, [pc, #256]	@ (8005d90 <HAL_DMA_Abort+0x604>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d040      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a3e      	ldr	r2, [pc, #248]	@ (8005d94 <HAL_DMA_Abort+0x608>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d03b      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a3d      	ldr	r2, [pc, #244]	@ (8005d98 <HAL_DMA_Abort+0x60c>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d036      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a3b      	ldr	r2, [pc, #236]	@ (8005d9c <HAL_DMA_Abort+0x610>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d031      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a3a      	ldr	r2, [pc, #232]	@ (8005da0 <HAL_DMA_Abort+0x614>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d02c      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a38      	ldr	r2, [pc, #224]	@ (8005da4 <HAL_DMA_Abort+0x618>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d027      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a37      	ldr	r2, [pc, #220]	@ (8005da8 <HAL_DMA_Abort+0x61c>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d022      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a35      	ldr	r2, [pc, #212]	@ (8005dac <HAL_DMA_Abort+0x620>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d01d      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a34      	ldr	r2, [pc, #208]	@ (8005db0 <HAL_DMA_Abort+0x624>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d018      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a32      	ldr	r2, [pc, #200]	@ (8005db4 <HAL_DMA_Abort+0x628>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d013      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a31      	ldr	r2, [pc, #196]	@ (8005db8 <HAL_DMA_Abort+0x62c>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d00e      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a2f      	ldr	r2, [pc, #188]	@ (8005dbc <HAL_DMA_Abort+0x630>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d009      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a2e      	ldr	r2, [pc, #184]	@ (8005dc0 <HAL_DMA_Abort+0x634>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d004      	beq.n	8005d16 <HAL_DMA_Abort+0x58a>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a2c      	ldr	r2, [pc, #176]	@ (8005dc4 <HAL_DMA_Abort+0x638>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d101      	bne.n	8005d1a <HAL_DMA_Abort+0x58e>
 8005d16:	2301      	movs	r3, #1
 8005d18:	e000      	b.n	8005d1c <HAL_DMA_Abort+0x590>
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d015      	beq.n	8005d4c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005d28:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d00c      	beq.n	8005d4c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d36:	681a      	ldr	r2, [r3, #0]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d3c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d40:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005d4a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2201      	movs	r2, #1
 8005d50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2200      	movs	r2, #0
 8005d58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3718      	adds	r7, #24
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	bf00      	nop
 8005d68:	40020010 	.word	0x40020010
 8005d6c:	40020028 	.word	0x40020028
 8005d70:	40020040 	.word	0x40020040
 8005d74:	40020058 	.word	0x40020058
 8005d78:	40020070 	.word	0x40020070
 8005d7c:	40020088 	.word	0x40020088
 8005d80:	400200a0 	.word	0x400200a0
 8005d84:	400200b8 	.word	0x400200b8
 8005d88:	40020410 	.word	0x40020410
 8005d8c:	40020428 	.word	0x40020428
 8005d90:	40020440 	.word	0x40020440
 8005d94:	40020458 	.word	0x40020458
 8005d98:	40020470 	.word	0x40020470
 8005d9c:	40020488 	.word	0x40020488
 8005da0:	400204a0 	.word	0x400204a0
 8005da4:	400204b8 	.word	0x400204b8
 8005da8:	58025408 	.word	0x58025408
 8005dac:	5802541c 	.word	0x5802541c
 8005db0:	58025430 	.word	0x58025430
 8005db4:	58025444 	.word	0x58025444
 8005db8:	58025458 	.word	0x58025458
 8005dbc:	5802546c 	.word	0x5802546c
 8005dc0:	58025480 	.word	0x58025480
 8005dc4:	58025494 	.word	0x58025494

08005dc8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b084      	sub	sp, #16
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d101      	bne.n	8005dda <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e237      	b.n	800624a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	2b02      	cmp	r3, #2
 8005de4:	d004      	beq.n	8005df0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2280      	movs	r2, #128	@ 0x80
 8005dea:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	e22c      	b.n	800624a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a5c      	ldr	r2, [pc, #368]	@ (8005f68 <HAL_DMA_Abort_IT+0x1a0>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d04a      	beq.n	8005e90 <HAL_DMA_Abort_IT+0xc8>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a5b      	ldr	r2, [pc, #364]	@ (8005f6c <HAL_DMA_Abort_IT+0x1a4>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d045      	beq.n	8005e90 <HAL_DMA_Abort_IT+0xc8>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a59      	ldr	r2, [pc, #356]	@ (8005f70 <HAL_DMA_Abort_IT+0x1a8>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d040      	beq.n	8005e90 <HAL_DMA_Abort_IT+0xc8>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a58      	ldr	r2, [pc, #352]	@ (8005f74 <HAL_DMA_Abort_IT+0x1ac>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d03b      	beq.n	8005e90 <HAL_DMA_Abort_IT+0xc8>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a56      	ldr	r2, [pc, #344]	@ (8005f78 <HAL_DMA_Abort_IT+0x1b0>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d036      	beq.n	8005e90 <HAL_DMA_Abort_IT+0xc8>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a55      	ldr	r2, [pc, #340]	@ (8005f7c <HAL_DMA_Abort_IT+0x1b4>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d031      	beq.n	8005e90 <HAL_DMA_Abort_IT+0xc8>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a53      	ldr	r2, [pc, #332]	@ (8005f80 <HAL_DMA_Abort_IT+0x1b8>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d02c      	beq.n	8005e90 <HAL_DMA_Abort_IT+0xc8>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a52      	ldr	r2, [pc, #328]	@ (8005f84 <HAL_DMA_Abort_IT+0x1bc>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d027      	beq.n	8005e90 <HAL_DMA_Abort_IT+0xc8>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a50      	ldr	r2, [pc, #320]	@ (8005f88 <HAL_DMA_Abort_IT+0x1c0>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d022      	beq.n	8005e90 <HAL_DMA_Abort_IT+0xc8>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a4f      	ldr	r2, [pc, #316]	@ (8005f8c <HAL_DMA_Abort_IT+0x1c4>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d01d      	beq.n	8005e90 <HAL_DMA_Abort_IT+0xc8>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a4d      	ldr	r2, [pc, #308]	@ (8005f90 <HAL_DMA_Abort_IT+0x1c8>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d018      	beq.n	8005e90 <HAL_DMA_Abort_IT+0xc8>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a4c      	ldr	r2, [pc, #304]	@ (8005f94 <HAL_DMA_Abort_IT+0x1cc>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d013      	beq.n	8005e90 <HAL_DMA_Abort_IT+0xc8>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a4a      	ldr	r2, [pc, #296]	@ (8005f98 <HAL_DMA_Abort_IT+0x1d0>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d00e      	beq.n	8005e90 <HAL_DMA_Abort_IT+0xc8>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a49      	ldr	r2, [pc, #292]	@ (8005f9c <HAL_DMA_Abort_IT+0x1d4>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d009      	beq.n	8005e90 <HAL_DMA_Abort_IT+0xc8>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a47      	ldr	r2, [pc, #284]	@ (8005fa0 <HAL_DMA_Abort_IT+0x1d8>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d004      	beq.n	8005e90 <HAL_DMA_Abort_IT+0xc8>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a46      	ldr	r2, [pc, #280]	@ (8005fa4 <HAL_DMA_Abort_IT+0x1dc>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d101      	bne.n	8005e94 <HAL_DMA_Abort_IT+0xcc>
 8005e90:	2301      	movs	r3, #1
 8005e92:	e000      	b.n	8005e96 <HAL_DMA_Abort_IT+0xce>
 8005e94:	2300      	movs	r3, #0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	f000 8086 	beq.w	8005fa8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2204      	movs	r2, #4
 8005ea0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a2f      	ldr	r2, [pc, #188]	@ (8005f68 <HAL_DMA_Abort_IT+0x1a0>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d04a      	beq.n	8005f44 <HAL_DMA_Abort_IT+0x17c>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a2e      	ldr	r2, [pc, #184]	@ (8005f6c <HAL_DMA_Abort_IT+0x1a4>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d045      	beq.n	8005f44 <HAL_DMA_Abort_IT+0x17c>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a2c      	ldr	r2, [pc, #176]	@ (8005f70 <HAL_DMA_Abort_IT+0x1a8>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d040      	beq.n	8005f44 <HAL_DMA_Abort_IT+0x17c>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a2b      	ldr	r2, [pc, #172]	@ (8005f74 <HAL_DMA_Abort_IT+0x1ac>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d03b      	beq.n	8005f44 <HAL_DMA_Abort_IT+0x17c>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a29      	ldr	r2, [pc, #164]	@ (8005f78 <HAL_DMA_Abort_IT+0x1b0>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d036      	beq.n	8005f44 <HAL_DMA_Abort_IT+0x17c>
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a28      	ldr	r2, [pc, #160]	@ (8005f7c <HAL_DMA_Abort_IT+0x1b4>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d031      	beq.n	8005f44 <HAL_DMA_Abort_IT+0x17c>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a26      	ldr	r2, [pc, #152]	@ (8005f80 <HAL_DMA_Abort_IT+0x1b8>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d02c      	beq.n	8005f44 <HAL_DMA_Abort_IT+0x17c>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a25      	ldr	r2, [pc, #148]	@ (8005f84 <HAL_DMA_Abort_IT+0x1bc>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d027      	beq.n	8005f44 <HAL_DMA_Abort_IT+0x17c>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a23      	ldr	r2, [pc, #140]	@ (8005f88 <HAL_DMA_Abort_IT+0x1c0>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d022      	beq.n	8005f44 <HAL_DMA_Abort_IT+0x17c>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a22      	ldr	r2, [pc, #136]	@ (8005f8c <HAL_DMA_Abort_IT+0x1c4>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d01d      	beq.n	8005f44 <HAL_DMA_Abort_IT+0x17c>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a20      	ldr	r2, [pc, #128]	@ (8005f90 <HAL_DMA_Abort_IT+0x1c8>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d018      	beq.n	8005f44 <HAL_DMA_Abort_IT+0x17c>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a1f      	ldr	r2, [pc, #124]	@ (8005f94 <HAL_DMA_Abort_IT+0x1cc>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d013      	beq.n	8005f44 <HAL_DMA_Abort_IT+0x17c>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a1d      	ldr	r2, [pc, #116]	@ (8005f98 <HAL_DMA_Abort_IT+0x1d0>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d00e      	beq.n	8005f44 <HAL_DMA_Abort_IT+0x17c>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a1c      	ldr	r2, [pc, #112]	@ (8005f9c <HAL_DMA_Abort_IT+0x1d4>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d009      	beq.n	8005f44 <HAL_DMA_Abort_IT+0x17c>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a1a      	ldr	r2, [pc, #104]	@ (8005fa0 <HAL_DMA_Abort_IT+0x1d8>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d004      	beq.n	8005f44 <HAL_DMA_Abort_IT+0x17c>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a19      	ldr	r2, [pc, #100]	@ (8005fa4 <HAL_DMA_Abort_IT+0x1dc>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d108      	bne.n	8005f56 <HAL_DMA_Abort_IT+0x18e>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f022 0201 	bic.w	r2, r2, #1
 8005f52:	601a      	str	r2, [r3, #0]
 8005f54:	e178      	b.n	8006248 <HAL_DMA_Abort_IT+0x480>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f022 0201 	bic.w	r2, r2, #1
 8005f64:	601a      	str	r2, [r3, #0]
 8005f66:	e16f      	b.n	8006248 <HAL_DMA_Abort_IT+0x480>
 8005f68:	40020010 	.word	0x40020010
 8005f6c:	40020028 	.word	0x40020028
 8005f70:	40020040 	.word	0x40020040
 8005f74:	40020058 	.word	0x40020058
 8005f78:	40020070 	.word	0x40020070
 8005f7c:	40020088 	.word	0x40020088
 8005f80:	400200a0 	.word	0x400200a0
 8005f84:	400200b8 	.word	0x400200b8
 8005f88:	40020410 	.word	0x40020410
 8005f8c:	40020428 	.word	0x40020428
 8005f90:	40020440 	.word	0x40020440
 8005f94:	40020458 	.word	0x40020458
 8005f98:	40020470 	.word	0x40020470
 8005f9c:	40020488 	.word	0x40020488
 8005fa0:	400204a0 	.word	0x400204a0
 8005fa4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f022 020e 	bic.w	r2, r2, #14
 8005fb6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a6c      	ldr	r2, [pc, #432]	@ (8006170 <HAL_DMA_Abort_IT+0x3a8>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d04a      	beq.n	8006058 <HAL_DMA_Abort_IT+0x290>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a6b      	ldr	r2, [pc, #428]	@ (8006174 <HAL_DMA_Abort_IT+0x3ac>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d045      	beq.n	8006058 <HAL_DMA_Abort_IT+0x290>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a69      	ldr	r2, [pc, #420]	@ (8006178 <HAL_DMA_Abort_IT+0x3b0>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d040      	beq.n	8006058 <HAL_DMA_Abort_IT+0x290>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4a68      	ldr	r2, [pc, #416]	@ (800617c <HAL_DMA_Abort_IT+0x3b4>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d03b      	beq.n	8006058 <HAL_DMA_Abort_IT+0x290>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a66      	ldr	r2, [pc, #408]	@ (8006180 <HAL_DMA_Abort_IT+0x3b8>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d036      	beq.n	8006058 <HAL_DMA_Abort_IT+0x290>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a65      	ldr	r2, [pc, #404]	@ (8006184 <HAL_DMA_Abort_IT+0x3bc>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d031      	beq.n	8006058 <HAL_DMA_Abort_IT+0x290>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a63      	ldr	r2, [pc, #396]	@ (8006188 <HAL_DMA_Abort_IT+0x3c0>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d02c      	beq.n	8006058 <HAL_DMA_Abort_IT+0x290>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a62      	ldr	r2, [pc, #392]	@ (800618c <HAL_DMA_Abort_IT+0x3c4>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d027      	beq.n	8006058 <HAL_DMA_Abort_IT+0x290>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a60      	ldr	r2, [pc, #384]	@ (8006190 <HAL_DMA_Abort_IT+0x3c8>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d022      	beq.n	8006058 <HAL_DMA_Abort_IT+0x290>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a5f      	ldr	r2, [pc, #380]	@ (8006194 <HAL_DMA_Abort_IT+0x3cc>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d01d      	beq.n	8006058 <HAL_DMA_Abort_IT+0x290>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a5d      	ldr	r2, [pc, #372]	@ (8006198 <HAL_DMA_Abort_IT+0x3d0>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d018      	beq.n	8006058 <HAL_DMA_Abort_IT+0x290>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a5c      	ldr	r2, [pc, #368]	@ (800619c <HAL_DMA_Abort_IT+0x3d4>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d013      	beq.n	8006058 <HAL_DMA_Abort_IT+0x290>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a5a      	ldr	r2, [pc, #360]	@ (80061a0 <HAL_DMA_Abort_IT+0x3d8>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d00e      	beq.n	8006058 <HAL_DMA_Abort_IT+0x290>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a59      	ldr	r2, [pc, #356]	@ (80061a4 <HAL_DMA_Abort_IT+0x3dc>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d009      	beq.n	8006058 <HAL_DMA_Abort_IT+0x290>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a57      	ldr	r2, [pc, #348]	@ (80061a8 <HAL_DMA_Abort_IT+0x3e0>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d004      	beq.n	8006058 <HAL_DMA_Abort_IT+0x290>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a56      	ldr	r2, [pc, #344]	@ (80061ac <HAL_DMA_Abort_IT+0x3e4>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d108      	bne.n	800606a <HAL_DMA_Abort_IT+0x2a2>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f022 0201 	bic.w	r2, r2, #1
 8006066:	601a      	str	r2, [r3, #0]
 8006068:	e007      	b.n	800607a <HAL_DMA_Abort_IT+0x2b2>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f022 0201 	bic.w	r2, r2, #1
 8006078:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a3c      	ldr	r2, [pc, #240]	@ (8006170 <HAL_DMA_Abort_IT+0x3a8>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d072      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a3a      	ldr	r2, [pc, #232]	@ (8006174 <HAL_DMA_Abort_IT+0x3ac>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d06d      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a39      	ldr	r2, [pc, #228]	@ (8006178 <HAL_DMA_Abort_IT+0x3b0>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d068      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a37      	ldr	r2, [pc, #220]	@ (800617c <HAL_DMA_Abort_IT+0x3b4>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d063      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a36      	ldr	r2, [pc, #216]	@ (8006180 <HAL_DMA_Abort_IT+0x3b8>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d05e      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a34      	ldr	r2, [pc, #208]	@ (8006184 <HAL_DMA_Abort_IT+0x3bc>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d059      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a33      	ldr	r2, [pc, #204]	@ (8006188 <HAL_DMA_Abort_IT+0x3c0>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d054      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a31      	ldr	r2, [pc, #196]	@ (800618c <HAL_DMA_Abort_IT+0x3c4>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d04f      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a30      	ldr	r2, [pc, #192]	@ (8006190 <HAL_DMA_Abort_IT+0x3c8>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d04a      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a2e      	ldr	r2, [pc, #184]	@ (8006194 <HAL_DMA_Abort_IT+0x3cc>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d045      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a2d      	ldr	r2, [pc, #180]	@ (8006198 <HAL_DMA_Abort_IT+0x3d0>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d040      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a2b      	ldr	r2, [pc, #172]	@ (800619c <HAL_DMA_Abort_IT+0x3d4>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d03b      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a2a      	ldr	r2, [pc, #168]	@ (80061a0 <HAL_DMA_Abort_IT+0x3d8>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d036      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a28      	ldr	r2, [pc, #160]	@ (80061a4 <HAL_DMA_Abort_IT+0x3dc>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d031      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a27      	ldr	r2, [pc, #156]	@ (80061a8 <HAL_DMA_Abort_IT+0x3e0>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d02c      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a25      	ldr	r2, [pc, #148]	@ (80061ac <HAL_DMA_Abort_IT+0x3e4>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d027      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a24      	ldr	r2, [pc, #144]	@ (80061b0 <HAL_DMA_Abort_IT+0x3e8>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d022      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a22      	ldr	r2, [pc, #136]	@ (80061b4 <HAL_DMA_Abort_IT+0x3ec>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d01d      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a21      	ldr	r2, [pc, #132]	@ (80061b8 <HAL_DMA_Abort_IT+0x3f0>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d018      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a1f      	ldr	r2, [pc, #124]	@ (80061bc <HAL_DMA_Abort_IT+0x3f4>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d013      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a1e      	ldr	r2, [pc, #120]	@ (80061c0 <HAL_DMA_Abort_IT+0x3f8>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d00e      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a1c      	ldr	r2, [pc, #112]	@ (80061c4 <HAL_DMA_Abort_IT+0x3fc>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d009      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4a1b      	ldr	r2, [pc, #108]	@ (80061c8 <HAL_DMA_Abort_IT+0x400>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d004      	beq.n	800616a <HAL_DMA_Abort_IT+0x3a2>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a19      	ldr	r2, [pc, #100]	@ (80061cc <HAL_DMA_Abort_IT+0x404>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d132      	bne.n	80061d0 <HAL_DMA_Abort_IT+0x408>
 800616a:	2301      	movs	r3, #1
 800616c:	e031      	b.n	80061d2 <HAL_DMA_Abort_IT+0x40a>
 800616e:	bf00      	nop
 8006170:	40020010 	.word	0x40020010
 8006174:	40020028 	.word	0x40020028
 8006178:	40020040 	.word	0x40020040
 800617c:	40020058 	.word	0x40020058
 8006180:	40020070 	.word	0x40020070
 8006184:	40020088 	.word	0x40020088
 8006188:	400200a0 	.word	0x400200a0
 800618c:	400200b8 	.word	0x400200b8
 8006190:	40020410 	.word	0x40020410
 8006194:	40020428 	.word	0x40020428
 8006198:	40020440 	.word	0x40020440
 800619c:	40020458 	.word	0x40020458
 80061a0:	40020470 	.word	0x40020470
 80061a4:	40020488 	.word	0x40020488
 80061a8:	400204a0 	.word	0x400204a0
 80061ac:	400204b8 	.word	0x400204b8
 80061b0:	58025408 	.word	0x58025408
 80061b4:	5802541c 	.word	0x5802541c
 80061b8:	58025430 	.word	0x58025430
 80061bc:	58025444 	.word	0x58025444
 80061c0:	58025458 	.word	0x58025458
 80061c4:	5802546c 	.word	0x5802546c
 80061c8:	58025480 	.word	0x58025480
 80061cc:	58025494 	.word	0x58025494
 80061d0:	2300      	movs	r3, #0
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d028      	beq.n	8006228 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80061e4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061ea:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061f0:	f003 031f 	and.w	r3, r3, #31
 80061f4:	2201      	movs	r2, #1
 80061f6:	409a      	lsls	r2, r3
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006204:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800620a:	2b00      	cmp	r3, #0
 800620c:	d00c      	beq.n	8006228 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006212:	681a      	ldr	r2, [r3, #0]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006218:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800621c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006226:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800623c:	2b00      	cmp	r3, #0
 800623e:	d003      	beq.n	8006248 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006248:	2300      	movs	r3, #0
}
 800624a:	4618      	mov	r0, r3
 800624c:	3710      	adds	r7, #16
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop

08006254 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b08a      	sub	sp, #40	@ 0x28
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800625c:	2300      	movs	r3, #0
 800625e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006260:	4b67      	ldr	r3, [pc, #412]	@ (8006400 <HAL_DMA_IRQHandler+0x1ac>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a67      	ldr	r2, [pc, #412]	@ (8006404 <HAL_DMA_IRQHandler+0x1b0>)
 8006266:	fba2 2303 	umull	r2, r3, r2, r3
 800626a:	0a9b      	lsrs	r3, r3, #10
 800626c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006272:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006278:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800627a:	6a3b      	ldr	r3, [r7, #32]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006280:	69fb      	ldr	r3, [r7, #28]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a5f      	ldr	r2, [pc, #380]	@ (8006408 <HAL_DMA_IRQHandler+0x1b4>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d04a      	beq.n	8006326 <HAL_DMA_IRQHandler+0xd2>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a5d      	ldr	r2, [pc, #372]	@ (800640c <HAL_DMA_IRQHandler+0x1b8>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d045      	beq.n	8006326 <HAL_DMA_IRQHandler+0xd2>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4a5c      	ldr	r2, [pc, #368]	@ (8006410 <HAL_DMA_IRQHandler+0x1bc>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d040      	beq.n	8006326 <HAL_DMA_IRQHandler+0xd2>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a5a      	ldr	r2, [pc, #360]	@ (8006414 <HAL_DMA_IRQHandler+0x1c0>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d03b      	beq.n	8006326 <HAL_DMA_IRQHandler+0xd2>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a59      	ldr	r2, [pc, #356]	@ (8006418 <HAL_DMA_IRQHandler+0x1c4>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d036      	beq.n	8006326 <HAL_DMA_IRQHandler+0xd2>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a57      	ldr	r2, [pc, #348]	@ (800641c <HAL_DMA_IRQHandler+0x1c8>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d031      	beq.n	8006326 <HAL_DMA_IRQHandler+0xd2>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a56      	ldr	r2, [pc, #344]	@ (8006420 <HAL_DMA_IRQHandler+0x1cc>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d02c      	beq.n	8006326 <HAL_DMA_IRQHandler+0xd2>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a54      	ldr	r2, [pc, #336]	@ (8006424 <HAL_DMA_IRQHandler+0x1d0>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d027      	beq.n	8006326 <HAL_DMA_IRQHandler+0xd2>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a53      	ldr	r2, [pc, #332]	@ (8006428 <HAL_DMA_IRQHandler+0x1d4>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d022      	beq.n	8006326 <HAL_DMA_IRQHandler+0xd2>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a51      	ldr	r2, [pc, #324]	@ (800642c <HAL_DMA_IRQHandler+0x1d8>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d01d      	beq.n	8006326 <HAL_DMA_IRQHandler+0xd2>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a50      	ldr	r2, [pc, #320]	@ (8006430 <HAL_DMA_IRQHandler+0x1dc>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d018      	beq.n	8006326 <HAL_DMA_IRQHandler+0xd2>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a4e      	ldr	r2, [pc, #312]	@ (8006434 <HAL_DMA_IRQHandler+0x1e0>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d013      	beq.n	8006326 <HAL_DMA_IRQHandler+0xd2>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a4d      	ldr	r2, [pc, #308]	@ (8006438 <HAL_DMA_IRQHandler+0x1e4>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d00e      	beq.n	8006326 <HAL_DMA_IRQHandler+0xd2>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a4b      	ldr	r2, [pc, #300]	@ (800643c <HAL_DMA_IRQHandler+0x1e8>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d009      	beq.n	8006326 <HAL_DMA_IRQHandler+0xd2>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a4a      	ldr	r2, [pc, #296]	@ (8006440 <HAL_DMA_IRQHandler+0x1ec>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d004      	beq.n	8006326 <HAL_DMA_IRQHandler+0xd2>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a48      	ldr	r2, [pc, #288]	@ (8006444 <HAL_DMA_IRQHandler+0x1f0>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d101      	bne.n	800632a <HAL_DMA_IRQHandler+0xd6>
 8006326:	2301      	movs	r3, #1
 8006328:	e000      	b.n	800632c <HAL_DMA_IRQHandler+0xd8>
 800632a:	2300      	movs	r3, #0
 800632c:	2b00      	cmp	r3, #0
 800632e:	f000 842b 	beq.w	8006b88 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006336:	f003 031f 	and.w	r3, r3, #31
 800633a:	2208      	movs	r2, #8
 800633c:	409a      	lsls	r2, r3
 800633e:	69bb      	ldr	r3, [r7, #24]
 8006340:	4013      	ands	r3, r2
 8006342:	2b00      	cmp	r3, #0
 8006344:	f000 80a2 	beq.w	800648c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a2e      	ldr	r2, [pc, #184]	@ (8006408 <HAL_DMA_IRQHandler+0x1b4>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d04a      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x194>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a2d      	ldr	r2, [pc, #180]	@ (800640c <HAL_DMA_IRQHandler+0x1b8>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d045      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x194>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a2b      	ldr	r2, [pc, #172]	@ (8006410 <HAL_DMA_IRQHandler+0x1bc>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d040      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x194>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a2a      	ldr	r2, [pc, #168]	@ (8006414 <HAL_DMA_IRQHandler+0x1c0>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d03b      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x194>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a28      	ldr	r2, [pc, #160]	@ (8006418 <HAL_DMA_IRQHandler+0x1c4>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d036      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x194>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a27      	ldr	r2, [pc, #156]	@ (800641c <HAL_DMA_IRQHandler+0x1c8>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d031      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x194>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a25      	ldr	r2, [pc, #148]	@ (8006420 <HAL_DMA_IRQHandler+0x1cc>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d02c      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x194>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a24      	ldr	r2, [pc, #144]	@ (8006424 <HAL_DMA_IRQHandler+0x1d0>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d027      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x194>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a22      	ldr	r2, [pc, #136]	@ (8006428 <HAL_DMA_IRQHandler+0x1d4>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d022      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x194>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a21      	ldr	r2, [pc, #132]	@ (800642c <HAL_DMA_IRQHandler+0x1d8>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d01d      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x194>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a1f      	ldr	r2, [pc, #124]	@ (8006430 <HAL_DMA_IRQHandler+0x1dc>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d018      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x194>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a1e      	ldr	r2, [pc, #120]	@ (8006434 <HAL_DMA_IRQHandler+0x1e0>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d013      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x194>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a1c      	ldr	r2, [pc, #112]	@ (8006438 <HAL_DMA_IRQHandler+0x1e4>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d00e      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x194>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a1b      	ldr	r2, [pc, #108]	@ (800643c <HAL_DMA_IRQHandler+0x1e8>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d009      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x194>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a19      	ldr	r2, [pc, #100]	@ (8006440 <HAL_DMA_IRQHandler+0x1ec>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d004      	beq.n	80063e8 <HAL_DMA_IRQHandler+0x194>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a18      	ldr	r2, [pc, #96]	@ (8006444 <HAL_DMA_IRQHandler+0x1f0>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d12f      	bne.n	8006448 <HAL_DMA_IRQHandler+0x1f4>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f003 0304 	and.w	r3, r3, #4
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	bf14      	ite	ne
 80063f6:	2301      	movne	r3, #1
 80063f8:	2300      	moveq	r3, #0
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	e02e      	b.n	800645c <HAL_DMA_IRQHandler+0x208>
 80063fe:	bf00      	nop
 8006400:	240000fc 	.word	0x240000fc
 8006404:	1b4e81b5 	.word	0x1b4e81b5
 8006408:	40020010 	.word	0x40020010
 800640c:	40020028 	.word	0x40020028
 8006410:	40020040 	.word	0x40020040
 8006414:	40020058 	.word	0x40020058
 8006418:	40020070 	.word	0x40020070
 800641c:	40020088 	.word	0x40020088
 8006420:	400200a0 	.word	0x400200a0
 8006424:	400200b8 	.word	0x400200b8
 8006428:	40020410 	.word	0x40020410
 800642c:	40020428 	.word	0x40020428
 8006430:	40020440 	.word	0x40020440
 8006434:	40020458 	.word	0x40020458
 8006438:	40020470 	.word	0x40020470
 800643c:	40020488 	.word	0x40020488
 8006440:	400204a0 	.word	0x400204a0
 8006444:	400204b8 	.word	0x400204b8
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0308 	and.w	r3, r3, #8
 8006452:	2b00      	cmp	r3, #0
 8006454:	bf14      	ite	ne
 8006456:	2301      	movne	r3, #1
 8006458:	2300      	moveq	r3, #0
 800645a:	b2db      	uxtb	r3, r3
 800645c:	2b00      	cmp	r3, #0
 800645e:	d015      	beq.n	800648c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	681a      	ldr	r2, [r3, #0]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f022 0204 	bic.w	r2, r2, #4
 800646e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006474:	f003 031f 	and.w	r3, r3, #31
 8006478:	2208      	movs	r2, #8
 800647a:	409a      	lsls	r2, r3
 800647c:	6a3b      	ldr	r3, [r7, #32]
 800647e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006484:	f043 0201 	orr.w	r2, r3, #1
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006490:	f003 031f 	and.w	r3, r3, #31
 8006494:	69ba      	ldr	r2, [r7, #24]
 8006496:	fa22 f303 	lsr.w	r3, r2, r3
 800649a:	f003 0301 	and.w	r3, r3, #1
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d06e      	beq.n	8006580 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a69      	ldr	r2, [pc, #420]	@ (800664c <HAL_DMA_IRQHandler+0x3f8>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d04a      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2ee>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a67      	ldr	r2, [pc, #412]	@ (8006650 <HAL_DMA_IRQHandler+0x3fc>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d045      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2ee>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a66      	ldr	r2, [pc, #408]	@ (8006654 <HAL_DMA_IRQHandler+0x400>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d040      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2ee>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a64      	ldr	r2, [pc, #400]	@ (8006658 <HAL_DMA_IRQHandler+0x404>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d03b      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2ee>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a63      	ldr	r2, [pc, #396]	@ (800665c <HAL_DMA_IRQHandler+0x408>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d036      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2ee>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a61      	ldr	r2, [pc, #388]	@ (8006660 <HAL_DMA_IRQHandler+0x40c>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d031      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2ee>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a60      	ldr	r2, [pc, #384]	@ (8006664 <HAL_DMA_IRQHandler+0x410>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d02c      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2ee>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a5e      	ldr	r2, [pc, #376]	@ (8006668 <HAL_DMA_IRQHandler+0x414>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d027      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2ee>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a5d      	ldr	r2, [pc, #372]	@ (800666c <HAL_DMA_IRQHandler+0x418>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d022      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2ee>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a5b      	ldr	r2, [pc, #364]	@ (8006670 <HAL_DMA_IRQHandler+0x41c>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d01d      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2ee>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a5a      	ldr	r2, [pc, #360]	@ (8006674 <HAL_DMA_IRQHandler+0x420>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d018      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2ee>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a58      	ldr	r2, [pc, #352]	@ (8006678 <HAL_DMA_IRQHandler+0x424>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d013      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2ee>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a57      	ldr	r2, [pc, #348]	@ (800667c <HAL_DMA_IRQHandler+0x428>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d00e      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2ee>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a55      	ldr	r2, [pc, #340]	@ (8006680 <HAL_DMA_IRQHandler+0x42c>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d009      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2ee>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a54      	ldr	r2, [pc, #336]	@ (8006684 <HAL_DMA_IRQHandler+0x430>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d004      	beq.n	8006542 <HAL_DMA_IRQHandler+0x2ee>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a52      	ldr	r2, [pc, #328]	@ (8006688 <HAL_DMA_IRQHandler+0x434>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d10a      	bne.n	8006558 <HAL_DMA_IRQHandler+0x304>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	695b      	ldr	r3, [r3, #20]
 8006548:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800654c:	2b00      	cmp	r3, #0
 800654e:	bf14      	ite	ne
 8006550:	2301      	movne	r3, #1
 8006552:	2300      	moveq	r3, #0
 8006554:	b2db      	uxtb	r3, r3
 8006556:	e003      	b.n	8006560 <HAL_DMA_IRQHandler+0x30c>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	2300      	movs	r3, #0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d00d      	beq.n	8006580 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006568:	f003 031f 	and.w	r3, r3, #31
 800656c:	2201      	movs	r2, #1
 800656e:	409a      	lsls	r2, r3
 8006570:	6a3b      	ldr	r3, [r7, #32]
 8006572:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006578:	f043 0202 	orr.w	r2, r3, #2
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006584:	f003 031f 	and.w	r3, r3, #31
 8006588:	2204      	movs	r2, #4
 800658a:	409a      	lsls	r2, r3
 800658c:	69bb      	ldr	r3, [r7, #24]
 800658e:	4013      	ands	r3, r2
 8006590:	2b00      	cmp	r3, #0
 8006592:	f000 808f 	beq.w	80066b4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a2c      	ldr	r2, [pc, #176]	@ (800664c <HAL_DMA_IRQHandler+0x3f8>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d04a      	beq.n	8006636 <HAL_DMA_IRQHandler+0x3e2>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a2a      	ldr	r2, [pc, #168]	@ (8006650 <HAL_DMA_IRQHandler+0x3fc>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d045      	beq.n	8006636 <HAL_DMA_IRQHandler+0x3e2>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a29      	ldr	r2, [pc, #164]	@ (8006654 <HAL_DMA_IRQHandler+0x400>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d040      	beq.n	8006636 <HAL_DMA_IRQHandler+0x3e2>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a27      	ldr	r2, [pc, #156]	@ (8006658 <HAL_DMA_IRQHandler+0x404>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d03b      	beq.n	8006636 <HAL_DMA_IRQHandler+0x3e2>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a26      	ldr	r2, [pc, #152]	@ (800665c <HAL_DMA_IRQHandler+0x408>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d036      	beq.n	8006636 <HAL_DMA_IRQHandler+0x3e2>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a24      	ldr	r2, [pc, #144]	@ (8006660 <HAL_DMA_IRQHandler+0x40c>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d031      	beq.n	8006636 <HAL_DMA_IRQHandler+0x3e2>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a23      	ldr	r2, [pc, #140]	@ (8006664 <HAL_DMA_IRQHandler+0x410>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d02c      	beq.n	8006636 <HAL_DMA_IRQHandler+0x3e2>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a21      	ldr	r2, [pc, #132]	@ (8006668 <HAL_DMA_IRQHandler+0x414>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d027      	beq.n	8006636 <HAL_DMA_IRQHandler+0x3e2>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a20      	ldr	r2, [pc, #128]	@ (800666c <HAL_DMA_IRQHandler+0x418>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d022      	beq.n	8006636 <HAL_DMA_IRQHandler+0x3e2>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a1e      	ldr	r2, [pc, #120]	@ (8006670 <HAL_DMA_IRQHandler+0x41c>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d01d      	beq.n	8006636 <HAL_DMA_IRQHandler+0x3e2>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a1d      	ldr	r2, [pc, #116]	@ (8006674 <HAL_DMA_IRQHandler+0x420>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d018      	beq.n	8006636 <HAL_DMA_IRQHandler+0x3e2>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a1b      	ldr	r2, [pc, #108]	@ (8006678 <HAL_DMA_IRQHandler+0x424>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d013      	beq.n	8006636 <HAL_DMA_IRQHandler+0x3e2>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a1a      	ldr	r2, [pc, #104]	@ (800667c <HAL_DMA_IRQHandler+0x428>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d00e      	beq.n	8006636 <HAL_DMA_IRQHandler+0x3e2>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a18      	ldr	r2, [pc, #96]	@ (8006680 <HAL_DMA_IRQHandler+0x42c>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d009      	beq.n	8006636 <HAL_DMA_IRQHandler+0x3e2>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a17      	ldr	r2, [pc, #92]	@ (8006684 <HAL_DMA_IRQHandler+0x430>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d004      	beq.n	8006636 <HAL_DMA_IRQHandler+0x3e2>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a15      	ldr	r2, [pc, #84]	@ (8006688 <HAL_DMA_IRQHandler+0x434>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d12a      	bne.n	800668c <HAL_DMA_IRQHandler+0x438>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f003 0302 	and.w	r3, r3, #2
 8006640:	2b00      	cmp	r3, #0
 8006642:	bf14      	ite	ne
 8006644:	2301      	movne	r3, #1
 8006646:	2300      	moveq	r3, #0
 8006648:	b2db      	uxtb	r3, r3
 800664a:	e023      	b.n	8006694 <HAL_DMA_IRQHandler+0x440>
 800664c:	40020010 	.word	0x40020010
 8006650:	40020028 	.word	0x40020028
 8006654:	40020040 	.word	0x40020040
 8006658:	40020058 	.word	0x40020058
 800665c:	40020070 	.word	0x40020070
 8006660:	40020088 	.word	0x40020088
 8006664:	400200a0 	.word	0x400200a0
 8006668:	400200b8 	.word	0x400200b8
 800666c:	40020410 	.word	0x40020410
 8006670:	40020428 	.word	0x40020428
 8006674:	40020440 	.word	0x40020440
 8006678:	40020458 	.word	0x40020458
 800667c:	40020470 	.word	0x40020470
 8006680:	40020488 	.word	0x40020488
 8006684:	400204a0 	.word	0x400204a0
 8006688:	400204b8 	.word	0x400204b8
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	2300      	movs	r3, #0
 8006694:	2b00      	cmp	r3, #0
 8006696:	d00d      	beq.n	80066b4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800669c:	f003 031f 	and.w	r3, r3, #31
 80066a0:	2204      	movs	r2, #4
 80066a2:	409a      	lsls	r2, r3
 80066a4:	6a3b      	ldr	r3, [r7, #32]
 80066a6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066ac:	f043 0204 	orr.w	r2, r3, #4
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066b8:	f003 031f 	and.w	r3, r3, #31
 80066bc:	2210      	movs	r2, #16
 80066be:	409a      	lsls	r2, r3
 80066c0:	69bb      	ldr	r3, [r7, #24]
 80066c2:	4013      	ands	r3, r2
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	f000 80a6 	beq.w	8006816 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4a85      	ldr	r2, [pc, #532]	@ (80068e4 <HAL_DMA_IRQHandler+0x690>)
 80066d0:	4293      	cmp	r3, r2
 80066d2:	d04a      	beq.n	800676a <HAL_DMA_IRQHandler+0x516>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a83      	ldr	r2, [pc, #524]	@ (80068e8 <HAL_DMA_IRQHandler+0x694>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d045      	beq.n	800676a <HAL_DMA_IRQHandler+0x516>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a82      	ldr	r2, [pc, #520]	@ (80068ec <HAL_DMA_IRQHandler+0x698>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d040      	beq.n	800676a <HAL_DMA_IRQHandler+0x516>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a80      	ldr	r2, [pc, #512]	@ (80068f0 <HAL_DMA_IRQHandler+0x69c>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d03b      	beq.n	800676a <HAL_DMA_IRQHandler+0x516>
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a7f      	ldr	r2, [pc, #508]	@ (80068f4 <HAL_DMA_IRQHandler+0x6a0>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d036      	beq.n	800676a <HAL_DMA_IRQHandler+0x516>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4a7d      	ldr	r2, [pc, #500]	@ (80068f8 <HAL_DMA_IRQHandler+0x6a4>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d031      	beq.n	800676a <HAL_DMA_IRQHandler+0x516>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a7c      	ldr	r2, [pc, #496]	@ (80068fc <HAL_DMA_IRQHandler+0x6a8>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d02c      	beq.n	800676a <HAL_DMA_IRQHandler+0x516>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a7a      	ldr	r2, [pc, #488]	@ (8006900 <HAL_DMA_IRQHandler+0x6ac>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d027      	beq.n	800676a <HAL_DMA_IRQHandler+0x516>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a79      	ldr	r2, [pc, #484]	@ (8006904 <HAL_DMA_IRQHandler+0x6b0>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d022      	beq.n	800676a <HAL_DMA_IRQHandler+0x516>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a77      	ldr	r2, [pc, #476]	@ (8006908 <HAL_DMA_IRQHandler+0x6b4>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d01d      	beq.n	800676a <HAL_DMA_IRQHandler+0x516>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a76      	ldr	r2, [pc, #472]	@ (800690c <HAL_DMA_IRQHandler+0x6b8>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d018      	beq.n	800676a <HAL_DMA_IRQHandler+0x516>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a74      	ldr	r2, [pc, #464]	@ (8006910 <HAL_DMA_IRQHandler+0x6bc>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d013      	beq.n	800676a <HAL_DMA_IRQHandler+0x516>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a73      	ldr	r2, [pc, #460]	@ (8006914 <HAL_DMA_IRQHandler+0x6c0>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d00e      	beq.n	800676a <HAL_DMA_IRQHandler+0x516>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a71      	ldr	r2, [pc, #452]	@ (8006918 <HAL_DMA_IRQHandler+0x6c4>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d009      	beq.n	800676a <HAL_DMA_IRQHandler+0x516>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a70      	ldr	r2, [pc, #448]	@ (800691c <HAL_DMA_IRQHandler+0x6c8>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d004      	beq.n	800676a <HAL_DMA_IRQHandler+0x516>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a6e      	ldr	r2, [pc, #440]	@ (8006920 <HAL_DMA_IRQHandler+0x6cc>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d10a      	bne.n	8006780 <HAL_DMA_IRQHandler+0x52c>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f003 0308 	and.w	r3, r3, #8
 8006774:	2b00      	cmp	r3, #0
 8006776:	bf14      	ite	ne
 8006778:	2301      	movne	r3, #1
 800677a:	2300      	moveq	r3, #0
 800677c:	b2db      	uxtb	r3, r3
 800677e:	e009      	b.n	8006794 <HAL_DMA_IRQHandler+0x540>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f003 0304 	and.w	r3, r3, #4
 800678a:	2b00      	cmp	r3, #0
 800678c:	bf14      	ite	ne
 800678e:	2301      	movne	r3, #1
 8006790:	2300      	moveq	r3, #0
 8006792:	b2db      	uxtb	r3, r3
 8006794:	2b00      	cmp	r3, #0
 8006796:	d03e      	beq.n	8006816 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800679c:	f003 031f 	and.w	r3, r3, #31
 80067a0:	2210      	movs	r2, #16
 80067a2:	409a      	lsls	r2, r3
 80067a4:	6a3b      	ldr	r3, [r7, #32]
 80067a6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d018      	beq.n	80067e8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d108      	bne.n	80067d6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d024      	beq.n	8006816 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	4798      	blx	r3
 80067d4:	e01f      	b.n	8006816 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d01b      	beq.n	8006816 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	4798      	blx	r3
 80067e6:	e016      	b.n	8006816 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d107      	bne.n	8006806 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	681a      	ldr	r2, [r3, #0]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f022 0208 	bic.w	r2, r2, #8
 8006804:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800680a:	2b00      	cmp	r3, #0
 800680c:	d003      	beq.n	8006816 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800681a:	f003 031f 	and.w	r3, r3, #31
 800681e:	2220      	movs	r2, #32
 8006820:	409a      	lsls	r2, r3
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	4013      	ands	r3, r2
 8006826:	2b00      	cmp	r3, #0
 8006828:	f000 8110 	beq.w	8006a4c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a2c      	ldr	r2, [pc, #176]	@ (80068e4 <HAL_DMA_IRQHandler+0x690>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d04a      	beq.n	80068cc <HAL_DMA_IRQHandler+0x678>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a2b      	ldr	r2, [pc, #172]	@ (80068e8 <HAL_DMA_IRQHandler+0x694>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d045      	beq.n	80068cc <HAL_DMA_IRQHandler+0x678>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a29      	ldr	r2, [pc, #164]	@ (80068ec <HAL_DMA_IRQHandler+0x698>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d040      	beq.n	80068cc <HAL_DMA_IRQHandler+0x678>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a28      	ldr	r2, [pc, #160]	@ (80068f0 <HAL_DMA_IRQHandler+0x69c>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d03b      	beq.n	80068cc <HAL_DMA_IRQHandler+0x678>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a26      	ldr	r2, [pc, #152]	@ (80068f4 <HAL_DMA_IRQHandler+0x6a0>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d036      	beq.n	80068cc <HAL_DMA_IRQHandler+0x678>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a25      	ldr	r2, [pc, #148]	@ (80068f8 <HAL_DMA_IRQHandler+0x6a4>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d031      	beq.n	80068cc <HAL_DMA_IRQHandler+0x678>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a23      	ldr	r2, [pc, #140]	@ (80068fc <HAL_DMA_IRQHandler+0x6a8>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d02c      	beq.n	80068cc <HAL_DMA_IRQHandler+0x678>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a22      	ldr	r2, [pc, #136]	@ (8006900 <HAL_DMA_IRQHandler+0x6ac>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d027      	beq.n	80068cc <HAL_DMA_IRQHandler+0x678>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a20      	ldr	r2, [pc, #128]	@ (8006904 <HAL_DMA_IRQHandler+0x6b0>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d022      	beq.n	80068cc <HAL_DMA_IRQHandler+0x678>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a1f      	ldr	r2, [pc, #124]	@ (8006908 <HAL_DMA_IRQHandler+0x6b4>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d01d      	beq.n	80068cc <HAL_DMA_IRQHandler+0x678>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a1d      	ldr	r2, [pc, #116]	@ (800690c <HAL_DMA_IRQHandler+0x6b8>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d018      	beq.n	80068cc <HAL_DMA_IRQHandler+0x678>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a1c      	ldr	r2, [pc, #112]	@ (8006910 <HAL_DMA_IRQHandler+0x6bc>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d013      	beq.n	80068cc <HAL_DMA_IRQHandler+0x678>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a1a      	ldr	r2, [pc, #104]	@ (8006914 <HAL_DMA_IRQHandler+0x6c0>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d00e      	beq.n	80068cc <HAL_DMA_IRQHandler+0x678>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a19      	ldr	r2, [pc, #100]	@ (8006918 <HAL_DMA_IRQHandler+0x6c4>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d009      	beq.n	80068cc <HAL_DMA_IRQHandler+0x678>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a17      	ldr	r2, [pc, #92]	@ (800691c <HAL_DMA_IRQHandler+0x6c8>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d004      	beq.n	80068cc <HAL_DMA_IRQHandler+0x678>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a16      	ldr	r2, [pc, #88]	@ (8006920 <HAL_DMA_IRQHandler+0x6cc>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d12b      	bne.n	8006924 <HAL_DMA_IRQHandler+0x6d0>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 0310 	and.w	r3, r3, #16
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	bf14      	ite	ne
 80068da:	2301      	movne	r3, #1
 80068dc:	2300      	moveq	r3, #0
 80068de:	b2db      	uxtb	r3, r3
 80068e0:	e02a      	b.n	8006938 <HAL_DMA_IRQHandler+0x6e4>
 80068e2:	bf00      	nop
 80068e4:	40020010 	.word	0x40020010
 80068e8:	40020028 	.word	0x40020028
 80068ec:	40020040 	.word	0x40020040
 80068f0:	40020058 	.word	0x40020058
 80068f4:	40020070 	.word	0x40020070
 80068f8:	40020088 	.word	0x40020088
 80068fc:	400200a0 	.word	0x400200a0
 8006900:	400200b8 	.word	0x400200b8
 8006904:	40020410 	.word	0x40020410
 8006908:	40020428 	.word	0x40020428
 800690c:	40020440 	.word	0x40020440
 8006910:	40020458 	.word	0x40020458
 8006914:	40020470 	.word	0x40020470
 8006918:	40020488 	.word	0x40020488
 800691c:	400204a0 	.word	0x400204a0
 8006920:	400204b8 	.word	0x400204b8
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f003 0302 	and.w	r3, r3, #2
 800692e:	2b00      	cmp	r3, #0
 8006930:	bf14      	ite	ne
 8006932:	2301      	movne	r3, #1
 8006934:	2300      	moveq	r3, #0
 8006936:	b2db      	uxtb	r3, r3
 8006938:	2b00      	cmp	r3, #0
 800693a:	f000 8087 	beq.w	8006a4c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006942:	f003 031f 	and.w	r3, r3, #31
 8006946:	2220      	movs	r2, #32
 8006948:	409a      	lsls	r2, r3
 800694a:	6a3b      	ldr	r3, [r7, #32]
 800694c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006954:	b2db      	uxtb	r3, r3
 8006956:	2b04      	cmp	r3, #4
 8006958:	d139      	bne.n	80069ce <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f022 0216 	bic.w	r2, r2, #22
 8006968:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	695a      	ldr	r2, [r3, #20]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006978:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800697e:	2b00      	cmp	r3, #0
 8006980:	d103      	bne.n	800698a <HAL_DMA_IRQHandler+0x736>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006986:	2b00      	cmp	r3, #0
 8006988:	d007      	beq.n	800699a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f022 0208 	bic.w	r2, r2, #8
 8006998:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800699e:	f003 031f 	and.w	r3, r3, #31
 80069a2:	223f      	movs	r2, #63	@ 0x3f
 80069a4:	409a      	lsls	r2, r3
 80069a6:	6a3b      	ldr	r3, [r7, #32]
 80069a8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2201      	movs	r2, #1
 80069ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2200      	movs	r2, #0
 80069b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069be:	2b00      	cmp	r3, #0
 80069c0:	f000 834a 	beq.w	8007058 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	4798      	blx	r3
          }
          return;
 80069cc:	e344      	b.n	8007058 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d018      	beq.n	8006a0e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d108      	bne.n	80069fc <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d02c      	beq.n	8006a4c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	4798      	blx	r3
 80069fa:	e027      	b.n	8006a4c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d023      	beq.n	8006a4c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a08:	6878      	ldr	r0, [r7, #4]
 8006a0a:	4798      	blx	r3
 8006a0c:	e01e      	b.n	8006a4c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d10f      	bne.n	8006a3c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	681a      	ldr	r2, [r3, #0]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f022 0210 	bic.w	r2, r2, #16
 8006a2a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d003      	beq.n	8006a4c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	f000 8306 	beq.w	8007062 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a5a:	f003 0301 	and.w	r3, r3, #1
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	f000 8088 	beq.w	8006b74 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2204      	movs	r2, #4
 8006a68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a7a      	ldr	r2, [pc, #488]	@ (8006c5c <HAL_DMA_IRQHandler+0xa08>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d04a      	beq.n	8006b0c <HAL_DMA_IRQHandler+0x8b8>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a79      	ldr	r2, [pc, #484]	@ (8006c60 <HAL_DMA_IRQHandler+0xa0c>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d045      	beq.n	8006b0c <HAL_DMA_IRQHandler+0x8b8>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a77      	ldr	r2, [pc, #476]	@ (8006c64 <HAL_DMA_IRQHandler+0xa10>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d040      	beq.n	8006b0c <HAL_DMA_IRQHandler+0x8b8>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a76      	ldr	r2, [pc, #472]	@ (8006c68 <HAL_DMA_IRQHandler+0xa14>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d03b      	beq.n	8006b0c <HAL_DMA_IRQHandler+0x8b8>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a74      	ldr	r2, [pc, #464]	@ (8006c6c <HAL_DMA_IRQHandler+0xa18>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d036      	beq.n	8006b0c <HAL_DMA_IRQHandler+0x8b8>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a73      	ldr	r2, [pc, #460]	@ (8006c70 <HAL_DMA_IRQHandler+0xa1c>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d031      	beq.n	8006b0c <HAL_DMA_IRQHandler+0x8b8>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a71      	ldr	r2, [pc, #452]	@ (8006c74 <HAL_DMA_IRQHandler+0xa20>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d02c      	beq.n	8006b0c <HAL_DMA_IRQHandler+0x8b8>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a70      	ldr	r2, [pc, #448]	@ (8006c78 <HAL_DMA_IRQHandler+0xa24>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d027      	beq.n	8006b0c <HAL_DMA_IRQHandler+0x8b8>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a6e      	ldr	r2, [pc, #440]	@ (8006c7c <HAL_DMA_IRQHandler+0xa28>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d022      	beq.n	8006b0c <HAL_DMA_IRQHandler+0x8b8>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a6d      	ldr	r2, [pc, #436]	@ (8006c80 <HAL_DMA_IRQHandler+0xa2c>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d01d      	beq.n	8006b0c <HAL_DMA_IRQHandler+0x8b8>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a6b      	ldr	r2, [pc, #428]	@ (8006c84 <HAL_DMA_IRQHandler+0xa30>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d018      	beq.n	8006b0c <HAL_DMA_IRQHandler+0x8b8>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a6a      	ldr	r2, [pc, #424]	@ (8006c88 <HAL_DMA_IRQHandler+0xa34>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d013      	beq.n	8006b0c <HAL_DMA_IRQHandler+0x8b8>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a68      	ldr	r2, [pc, #416]	@ (8006c8c <HAL_DMA_IRQHandler+0xa38>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d00e      	beq.n	8006b0c <HAL_DMA_IRQHandler+0x8b8>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a67      	ldr	r2, [pc, #412]	@ (8006c90 <HAL_DMA_IRQHandler+0xa3c>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d009      	beq.n	8006b0c <HAL_DMA_IRQHandler+0x8b8>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a65      	ldr	r2, [pc, #404]	@ (8006c94 <HAL_DMA_IRQHandler+0xa40>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d004      	beq.n	8006b0c <HAL_DMA_IRQHandler+0x8b8>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a64      	ldr	r2, [pc, #400]	@ (8006c98 <HAL_DMA_IRQHandler+0xa44>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d108      	bne.n	8006b1e <HAL_DMA_IRQHandler+0x8ca>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f022 0201 	bic.w	r2, r2, #1
 8006b1a:	601a      	str	r2, [r3, #0]
 8006b1c:	e007      	b.n	8006b2e <HAL_DMA_IRQHandler+0x8da>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f022 0201 	bic.w	r2, r2, #1
 8006b2c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	3301      	adds	r3, #1
 8006b32:	60fb      	str	r3, [r7, #12]
 8006b34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b36:	429a      	cmp	r2, r3
 8006b38:	d307      	bcc.n	8006b4a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f003 0301 	and.w	r3, r3, #1
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d1f2      	bne.n	8006b2e <HAL_DMA_IRQHandler+0x8da>
 8006b48:	e000      	b.n	8006b4c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006b4a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f003 0301 	and.w	r3, r3, #1
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d004      	beq.n	8006b64 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2203      	movs	r2, #3
 8006b5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8006b62:	e003      	b.n	8006b6c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2201      	movs	r2, #1
 8006b68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2200      	movs	r2, #0
 8006b70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	f000 8272 	beq.w	8007062 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	4798      	blx	r3
 8006b86:	e26c      	b.n	8007062 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a43      	ldr	r2, [pc, #268]	@ (8006c9c <HAL_DMA_IRQHandler+0xa48>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d022      	beq.n	8006bd8 <HAL_DMA_IRQHandler+0x984>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a42      	ldr	r2, [pc, #264]	@ (8006ca0 <HAL_DMA_IRQHandler+0xa4c>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d01d      	beq.n	8006bd8 <HAL_DMA_IRQHandler+0x984>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a40      	ldr	r2, [pc, #256]	@ (8006ca4 <HAL_DMA_IRQHandler+0xa50>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d018      	beq.n	8006bd8 <HAL_DMA_IRQHandler+0x984>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a3f      	ldr	r2, [pc, #252]	@ (8006ca8 <HAL_DMA_IRQHandler+0xa54>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d013      	beq.n	8006bd8 <HAL_DMA_IRQHandler+0x984>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a3d      	ldr	r2, [pc, #244]	@ (8006cac <HAL_DMA_IRQHandler+0xa58>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d00e      	beq.n	8006bd8 <HAL_DMA_IRQHandler+0x984>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a3c      	ldr	r2, [pc, #240]	@ (8006cb0 <HAL_DMA_IRQHandler+0xa5c>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d009      	beq.n	8006bd8 <HAL_DMA_IRQHandler+0x984>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a3a      	ldr	r2, [pc, #232]	@ (8006cb4 <HAL_DMA_IRQHandler+0xa60>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d004      	beq.n	8006bd8 <HAL_DMA_IRQHandler+0x984>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a39      	ldr	r2, [pc, #228]	@ (8006cb8 <HAL_DMA_IRQHandler+0xa64>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d101      	bne.n	8006bdc <HAL_DMA_IRQHandler+0x988>
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e000      	b.n	8006bde <HAL_DMA_IRQHandler+0x98a>
 8006bdc:	2300      	movs	r3, #0
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	f000 823f 	beq.w	8007062 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bf0:	f003 031f 	and.w	r3, r3, #31
 8006bf4:	2204      	movs	r2, #4
 8006bf6:	409a      	lsls	r2, r3
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	4013      	ands	r3, r2
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	f000 80cd 	beq.w	8006d9c <HAL_DMA_IRQHandler+0xb48>
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	f003 0304 	and.w	r3, r3, #4
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	f000 80c7 	beq.w	8006d9c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c12:	f003 031f 	and.w	r3, r3, #31
 8006c16:	2204      	movs	r2, #4
 8006c18:	409a      	lsls	r2, r3
 8006c1a:	69fb      	ldr	r3, [r7, #28]
 8006c1c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d049      	beq.n	8006cbc <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d109      	bne.n	8006c46 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f000 8210 	beq.w	800705c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c44:	e20a      	b.n	800705c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	f000 8206 	beq.w	800705c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c58:	e200      	b.n	800705c <HAL_DMA_IRQHandler+0xe08>
 8006c5a:	bf00      	nop
 8006c5c:	40020010 	.word	0x40020010
 8006c60:	40020028 	.word	0x40020028
 8006c64:	40020040 	.word	0x40020040
 8006c68:	40020058 	.word	0x40020058
 8006c6c:	40020070 	.word	0x40020070
 8006c70:	40020088 	.word	0x40020088
 8006c74:	400200a0 	.word	0x400200a0
 8006c78:	400200b8 	.word	0x400200b8
 8006c7c:	40020410 	.word	0x40020410
 8006c80:	40020428 	.word	0x40020428
 8006c84:	40020440 	.word	0x40020440
 8006c88:	40020458 	.word	0x40020458
 8006c8c:	40020470 	.word	0x40020470
 8006c90:	40020488 	.word	0x40020488
 8006c94:	400204a0 	.word	0x400204a0
 8006c98:	400204b8 	.word	0x400204b8
 8006c9c:	58025408 	.word	0x58025408
 8006ca0:	5802541c 	.word	0x5802541c
 8006ca4:	58025430 	.word	0x58025430
 8006ca8:	58025444 	.word	0x58025444
 8006cac:	58025458 	.word	0x58025458
 8006cb0:	5802546c 	.word	0x5802546c
 8006cb4:	58025480 	.word	0x58025480
 8006cb8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	f003 0320 	and.w	r3, r3, #32
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d160      	bne.n	8006d88 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a7f      	ldr	r2, [pc, #508]	@ (8006ec8 <HAL_DMA_IRQHandler+0xc74>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d04a      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xb12>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a7d      	ldr	r2, [pc, #500]	@ (8006ecc <HAL_DMA_IRQHandler+0xc78>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d045      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xb12>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a7c      	ldr	r2, [pc, #496]	@ (8006ed0 <HAL_DMA_IRQHandler+0xc7c>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d040      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xb12>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	4a7a      	ldr	r2, [pc, #488]	@ (8006ed4 <HAL_DMA_IRQHandler+0xc80>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d03b      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xb12>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a79      	ldr	r2, [pc, #484]	@ (8006ed8 <HAL_DMA_IRQHandler+0xc84>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d036      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xb12>
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a77      	ldr	r2, [pc, #476]	@ (8006edc <HAL_DMA_IRQHandler+0xc88>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d031      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xb12>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a76      	ldr	r2, [pc, #472]	@ (8006ee0 <HAL_DMA_IRQHandler+0xc8c>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d02c      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xb12>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a74      	ldr	r2, [pc, #464]	@ (8006ee4 <HAL_DMA_IRQHandler+0xc90>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d027      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xb12>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a73      	ldr	r2, [pc, #460]	@ (8006ee8 <HAL_DMA_IRQHandler+0xc94>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d022      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xb12>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a71      	ldr	r2, [pc, #452]	@ (8006eec <HAL_DMA_IRQHandler+0xc98>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d01d      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xb12>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a70      	ldr	r2, [pc, #448]	@ (8006ef0 <HAL_DMA_IRQHandler+0xc9c>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d018      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xb12>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a6e      	ldr	r2, [pc, #440]	@ (8006ef4 <HAL_DMA_IRQHandler+0xca0>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d013      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xb12>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a6d      	ldr	r2, [pc, #436]	@ (8006ef8 <HAL_DMA_IRQHandler+0xca4>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d00e      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xb12>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a6b      	ldr	r2, [pc, #428]	@ (8006efc <HAL_DMA_IRQHandler+0xca8>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d009      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xb12>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a6a      	ldr	r2, [pc, #424]	@ (8006f00 <HAL_DMA_IRQHandler+0xcac>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d004      	beq.n	8006d66 <HAL_DMA_IRQHandler+0xb12>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a68      	ldr	r2, [pc, #416]	@ (8006f04 <HAL_DMA_IRQHandler+0xcb0>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d108      	bne.n	8006d78 <HAL_DMA_IRQHandler+0xb24>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	681a      	ldr	r2, [r3, #0]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f022 0208 	bic.w	r2, r2, #8
 8006d74:	601a      	str	r2, [r3, #0]
 8006d76:	e007      	b.n	8006d88 <HAL_DMA_IRQHandler+0xb34>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f022 0204 	bic.w	r2, r2, #4
 8006d86:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	f000 8165 	beq.w	800705c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006d9a:	e15f      	b.n	800705c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006da0:	f003 031f 	and.w	r3, r3, #31
 8006da4:	2202      	movs	r2, #2
 8006da6:	409a      	lsls	r2, r3
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	4013      	ands	r3, r2
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	f000 80c5 	beq.w	8006f3c <HAL_DMA_IRQHandler+0xce8>
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	f003 0302 	and.w	r3, r3, #2
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	f000 80bf 	beq.w	8006f3c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dc2:	f003 031f 	and.w	r3, r3, #31
 8006dc6:	2202      	movs	r2, #2
 8006dc8:	409a      	lsls	r2, r3
 8006dca:	69fb      	ldr	r3, [r7, #28]
 8006dcc:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006dce:	693b      	ldr	r3, [r7, #16]
 8006dd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d018      	beq.n	8006e0a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d109      	bne.n	8006df6 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	f000 813a 	beq.w	8007060 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006df4:	e134      	b.n	8007060 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	f000 8130 	beq.w	8007060 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e08:	e12a      	b.n	8007060 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	f003 0320 	and.w	r3, r3, #32
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	f040 8089 	bne.w	8006f28 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a2b      	ldr	r2, [pc, #172]	@ (8006ec8 <HAL_DMA_IRQHandler+0xc74>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d04a      	beq.n	8006eb6 <HAL_DMA_IRQHandler+0xc62>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a29      	ldr	r2, [pc, #164]	@ (8006ecc <HAL_DMA_IRQHandler+0xc78>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d045      	beq.n	8006eb6 <HAL_DMA_IRQHandler+0xc62>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a28      	ldr	r2, [pc, #160]	@ (8006ed0 <HAL_DMA_IRQHandler+0xc7c>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d040      	beq.n	8006eb6 <HAL_DMA_IRQHandler+0xc62>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a26      	ldr	r2, [pc, #152]	@ (8006ed4 <HAL_DMA_IRQHandler+0xc80>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d03b      	beq.n	8006eb6 <HAL_DMA_IRQHandler+0xc62>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a25      	ldr	r2, [pc, #148]	@ (8006ed8 <HAL_DMA_IRQHandler+0xc84>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d036      	beq.n	8006eb6 <HAL_DMA_IRQHandler+0xc62>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a23      	ldr	r2, [pc, #140]	@ (8006edc <HAL_DMA_IRQHandler+0xc88>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d031      	beq.n	8006eb6 <HAL_DMA_IRQHandler+0xc62>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a22      	ldr	r2, [pc, #136]	@ (8006ee0 <HAL_DMA_IRQHandler+0xc8c>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d02c      	beq.n	8006eb6 <HAL_DMA_IRQHandler+0xc62>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a20      	ldr	r2, [pc, #128]	@ (8006ee4 <HAL_DMA_IRQHandler+0xc90>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d027      	beq.n	8006eb6 <HAL_DMA_IRQHandler+0xc62>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a1f      	ldr	r2, [pc, #124]	@ (8006ee8 <HAL_DMA_IRQHandler+0xc94>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d022      	beq.n	8006eb6 <HAL_DMA_IRQHandler+0xc62>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a1d      	ldr	r2, [pc, #116]	@ (8006eec <HAL_DMA_IRQHandler+0xc98>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d01d      	beq.n	8006eb6 <HAL_DMA_IRQHandler+0xc62>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a1c      	ldr	r2, [pc, #112]	@ (8006ef0 <HAL_DMA_IRQHandler+0xc9c>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d018      	beq.n	8006eb6 <HAL_DMA_IRQHandler+0xc62>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a1a      	ldr	r2, [pc, #104]	@ (8006ef4 <HAL_DMA_IRQHandler+0xca0>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d013      	beq.n	8006eb6 <HAL_DMA_IRQHandler+0xc62>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a19      	ldr	r2, [pc, #100]	@ (8006ef8 <HAL_DMA_IRQHandler+0xca4>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d00e      	beq.n	8006eb6 <HAL_DMA_IRQHandler+0xc62>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a17      	ldr	r2, [pc, #92]	@ (8006efc <HAL_DMA_IRQHandler+0xca8>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d009      	beq.n	8006eb6 <HAL_DMA_IRQHandler+0xc62>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a16      	ldr	r2, [pc, #88]	@ (8006f00 <HAL_DMA_IRQHandler+0xcac>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d004      	beq.n	8006eb6 <HAL_DMA_IRQHandler+0xc62>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a14      	ldr	r2, [pc, #80]	@ (8006f04 <HAL_DMA_IRQHandler+0xcb0>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d128      	bne.n	8006f08 <HAL_DMA_IRQHandler+0xcb4>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f022 0214 	bic.w	r2, r2, #20
 8006ec4:	601a      	str	r2, [r3, #0]
 8006ec6:	e027      	b.n	8006f18 <HAL_DMA_IRQHandler+0xcc4>
 8006ec8:	40020010 	.word	0x40020010
 8006ecc:	40020028 	.word	0x40020028
 8006ed0:	40020040 	.word	0x40020040
 8006ed4:	40020058 	.word	0x40020058
 8006ed8:	40020070 	.word	0x40020070
 8006edc:	40020088 	.word	0x40020088
 8006ee0:	400200a0 	.word	0x400200a0
 8006ee4:	400200b8 	.word	0x400200b8
 8006ee8:	40020410 	.word	0x40020410
 8006eec:	40020428 	.word	0x40020428
 8006ef0:	40020440 	.word	0x40020440
 8006ef4:	40020458 	.word	0x40020458
 8006ef8:	40020470 	.word	0x40020470
 8006efc:	40020488 	.word	0x40020488
 8006f00:	400204a0 	.word	0x400204a0
 8006f04:	400204b8 	.word	0x400204b8
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f022 020a 	bic.w	r2, r2, #10
 8006f16:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2200      	movs	r2, #0
 8006f24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f000 8097 	beq.w	8007060 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f3a:	e091      	b.n	8007060 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f40:	f003 031f 	and.w	r3, r3, #31
 8006f44:	2208      	movs	r2, #8
 8006f46:	409a      	lsls	r2, r3
 8006f48:	697b      	ldr	r3, [r7, #20]
 8006f4a:	4013      	ands	r3, r2
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	f000 8088 	beq.w	8007062 <HAL_DMA_IRQHandler+0xe0e>
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	f003 0308 	and.w	r3, r3, #8
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	f000 8082 	beq.w	8007062 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	4a41      	ldr	r2, [pc, #260]	@ (8007068 <HAL_DMA_IRQHandler+0xe14>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d04a      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xdaa>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a3f      	ldr	r2, [pc, #252]	@ (800706c <HAL_DMA_IRQHandler+0xe18>)
 8006f6e:	4293      	cmp	r3, r2
 8006f70:	d045      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xdaa>
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	4a3e      	ldr	r2, [pc, #248]	@ (8007070 <HAL_DMA_IRQHandler+0xe1c>)
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	d040      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xdaa>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4a3c      	ldr	r2, [pc, #240]	@ (8007074 <HAL_DMA_IRQHandler+0xe20>)
 8006f82:	4293      	cmp	r3, r2
 8006f84:	d03b      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xdaa>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	4a3b      	ldr	r2, [pc, #236]	@ (8007078 <HAL_DMA_IRQHandler+0xe24>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d036      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xdaa>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	4a39      	ldr	r2, [pc, #228]	@ (800707c <HAL_DMA_IRQHandler+0xe28>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d031      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xdaa>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a38      	ldr	r2, [pc, #224]	@ (8007080 <HAL_DMA_IRQHandler+0xe2c>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d02c      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xdaa>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a36      	ldr	r2, [pc, #216]	@ (8007084 <HAL_DMA_IRQHandler+0xe30>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d027      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xdaa>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a35      	ldr	r2, [pc, #212]	@ (8007088 <HAL_DMA_IRQHandler+0xe34>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d022      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xdaa>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a33      	ldr	r2, [pc, #204]	@ (800708c <HAL_DMA_IRQHandler+0xe38>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d01d      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xdaa>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a32      	ldr	r2, [pc, #200]	@ (8007090 <HAL_DMA_IRQHandler+0xe3c>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d018      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xdaa>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a30      	ldr	r2, [pc, #192]	@ (8007094 <HAL_DMA_IRQHandler+0xe40>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d013      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xdaa>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a2f      	ldr	r2, [pc, #188]	@ (8007098 <HAL_DMA_IRQHandler+0xe44>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d00e      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xdaa>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a2d      	ldr	r2, [pc, #180]	@ (800709c <HAL_DMA_IRQHandler+0xe48>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d009      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xdaa>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a2c      	ldr	r2, [pc, #176]	@ (80070a0 <HAL_DMA_IRQHandler+0xe4c>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d004      	beq.n	8006ffe <HAL_DMA_IRQHandler+0xdaa>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a2a      	ldr	r2, [pc, #168]	@ (80070a4 <HAL_DMA_IRQHandler+0xe50>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d108      	bne.n	8007010 <HAL_DMA_IRQHandler+0xdbc>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	681a      	ldr	r2, [r3, #0]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f022 021c 	bic.w	r2, r2, #28
 800700c:	601a      	str	r2, [r3, #0]
 800700e:	e007      	b.n	8007020 <HAL_DMA_IRQHandler+0xdcc>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f022 020e 	bic.w	r2, r2, #14
 800701e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007024:	f003 031f 	and.w	r3, r3, #31
 8007028:	2201      	movs	r2, #1
 800702a:	409a      	lsls	r2, r3
 800702c:	69fb      	ldr	r3, [r7, #28]
 800702e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2201      	movs	r2, #1
 800703a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2200      	movs	r2, #0
 8007042:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800704a:	2b00      	cmp	r3, #0
 800704c:	d009      	beq.n	8007062 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	4798      	blx	r3
 8007056:	e004      	b.n	8007062 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007058:	bf00      	nop
 800705a:	e002      	b.n	8007062 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800705c:	bf00      	nop
 800705e:	e000      	b.n	8007062 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007060:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007062:	3728      	adds	r7, #40	@ 0x28
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}
 8007068:	40020010 	.word	0x40020010
 800706c:	40020028 	.word	0x40020028
 8007070:	40020040 	.word	0x40020040
 8007074:	40020058 	.word	0x40020058
 8007078:	40020070 	.word	0x40020070
 800707c:	40020088 	.word	0x40020088
 8007080:	400200a0 	.word	0x400200a0
 8007084:	400200b8 	.word	0x400200b8
 8007088:	40020410 	.word	0x40020410
 800708c:	40020428 	.word	0x40020428
 8007090:	40020440 	.word	0x40020440
 8007094:	40020458 	.word	0x40020458
 8007098:	40020470 	.word	0x40020470
 800709c:	40020488 	.word	0x40020488
 80070a0:	400204a0 	.word	0x400204a0
 80070a4:	400204b8 	.word	0x400204b8

080070a8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b083      	sub	sp, #12
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80070b4:	4618      	mov	r0, r3
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b087      	sub	sp, #28
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	60f8      	str	r0, [r7, #12]
 80070c8:	60b9      	str	r1, [r7, #8]
 80070ca:	607a      	str	r2, [r7, #4]
 80070cc:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070d2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070d8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a7f      	ldr	r2, [pc, #508]	@ (80072dc <DMA_SetConfig+0x21c>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d072      	beq.n	80071ca <DMA_SetConfig+0x10a>
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a7d      	ldr	r2, [pc, #500]	@ (80072e0 <DMA_SetConfig+0x220>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d06d      	beq.n	80071ca <DMA_SetConfig+0x10a>
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a7c      	ldr	r2, [pc, #496]	@ (80072e4 <DMA_SetConfig+0x224>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d068      	beq.n	80071ca <DMA_SetConfig+0x10a>
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a7a      	ldr	r2, [pc, #488]	@ (80072e8 <DMA_SetConfig+0x228>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d063      	beq.n	80071ca <DMA_SetConfig+0x10a>
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a79      	ldr	r2, [pc, #484]	@ (80072ec <DMA_SetConfig+0x22c>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d05e      	beq.n	80071ca <DMA_SetConfig+0x10a>
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a77      	ldr	r2, [pc, #476]	@ (80072f0 <DMA_SetConfig+0x230>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d059      	beq.n	80071ca <DMA_SetConfig+0x10a>
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a76      	ldr	r2, [pc, #472]	@ (80072f4 <DMA_SetConfig+0x234>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d054      	beq.n	80071ca <DMA_SetConfig+0x10a>
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a74      	ldr	r2, [pc, #464]	@ (80072f8 <DMA_SetConfig+0x238>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d04f      	beq.n	80071ca <DMA_SetConfig+0x10a>
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a73      	ldr	r2, [pc, #460]	@ (80072fc <DMA_SetConfig+0x23c>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d04a      	beq.n	80071ca <DMA_SetConfig+0x10a>
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a71      	ldr	r2, [pc, #452]	@ (8007300 <DMA_SetConfig+0x240>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d045      	beq.n	80071ca <DMA_SetConfig+0x10a>
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a70      	ldr	r2, [pc, #448]	@ (8007304 <DMA_SetConfig+0x244>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d040      	beq.n	80071ca <DMA_SetConfig+0x10a>
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a6e      	ldr	r2, [pc, #440]	@ (8007308 <DMA_SetConfig+0x248>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d03b      	beq.n	80071ca <DMA_SetConfig+0x10a>
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a6d      	ldr	r2, [pc, #436]	@ (800730c <DMA_SetConfig+0x24c>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d036      	beq.n	80071ca <DMA_SetConfig+0x10a>
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a6b      	ldr	r2, [pc, #428]	@ (8007310 <DMA_SetConfig+0x250>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d031      	beq.n	80071ca <DMA_SetConfig+0x10a>
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a6a      	ldr	r2, [pc, #424]	@ (8007314 <DMA_SetConfig+0x254>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d02c      	beq.n	80071ca <DMA_SetConfig+0x10a>
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a68      	ldr	r2, [pc, #416]	@ (8007318 <DMA_SetConfig+0x258>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d027      	beq.n	80071ca <DMA_SetConfig+0x10a>
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a67      	ldr	r2, [pc, #412]	@ (800731c <DMA_SetConfig+0x25c>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d022      	beq.n	80071ca <DMA_SetConfig+0x10a>
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a65      	ldr	r2, [pc, #404]	@ (8007320 <DMA_SetConfig+0x260>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d01d      	beq.n	80071ca <DMA_SetConfig+0x10a>
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	4a64      	ldr	r2, [pc, #400]	@ (8007324 <DMA_SetConfig+0x264>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d018      	beq.n	80071ca <DMA_SetConfig+0x10a>
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a62      	ldr	r2, [pc, #392]	@ (8007328 <DMA_SetConfig+0x268>)
 800719e:	4293      	cmp	r3, r2
 80071a0:	d013      	beq.n	80071ca <DMA_SetConfig+0x10a>
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	4a61      	ldr	r2, [pc, #388]	@ (800732c <DMA_SetConfig+0x26c>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d00e      	beq.n	80071ca <DMA_SetConfig+0x10a>
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	4a5f      	ldr	r2, [pc, #380]	@ (8007330 <DMA_SetConfig+0x270>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d009      	beq.n	80071ca <DMA_SetConfig+0x10a>
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a5e      	ldr	r2, [pc, #376]	@ (8007334 <DMA_SetConfig+0x274>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d004      	beq.n	80071ca <DMA_SetConfig+0x10a>
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4a5c      	ldr	r2, [pc, #368]	@ (8007338 <DMA_SetConfig+0x278>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d101      	bne.n	80071ce <DMA_SetConfig+0x10e>
 80071ca:	2301      	movs	r3, #1
 80071cc:	e000      	b.n	80071d0 <DMA_SetConfig+0x110>
 80071ce:	2300      	movs	r3, #0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d00d      	beq.n	80071f0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071d8:	68fa      	ldr	r2, [r7, #12]
 80071da:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80071dc:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d004      	beq.n	80071f0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071ea:	68fa      	ldr	r2, [r7, #12]
 80071ec:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80071ee:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a39      	ldr	r2, [pc, #228]	@ (80072dc <DMA_SetConfig+0x21c>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d04a      	beq.n	8007290 <DMA_SetConfig+0x1d0>
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a38      	ldr	r2, [pc, #224]	@ (80072e0 <DMA_SetConfig+0x220>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d045      	beq.n	8007290 <DMA_SetConfig+0x1d0>
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a36      	ldr	r2, [pc, #216]	@ (80072e4 <DMA_SetConfig+0x224>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d040      	beq.n	8007290 <DMA_SetConfig+0x1d0>
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a35      	ldr	r2, [pc, #212]	@ (80072e8 <DMA_SetConfig+0x228>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d03b      	beq.n	8007290 <DMA_SetConfig+0x1d0>
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a33      	ldr	r2, [pc, #204]	@ (80072ec <DMA_SetConfig+0x22c>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d036      	beq.n	8007290 <DMA_SetConfig+0x1d0>
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a32      	ldr	r2, [pc, #200]	@ (80072f0 <DMA_SetConfig+0x230>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d031      	beq.n	8007290 <DMA_SetConfig+0x1d0>
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a30      	ldr	r2, [pc, #192]	@ (80072f4 <DMA_SetConfig+0x234>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d02c      	beq.n	8007290 <DMA_SetConfig+0x1d0>
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a2f      	ldr	r2, [pc, #188]	@ (80072f8 <DMA_SetConfig+0x238>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d027      	beq.n	8007290 <DMA_SetConfig+0x1d0>
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a2d      	ldr	r2, [pc, #180]	@ (80072fc <DMA_SetConfig+0x23c>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d022      	beq.n	8007290 <DMA_SetConfig+0x1d0>
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a2c      	ldr	r2, [pc, #176]	@ (8007300 <DMA_SetConfig+0x240>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d01d      	beq.n	8007290 <DMA_SetConfig+0x1d0>
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a2a      	ldr	r2, [pc, #168]	@ (8007304 <DMA_SetConfig+0x244>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d018      	beq.n	8007290 <DMA_SetConfig+0x1d0>
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a29      	ldr	r2, [pc, #164]	@ (8007308 <DMA_SetConfig+0x248>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d013      	beq.n	8007290 <DMA_SetConfig+0x1d0>
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4a27      	ldr	r2, [pc, #156]	@ (800730c <DMA_SetConfig+0x24c>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d00e      	beq.n	8007290 <DMA_SetConfig+0x1d0>
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	4a26      	ldr	r2, [pc, #152]	@ (8007310 <DMA_SetConfig+0x250>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d009      	beq.n	8007290 <DMA_SetConfig+0x1d0>
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a24      	ldr	r2, [pc, #144]	@ (8007314 <DMA_SetConfig+0x254>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d004      	beq.n	8007290 <DMA_SetConfig+0x1d0>
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	4a23      	ldr	r2, [pc, #140]	@ (8007318 <DMA_SetConfig+0x258>)
 800728c:	4293      	cmp	r3, r2
 800728e:	d101      	bne.n	8007294 <DMA_SetConfig+0x1d4>
 8007290:	2301      	movs	r3, #1
 8007292:	e000      	b.n	8007296 <DMA_SetConfig+0x1d6>
 8007294:	2300      	movs	r3, #0
 8007296:	2b00      	cmp	r3, #0
 8007298:	d059      	beq.n	800734e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800729e:	f003 031f 	and.w	r3, r3, #31
 80072a2:	223f      	movs	r2, #63	@ 0x3f
 80072a4:	409a      	lsls	r2, r3
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80072b8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	683a      	ldr	r2, [r7, #0]
 80072c0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	2b40      	cmp	r3, #64	@ 0x40
 80072c8:	d138      	bne.n	800733c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	68ba      	ldr	r2, [r7, #8]
 80072d8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80072da:	e086      	b.n	80073ea <DMA_SetConfig+0x32a>
 80072dc:	40020010 	.word	0x40020010
 80072e0:	40020028 	.word	0x40020028
 80072e4:	40020040 	.word	0x40020040
 80072e8:	40020058 	.word	0x40020058
 80072ec:	40020070 	.word	0x40020070
 80072f0:	40020088 	.word	0x40020088
 80072f4:	400200a0 	.word	0x400200a0
 80072f8:	400200b8 	.word	0x400200b8
 80072fc:	40020410 	.word	0x40020410
 8007300:	40020428 	.word	0x40020428
 8007304:	40020440 	.word	0x40020440
 8007308:	40020458 	.word	0x40020458
 800730c:	40020470 	.word	0x40020470
 8007310:	40020488 	.word	0x40020488
 8007314:	400204a0 	.word	0x400204a0
 8007318:	400204b8 	.word	0x400204b8
 800731c:	58025408 	.word	0x58025408
 8007320:	5802541c 	.word	0x5802541c
 8007324:	58025430 	.word	0x58025430
 8007328:	58025444 	.word	0x58025444
 800732c:	58025458 	.word	0x58025458
 8007330:	5802546c 	.word	0x5802546c
 8007334:	58025480 	.word	0x58025480
 8007338:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	68ba      	ldr	r2, [r7, #8]
 8007342:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	687a      	ldr	r2, [r7, #4]
 800734a:	60da      	str	r2, [r3, #12]
}
 800734c:	e04d      	b.n	80073ea <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a29      	ldr	r2, [pc, #164]	@ (80073f8 <DMA_SetConfig+0x338>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d022      	beq.n	800739e <DMA_SetConfig+0x2de>
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a27      	ldr	r2, [pc, #156]	@ (80073fc <DMA_SetConfig+0x33c>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d01d      	beq.n	800739e <DMA_SetConfig+0x2de>
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a26      	ldr	r2, [pc, #152]	@ (8007400 <DMA_SetConfig+0x340>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d018      	beq.n	800739e <DMA_SetConfig+0x2de>
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a24      	ldr	r2, [pc, #144]	@ (8007404 <DMA_SetConfig+0x344>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d013      	beq.n	800739e <DMA_SetConfig+0x2de>
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a23      	ldr	r2, [pc, #140]	@ (8007408 <DMA_SetConfig+0x348>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d00e      	beq.n	800739e <DMA_SetConfig+0x2de>
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a21      	ldr	r2, [pc, #132]	@ (800740c <DMA_SetConfig+0x34c>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d009      	beq.n	800739e <DMA_SetConfig+0x2de>
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a20      	ldr	r2, [pc, #128]	@ (8007410 <DMA_SetConfig+0x350>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d004      	beq.n	800739e <DMA_SetConfig+0x2de>
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a1e      	ldr	r2, [pc, #120]	@ (8007414 <DMA_SetConfig+0x354>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d101      	bne.n	80073a2 <DMA_SetConfig+0x2e2>
 800739e:	2301      	movs	r3, #1
 80073a0:	e000      	b.n	80073a4 <DMA_SetConfig+0x2e4>
 80073a2:	2300      	movs	r3, #0
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d020      	beq.n	80073ea <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073ac:	f003 031f 	and.w	r3, r3, #31
 80073b0:	2201      	movs	r2, #1
 80073b2:	409a      	lsls	r2, r3
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	683a      	ldr	r2, [r7, #0]
 80073be:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	689b      	ldr	r3, [r3, #8]
 80073c4:	2b40      	cmp	r3, #64	@ 0x40
 80073c6:	d108      	bne.n	80073da <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	687a      	ldr	r2, [r7, #4]
 80073ce:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	68ba      	ldr	r2, [r7, #8]
 80073d6:	60da      	str	r2, [r3, #12]
}
 80073d8:	e007      	b.n	80073ea <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	68ba      	ldr	r2, [r7, #8]
 80073e0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	687a      	ldr	r2, [r7, #4]
 80073e8:	60da      	str	r2, [r3, #12]
}
 80073ea:	bf00      	nop
 80073ec:	371c      	adds	r7, #28
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr
 80073f6:	bf00      	nop
 80073f8:	58025408 	.word	0x58025408
 80073fc:	5802541c 	.word	0x5802541c
 8007400:	58025430 	.word	0x58025430
 8007404:	58025444 	.word	0x58025444
 8007408:	58025458 	.word	0x58025458
 800740c:	5802546c 	.word	0x5802546c
 8007410:	58025480 	.word	0x58025480
 8007414:	58025494 	.word	0x58025494

08007418 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007418:	b480      	push	{r7}
 800741a:	b085      	sub	sp, #20
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	4a42      	ldr	r2, [pc, #264]	@ (8007530 <DMA_CalcBaseAndBitshift+0x118>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d04a      	beq.n	80074c0 <DMA_CalcBaseAndBitshift+0xa8>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4a41      	ldr	r2, [pc, #260]	@ (8007534 <DMA_CalcBaseAndBitshift+0x11c>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d045      	beq.n	80074c0 <DMA_CalcBaseAndBitshift+0xa8>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a3f      	ldr	r2, [pc, #252]	@ (8007538 <DMA_CalcBaseAndBitshift+0x120>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d040      	beq.n	80074c0 <DMA_CalcBaseAndBitshift+0xa8>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4a3e      	ldr	r2, [pc, #248]	@ (800753c <DMA_CalcBaseAndBitshift+0x124>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d03b      	beq.n	80074c0 <DMA_CalcBaseAndBitshift+0xa8>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a3c      	ldr	r2, [pc, #240]	@ (8007540 <DMA_CalcBaseAndBitshift+0x128>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d036      	beq.n	80074c0 <DMA_CalcBaseAndBitshift+0xa8>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a3b      	ldr	r2, [pc, #236]	@ (8007544 <DMA_CalcBaseAndBitshift+0x12c>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d031      	beq.n	80074c0 <DMA_CalcBaseAndBitshift+0xa8>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	4a39      	ldr	r2, [pc, #228]	@ (8007548 <DMA_CalcBaseAndBitshift+0x130>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d02c      	beq.n	80074c0 <DMA_CalcBaseAndBitshift+0xa8>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a38      	ldr	r2, [pc, #224]	@ (800754c <DMA_CalcBaseAndBitshift+0x134>)
 800746c:	4293      	cmp	r3, r2
 800746e:	d027      	beq.n	80074c0 <DMA_CalcBaseAndBitshift+0xa8>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	4a36      	ldr	r2, [pc, #216]	@ (8007550 <DMA_CalcBaseAndBitshift+0x138>)
 8007476:	4293      	cmp	r3, r2
 8007478:	d022      	beq.n	80074c0 <DMA_CalcBaseAndBitshift+0xa8>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a35      	ldr	r2, [pc, #212]	@ (8007554 <DMA_CalcBaseAndBitshift+0x13c>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d01d      	beq.n	80074c0 <DMA_CalcBaseAndBitshift+0xa8>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a33      	ldr	r2, [pc, #204]	@ (8007558 <DMA_CalcBaseAndBitshift+0x140>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d018      	beq.n	80074c0 <DMA_CalcBaseAndBitshift+0xa8>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a32      	ldr	r2, [pc, #200]	@ (800755c <DMA_CalcBaseAndBitshift+0x144>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d013      	beq.n	80074c0 <DMA_CalcBaseAndBitshift+0xa8>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a30      	ldr	r2, [pc, #192]	@ (8007560 <DMA_CalcBaseAndBitshift+0x148>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d00e      	beq.n	80074c0 <DMA_CalcBaseAndBitshift+0xa8>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a2f      	ldr	r2, [pc, #188]	@ (8007564 <DMA_CalcBaseAndBitshift+0x14c>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d009      	beq.n	80074c0 <DMA_CalcBaseAndBitshift+0xa8>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a2d      	ldr	r2, [pc, #180]	@ (8007568 <DMA_CalcBaseAndBitshift+0x150>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d004      	beq.n	80074c0 <DMA_CalcBaseAndBitshift+0xa8>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a2c      	ldr	r2, [pc, #176]	@ (800756c <DMA_CalcBaseAndBitshift+0x154>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d101      	bne.n	80074c4 <DMA_CalcBaseAndBitshift+0xac>
 80074c0:	2301      	movs	r3, #1
 80074c2:	e000      	b.n	80074c6 <DMA_CalcBaseAndBitshift+0xae>
 80074c4:	2300      	movs	r3, #0
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d024      	beq.n	8007514 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	b2db      	uxtb	r3, r3
 80074d0:	3b10      	subs	r3, #16
 80074d2:	4a27      	ldr	r2, [pc, #156]	@ (8007570 <DMA_CalcBaseAndBitshift+0x158>)
 80074d4:	fba2 2303 	umull	r2, r3, r2, r3
 80074d8:	091b      	lsrs	r3, r3, #4
 80074da:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f003 0307 	and.w	r3, r3, #7
 80074e2:	4a24      	ldr	r2, [pc, #144]	@ (8007574 <DMA_CalcBaseAndBitshift+0x15c>)
 80074e4:	5cd3      	ldrb	r3, [r2, r3]
 80074e6:	461a      	mov	r2, r3
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2b03      	cmp	r3, #3
 80074f0:	d908      	bls.n	8007504 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	461a      	mov	r2, r3
 80074f8:	4b1f      	ldr	r3, [pc, #124]	@ (8007578 <DMA_CalcBaseAndBitshift+0x160>)
 80074fa:	4013      	ands	r3, r2
 80074fc:	1d1a      	adds	r2, r3, #4
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	659a      	str	r2, [r3, #88]	@ 0x58
 8007502:	e00d      	b.n	8007520 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	461a      	mov	r2, r3
 800750a:	4b1b      	ldr	r3, [pc, #108]	@ (8007578 <DMA_CalcBaseAndBitshift+0x160>)
 800750c:	4013      	ands	r3, r2
 800750e:	687a      	ldr	r2, [r7, #4]
 8007510:	6593      	str	r3, [r2, #88]	@ 0x58
 8007512:	e005      	b.n	8007520 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007524:	4618      	mov	r0, r3
 8007526:	3714      	adds	r7, #20
 8007528:	46bd      	mov	sp, r7
 800752a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752e:	4770      	bx	lr
 8007530:	40020010 	.word	0x40020010
 8007534:	40020028 	.word	0x40020028
 8007538:	40020040 	.word	0x40020040
 800753c:	40020058 	.word	0x40020058
 8007540:	40020070 	.word	0x40020070
 8007544:	40020088 	.word	0x40020088
 8007548:	400200a0 	.word	0x400200a0
 800754c:	400200b8 	.word	0x400200b8
 8007550:	40020410 	.word	0x40020410
 8007554:	40020428 	.word	0x40020428
 8007558:	40020440 	.word	0x40020440
 800755c:	40020458 	.word	0x40020458
 8007560:	40020470 	.word	0x40020470
 8007564:	40020488 	.word	0x40020488
 8007568:	400204a0 	.word	0x400204a0
 800756c:	400204b8 	.word	0x400204b8
 8007570:	aaaaaaab 	.word	0xaaaaaaab
 8007574:	0801aa94 	.word	0x0801aa94
 8007578:	fffffc00 	.word	0xfffffc00

0800757c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800757c:	b480      	push	{r7}
 800757e:	b085      	sub	sp, #20
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007584:	2300      	movs	r3, #0
 8007586:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	699b      	ldr	r3, [r3, #24]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d120      	bne.n	80075d2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007594:	2b03      	cmp	r3, #3
 8007596:	d858      	bhi.n	800764a <DMA_CheckFifoParam+0xce>
 8007598:	a201      	add	r2, pc, #4	@ (adr r2, 80075a0 <DMA_CheckFifoParam+0x24>)
 800759a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800759e:	bf00      	nop
 80075a0:	080075b1 	.word	0x080075b1
 80075a4:	080075c3 	.word	0x080075c3
 80075a8:	080075b1 	.word	0x080075b1
 80075ac:	0800764b 	.word	0x0800764b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d048      	beq.n	800764e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80075c0:	e045      	b.n	800764e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075c6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80075ca:	d142      	bne.n	8007652 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80075cc:	2301      	movs	r3, #1
 80075ce:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80075d0:	e03f      	b.n	8007652 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	699b      	ldr	r3, [r3, #24]
 80075d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075da:	d123      	bne.n	8007624 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075e0:	2b03      	cmp	r3, #3
 80075e2:	d838      	bhi.n	8007656 <DMA_CheckFifoParam+0xda>
 80075e4:	a201      	add	r2, pc, #4	@ (adr r2, 80075ec <DMA_CheckFifoParam+0x70>)
 80075e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ea:	bf00      	nop
 80075ec:	080075fd 	.word	0x080075fd
 80075f0:	08007603 	.word	0x08007603
 80075f4:	080075fd 	.word	0x080075fd
 80075f8:	08007615 	.word	0x08007615
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	73fb      	strb	r3, [r7, #15]
        break;
 8007600:	e030      	b.n	8007664 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007606:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800760a:	2b00      	cmp	r3, #0
 800760c:	d025      	beq.n	800765a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800760e:	2301      	movs	r3, #1
 8007610:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007612:	e022      	b.n	800765a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007618:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800761c:	d11f      	bne.n	800765e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007622:	e01c      	b.n	800765e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007628:	2b02      	cmp	r3, #2
 800762a:	d902      	bls.n	8007632 <DMA_CheckFifoParam+0xb6>
 800762c:	2b03      	cmp	r3, #3
 800762e:	d003      	beq.n	8007638 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8007630:	e018      	b.n	8007664 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8007632:	2301      	movs	r3, #1
 8007634:	73fb      	strb	r3, [r7, #15]
        break;
 8007636:	e015      	b.n	8007664 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800763c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007640:	2b00      	cmp	r3, #0
 8007642:	d00e      	beq.n	8007662 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007644:	2301      	movs	r3, #1
 8007646:	73fb      	strb	r3, [r7, #15]
    break;
 8007648:	e00b      	b.n	8007662 <DMA_CheckFifoParam+0xe6>
        break;
 800764a:	bf00      	nop
 800764c:	e00a      	b.n	8007664 <DMA_CheckFifoParam+0xe8>
        break;
 800764e:	bf00      	nop
 8007650:	e008      	b.n	8007664 <DMA_CheckFifoParam+0xe8>
        break;
 8007652:	bf00      	nop
 8007654:	e006      	b.n	8007664 <DMA_CheckFifoParam+0xe8>
        break;
 8007656:	bf00      	nop
 8007658:	e004      	b.n	8007664 <DMA_CheckFifoParam+0xe8>
        break;
 800765a:	bf00      	nop
 800765c:	e002      	b.n	8007664 <DMA_CheckFifoParam+0xe8>
        break;
 800765e:	bf00      	nop
 8007660:	e000      	b.n	8007664 <DMA_CheckFifoParam+0xe8>
    break;
 8007662:	bf00      	nop
    }
  }

  return status;
 8007664:	7bfb      	ldrb	r3, [r7, #15]
}
 8007666:	4618      	mov	r0, r3
 8007668:	3714      	adds	r7, #20
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr
 8007672:	bf00      	nop

08007674 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007674:	b480      	push	{r7}
 8007676:	b085      	sub	sp, #20
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4a38      	ldr	r2, [pc, #224]	@ (8007768 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d022      	beq.n	80076d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a36      	ldr	r2, [pc, #216]	@ (800776c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d01d      	beq.n	80076d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a35      	ldr	r2, [pc, #212]	@ (8007770 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d018      	beq.n	80076d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a33      	ldr	r2, [pc, #204]	@ (8007774 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d013      	beq.n	80076d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a32      	ldr	r2, [pc, #200]	@ (8007778 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d00e      	beq.n	80076d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4a30      	ldr	r2, [pc, #192]	@ (800777c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d009      	beq.n	80076d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a2f      	ldr	r2, [pc, #188]	@ (8007780 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d004      	beq.n	80076d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a2d      	ldr	r2, [pc, #180]	@ (8007784 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d101      	bne.n	80076d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80076d2:	2301      	movs	r3, #1
 80076d4:	e000      	b.n	80076d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80076d6:	2300      	movs	r3, #0
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d01a      	beq.n	8007712 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	3b08      	subs	r3, #8
 80076e4:	4a28      	ldr	r2, [pc, #160]	@ (8007788 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80076e6:	fba2 2303 	umull	r2, r3, r2, r3
 80076ea:	091b      	lsrs	r3, r3, #4
 80076ec:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80076ee:	68fa      	ldr	r2, [r7, #12]
 80076f0:	4b26      	ldr	r3, [pc, #152]	@ (800778c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80076f2:	4413      	add	r3, r2
 80076f4:	009b      	lsls	r3, r3, #2
 80076f6:	461a      	mov	r2, r3
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	4a24      	ldr	r2, [pc, #144]	@ (8007790 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8007700:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	f003 031f 	and.w	r3, r3, #31
 8007708:	2201      	movs	r2, #1
 800770a:	409a      	lsls	r2, r3
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007710:	e024      	b.n	800775c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	b2db      	uxtb	r3, r3
 8007718:	3b10      	subs	r3, #16
 800771a:	4a1e      	ldr	r2, [pc, #120]	@ (8007794 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800771c:	fba2 2303 	umull	r2, r3, r2, r3
 8007720:	091b      	lsrs	r3, r3, #4
 8007722:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	4a1c      	ldr	r2, [pc, #112]	@ (8007798 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d806      	bhi.n	800773a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	4a1b      	ldr	r2, [pc, #108]	@ (800779c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d902      	bls.n	800773a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	3308      	adds	r3, #8
 8007738:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800773a:	68fa      	ldr	r2, [r7, #12]
 800773c:	4b18      	ldr	r3, [pc, #96]	@ (80077a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800773e:	4413      	add	r3, r2
 8007740:	009b      	lsls	r3, r3, #2
 8007742:	461a      	mov	r2, r3
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	4a16      	ldr	r2, [pc, #88]	@ (80077a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800774c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f003 031f 	and.w	r3, r3, #31
 8007754:	2201      	movs	r2, #1
 8007756:	409a      	lsls	r2, r3
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800775c:	bf00      	nop
 800775e:	3714      	adds	r7, #20
 8007760:	46bd      	mov	sp, r7
 8007762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007766:	4770      	bx	lr
 8007768:	58025408 	.word	0x58025408
 800776c:	5802541c 	.word	0x5802541c
 8007770:	58025430 	.word	0x58025430
 8007774:	58025444 	.word	0x58025444
 8007778:	58025458 	.word	0x58025458
 800777c:	5802546c 	.word	0x5802546c
 8007780:	58025480 	.word	0x58025480
 8007784:	58025494 	.word	0x58025494
 8007788:	cccccccd 	.word	0xcccccccd
 800778c:	16009600 	.word	0x16009600
 8007790:	58025880 	.word	0x58025880
 8007794:	aaaaaaab 	.word	0xaaaaaaab
 8007798:	400204b8 	.word	0x400204b8
 800779c:	4002040f 	.word	0x4002040f
 80077a0:	10008200 	.word	0x10008200
 80077a4:	40020880 	.word	0x40020880

080077a8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b085      	sub	sp, #20
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d04a      	beq.n	8007854 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	2b08      	cmp	r3, #8
 80077c2:	d847      	bhi.n	8007854 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a25      	ldr	r2, [pc, #148]	@ (8007860 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d022      	beq.n	8007814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	4a24      	ldr	r2, [pc, #144]	@ (8007864 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d01d      	beq.n	8007814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	4a22      	ldr	r2, [pc, #136]	@ (8007868 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d018      	beq.n	8007814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	4a21      	ldr	r2, [pc, #132]	@ (800786c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d013      	beq.n	8007814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	4a1f      	ldr	r2, [pc, #124]	@ (8007870 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d00e      	beq.n	8007814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a1e      	ldr	r2, [pc, #120]	@ (8007874 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d009      	beq.n	8007814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a1c      	ldr	r2, [pc, #112]	@ (8007878 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d004      	beq.n	8007814 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a1b      	ldr	r2, [pc, #108]	@ (800787c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d101      	bne.n	8007818 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007814:	2301      	movs	r3, #1
 8007816:	e000      	b.n	800781a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007818:	2300      	movs	r3, #0
 800781a:	2b00      	cmp	r3, #0
 800781c:	d00a      	beq.n	8007834 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800781e:	68fa      	ldr	r2, [r7, #12]
 8007820:	4b17      	ldr	r3, [pc, #92]	@ (8007880 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007822:	4413      	add	r3, r2
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	461a      	mov	r2, r3
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	4a15      	ldr	r2, [pc, #84]	@ (8007884 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007830:	671a      	str	r2, [r3, #112]	@ 0x70
 8007832:	e009      	b.n	8007848 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007834:	68fa      	ldr	r2, [r7, #12]
 8007836:	4b14      	ldr	r3, [pc, #80]	@ (8007888 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007838:	4413      	add	r3, r2
 800783a:	009b      	lsls	r3, r3, #2
 800783c:	461a      	mov	r2, r3
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	4a11      	ldr	r2, [pc, #68]	@ (800788c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007846:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	3b01      	subs	r3, #1
 800784c:	2201      	movs	r2, #1
 800784e:	409a      	lsls	r2, r3
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8007854:	bf00      	nop
 8007856:	3714      	adds	r7, #20
 8007858:	46bd      	mov	sp, r7
 800785a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785e:	4770      	bx	lr
 8007860:	58025408 	.word	0x58025408
 8007864:	5802541c 	.word	0x5802541c
 8007868:	58025430 	.word	0x58025430
 800786c:	58025444 	.word	0x58025444
 8007870:	58025458 	.word	0x58025458
 8007874:	5802546c 	.word	0x5802546c
 8007878:	58025480 	.word	0x58025480
 800787c:	58025494 	.word	0x58025494
 8007880:	1600963f 	.word	0x1600963f
 8007884:	58025940 	.word	0x58025940
 8007888:	1000823f 	.word	0x1000823f
 800788c:	40020940 	.word	0x40020940

08007890 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8007890:	b480      	push	{r7}
 8007892:	b089      	sub	sp, #36	@ 0x24
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
 8007898:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800789a:	2300      	movs	r3, #0
 800789c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800789e:	4b89      	ldr	r3, [pc, #548]	@ (8007ac4 <HAL_GPIO_Init+0x234>)
 80078a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80078a2:	e194      	b.n	8007bce <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	2101      	movs	r1, #1
 80078aa:	69fb      	ldr	r3, [r7, #28]
 80078ac:	fa01 f303 	lsl.w	r3, r1, r3
 80078b0:	4013      	ands	r3, r2
 80078b2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	f000 8186 	beq.w	8007bc8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	f003 0303 	and.w	r3, r3, #3
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d005      	beq.n	80078d4 <HAL_GPIO_Init+0x44>
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	f003 0303 	and.w	r3, r3, #3
 80078d0:	2b02      	cmp	r3, #2
 80078d2:	d130      	bne.n	8007936 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80078da:	69fb      	ldr	r3, [r7, #28]
 80078dc:	005b      	lsls	r3, r3, #1
 80078de:	2203      	movs	r2, #3
 80078e0:	fa02 f303 	lsl.w	r3, r2, r3
 80078e4:	43db      	mvns	r3, r3
 80078e6:	69ba      	ldr	r2, [r7, #24]
 80078e8:	4013      	ands	r3, r2
 80078ea:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	68da      	ldr	r2, [r3, #12]
 80078f0:	69fb      	ldr	r3, [r7, #28]
 80078f2:	005b      	lsls	r3, r3, #1
 80078f4:	fa02 f303 	lsl.w	r3, r2, r3
 80078f8:	69ba      	ldr	r2, [r7, #24]
 80078fa:	4313      	orrs	r3, r2
 80078fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	69ba      	ldr	r2, [r7, #24]
 8007902:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800790a:	2201      	movs	r2, #1
 800790c:	69fb      	ldr	r3, [r7, #28]
 800790e:	fa02 f303 	lsl.w	r3, r2, r3
 8007912:	43db      	mvns	r3, r3
 8007914:	69ba      	ldr	r2, [r7, #24]
 8007916:	4013      	ands	r3, r2
 8007918:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800791a:	683b      	ldr	r3, [r7, #0]
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	091b      	lsrs	r3, r3, #4
 8007920:	f003 0201 	and.w	r2, r3, #1
 8007924:	69fb      	ldr	r3, [r7, #28]
 8007926:	fa02 f303 	lsl.w	r3, r2, r3
 800792a:	69ba      	ldr	r2, [r7, #24]
 800792c:	4313      	orrs	r3, r2
 800792e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	69ba      	ldr	r2, [r7, #24]
 8007934:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f003 0303 	and.w	r3, r3, #3
 800793e:	2b03      	cmp	r3, #3
 8007940:	d017      	beq.n	8007972 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	68db      	ldr	r3, [r3, #12]
 8007946:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007948:	69fb      	ldr	r3, [r7, #28]
 800794a:	005b      	lsls	r3, r3, #1
 800794c:	2203      	movs	r2, #3
 800794e:	fa02 f303 	lsl.w	r3, r2, r3
 8007952:	43db      	mvns	r3, r3
 8007954:	69ba      	ldr	r2, [r7, #24]
 8007956:	4013      	ands	r3, r2
 8007958:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	689a      	ldr	r2, [r3, #8]
 800795e:	69fb      	ldr	r3, [r7, #28]
 8007960:	005b      	lsls	r3, r3, #1
 8007962:	fa02 f303 	lsl.w	r3, r2, r3
 8007966:	69ba      	ldr	r2, [r7, #24]
 8007968:	4313      	orrs	r3, r2
 800796a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	69ba      	ldr	r2, [r7, #24]
 8007970:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	f003 0303 	and.w	r3, r3, #3
 800797a:	2b02      	cmp	r3, #2
 800797c:	d123      	bne.n	80079c6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800797e:	69fb      	ldr	r3, [r7, #28]
 8007980:	08da      	lsrs	r2, r3, #3
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	3208      	adds	r2, #8
 8007986:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800798a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800798c:	69fb      	ldr	r3, [r7, #28]
 800798e:	f003 0307 	and.w	r3, r3, #7
 8007992:	009b      	lsls	r3, r3, #2
 8007994:	220f      	movs	r2, #15
 8007996:	fa02 f303 	lsl.w	r3, r2, r3
 800799a:	43db      	mvns	r3, r3
 800799c:	69ba      	ldr	r2, [r7, #24]
 800799e:	4013      	ands	r3, r2
 80079a0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	691a      	ldr	r2, [r3, #16]
 80079a6:	69fb      	ldr	r3, [r7, #28]
 80079a8:	f003 0307 	and.w	r3, r3, #7
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	fa02 f303 	lsl.w	r3, r2, r3
 80079b2:	69ba      	ldr	r2, [r7, #24]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80079b8:	69fb      	ldr	r3, [r7, #28]
 80079ba:	08da      	lsrs	r2, r3, #3
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	3208      	adds	r2, #8
 80079c0:	69b9      	ldr	r1, [r7, #24]
 80079c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80079cc:	69fb      	ldr	r3, [r7, #28]
 80079ce:	005b      	lsls	r3, r3, #1
 80079d0:	2203      	movs	r2, #3
 80079d2:	fa02 f303 	lsl.w	r3, r2, r3
 80079d6:	43db      	mvns	r3, r3
 80079d8:	69ba      	ldr	r2, [r7, #24]
 80079da:	4013      	ands	r3, r2
 80079dc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	f003 0203 	and.w	r2, r3, #3
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	005b      	lsls	r3, r3, #1
 80079ea:	fa02 f303 	lsl.w	r3, r2, r3
 80079ee:	69ba      	ldr	r2, [r7, #24]
 80079f0:	4313      	orrs	r3, r2
 80079f2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	69ba      	ldr	r2, [r7, #24]
 80079f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	f000 80e0 	beq.w	8007bc8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007a08:	4b2f      	ldr	r3, [pc, #188]	@ (8007ac8 <HAL_GPIO_Init+0x238>)
 8007a0a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007a0e:	4a2e      	ldr	r2, [pc, #184]	@ (8007ac8 <HAL_GPIO_Init+0x238>)
 8007a10:	f043 0302 	orr.w	r3, r3, #2
 8007a14:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007a18:	4b2b      	ldr	r3, [pc, #172]	@ (8007ac8 <HAL_GPIO_Init+0x238>)
 8007a1a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007a1e:	f003 0302 	and.w	r3, r3, #2
 8007a22:	60fb      	str	r3, [r7, #12]
 8007a24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007a26:	4a29      	ldr	r2, [pc, #164]	@ (8007acc <HAL_GPIO_Init+0x23c>)
 8007a28:	69fb      	ldr	r3, [r7, #28]
 8007a2a:	089b      	lsrs	r3, r3, #2
 8007a2c:	3302      	adds	r3, #2
 8007a2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007a34:	69fb      	ldr	r3, [r7, #28]
 8007a36:	f003 0303 	and.w	r3, r3, #3
 8007a3a:	009b      	lsls	r3, r3, #2
 8007a3c:	220f      	movs	r2, #15
 8007a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8007a42:	43db      	mvns	r3, r3
 8007a44:	69ba      	ldr	r2, [r7, #24]
 8007a46:	4013      	ands	r3, r2
 8007a48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	4a20      	ldr	r2, [pc, #128]	@ (8007ad0 <HAL_GPIO_Init+0x240>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d052      	beq.n	8007af8 <HAL_GPIO_Init+0x268>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	4a1f      	ldr	r2, [pc, #124]	@ (8007ad4 <HAL_GPIO_Init+0x244>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d031      	beq.n	8007abe <HAL_GPIO_Init+0x22e>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	4a1e      	ldr	r2, [pc, #120]	@ (8007ad8 <HAL_GPIO_Init+0x248>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d02b      	beq.n	8007aba <HAL_GPIO_Init+0x22a>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	4a1d      	ldr	r2, [pc, #116]	@ (8007adc <HAL_GPIO_Init+0x24c>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d025      	beq.n	8007ab6 <HAL_GPIO_Init+0x226>
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	4a1c      	ldr	r2, [pc, #112]	@ (8007ae0 <HAL_GPIO_Init+0x250>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d01f      	beq.n	8007ab2 <HAL_GPIO_Init+0x222>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	4a1b      	ldr	r2, [pc, #108]	@ (8007ae4 <HAL_GPIO_Init+0x254>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d019      	beq.n	8007aae <HAL_GPIO_Init+0x21e>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	4a1a      	ldr	r2, [pc, #104]	@ (8007ae8 <HAL_GPIO_Init+0x258>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d013      	beq.n	8007aaa <HAL_GPIO_Init+0x21a>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	4a19      	ldr	r2, [pc, #100]	@ (8007aec <HAL_GPIO_Init+0x25c>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d00d      	beq.n	8007aa6 <HAL_GPIO_Init+0x216>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	4a18      	ldr	r2, [pc, #96]	@ (8007af0 <HAL_GPIO_Init+0x260>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d007      	beq.n	8007aa2 <HAL_GPIO_Init+0x212>
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	4a17      	ldr	r2, [pc, #92]	@ (8007af4 <HAL_GPIO_Init+0x264>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d101      	bne.n	8007a9e <HAL_GPIO_Init+0x20e>
 8007a9a:	2309      	movs	r3, #9
 8007a9c:	e02d      	b.n	8007afa <HAL_GPIO_Init+0x26a>
 8007a9e:	230a      	movs	r3, #10
 8007aa0:	e02b      	b.n	8007afa <HAL_GPIO_Init+0x26a>
 8007aa2:	2308      	movs	r3, #8
 8007aa4:	e029      	b.n	8007afa <HAL_GPIO_Init+0x26a>
 8007aa6:	2307      	movs	r3, #7
 8007aa8:	e027      	b.n	8007afa <HAL_GPIO_Init+0x26a>
 8007aaa:	2306      	movs	r3, #6
 8007aac:	e025      	b.n	8007afa <HAL_GPIO_Init+0x26a>
 8007aae:	2305      	movs	r3, #5
 8007ab0:	e023      	b.n	8007afa <HAL_GPIO_Init+0x26a>
 8007ab2:	2304      	movs	r3, #4
 8007ab4:	e021      	b.n	8007afa <HAL_GPIO_Init+0x26a>
 8007ab6:	2303      	movs	r3, #3
 8007ab8:	e01f      	b.n	8007afa <HAL_GPIO_Init+0x26a>
 8007aba:	2302      	movs	r3, #2
 8007abc:	e01d      	b.n	8007afa <HAL_GPIO_Init+0x26a>
 8007abe:	2301      	movs	r3, #1
 8007ac0:	e01b      	b.n	8007afa <HAL_GPIO_Init+0x26a>
 8007ac2:	bf00      	nop
 8007ac4:	58000080 	.word	0x58000080
 8007ac8:	58024400 	.word	0x58024400
 8007acc:	58000400 	.word	0x58000400
 8007ad0:	58020000 	.word	0x58020000
 8007ad4:	58020400 	.word	0x58020400
 8007ad8:	58020800 	.word	0x58020800
 8007adc:	58020c00 	.word	0x58020c00
 8007ae0:	58021000 	.word	0x58021000
 8007ae4:	58021400 	.word	0x58021400
 8007ae8:	58021800 	.word	0x58021800
 8007aec:	58021c00 	.word	0x58021c00
 8007af0:	58022000 	.word	0x58022000
 8007af4:	58022400 	.word	0x58022400
 8007af8:	2300      	movs	r3, #0
 8007afa:	69fa      	ldr	r2, [r7, #28]
 8007afc:	f002 0203 	and.w	r2, r2, #3
 8007b00:	0092      	lsls	r2, r2, #2
 8007b02:	4093      	lsls	r3, r2
 8007b04:	69ba      	ldr	r2, [r7, #24]
 8007b06:	4313      	orrs	r3, r2
 8007b08:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007b0a:	4938      	ldr	r1, [pc, #224]	@ (8007bec <HAL_GPIO_Init+0x35c>)
 8007b0c:	69fb      	ldr	r3, [r7, #28]
 8007b0e:	089b      	lsrs	r3, r3, #2
 8007b10:	3302      	adds	r3, #2
 8007b12:	69ba      	ldr	r2, [r7, #24]
 8007b14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007b18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	43db      	mvns	r3, r3
 8007b24:	69ba      	ldr	r2, [r7, #24]
 8007b26:	4013      	ands	r3, r2
 8007b28:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d003      	beq.n	8007b3e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007b36:	69ba      	ldr	r2, [r7, #24]
 8007b38:	693b      	ldr	r3, [r7, #16]
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007b3e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007b42:	69bb      	ldr	r3, [r7, #24]
 8007b44:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007b46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007b4e:	693b      	ldr	r3, [r7, #16]
 8007b50:	43db      	mvns	r3, r3
 8007b52:	69ba      	ldr	r2, [r7, #24]
 8007b54:	4013      	ands	r3, r2
 8007b56:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d003      	beq.n	8007b6c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007b64:	69ba      	ldr	r2, [r7, #24]
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007b6c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007b70:	69bb      	ldr	r3, [r7, #24]
 8007b72:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	43db      	mvns	r3, r3
 8007b7e:	69ba      	ldr	r2, [r7, #24]
 8007b80:	4013      	ands	r3, r2
 8007b82:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d003      	beq.n	8007b98 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007b90:	69ba      	ldr	r2, [r7, #24]
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	4313      	orrs	r3, r2
 8007b96:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007b98:	697b      	ldr	r3, [r7, #20]
 8007b9a:	69ba      	ldr	r2, [r7, #24]
 8007b9c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	43db      	mvns	r3, r3
 8007ba8:	69ba      	ldr	r2, [r7, #24]
 8007baa:	4013      	ands	r3, r2
 8007bac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	685b      	ldr	r3, [r3, #4]
 8007bb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d003      	beq.n	8007bc2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007bba:	69ba      	ldr	r2, [r7, #24]
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	69ba      	ldr	r2, [r7, #24]
 8007bc6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007bc8:	69fb      	ldr	r3, [r7, #28]
 8007bca:	3301      	adds	r3, #1
 8007bcc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	681a      	ldr	r2, [r3, #0]
 8007bd2:	69fb      	ldr	r3, [r7, #28]
 8007bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	f47f ae63 	bne.w	80078a4 <HAL_GPIO_Init+0x14>
  }
}
 8007bde:	bf00      	nop
 8007be0:	bf00      	nop
 8007be2:	3724      	adds	r7, #36	@ 0x24
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr
 8007bec:	58000400 	.word	0x58000400

08007bf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b083      	sub	sp, #12
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
 8007bf8:	460b      	mov	r3, r1
 8007bfa:	807b      	strh	r3, [r7, #2]
 8007bfc:	4613      	mov	r3, r2
 8007bfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007c00:	787b      	ldrb	r3, [r7, #1]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d003      	beq.n	8007c0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007c06:	887a      	ldrh	r2, [r7, #2]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007c0c:	e003      	b.n	8007c16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007c0e:	887b      	ldrh	r3, [r7, #2]
 8007c10:	041a      	lsls	r2, r3, #16
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	619a      	str	r2, [r3, #24]
}
 8007c16:	bf00      	nop
 8007c18:	370c      	adds	r7, #12
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr

08007c22 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007c22:	b480      	push	{r7}
 8007c24:	b085      	sub	sp, #20
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
 8007c2a:	460b      	mov	r3, r1
 8007c2c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	695b      	ldr	r3, [r3, #20]
 8007c32:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007c34:	887a      	ldrh	r2, [r7, #2]
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	4013      	ands	r3, r2
 8007c3a:	041a      	lsls	r2, r3, #16
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	43d9      	mvns	r1, r3
 8007c40:	887b      	ldrh	r3, [r7, #2]
 8007c42:	400b      	ands	r3, r1
 8007c44:	431a      	orrs	r2, r3
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	619a      	str	r2, [r3, #24]
}
 8007c4a:	bf00      	nop
 8007c4c:	3714      	adds	r7, #20
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c54:	4770      	bx	lr

08007c56 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8007c56:	b580      	push	{r7, lr}
 8007c58:	b084      	sub	sp, #16
 8007c5a:	af02      	add	r7, sp, #8
 8007c5c:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d101      	bne.n	8007c68 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8007c64:	2301      	movs	r3, #1
 8007c66:	e04f      	b.n	8007d08 <HAL_HCD_Init+0xb2>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8007c6e:	b2db      	uxtb	r3, r3
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d106      	bne.n	8007c82 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2200      	movs	r2, #0
 8007c78:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f7fc fb4d 	bl	800431c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2203      	movs	r2, #3
 8007c86:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f00b fef5 	bl	8013a7e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6818      	ldr	r0, [r3, #0]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	7c1a      	ldrb	r2, [r3, #16]
 8007c9c:	f88d 2000 	strb.w	r2, [sp]
 8007ca0:	3304      	adds	r3, #4
 8007ca2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007ca4:	f00b fdc6 	bl	8013834 <USB_CoreInit>
 8007ca8:	4603      	mov	r3, r0
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d005      	beq.n	8007cba <HAL_HCD_Init+0x64>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2202      	movs	r2, #2
 8007cb2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	e026      	b.n	8007d08 <HAL_HCD_Init+0xb2>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	2101      	movs	r1, #1
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f00b feed 	bl	8013aa0 <USB_SetCurrentMode>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d005      	beq.n	8007cd8 <HAL_HCD_Init+0x82>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2202      	movs	r2, #2
 8007cd0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	e017      	b.n	8007d08 <HAL_HCD_Init+0xb2>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6818      	ldr	r0, [r3, #0]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	7c1a      	ldrb	r2, [r3, #16]
 8007ce0:	f88d 2000 	strb.w	r2, [sp]
 8007ce4:	3304      	adds	r3, #4
 8007ce6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007ce8:	f00d f91c 	bl	8014f24 <USB_HostInit>
 8007cec:	4603      	mov	r3, r0
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d005      	beq.n	8007cfe <HAL_HCD_Init+0xa8>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2202      	movs	r2, #2
 8007cf6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	e004      	b.n	8007d08 <HAL_HCD_Init+0xb2>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	2201      	movs	r2, #1
 8007d02:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8007d06:	2300      	movs	r3, #0
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3708      	adds	r7, #8
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}

08007d10 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007d10:	b590      	push	{r4, r7, lr}
 8007d12:	b08b      	sub	sp, #44	@ 0x2c
 8007d14:	af04      	add	r7, sp, #16
 8007d16:	6078      	str	r0, [r7, #4]
 8007d18:	4608      	mov	r0, r1
 8007d1a:	4611      	mov	r1, r2
 8007d1c:	461a      	mov	r2, r3
 8007d1e:	4603      	mov	r3, r0
 8007d20:	70fb      	strb	r3, [r7, #3]
 8007d22:	460b      	mov	r3, r1
 8007d24:	70bb      	strb	r3, [r7, #2]
 8007d26:	4613      	mov	r3, r2
 8007d28:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8007d2a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007d2c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8007d34:	2b01      	cmp	r3, #1
 8007d36:	d101      	bne.n	8007d3c <HAL_HCD_HC_Init+0x2c>
 8007d38:	2302      	movs	r3, #2
 8007d3a:	e09d      	b.n	8007e78 <HAL_HCD_HC_Init+0x168>
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2201      	movs	r2, #1
 8007d40:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8007d44:	78fa      	ldrb	r2, [r7, #3]
 8007d46:	6879      	ldr	r1, [r7, #4]
 8007d48:	4613      	mov	r3, r2
 8007d4a:	011b      	lsls	r3, r3, #4
 8007d4c:	1a9b      	subs	r3, r3, r2
 8007d4e:	009b      	lsls	r3, r3, #2
 8007d50:	440b      	add	r3, r1
 8007d52:	3319      	adds	r3, #25
 8007d54:	2200      	movs	r2, #0
 8007d56:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8007d58:	78fa      	ldrb	r2, [r7, #3]
 8007d5a:	6879      	ldr	r1, [r7, #4]
 8007d5c:	4613      	mov	r3, r2
 8007d5e:	011b      	lsls	r3, r3, #4
 8007d60:	1a9b      	subs	r3, r3, r2
 8007d62:	009b      	lsls	r3, r3, #2
 8007d64:	440b      	add	r3, r1
 8007d66:	3314      	adds	r3, #20
 8007d68:	787a      	ldrb	r2, [r7, #1]
 8007d6a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007d6c:	78fa      	ldrb	r2, [r7, #3]
 8007d6e:	6879      	ldr	r1, [r7, #4]
 8007d70:	4613      	mov	r3, r2
 8007d72:	011b      	lsls	r3, r3, #4
 8007d74:	1a9b      	subs	r3, r3, r2
 8007d76:	009b      	lsls	r3, r3, #2
 8007d78:	440b      	add	r3, r1
 8007d7a:	3315      	adds	r3, #21
 8007d7c:	78fa      	ldrb	r2, [r7, #3]
 8007d7e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8007d80:	78fa      	ldrb	r2, [r7, #3]
 8007d82:	6879      	ldr	r1, [r7, #4]
 8007d84:	4613      	mov	r3, r2
 8007d86:	011b      	lsls	r3, r3, #4
 8007d88:	1a9b      	subs	r3, r3, r2
 8007d8a:	009b      	lsls	r3, r3, #2
 8007d8c:	440b      	add	r3, r1
 8007d8e:	3326      	adds	r3, #38	@ 0x26
 8007d90:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8007d94:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8007d96:	78fa      	ldrb	r2, [r7, #3]
 8007d98:	78bb      	ldrb	r3, [r7, #2]
 8007d9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d9e:	b2d8      	uxtb	r0, r3
 8007da0:	6879      	ldr	r1, [r7, #4]
 8007da2:	4613      	mov	r3, r2
 8007da4:	011b      	lsls	r3, r3, #4
 8007da6:	1a9b      	subs	r3, r3, r2
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	440b      	add	r3, r1
 8007dac:	3316      	adds	r3, #22
 8007dae:	4602      	mov	r2, r0
 8007db0:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8007db2:	78fb      	ldrb	r3, [r7, #3]
 8007db4:	4619      	mov	r1, r3
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f000 fbc8 	bl	800854c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8007dbc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	da0a      	bge.n	8007dda <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8007dc4:	78fa      	ldrb	r2, [r7, #3]
 8007dc6:	6879      	ldr	r1, [r7, #4]
 8007dc8:	4613      	mov	r3, r2
 8007dca:	011b      	lsls	r3, r3, #4
 8007dcc:	1a9b      	subs	r3, r3, r2
 8007dce:	009b      	lsls	r3, r3, #2
 8007dd0:	440b      	add	r3, r1
 8007dd2:	3317      	adds	r3, #23
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	701a      	strb	r2, [r3, #0]
 8007dd8:	e009      	b.n	8007dee <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8007dda:	78fa      	ldrb	r2, [r7, #3]
 8007ddc:	6879      	ldr	r1, [r7, #4]
 8007dde:	4613      	mov	r3, r2
 8007de0:	011b      	lsls	r3, r3, #4
 8007de2:	1a9b      	subs	r3, r3, r2
 8007de4:	009b      	lsls	r3, r3, #2
 8007de6:	440b      	add	r3, r1
 8007de8:	3317      	adds	r3, #23
 8007dea:	2200      	movs	r2, #0
 8007dec:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4618      	mov	r0, r3
 8007df4:	f00d f9e0 	bl	80151b8 <USB_GetHostSpeed>
 8007df8:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8007dfa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007dfe:	2b01      	cmp	r3, #1
 8007e00:	d10b      	bne.n	8007e1a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8007e02:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007e06:	2b01      	cmp	r3, #1
 8007e08:	d107      	bne.n	8007e1a <HAL_HCD_HC_Init+0x10a>
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d104      	bne.n	8007e1a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8007e10:	697b      	ldr	r3, [r7, #20]
 8007e12:	2bbc      	cmp	r3, #188	@ 0xbc
 8007e14:	d901      	bls.n	8007e1a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8007e16:	23bc      	movs	r3, #188	@ 0xbc
 8007e18:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8007e1a:	78fa      	ldrb	r2, [r7, #3]
 8007e1c:	6879      	ldr	r1, [r7, #4]
 8007e1e:	4613      	mov	r3, r2
 8007e20:	011b      	lsls	r3, r3, #4
 8007e22:	1a9b      	subs	r3, r3, r2
 8007e24:	009b      	lsls	r3, r3, #2
 8007e26:	440b      	add	r3, r1
 8007e28:	3318      	adds	r3, #24
 8007e2a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8007e2e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8007e30:	78fa      	ldrb	r2, [r7, #3]
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	b298      	uxth	r0, r3
 8007e36:	6879      	ldr	r1, [r7, #4]
 8007e38:	4613      	mov	r3, r2
 8007e3a:	011b      	lsls	r3, r3, #4
 8007e3c:	1a9b      	subs	r3, r3, r2
 8007e3e:	009b      	lsls	r3, r3, #2
 8007e40:	440b      	add	r3, r1
 8007e42:	3328      	adds	r3, #40	@ 0x28
 8007e44:	4602      	mov	r2, r0
 8007e46:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	6818      	ldr	r0, [r3, #0]
 8007e4c:	697b      	ldr	r3, [r7, #20]
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	787c      	ldrb	r4, [r7, #1]
 8007e52:	78ba      	ldrb	r2, [r7, #2]
 8007e54:	78f9      	ldrb	r1, [r7, #3]
 8007e56:	9302      	str	r3, [sp, #8]
 8007e58:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007e5c:	9301      	str	r3, [sp, #4]
 8007e5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007e62:	9300      	str	r3, [sp, #0]
 8007e64:	4623      	mov	r3, r4
 8007e66:	f00d f9cf 	bl	8015208 <USB_HC_Init>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2200      	movs	r2, #0
 8007e72:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8007e76:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	371c      	adds	r7, #28
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bd90      	pop	{r4, r7, pc}

08007e80 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b084      	sub	sp, #16
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	460b      	mov	r3, r1
 8007e8a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8007e96:	2b01      	cmp	r3, #1
 8007e98:	d101      	bne.n	8007e9e <HAL_HCD_HC_Halt+0x1e>
 8007e9a:	2302      	movs	r3, #2
 8007e9c:	e00f      	b.n	8007ebe <HAL_HCD_HC_Halt+0x3e>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2201      	movs	r2, #1
 8007ea2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	78fa      	ldrb	r2, [r7, #3]
 8007eac:	4611      	mov	r1, r2
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f00d fd4f 	bl	8015952 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8007ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3710      	adds	r7, #16
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
	...

08007ec8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b082      	sub	sp, #8
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	4608      	mov	r0, r1
 8007ed2:	4611      	mov	r1, r2
 8007ed4:	461a      	mov	r2, r3
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	70fb      	strb	r3, [r7, #3]
 8007eda:	460b      	mov	r3, r1
 8007edc:	70bb      	strb	r3, [r7, #2]
 8007ede:	4613      	mov	r3, r2
 8007ee0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8007ee2:	78fa      	ldrb	r2, [r7, #3]
 8007ee4:	6879      	ldr	r1, [r7, #4]
 8007ee6:	4613      	mov	r3, r2
 8007ee8:	011b      	lsls	r3, r3, #4
 8007eea:	1a9b      	subs	r3, r3, r2
 8007eec:	009b      	lsls	r3, r3, #2
 8007eee:	440b      	add	r3, r1
 8007ef0:	3317      	adds	r3, #23
 8007ef2:	78ba      	ldrb	r2, [r7, #2]
 8007ef4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8007ef6:	78fa      	ldrb	r2, [r7, #3]
 8007ef8:	6879      	ldr	r1, [r7, #4]
 8007efa:	4613      	mov	r3, r2
 8007efc:	011b      	lsls	r3, r3, #4
 8007efe:	1a9b      	subs	r3, r3, r2
 8007f00:	009b      	lsls	r3, r3, #2
 8007f02:	440b      	add	r3, r1
 8007f04:	3326      	adds	r3, #38	@ 0x26
 8007f06:	787a      	ldrb	r2, [r7, #1]
 8007f08:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8007f0a:	7c3b      	ldrb	r3, [r7, #16]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d114      	bne.n	8007f3a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8007f10:	78fa      	ldrb	r2, [r7, #3]
 8007f12:	6879      	ldr	r1, [r7, #4]
 8007f14:	4613      	mov	r3, r2
 8007f16:	011b      	lsls	r3, r3, #4
 8007f18:	1a9b      	subs	r3, r3, r2
 8007f1a:	009b      	lsls	r3, r3, #2
 8007f1c:	440b      	add	r3, r1
 8007f1e:	332a      	adds	r3, #42	@ 0x2a
 8007f20:	2203      	movs	r2, #3
 8007f22:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8007f24:	78fa      	ldrb	r2, [r7, #3]
 8007f26:	6879      	ldr	r1, [r7, #4]
 8007f28:	4613      	mov	r3, r2
 8007f2a:	011b      	lsls	r3, r3, #4
 8007f2c:	1a9b      	subs	r3, r3, r2
 8007f2e:	009b      	lsls	r3, r3, #2
 8007f30:	440b      	add	r3, r1
 8007f32:	3319      	adds	r3, #25
 8007f34:	7f3a      	ldrb	r2, [r7, #28]
 8007f36:	701a      	strb	r2, [r3, #0]
 8007f38:	e009      	b.n	8007f4e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007f3a:	78fa      	ldrb	r2, [r7, #3]
 8007f3c:	6879      	ldr	r1, [r7, #4]
 8007f3e:	4613      	mov	r3, r2
 8007f40:	011b      	lsls	r3, r3, #4
 8007f42:	1a9b      	subs	r3, r3, r2
 8007f44:	009b      	lsls	r3, r3, #2
 8007f46:	440b      	add	r3, r1
 8007f48:	332a      	adds	r3, #42	@ 0x2a
 8007f4a:	2202      	movs	r2, #2
 8007f4c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8007f4e:	787b      	ldrb	r3, [r7, #1]
 8007f50:	2b03      	cmp	r3, #3
 8007f52:	f200 8102 	bhi.w	800815a <HAL_HCD_HC_SubmitRequest+0x292>
 8007f56:	a201      	add	r2, pc, #4	@ (adr r2, 8007f5c <HAL_HCD_HC_SubmitRequest+0x94>)
 8007f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f5c:	08007f6d 	.word	0x08007f6d
 8007f60:	08008145 	.word	0x08008145
 8007f64:	08008031 	.word	0x08008031
 8007f68:	080080bb 	.word	0x080080bb
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8007f6c:	7c3b      	ldrb	r3, [r7, #16]
 8007f6e:	2b01      	cmp	r3, #1
 8007f70:	f040 80f5 	bne.w	800815e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8007f74:	78bb      	ldrb	r3, [r7, #2]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d12d      	bne.n	8007fd6 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8007f7a:	8b3b      	ldrh	r3, [r7, #24]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d109      	bne.n	8007f94 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8007f80:	78fa      	ldrb	r2, [r7, #3]
 8007f82:	6879      	ldr	r1, [r7, #4]
 8007f84:	4613      	mov	r3, r2
 8007f86:	011b      	lsls	r3, r3, #4
 8007f88:	1a9b      	subs	r3, r3, r2
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	440b      	add	r3, r1
 8007f8e:	333d      	adds	r3, #61	@ 0x3d
 8007f90:	2201      	movs	r2, #1
 8007f92:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8007f94:	78fa      	ldrb	r2, [r7, #3]
 8007f96:	6879      	ldr	r1, [r7, #4]
 8007f98:	4613      	mov	r3, r2
 8007f9a:	011b      	lsls	r3, r3, #4
 8007f9c:	1a9b      	subs	r3, r3, r2
 8007f9e:	009b      	lsls	r3, r3, #2
 8007fa0:	440b      	add	r3, r1
 8007fa2:	333d      	adds	r3, #61	@ 0x3d
 8007fa4:	781b      	ldrb	r3, [r3, #0]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d10a      	bne.n	8007fc0 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007faa:	78fa      	ldrb	r2, [r7, #3]
 8007fac:	6879      	ldr	r1, [r7, #4]
 8007fae:	4613      	mov	r3, r2
 8007fb0:	011b      	lsls	r3, r3, #4
 8007fb2:	1a9b      	subs	r3, r3, r2
 8007fb4:	009b      	lsls	r3, r3, #2
 8007fb6:	440b      	add	r3, r1
 8007fb8:	332a      	adds	r3, #42	@ 0x2a
 8007fba:	2200      	movs	r2, #0
 8007fbc:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8007fbe:	e0ce      	b.n	800815e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007fc0:	78fa      	ldrb	r2, [r7, #3]
 8007fc2:	6879      	ldr	r1, [r7, #4]
 8007fc4:	4613      	mov	r3, r2
 8007fc6:	011b      	lsls	r3, r3, #4
 8007fc8:	1a9b      	subs	r3, r3, r2
 8007fca:	009b      	lsls	r3, r3, #2
 8007fcc:	440b      	add	r3, r1
 8007fce:	332a      	adds	r3, #42	@ 0x2a
 8007fd0:	2202      	movs	r2, #2
 8007fd2:	701a      	strb	r2, [r3, #0]
      break;
 8007fd4:	e0c3      	b.n	800815e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8007fd6:	78fa      	ldrb	r2, [r7, #3]
 8007fd8:	6879      	ldr	r1, [r7, #4]
 8007fda:	4613      	mov	r3, r2
 8007fdc:	011b      	lsls	r3, r3, #4
 8007fde:	1a9b      	subs	r3, r3, r2
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	440b      	add	r3, r1
 8007fe4:	331a      	adds	r3, #26
 8007fe6:	781b      	ldrb	r3, [r3, #0]
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	f040 80b8 	bne.w	800815e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8007fee:	78fa      	ldrb	r2, [r7, #3]
 8007ff0:	6879      	ldr	r1, [r7, #4]
 8007ff2:	4613      	mov	r3, r2
 8007ff4:	011b      	lsls	r3, r3, #4
 8007ff6:	1a9b      	subs	r3, r3, r2
 8007ff8:	009b      	lsls	r3, r3, #2
 8007ffa:	440b      	add	r3, r1
 8007ffc:	333c      	adds	r3, #60	@ 0x3c
 8007ffe:	781b      	ldrb	r3, [r3, #0]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d10a      	bne.n	800801a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008004:	78fa      	ldrb	r2, [r7, #3]
 8008006:	6879      	ldr	r1, [r7, #4]
 8008008:	4613      	mov	r3, r2
 800800a:	011b      	lsls	r3, r3, #4
 800800c:	1a9b      	subs	r3, r3, r2
 800800e:	009b      	lsls	r3, r3, #2
 8008010:	440b      	add	r3, r1
 8008012:	332a      	adds	r3, #42	@ 0x2a
 8008014:	2200      	movs	r2, #0
 8008016:	701a      	strb	r2, [r3, #0]
      break;
 8008018:	e0a1      	b.n	800815e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800801a:	78fa      	ldrb	r2, [r7, #3]
 800801c:	6879      	ldr	r1, [r7, #4]
 800801e:	4613      	mov	r3, r2
 8008020:	011b      	lsls	r3, r3, #4
 8008022:	1a9b      	subs	r3, r3, r2
 8008024:	009b      	lsls	r3, r3, #2
 8008026:	440b      	add	r3, r1
 8008028:	332a      	adds	r3, #42	@ 0x2a
 800802a:	2202      	movs	r2, #2
 800802c:	701a      	strb	r2, [r3, #0]
      break;
 800802e:	e096      	b.n	800815e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8008030:	78bb      	ldrb	r3, [r7, #2]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d120      	bne.n	8008078 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8008036:	78fa      	ldrb	r2, [r7, #3]
 8008038:	6879      	ldr	r1, [r7, #4]
 800803a:	4613      	mov	r3, r2
 800803c:	011b      	lsls	r3, r3, #4
 800803e:	1a9b      	subs	r3, r3, r2
 8008040:	009b      	lsls	r3, r3, #2
 8008042:	440b      	add	r3, r1
 8008044:	333d      	adds	r3, #61	@ 0x3d
 8008046:	781b      	ldrb	r3, [r3, #0]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d10a      	bne.n	8008062 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800804c:	78fa      	ldrb	r2, [r7, #3]
 800804e:	6879      	ldr	r1, [r7, #4]
 8008050:	4613      	mov	r3, r2
 8008052:	011b      	lsls	r3, r3, #4
 8008054:	1a9b      	subs	r3, r3, r2
 8008056:	009b      	lsls	r3, r3, #2
 8008058:	440b      	add	r3, r1
 800805a:	332a      	adds	r3, #42	@ 0x2a
 800805c:	2200      	movs	r2, #0
 800805e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8008060:	e07e      	b.n	8008160 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8008062:	78fa      	ldrb	r2, [r7, #3]
 8008064:	6879      	ldr	r1, [r7, #4]
 8008066:	4613      	mov	r3, r2
 8008068:	011b      	lsls	r3, r3, #4
 800806a:	1a9b      	subs	r3, r3, r2
 800806c:	009b      	lsls	r3, r3, #2
 800806e:	440b      	add	r3, r1
 8008070:	332a      	adds	r3, #42	@ 0x2a
 8008072:	2202      	movs	r2, #2
 8008074:	701a      	strb	r2, [r3, #0]
      break;
 8008076:	e073      	b.n	8008160 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8008078:	78fa      	ldrb	r2, [r7, #3]
 800807a:	6879      	ldr	r1, [r7, #4]
 800807c:	4613      	mov	r3, r2
 800807e:	011b      	lsls	r3, r3, #4
 8008080:	1a9b      	subs	r3, r3, r2
 8008082:	009b      	lsls	r3, r3, #2
 8008084:	440b      	add	r3, r1
 8008086:	333c      	adds	r3, #60	@ 0x3c
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d10a      	bne.n	80080a4 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800808e:	78fa      	ldrb	r2, [r7, #3]
 8008090:	6879      	ldr	r1, [r7, #4]
 8008092:	4613      	mov	r3, r2
 8008094:	011b      	lsls	r3, r3, #4
 8008096:	1a9b      	subs	r3, r3, r2
 8008098:	009b      	lsls	r3, r3, #2
 800809a:	440b      	add	r3, r1
 800809c:	332a      	adds	r3, #42	@ 0x2a
 800809e:	2200      	movs	r2, #0
 80080a0:	701a      	strb	r2, [r3, #0]
      break;
 80080a2:	e05d      	b.n	8008160 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80080a4:	78fa      	ldrb	r2, [r7, #3]
 80080a6:	6879      	ldr	r1, [r7, #4]
 80080a8:	4613      	mov	r3, r2
 80080aa:	011b      	lsls	r3, r3, #4
 80080ac:	1a9b      	subs	r3, r3, r2
 80080ae:	009b      	lsls	r3, r3, #2
 80080b0:	440b      	add	r3, r1
 80080b2:	332a      	adds	r3, #42	@ 0x2a
 80080b4:	2202      	movs	r2, #2
 80080b6:	701a      	strb	r2, [r3, #0]
      break;
 80080b8:	e052      	b.n	8008160 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80080ba:	78bb      	ldrb	r3, [r7, #2]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d120      	bne.n	8008102 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80080c0:	78fa      	ldrb	r2, [r7, #3]
 80080c2:	6879      	ldr	r1, [r7, #4]
 80080c4:	4613      	mov	r3, r2
 80080c6:	011b      	lsls	r3, r3, #4
 80080c8:	1a9b      	subs	r3, r3, r2
 80080ca:	009b      	lsls	r3, r3, #2
 80080cc:	440b      	add	r3, r1
 80080ce:	333d      	adds	r3, #61	@ 0x3d
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d10a      	bne.n	80080ec <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80080d6:	78fa      	ldrb	r2, [r7, #3]
 80080d8:	6879      	ldr	r1, [r7, #4]
 80080da:	4613      	mov	r3, r2
 80080dc:	011b      	lsls	r3, r3, #4
 80080de:	1a9b      	subs	r3, r3, r2
 80080e0:	009b      	lsls	r3, r3, #2
 80080e2:	440b      	add	r3, r1
 80080e4:	332a      	adds	r3, #42	@ 0x2a
 80080e6:	2200      	movs	r2, #0
 80080e8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80080ea:	e039      	b.n	8008160 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80080ec:	78fa      	ldrb	r2, [r7, #3]
 80080ee:	6879      	ldr	r1, [r7, #4]
 80080f0:	4613      	mov	r3, r2
 80080f2:	011b      	lsls	r3, r3, #4
 80080f4:	1a9b      	subs	r3, r3, r2
 80080f6:	009b      	lsls	r3, r3, #2
 80080f8:	440b      	add	r3, r1
 80080fa:	332a      	adds	r3, #42	@ 0x2a
 80080fc:	2202      	movs	r2, #2
 80080fe:	701a      	strb	r2, [r3, #0]
      break;
 8008100:	e02e      	b.n	8008160 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8008102:	78fa      	ldrb	r2, [r7, #3]
 8008104:	6879      	ldr	r1, [r7, #4]
 8008106:	4613      	mov	r3, r2
 8008108:	011b      	lsls	r3, r3, #4
 800810a:	1a9b      	subs	r3, r3, r2
 800810c:	009b      	lsls	r3, r3, #2
 800810e:	440b      	add	r3, r1
 8008110:	333c      	adds	r3, #60	@ 0x3c
 8008112:	781b      	ldrb	r3, [r3, #0]
 8008114:	2b00      	cmp	r3, #0
 8008116:	d10a      	bne.n	800812e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008118:	78fa      	ldrb	r2, [r7, #3]
 800811a:	6879      	ldr	r1, [r7, #4]
 800811c:	4613      	mov	r3, r2
 800811e:	011b      	lsls	r3, r3, #4
 8008120:	1a9b      	subs	r3, r3, r2
 8008122:	009b      	lsls	r3, r3, #2
 8008124:	440b      	add	r3, r1
 8008126:	332a      	adds	r3, #42	@ 0x2a
 8008128:	2200      	movs	r2, #0
 800812a:	701a      	strb	r2, [r3, #0]
      break;
 800812c:	e018      	b.n	8008160 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800812e:	78fa      	ldrb	r2, [r7, #3]
 8008130:	6879      	ldr	r1, [r7, #4]
 8008132:	4613      	mov	r3, r2
 8008134:	011b      	lsls	r3, r3, #4
 8008136:	1a9b      	subs	r3, r3, r2
 8008138:	009b      	lsls	r3, r3, #2
 800813a:	440b      	add	r3, r1
 800813c:	332a      	adds	r3, #42	@ 0x2a
 800813e:	2202      	movs	r2, #2
 8008140:	701a      	strb	r2, [r3, #0]
      break;
 8008142:	e00d      	b.n	8008160 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8008144:	78fa      	ldrb	r2, [r7, #3]
 8008146:	6879      	ldr	r1, [r7, #4]
 8008148:	4613      	mov	r3, r2
 800814a:	011b      	lsls	r3, r3, #4
 800814c:	1a9b      	subs	r3, r3, r2
 800814e:	009b      	lsls	r3, r3, #2
 8008150:	440b      	add	r3, r1
 8008152:	332a      	adds	r3, #42	@ 0x2a
 8008154:	2200      	movs	r2, #0
 8008156:	701a      	strb	r2, [r3, #0]
      break;
 8008158:	e002      	b.n	8008160 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800815a:	bf00      	nop
 800815c:	e000      	b.n	8008160 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800815e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8008160:	78fa      	ldrb	r2, [r7, #3]
 8008162:	6879      	ldr	r1, [r7, #4]
 8008164:	4613      	mov	r3, r2
 8008166:	011b      	lsls	r3, r3, #4
 8008168:	1a9b      	subs	r3, r3, r2
 800816a:	009b      	lsls	r3, r3, #2
 800816c:	440b      	add	r3, r1
 800816e:	332c      	adds	r3, #44	@ 0x2c
 8008170:	697a      	ldr	r2, [r7, #20]
 8008172:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8008174:	78fa      	ldrb	r2, [r7, #3]
 8008176:	8b39      	ldrh	r1, [r7, #24]
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	4613      	mov	r3, r2
 800817c:	011b      	lsls	r3, r3, #4
 800817e:	1a9b      	subs	r3, r3, r2
 8008180:	009b      	lsls	r3, r3, #2
 8008182:	4403      	add	r3, r0
 8008184:	3334      	adds	r3, #52	@ 0x34
 8008186:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8008188:	78fa      	ldrb	r2, [r7, #3]
 800818a:	6879      	ldr	r1, [r7, #4]
 800818c:	4613      	mov	r3, r2
 800818e:	011b      	lsls	r3, r3, #4
 8008190:	1a9b      	subs	r3, r3, r2
 8008192:	009b      	lsls	r3, r3, #2
 8008194:	440b      	add	r3, r1
 8008196:	334c      	adds	r3, #76	@ 0x4c
 8008198:	2200      	movs	r2, #0
 800819a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800819c:	78fa      	ldrb	r2, [r7, #3]
 800819e:	6879      	ldr	r1, [r7, #4]
 80081a0:	4613      	mov	r3, r2
 80081a2:	011b      	lsls	r3, r3, #4
 80081a4:	1a9b      	subs	r3, r3, r2
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	440b      	add	r3, r1
 80081aa:	3338      	adds	r3, #56	@ 0x38
 80081ac:	2200      	movs	r2, #0
 80081ae:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80081b0:	78fa      	ldrb	r2, [r7, #3]
 80081b2:	6879      	ldr	r1, [r7, #4]
 80081b4:	4613      	mov	r3, r2
 80081b6:	011b      	lsls	r3, r3, #4
 80081b8:	1a9b      	subs	r3, r3, r2
 80081ba:	009b      	lsls	r3, r3, #2
 80081bc:	440b      	add	r3, r1
 80081be:	3315      	adds	r3, #21
 80081c0:	78fa      	ldrb	r2, [r7, #3]
 80081c2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80081c4:	78fa      	ldrb	r2, [r7, #3]
 80081c6:	6879      	ldr	r1, [r7, #4]
 80081c8:	4613      	mov	r3, r2
 80081ca:	011b      	lsls	r3, r3, #4
 80081cc:	1a9b      	subs	r3, r3, r2
 80081ce:	009b      	lsls	r3, r3, #2
 80081d0:	440b      	add	r3, r1
 80081d2:	334d      	adds	r3, #77	@ 0x4d
 80081d4:	2200      	movs	r2, #0
 80081d6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6818      	ldr	r0, [r3, #0]
 80081dc:	78fa      	ldrb	r2, [r7, #3]
 80081de:	4613      	mov	r3, r2
 80081e0:	011b      	lsls	r3, r3, #4
 80081e2:	1a9b      	subs	r3, r3, r2
 80081e4:	009b      	lsls	r3, r3, #2
 80081e6:	3310      	adds	r3, #16
 80081e8:	687a      	ldr	r2, [r7, #4]
 80081ea:	4413      	add	r3, r2
 80081ec:	1d19      	adds	r1, r3, #4
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	799b      	ldrb	r3, [r3, #6]
 80081f2:	461a      	mov	r2, r3
 80081f4:	f00d f92c 	bl	8015450 <USB_HC_StartXfer>
 80081f8:	4603      	mov	r3, r0
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	3708      	adds	r7, #8
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}
 8008202:	bf00      	nop

08008204 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b086      	sub	sp, #24
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4618      	mov	r0, r3
 800821c:	f00c fdc0 	bl	8014da0 <USB_GetMode>
 8008220:	4603      	mov	r3, r0
 8008222:	2b01      	cmp	r3, #1
 8008224:	f040 80fb 	bne.w	800841e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4618      	mov	r0, r3
 800822e:	f00c fd03 	bl	8014c38 <USB_ReadInterrupts>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	f000 80f1 	beq.w	800841c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	4618      	mov	r0, r3
 8008240:	f00c fcfa 	bl	8014c38 <USB_ReadInterrupts>
 8008244:	4603      	mov	r3, r0
 8008246:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800824a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800824e:	d104      	bne.n	800825a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8008258:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4618      	mov	r0, r3
 8008260:	f00c fcea 	bl	8014c38 <USB_ReadInterrupts>
 8008264:	4603      	mov	r3, r0
 8008266:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800826a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800826e:	d104      	bne.n	800827a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008278:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4618      	mov	r0, r3
 8008280:	f00c fcda 	bl	8014c38 <USB_ReadInterrupts>
 8008284:	4603      	mov	r3, r0
 8008286:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800828a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800828e:	d104      	bne.n	800829a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8008298:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4618      	mov	r0, r3
 80082a0:	f00c fcca 	bl	8014c38 <USB_ReadInterrupts>
 80082a4:	4603      	mov	r3, r0
 80082a6:	f003 0302 	and.w	r3, r3, #2
 80082aa:	2b02      	cmp	r3, #2
 80082ac:	d103      	bne.n	80082b6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	2202      	movs	r2, #2
 80082b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	4618      	mov	r0, r3
 80082bc:	f00c fcbc 	bl	8014c38 <USB_ReadInterrupts>
 80082c0:	4603      	mov	r3, r0
 80082c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80082c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80082ca:	d120      	bne.n	800830e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80082d4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f003 0301 	and.w	r3, r3, #1
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d113      	bne.n	800830e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80082e6:	2110      	movs	r1, #16
 80082e8:	6938      	ldr	r0, [r7, #16]
 80082ea:	f00b fd83 	bl	8013df4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80082ee:	6938      	ldr	r0, [r7, #16]
 80082f0:	f00b fdb2 	bl	8013e58 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	7a5b      	ldrb	r3, [r3, #9]
 80082f8:	2b02      	cmp	r3, #2
 80082fa:	d105      	bne.n	8008308 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	2101      	movs	r1, #1
 8008302:	4618      	mov	r0, r3
 8008304:	f00c feb8 	bl	8015078 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	f7fc f897 	bl	800443c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	4618      	mov	r0, r3
 8008314:	f00c fc90 	bl	8014c38 <USB_ReadInterrupts>
 8008318:	4603      	mov	r3, r0
 800831a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800831e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008322:	d102      	bne.n	800832a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f001 fd4d 	bl	8009dc4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4618      	mov	r0, r3
 8008330:	f00c fc82 	bl	8014c38 <USB_ReadInterrupts>
 8008334:	4603      	mov	r3, r0
 8008336:	f003 0308 	and.w	r3, r3, #8
 800833a:	2b08      	cmp	r3, #8
 800833c:	d106      	bne.n	800834c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f7fc f860 	bl	8004404 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	2208      	movs	r2, #8
 800834a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4618      	mov	r0, r3
 8008352:	f00c fc71 	bl	8014c38 <USB_ReadInterrupts>
 8008356:	4603      	mov	r3, r0
 8008358:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800835c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008360:	d139      	bne.n	80083d6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4618      	mov	r0, r3
 8008368:	f00d fae2 	bl	8015930 <USB_HC_ReadInterrupt>
 800836c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800836e:	2300      	movs	r3, #0
 8008370:	617b      	str	r3, [r7, #20]
 8008372:	e025      	b.n	80083c0 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	f003 030f 	and.w	r3, r3, #15
 800837a:	68ba      	ldr	r2, [r7, #8]
 800837c:	fa22 f303 	lsr.w	r3, r2, r3
 8008380:	f003 0301 	and.w	r3, r3, #1
 8008384:	2b00      	cmp	r3, #0
 8008386:	d018      	beq.n	80083ba <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8008388:	697b      	ldr	r3, [r7, #20]
 800838a:	015a      	lsls	r2, r3, #5
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	4413      	add	r3, r2
 8008390:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800839a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800839e:	d106      	bne.n	80083ae <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80083a0:	697b      	ldr	r3, [r7, #20]
 80083a2:	b2db      	uxtb	r3, r3
 80083a4:	4619      	mov	r1, r3
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f000 f905 	bl	80085b6 <HCD_HC_IN_IRQHandler>
 80083ac:	e005      	b.n	80083ba <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	b2db      	uxtb	r3, r3
 80083b2:	4619      	mov	r1, r3
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f000 ff67 	bl	8009288 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	3301      	adds	r3, #1
 80083be:	617b      	str	r3, [r7, #20]
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	795b      	ldrb	r3, [r3, #5]
 80083c4:	461a      	mov	r2, r3
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d3d3      	bcc.n	8008374 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80083d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4618      	mov	r0, r3
 80083dc:	f00c fc2c 	bl	8014c38 <USB_ReadInterrupts>
 80083e0:	4603      	mov	r3, r0
 80083e2:	f003 0310 	and.w	r3, r3, #16
 80083e6:	2b10      	cmp	r3, #16
 80083e8:	d101      	bne.n	80083ee <HAL_HCD_IRQHandler+0x1ea>
 80083ea:	2301      	movs	r3, #1
 80083ec:	e000      	b.n	80083f0 <HAL_HCD_IRQHandler+0x1ec>
 80083ee:	2300      	movs	r3, #0
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d014      	beq.n	800841e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	699a      	ldr	r2, [r3, #24]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f022 0210 	bic.w	r2, r2, #16
 8008402:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f001 fbfe 	bl	8009c06 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	699a      	ldr	r2, [r3, #24]
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f042 0210 	orr.w	r2, r2, #16
 8008418:	619a      	str	r2, [r3, #24]
 800841a:	e000      	b.n	800841e <HAL_HCD_IRQHandler+0x21a>
      return;
 800841c:	bf00      	nop
    }
  }
}
 800841e:	3718      	adds	r7, #24
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b082      	sub	sp, #8
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8008432:	2b01      	cmp	r3, #1
 8008434:	d101      	bne.n	800843a <HAL_HCD_Start+0x16>
 8008436:	2302      	movs	r3, #2
 8008438:	e013      	b.n	8008462 <HAL_HCD_Start+0x3e>
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2201      	movs	r2, #1
 800843e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	2101      	movs	r1, #1
 8008448:	4618      	mov	r0, r3
 800844a:	f00c fe7c 	bl	8015146 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	4618      	mov	r0, r3
 8008454:	f00b fb02 	bl	8013a5c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2200      	movs	r2, #0
 800845c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8008460:	2300      	movs	r3, #0
}
 8008462:	4618      	mov	r0, r3
 8008464:	3708      	adds	r7, #8
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}

0800846a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800846a:	b580      	push	{r7, lr}
 800846c:	b082      	sub	sp, #8
 800846e:	af00      	add	r7, sp, #0
 8008470:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8008478:	2b01      	cmp	r3, #1
 800847a:	d101      	bne.n	8008480 <HAL_HCD_Stop+0x16>
 800847c:	2302      	movs	r3, #2
 800847e:	e00d      	b.n	800849c <HAL_HCD_Stop+0x32>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2201      	movs	r2, #1
 8008484:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4618      	mov	r0, r3
 800848e:	f00d fbbd 	bl	8015c0c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2200      	movs	r2, #0
 8008496:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800849a:	2300      	movs	r3, #0
}
 800849c:	4618      	mov	r0, r3
 800849e:	3708      	adds	r7, #8
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bd80      	pop	{r7, pc}

080084a4 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b082      	sub	sp, #8
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4618      	mov	r0, r3
 80084b2:	f00c fe1e 	bl	80150f2 <USB_ResetPort>
 80084b6:	4603      	mov	r3, r0
}
 80084b8:	4618      	mov	r0, r3
 80084ba:	3708      	adds	r7, #8
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}

080084c0 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b083      	sub	sp, #12
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	460b      	mov	r3, r1
 80084ca:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80084cc:	78fa      	ldrb	r2, [r7, #3]
 80084ce:	6879      	ldr	r1, [r7, #4]
 80084d0:	4613      	mov	r3, r2
 80084d2:	011b      	lsls	r3, r3, #4
 80084d4:	1a9b      	subs	r3, r3, r2
 80084d6:	009b      	lsls	r3, r3, #2
 80084d8:	440b      	add	r3, r1
 80084da:	334c      	adds	r3, #76	@ 0x4c
 80084dc:	781b      	ldrb	r3, [r3, #0]
}
 80084de:	4618      	mov	r0, r3
 80084e0:	370c      	adds	r7, #12
 80084e2:	46bd      	mov	sp, r7
 80084e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e8:	4770      	bx	lr

080084ea <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80084ea:	b480      	push	{r7}
 80084ec:	b083      	sub	sp, #12
 80084ee:	af00      	add	r7, sp, #0
 80084f0:	6078      	str	r0, [r7, #4]
 80084f2:	460b      	mov	r3, r1
 80084f4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80084f6:	78fa      	ldrb	r2, [r7, #3]
 80084f8:	6879      	ldr	r1, [r7, #4]
 80084fa:	4613      	mov	r3, r2
 80084fc:	011b      	lsls	r3, r3, #4
 80084fe:	1a9b      	subs	r3, r3, r2
 8008500:	009b      	lsls	r3, r3, #2
 8008502:	440b      	add	r3, r1
 8008504:	3338      	adds	r3, #56	@ 0x38
 8008506:	681b      	ldr	r3, [r3, #0]
}
 8008508:	4618      	mov	r0, r3
 800850a:	370c      	adds	r7, #12
 800850c:	46bd      	mov	sp, r7
 800850e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008512:	4770      	bx	lr

08008514 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b082      	sub	sp, #8
 8008518:	af00      	add	r7, sp, #0
 800851a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4618      	mov	r0, r3
 8008522:	f00c fe60 	bl	80151e6 <USB_GetCurrentFrame>
 8008526:	4603      	mov	r3, r0
}
 8008528:	4618      	mov	r0, r3
 800852a:	3708      	adds	r7, #8
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b082      	sub	sp, #8
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4618      	mov	r0, r3
 800853e:	f00c fe3b 	bl	80151b8 <USB_GetHostSpeed>
 8008542:	4603      	mov	r3, r0
}
 8008544:	4618      	mov	r0, r3
 8008546:	3708      	adds	r7, #8
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}

0800854c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800854c:	b480      	push	{r7}
 800854e:	b083      	sub	sp, #12
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
 8008554:	460b      	mov	r3, r1
 8008556:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8008558:	78fa      	ldrb	r2, [r7, #3]
 800855a:	6879      	ldr	r1, [r7, #4]
 800855c:	4613      	mov	r3, r2
 800855e:	011b      	lsls	r3, r3, #4
 8008560:	1a9b      	subs	r3, r3, r2
 8008562:	009b      	lsls	r3, r3, #2
 8008564:	440b      	add	r3, r1
 8008566:	331a      	adds	r3, #26
 8008568:	2200      	movs	r2, #0
 800856a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 800856c:	78fa      	ldrb	r2, [r7, #3]
 800856e:	6879      	ldr	r1, [r7, #4]
 8008570:	4613      	mov	r3, r2
 8008572:	011b      	lsls	r3, r3, #4
 8008574:	1a9b      	subs	r3, r3, r2
 8008576:	009b      	lsls	r3, r3, #2
 8008578:	440b      	add	r3, r1
 800857a:	331b      	adds	r3, #27
 800857c:	2200      	movs	r2, #0
 800857e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8008580:	78fa      	ldrb	r2, [r7, #3]
 8008582:	6879      	ldr	r1, [r7, #4]
 8008584:	4613      	mov	r3, r2
 8008586:	011b      	lsls	r3, r3, #4
 8008588:	1a9b      	subs	r3, r3, r2
 800858a:	009b      	lsls	r3, r3, #2
 800858c:	440b      	add	r3, r1
 800858e:	3325      	adds	r3, #37	@ 0x25
 8008590:	2200      	movs	r2, #0
 8008592:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8008594:	78fa      	ldrb	r2, [r7, #3]
 8008596:	6879      	ldr	r1, [r7, #4]
 8008598:	4613      	mov	r3, r2
 800859a:	011b      	lsls	r3, r3, #4
 800859c:	1a9b      	subs	r3, r3, r2
 800859e:	009b      	lsls	r3, r3, #2
 80085a0:	440b      	add	r3, r1
 80085a2:	3324      	adds	r3, #36	@ 0x24
 80085a4:	2200      	movs	r2, #0
 80085a6:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80085a8:	2300      	movs	r3, #0
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	370c      	adds	r7, #12
 80085ae:	46bd      	mov	sp, r7
 80085b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b4:	4770      	bx	lr

080085b6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80085b6:	b580      	push	{r7, lr}
 80085b8:	b086      	sub	sp, #24
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	6078      	str	r0, [r7, #4]
 80085be:	460b      	mov	r3, r1
 80085c0:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	78fa      	ldrb	r2, [r7, #3]
 80085d2:	4611      	mov	r1, r2
 80085d4:	4618      	mov	r0, r3
 80085d6:	f00c fb42 	bl	8014c5e <USB_ReadChInterrupts>
 80085da:	4603      	mov	r3, r0
 80085dc:	f003 0304 	and.w	r3, r3, #4
 80085e0:	2b04      	cmp	r3, #4
 80085e2:	d11a      	bne.n	800861a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80085e4:	78fb      	ldrb	r3, [r7, #3]
 80085e6:	015a      	lsls	r2, r3, #5
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	4413      	add	r3, r2
 80085ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80085f0:	461a      	mov	r2, r3
 80085f2:	2304      	movs	r3, #4
 80085f4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80085f6:	78fa      	ldrb	r2, [r7, #3]
 80085f8:	6879      	ldr	r1, [r7, #4]
 80085fa:	4613      	mov	r3, r2
 80085fc:	011b      	lsls	r3, r3, #4
 80085fe:	1a9b      	subs	r3, r3, r2
 8008600:	009b      	lsls	r3, r3, #2
 8008602:	440b      	add	r3, r1
 8008604:	334d      	adds	r3, #77	@ 0x4d
 8008606:	2207      	movs	r2, #7
 8008608:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	78fa      	ldrb	r2, [r7, #3]
 8008610:	4611      	mov	r1, r2
 8008612:	4618      	mov	r0, r3
 8008614:	f00d f99d 	bl	8015952 <USB_HC_Halt>
 8008618:	e09e      	b.n	8008758 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	78fa      	ldrb	r2, [r7, #3]
 8008620:	4611      	mov	r1, r2
 8008622:	4618      	mov	r0, r3
 8008624:	f00c fb1b 	bl	8014c5e <USB_ReadChInterrupts>
 8008628:	4603      	mov	r3, r0
 800862a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800862e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008632:	d11b      	bne.n	800866c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8008634:	78fb      	ldrb	r3, [r7, #3]
 8008636:	015a      	lsls	r2, r3, #5
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	4413      	add	r3, r2
 800863c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008640:	461a      	mov	r2, r3
 8008642:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008646:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8008648:	78fa      	ldrb	r2, [r7, #3]
 800864a:	6879      	ldr	r1, [r7, #4]
 800864c:	4613      	mov	r3, r2
 800864e:	011b      	lsls	r3, r3, #4
 8008650:	1a9b      	subs	r3, r3, r2
 8008652:	009b      	lsls	r3, r3, #2
 8008654:	440b      	add	r3, r1
 8008656:	334d      	adds	r3, #77	@ 0x4d
 8008658:	2208      	movs	r2, #8
 800865a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	78fa      	ldrb	r2, [r7, #3]
 8008662:	4611      	mov	r1, r2
 8008664:	4618      	mov	r0, r3
 8008666:	f00d f974 	bl	8015952 <USB_HC_Halt>
 800866a:	e075      	b.n	8008758 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	78fa      	ldrb	r2, [r7, #3]
 8008672:	4611      	mov	r1, r2
 8008674:	4618      	mov	r0, r3
 8008676:	f00c faf2 	bl	8014c5e <USB_ReadChInterrupts>
 800867a:	4603      	mov	r3, r0
 800867c:	f003 0308 	and.w	r3, r3, #8
 8008680:	2b08      	cmp	r3, #8
 8008682:	d11a      	bne.n	80086ba <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8008684:	78fb      	ldrb	r3, [r7, #3]
 8008686:	015a      	lsls	r2, r3, #5
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	4413      	add	r3, r2
 800868c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008690:	461a      	mov	r2, r3
 8008692:	2308      	movs	r3, #8
 8008694:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8008696:	78fa      	ldrb	r2, [r7, #3]
 8008698:	6879      	ldr	r1, [r7, #4]
 800869a:	4613      	mov	r3, r2
 800869c:	011b      	lsls	r3, r3, #4
 800869e:	1a9b      	subs	r3, r3, r2
 80086a0:	009b      	lsls	r3, r3, #2
 80086a2:	440b      	add	r3, r1
 80086a4:	334d      	adds	r3, #77	@ 0x4d
 80086a6:	2206      	movs	r2, #6
 80086a8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	78fa      	ldrb	r2, [r7, #3]
 80086b0:	4611      	mov	r1, r2
 80086b2:	4618      	mov	r0, r3
 80086b4:	f00d f94d 	bl	8015952 <USB_HC_Halt>
 80086b8:	e04e      	b.n	8008758 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	78fa      	ldrb	r2, [r7, #3]
 80086c0:	4611      	mov	r1, r2
 80086c2:	4618      	mov	r0, r3
 80086c4:	f00c facb 	bl	8014c5e <USB_ReadChInterrupts>
 80086c8:	4603      	mov	r3, r0
 80086ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80086ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086d2:	d11b      	bne.n	800870c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80086d4:	78fb      	ldrb	r3, [r7, #3]
 80086d6:	015a      	lsls	r2, r3, #5
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	4413      	add	r3, r2
 80086dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086e0:	461a      	mov	r2, r3
 80086e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80086e6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80086e8:	78fa      	ldrb	r2, [r7, #3]
 80086ea:	6879      	ldr	r1, [r7, #4]
 80086ec:	4613      	mov	r3, r2
 80086ee:	011b      	lsls	r3, r3, #4
 80086f0:	1a9b      	subs	r3, r3, r2
 80086f2:	009b      	lsls	r3, r3, #2
 80086f4:	440b      	add	r3, r1
 80086f6:	334d      	adds	r3, #77	@ 0x4d
 80086f8:	2209      	movs	r2, #9
 80086fa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	78fa      	ldrb	r2, [r7, #3]
 8008702:	4611      	mov	r1, r2
 8008704:	4618      	mov	r0, r3
 8008706:	f00d f924 	bl	8015952 <USB_HC_Halt>
 800870a:	e025      	b.n	8008758 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	78fa      	ldrb	r2, [r7, #3]
 8008712:	4611      	mov	r1, r2
 8008714:	4618      	mov	r0, r3
 8008716:	f00c faa2 	bl	8014c5e <USB_ReadChInterrupts>
 800871a:	4603      	mov	r3, r0
 800871c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008720:	2b80      	cmp	r3, #128	@ 0x80
 8008722:	d119      	bne.n	8008758 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8008724:	78fb      	ldrb	r3, [r7, #3]
 8008726:	015a      	lsls	r2, r3, #5
 8008728:	693b      	ldr	r3, [r7, #16]
 800872a:	4413      	add	r3, r2
 800872c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008730:	461a      	mov	r2, r3
 8008732:	2380      	movs	r3, #128	@ 0x80
 8008734:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008736:	78fa      	ldrb	r2, [r7, #3]
 8008738:	6879      	ldr	r1, [r7, #4]
 800873a:	4613      	mov	r3, r2
 800873c:	011b      	lsls	r3, r3, #4
 800873e:	1a9b      	subs	r3, r3, r2
 8008740:	009b      	lsls	r3, r3, #2
 8008742:	440b      	add	r3, r1
 8008744:	334d      	adds	r3, #77	@ 0x4d
 8008746:	2207      	movs	r2, #7
 8008748:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	78fa      	ldrb	r2, [r7, #3]
 8008750:	4611      	mov	r1, r2
 8008752:	4618      	mov	r0, r3
 8008754:	f00d f8fd 	bl	8015952 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	78fa      	ldrb	r2, [r7, #3]
 800875e:	4611      	mov	r1, r2
 8008760:	4618      	mov	r0, r3
 8008762:	f00c fa7c 	bl	8014c5e <USB_ReadChInterrupts>
 8008766:	4603      	mov	r3, r0
 8008768:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800876c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008770:	d112      	bne.n	8008798 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	78fa      	ldrb	r2, [r7, #3]
 8008778:	4611      	mov	r1, r2
 800877a:	4618      	mov	r0, r3
 800877c:	f00d f8e9 	bl	8015952 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8008780:	78fb      	ldrb	r3, [r7, #3]
 8008782:	015a      	lsls	r2, r3, #5
 8008784:	693b      	ldr	r3, [r7, #16]
 8008786:	4413      	add	r3, r2
 8008788:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800878c:	461a      	mov	r2, r3
 800878e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008792:	6093      	str	r3, [r2, #8]
 8008794:	f000 bd75 	b.w	8009282 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	78fa      	ldrb	r2, [r7, #3]
 800879e:	4611      	mov	r1, r2
 80087a0:	4618      	mov	r0, r3
 80087a2:	f00c fa5c 	bl	8014c5e <USB_ReadChInterrupts>
 80087a6:	4603      	mov	r3, r0
 80087a8:	f003 0301 	and.w	r3, r3, #1
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	f040 8128 	bne.w	8008a02 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80087b2:	78fb      	ldrb	r3, [r7, #3]
 80087b4:	015a      	lsls	r2, r3, #5
 80087b6:	693b      	ldr	r3, [r7, #16]
 80087b8:	4413      	add	r3, r2
 80087ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087be:	461a      	mov	r2, r3
 80087c0:	2320      	movs	r3, #32
 80087c2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80087c4:	78fa      	ldrb	r2, [r7, #3]
 80087c6:	6879      	ldr	r1, [r7, #4]
 80087c8:	4613      	mov	r3, r2
 80087ca:	011b      	lsls	r3, r3, #4
 80087cc:	1a9b      	subs	r3, r3, r2
 80087ce:	009b      	lsls	r3, r3, #2
 80087d0:	440b      	add	r3, r1
 80087d2:	331b      	adds	r3, #27
 80087d4:	781b      	ldrb	r3, [r3, #0]
 80087d6:	2b01      	cmp	r3, #1
 80087d8:	d119      	bne.n	800880e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80087da:	78fa      	ldrb	r2, [r7, #3]
 80087dc:	6879      	ldr	r1, [r7, #4]
 80087de:	4613      	mov	r3, r2
 80087e0:	011b      	lsls	r3, r3, #4
 80087e2:	1a9b      	subs	r3, r3, r2
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	440b      	add	r3, r1
 80087e8:	331b      	adds	r3, #27
 80087ea:	2200      	movs	r2, #0
 80087ec:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80087ee:	78fb      	ldrb	r3, [r7, #3]
 80087f0:	015a      	lsls	r2, r3, #5
 80087f2:	693b      	ldr	r3, [r7, #16]
 80087f4:	4413      	add	r3, r2
 80087f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	78fa      	ldrb	r2, [r7, #3]
 80087fe:	0151      	lsls	r1, r2, #5
 8008800:	693a      	ldr	r2, [r7, #16]
 8008802:	440a      	add	r2, r1
 8008804:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008808:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800880c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	799b      	ldrb	r3, [r3, #6]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d01b      	beq.n	800884e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8008816:	78fa      	ldrb	r2, [r7, #3]
 8008818:	6879      	ldr	r1, [r7, #4]
 800881a:	4613      	mov	r3, r2
 800881c:	011b      	lsls	r3, r3, #4
 800881e:	1a9b      	subs	r3, r3, r2
 8008820:	009b      	lsls	r3, r3, #2
 8008822:	440b      	add	r3, r1
 8008824:	3330      	adds	r3, #48	@ 0x30
 8008826:	6819      	ldr	r1, [r3, #0]
 8008828:	78fb      	ldrb	r3, [r7, #3]
 800882a:	015a      	lsls	r2, r3, #5
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	4413      	add	r3, r2
 8008830:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008834:	691b      	ldr	r3, [r3, #16]
 8008836:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800883a:	78fa      	ldrb	r2, [r7, #3]
 800883c:	1ac9      	subs	r1, r1, r3
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	4613      	mov	r3, r2
 8008842:	011b      	lsls	r3, r3, #4
 8008844:	1a9b      	subs	r3, r3, r2
 8008846:	009b      	lsls	r3, r3, #2
 8008848:	4403      	add	r3, r0
 800884a:	3338      	adds	r3, #56	@ 0x38
 800884c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800884e:	78fa      	ldrb	r2, [r7, #3]
 8008850:	6879      	ldr	r1, [r7, #4]
 8008852:	4613      	mov	r3, r2
 8008854:	011b      	lsls	r3, r3, #4
 8008856:	1a9b      	subs	r3, r3, r2
 8008858:	009b      	lsls	r3, r3, #2
 800885a:	440b      	add	r3, r1
 800885c:	334d      	adds	r3, #77	@ 0x4d
 800885e:	2201      	movs	r2, #1
 8008860:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8008862:	78fa      	ldrb	r2, [r7, #3]
 8008864:	6879      	ldr	r1, [r7, #4]
 8008866:	4613      	mov	r3, r2
 8008868:	011b      	lsls	r3, r3, #4
 800886a:	1a9b      	subs	r3, r3, r2
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	440b      	add	r3, r1
 8008870:	3344      	adds	r3, #68	@ 0x44
 8008872:	2200      	movs	r2, #0
 8008874:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8008876:	78fb      	ldrb	r3, [r7, #3]
 8008878:	015a      	lsls	r2, r3, #5
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	4413      	add	r3, r2
 800887e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008882:	461a      	mov	r2, r3
 8008884:	2301      	movs	r3, #1
 8008886:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008888:	78fa      	ldrb	r2, [r7, #3]
 800888a:	6879      	ldr	r1, [r7, #4]
 800888c:	4613      	mov	r3, r2
 800888e:	011b      	lsls	r3, r3, #4
 8008890:	1a9b      	subs	r3, r3, r2
 8008892:	009b      	lsls	r3, r3, #2
 8008894:	440b      	add	r3, r1
 8008896:	3326      	adds	r3, #38	@ 0x26
 8008898:	781b      	ldrb	r3, [r3, #0]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d00a      	beq.n	80088b4 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800889e:	78fa      	ldrb	r2, [r7, #3]
 80088a0:	6879      	ldr	r1, [r7, #4]
 80088a2:	4613      	mov	r3, r2
 80088a4:	011b      	lsls	r3, r3, #4
 80088a6:	1a9b      	subs	r3, r3, r2
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	440b      	add	r3, r1
 80088ac:	3326      	adds	r3, #38	@ 0x26
 80088ae:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80088b0:	2b02      	cmp	r3, #2
 80088b2:	d110      	bne.n	80088d6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	78fa      	ldrb	r2, [r7, #3]
 80088ba:	4611      	mov	r1, r2
 80088bc:	4618      	mov	r0, r3
 80088be:	f00d f848 	bl	8015952 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80088c2:	78fb      	ldrb	r3, [r7, #3]
 80088c4:	015a      	lsls	r2, r3, #5
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	4413      	add	r3, r2
 80088ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088ce:	461a      	mov	r2, r3
 80088d0:	2310      	movs	r3, #16
 80088d2:	6093      	str	r3, [r2, #8]
 80088d4:	e03d      	b.n	8008952 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80088d6:	78fa      	ldrb	r2, [r7, #3]
 80088d8:	6879      	ldr	r1, [r7, #4]
 80088da:	4613      	mov	r3, r2
 80088dc:	011b      	lsls	r3, r3, #4
 80088de:	1a9b      	subs	r3, r3, r2
 80088e0:	009b      	lsls	r3, r3, #2
 80088e2:	440b      	add	r3, r1
 80088e4:	3326      	adds	r3, #38	@ 0x26
 80088e6:	781b      	ldrb	r3, [r3, #0]
 80088e8:	2b03      	cmp	r3, #3
 80088ea:	d00a      	beq.n	8008902 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80088ec:	78fa      	ldrb	r2, [r7, #3]
 80088ee:	6879      	ldr	r1, [r7, #4]
 80088f0:	4613      	mov	r3, r2
 80088f2:	011b      	lsls	r3, r3, #4
 80088f4:	1a9b      	subs	r3, r3, r2
 80088f6:	009b      	lsls	r3, r3, #2
 80088f8:	440b      	add	r3, r1
 80088fa:	3326      	adds	r3, #38	@ 0x26
 80088fc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80088fe:	2b01      	cmp	r3, #1
 8008900:	d127      	bne.n	8008952 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008902:	78fb      	ldrb	r3, [r7, #3]
 8008904:	015a      	lsls	r2, r3, #5
 8008906:	693b      	ldr	r3, [r7, #16]
 8008908:	4413      	add	r3, r2
 800890a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	78fa      	ldrb	r2, [r7, #3]
 8008912:	0151      	lsls	r1, r2, #5
 8008914:	693a      	ldr	r2, [r7, #16]
 8008916:	440a      	add	r2, r1
 8008918:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800891c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008920:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008922:	78fa      	ldrb	r2, [r7, #3]
 8008924:	6879      	ldr	r1, [r7, #4]
 8008926:	4613      	mov	r3, r2
 8008928:	011b      	lsls	r3, r3, #4
 800892a:	1a9b      	subs	r3, r3, r2
 800892c:	009b      	lsls	r3, r3, #2
 800892e:	440b      	add	r3, r1
 8008930:	334c      	adds	r3, #76	@ 0x4c
 8008932:	2201      	movs	r2, #1
 8008934:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008936:	78fa      	ldrb	r2, [r7, #3]
 8008938:	6879      	ldr	r1, [r7, #4]
 800893a:	4613      	mov	r3, r2
 800893c:	011b      	lsls	r3, r3, #4
 800893e:	1a9b      	subs	r3, r3, r2
 8008940:	009b      	lsls	r3, r3, #2
 8008942:	440b      	add	r3, r1
 8008944:	334c      	adds	r3, #76	@ 0x4c
 8008946:	781a      	ldrb	r2, [r3, #0]
 8008948:	78fb      	ldrb	r3, [r7, #3]
 800894a:	4619      	mov	r1, r3
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f7fb fd83 	bl	8004458 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	799b      	ldrb	r3, [r3, #6]
 8008956:	2b01      	cmp	r3, #1
 8008958:	d13b      	bne.n	80089d2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800895a:	78fa      	ldrb	r2, [r7, #3]
 800895c:	6879      	ldr	r1, [r7, #4]
 800895e:	4613      	mov	r3, r2
 8008960:	011b      	lsls	r3, r3, #4
 8008962:	1a9b      	subs	r3, r3, r2
 8008964:	009b      	lsls	r3, r3, #2
 8008966:	440b      	add	r3, r1
 8008968:	3338      	adds	r3, #56	@ 0x38
 800896a:	6819      	ldr	r1, [r3, #0]
 800896c:	78fa      	ldrb	r2, [r7, #3]
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	4613      	mov	r3, r2
 8008972:	011b      	lsls	r3, r3, #4
 8008974:	1a9b      	subs	r3, r3, r2
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	4403      	add	r3, r0
 800897a:	3328      	adds	r3, #40	@ 0x28
 800897c:	881b      	ldrh	r3, [r3, #0]
 800897e:	440b      	add	r3, r1
 8008980:	1e59      	subs	r1, r3, #1
 8008982:	78fa      	ldrb	r2, [r7, #3]
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	4613      	mov	r3, r2
 8008988:	011b      	lsls	r3, r3, #4
 800898a:	1a9b      	subs	r3, r3, r2
 800898c:	009b      	lsls	r3, r3, #2
 800898e:	4403      	add	r3, r0
 8008990:	3328      	adds	r3, #40	@ 0x28
 8008992:	881b      	ldrh	r3, [r3, #0]
 8008994:	fbb1 f3f3 	udiv	r3, r1, r3
 8008998:	f003 0301 	and.w	r3, r3, #1
 800899c:	2b00      	cmp	r3, #0
 800899e:	f000 8470 	beq.w	8009282 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80089a2:	78fa      	ldrb	r2, [r7, #3]
 80089a4:	6879      	ldr	r1, [r7, #4]
 80089a6:	4613      	mov	r3, r2
 80089a8:	011b      	lsls	r3, r3, #4
 80089aa:	1a9b      	subs	r3, r3, r2
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	440b      	add	r3, r1
 80089b0:	333c      	adds	r3, #60	@ 0x3c
 80089b2:	781b      	ldrb	r3, [r3, #0]
 80089b4:	78fa      	ldrb	r2, [r7, #3]
 80089b6:	f083 0301 	eor.w	r3, r3, #1
 80089ba:	b2d8      	uxtb	r0, r3
 80089bc:	6879      	ldr	r1, [r7, #4]
 80089be:	4613      	mov	r3, r2
 80089c0:	011b      	lsls	r3, r3, #4
 80089c2:	1a9b      	subs	r3, r3, r2
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	440b      	add	r3, r1
 80089c8:	333c      	adds	r3, #60	@ 0x3c
 80089ca:	4602      	mov	r2, r0
 80089cc:	701a      	strb	r2, [r3, #0]
 80089ce:	f000 bc58 	b.w	8009282 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80089d2:	78fa      	ldrb	r2, [r7, #3]
 80089d4:	6879      	ldr	r1, [r7, #4]
 80089d6:	4613      	mov	r3, r2
 80089d8:	011b      	lsls	r3, r3, #4
 80089da:	1a9b      	subs	r3, r3, r2
 80089dc:	009b      	lsls	r3, r3, #2
 80089de:	440b      	add	r3, r1
 80089e0:	333c      	adds	r3, #60	@ 0x3c
 80089e2:	781b      	ldrb	r3, [r3, #0]
 80089e4:	78fa      	ldrb	r2, [r7, #3]
 80089e6:	f083 0301 	eor.w	r3, r3, #1
 80089ea:	b2d8      	uxtb	r0, r3
 80089ec:	6879      	ldr	r1, [r7, #4]
 80089ee:	4613      	mov	r3, r2
 80089f0:	011b      	lsls	r3, r3, #4
 80089f2:	1a9b      	subs	r3, r3, r2
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	440b      	add	r3, r1
 80089f8:	333c      	adds	r3, #60	@ 0x3c
 80089fa:	4602      	mov	r2, r0
 80089fc:	701a      	strb	r2, [r3, #0]
 80089fe:	f000 bc40 	b.w	8009282 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	78fa      	ldrb	r2, [r7, #3]
 8008a08:	4611      	mov	r1, r2
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	f00c f927 	bl	8014c5e <USB_ReadChInterrupts>
 8008a10:	4603      	mov	r3, r0
 8008a12:	f003 0320 	and.w	r3, r3, #32
 8008a16:	2b20      	cmp	r3, #32
 8008a18:	d131      	bne.n	8008a7e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008a1a:	78fb      	ldrb	r3, [r7, #3]
 8008a1c:	015a      	lsls	r2, r3, #5
 8008a1e:	693b      	ldr	r3, [r7, #16]
 8008a20:	4413      	add	r3, r2
 8008a22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a26:	461a      	mov	r2, r3
 8008a28:	2320      	movs	r3, #32
 8008a2a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8008a2c:	78fa      	ldrb	r2, [r7, #3]
 8008a2e:	6879      	ldr	r1, [r7, #4]
 8008a30:	4613      	mov	r3, r2
 8008a32:	011b      	lsls	r3, r3, #4
 8008a34:	1a9b      	subs	r3, r3, r2
 8008a36:	009b      	lsls	r3, r3, #2
 8008a38:	440b      	add	r3, r1
 8008a3a:	331a      	adds	r3, #26
 8008a3c:	781b      	ldrb	r3, [r3, #0]
 8008a3e:	2b01      	cmp	r3, #1
 8008a40:	f040 841f 	bne.w	8009282 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8008a44:	78fa      	ldrb	r2, [r7, #3]
 8008a46:	6879      	ldr	r1, [r7, #4]
 8008a48:	4613      	mov	r3, r2
 8008a4a:	011b      	lsls	r3, r3, #4
 8008a4c:	1a9b      	subs	r3, r3, r2
 8008a4e:	009b      	lsls	r3, r3, #2
 8008a50:	440b      	add	r3, r1
 8008a52:	331b      	adds	r3, #27
 8008a54:	2201      	movs	r2, #1
 8008a56:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008a58:	78fa      	ldrb	r2, [r7, #3]
 8008a5a:	6879      	ldr	r1, [r7, #4]
 8008a5c:	4613      	mov	r3, r2
 8008a5e:	011b      	lsls	r3, r3, #4
 8008a60:	1a9b      	subs	r3, r3, r2
 8008a62:	009b      	lsls	r3, r3, #2
 8008a64:	440b      	add	r3, r1
 8008a66:	334d      	adds	r3, #77	@ 0x4d
 8008a68:	2203      	movs	r2, #3
 8008a6a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	78fa      	ldrb	r2, [r7, #3]
 8008a72:	4611      	mov	r1, r2
 8008a74:	4618      	mov	r0, r3
 8008a76:	f00c ff6c 	bl	8015952 <USB_HC_Halt>
 8008a7a:	f000 bc02 	b.w	8009282 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	78fa      	ldrb	r2, [r7, #3]
 8008a84:	4611      	mov	r1, r2
 8008a86:	4618      	mov	r0, r3
 8008a88:	f00c f8e9 	bl	8014c5e <USB_ReadChInterrupts>
 8008a8c:	4603      	mov	r3, r0
 8008a8e:	f003 0302 	and.w	r3, r3, #2
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	f040 8305 	bne.w	80090a2 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8008a98:	78fb      	ldrb	r3, [r7, #3]
 8008a9a:	015a      	lsls	r2, r3, #5
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	4413      	add	r3, r2
 8008aa0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008aa4:	461a      	mov	r2, r3
 8008aa6:	2302      	movs	r3, #2
 8008aa8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8008aaa:	78fa      	ldrb	r2, [r7, #3]
 8008aac:	6879      	ldr	r1, [r7, #4]
 8008aae:	4613      	mov	r3, r2
 8008ab0:	011b      	lsls	r3, r3, #4
 8008ab2:	1a9b      	subs	r3, r3, r2
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	440b      	add	r3, r1
 8008ab8:	334d      	adds	r3, #77	@ 0x4d
 8008aba:	781b      	ldrb	r3, [r3, #0]
 8008abc:	2b01      	cmp	r3, #1
 8008abe:	d114      	bne.n	8008aea <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008ac0:	78fa      	ldrb	r2, [r7, #3]
 8008ac2:	6879      	ldr	r1, [r7, #4]
 8008ac4:	4613      	mov	r3, r2
 8008ac6:	011b      	lsls	r3, r3, #4
 8008ac8:	1a9b      	subs	r3, r3, r2
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	440b      	add	r3, r1
 8008ace:	334d      	adds	r3, #77	@ 0x4d
 8008ad0:	2202      	movs	r2, #2
 8008ad2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008ad4:	78fa      	ldrb	r2, [r7, #3]
 8008ad6:	6879      	ldr	r1, [r7, #4]
 8008ad8:	4613      	mov	r3, r2
 8008ada:	011b      	lsls	r3, r3, #4
 8008adc:	1a9b      	subs	r3, r3, r2
 8008ade:	009b      	lsls	r3, r3, #2
 8008ae0:	440b      	add	r3, r1
 8008ae2:	334c      	adds	r3, #76	@ 0x4c
 8008ae4:	2201      	movs	r2, #1
 8008ae6:	701a      	strb	r2, [r3, #0]
 8008ae8:	e2cc      	b.n	8009084 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8008aea:	78fa      	ldrb	r2, [r7, #3]
 8008aec:	6879      	ldr	r1, [r7, #4]
 8008aee:	4613      	mov	r3, r2
 8008af0:	011b      	lsls	r3, r3, #4
 8008af2:	1a9b      	subs	r3, r3, r2
 8008af4:	009b      	lsls	r3, r3, #2
 8008af6:	440b      	add	r3, r1
 8008af8:	334d      	adds	r3, #77	@ 0x4d
 8008afa:	781b      	ldrb	r3, [r3, #0]
 8008afc:	2b06      	cmp	r3, #6
 8008afe:	d114      	bne.n	8008b2a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008b00:	78fa      	ldrb	r2, [r7, #3]
 8008b02:	6879      	ldr	r1, [r7, #4]
 8008b04:	4613      	mov	r3, r2
 8008b06:	011b      	lsls	r3, r3, #4
 8008b08:	1a9b      	subs	r3, r3, r2
 8008b0a:	009b      	lsls	r3, r3, #2
 8008b0c:	440b      	add	r3, r1
 8008b0e:	334d      	adds	r3, #77	@ 0x4d
 8008b10:	2202      	movs	r2, #2
 8008b12:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8008b14:	78fa      	ldrb	r2, [r7, #3]
 8008b16:	6879      	ldr	r1, [r7, #4]
 8008b18:	4613      	mov	r3, r2
 8008b1a:	011b      	lsls	r3, r3, #4
 8008b1c:	1a9b      	subs	r3, r3, r2
 8008b1e:	009b      	lsls	r3, r3, #2
 8008b20:	440b      	add	r3, r1
 8008b22:	334c      	adds	r3, #76	@ 0x4c
 8008b24:	2205      	movs	r2, #5
 8008b26:	701a      	strb	r2, [r3, #0]
 8008b28:	e2ac      	b.n	8009084 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008b2a:	78fa      	ldrb	r2, [r7, #3]
 8008b2c:	6879      	ldr	r1, [r7, #4]
 8008b2e:	4613      	mov	r3, r2
 8008b30:	011b      	lsls	r3, r3, #4
 8008b32:	1a9b      	subs	r3, r3, r2
 8008b34:	009b      	lsls	r3, r3, #2
 8008b36:	440b      	add	r3, r1
 8008b38:	334d      	adds	r3, #77	@ 0x4d
 8008b3a:	781b      	ldrb	r3, [r3, #0]
 8008b3c:	2b07      	cmp	r3, #7
 8008b3e:	d00b      	beq.n	8008b58 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8008b40:	78fa      	ldrb	r2, [r7, #3]
 8008b42:	6879      	ldr	r1, [r7, #4]
 8008b44:	4613      	mov	r3, r2
 8008b46:	011b      	lsls	r3, r3, #4
 8008b48:	1a9b      	subs	r3, r3, r2
 8008b4a:	009b      	lsls	r3, r3, #2
 8008b4c:	440b      	add	r3, r1
 8008b4e:	334d      	adds	r3, #77	@ 0x4d
 8008b50:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008b52:	2b09      	cmp	r3, #9
 8008b54:	f040 80a6 	bne.w	8008ca4 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008b58:	78fa      	ldrb	r2, [r7, #3]
 8008b5a:	6879      	ldr	r1, [r7, #4]
 8008b5c:	4613      	mov	r3, r2
 8008b5e:	011b      	lsls	r3, r3, #4
 8008b60:	1a9b      	subs	r3, r3, r2
 8008b62:	009b      	lsls	r3, r3, #2
 8008b64:	440b      	add	r3, r1
 8008b66:	334d      	adds	r3, #77	@ 0x4d
 8008b68:	2202      	movs	r2, #2
 8008b6a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008b6c:	78fa      	ldrb	r2, [r7, #3]
 8008b6e:	6879      	ldr	r1, [r7, #4]
 8008b70:	4613      	mov	r3, r2
 8008b72:	011b      	lsls	r3, r3, #4
 8008b74:	1a9b      	subs	r3, r3, r2
 8008b76:	009b      	lsls	r3, r3, #2
 8008b78:	440b      	add	r3, r1
 8008b7a:	3344      	adds	r3, #68	@ 0x44
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	1c59      	adds	r1, r3, #1
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	4613      	mov	r3, r2
 8008b84:	011b      	lsls	r3, r3, #4
 8008b86:	1a9b      	subs	r3, r3, r2
 8008b88:	009b      	lsls	r3, r3, #2
 8008b8a:	4403      	add	r3, r0
 8008b8c:	3344      	adds	r3, #68	@ 0x44
 8008b8e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008b90:	78fa      	ldrb	r2, [r7, #3]
 8008b92:	6879      	ldr	r1, [r7, #4]
 8008b94:	4613      	mov	r3, r2
 8008b96:	011b      	lsls	r3, r3, #4
 8008b98:	1a9b      	subs	r3, r3, r2
 8008b9a:	009b      	lsls	r3, r3, #2
 8008b9c:	440b      	add	r3, r1
 8008b9e:	3344      	adds	r3, #68	@ 0x44
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	2b02      	cmp	r3, #2
 8008ba4:	d943      	bls.n	8008c2e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8008ba6:	78fa      	ldrb	r2, [r7, #3]
 8008ba8:	6879      	ldr	r1, [r7, #4]
 8008baa:	4613      	mov	r3, r2
 8008bac:	011b      	lsls	r3, r3, #4
 8008bae:	1a9b      	subs	r3, r3, r2
 8008bb0:	009b      	lsls	r3, r3, #2
 8008bb2:	440b      	add	r3, r1
 8008bb4:	3344      	adds	r3, #68	@ 0x44
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8008bba:	78fa      	ldrb	r2, [r7, #3]
 8008bbc:	6879      	ldr	r1, [r7, #4]
 8008bbe:	4613      	mov	r3, r2
 8008bc0:	011b      	lsls	r3, r3, #4
 8008bc2:	1a9b      	subs	r3, r3, r2
 8008bc4:	009b      	lsls	r3, r3, #2
 8008bc6:	440b      	add	r3, r1
 8008bc8:	331a      	adds	r3, #26
 8008bca:	781b      	ldrb	r3, [r3, #0]
 8008bcc:	2b01      	cmp	r3, #1
 8008bce:	d123      	bne.n	8008c18 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8008bd0:	78fa      	ldrb	r2, [r7, #3]
 8008bd2:	6879      	ldr	r1, [r7, #4]
 8008bd4:	4613      	mov	r3, r2
 8008bd6:	011b      	lsls	r3, r3, #4
 8008bd8:	1a9b      	subs	r3, r3, r2
 8008bda:	009b      	lsls	r3, r3, #2
 8008bdc:	440b      	add	r3, r1
 8008bde:	331b      	adds	r3, #27
 8008be0:	2200      	movs	r2, #0
 8008be2:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8008be4:	78fa      	ldrb	r2, [r7, #3]
 8008be6:	6879      	ldr	r1, [r7, #4]
 8008be8:	4613      	mov	r3, r2
 8008bea:	011b      	lsls	r3, r3, #4
 8008bec:	1a9b      	subs	r3, r3, r2
 8008bee:	009b      	lsls	r3, r3, #2
 8008bf0:	440b      	add	r3, r1
 8008bf2:	331c      	adds	r3, #28
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008bf8:	78fb      	ldrb	r3, [r7, #3]
 8008bfa:	015a      	lsls	r2, r3, #5
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	4413      	add	r3, r2
 8008c00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c04:	685b      	ldr	r3, [r3, #4]
 8008c06:	78fa      	ldrb	r2, [r7, #3]
 8008c08:	0151      	lsls	r1, r2, #5
 8008c0a:	693a      	ldr	r2, [r7, #16]
 8008c0c:	440a      	add	r2, r1
 8008c0e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c16:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8008c18:	78fa      	ldrb	r2, [r7, #3]
 8008c1a:	6879      	ldr	r1, [r7, #4]
 8008c1c:	4613      	mov	r3, r2
 8008c1e:	011b      	lsls	r3, r3, #4
 8008c20:	1a9b      	subs	r3, r3, r2
 8008c22:	009b      	lsls	r3, r3, #2
 8008c24:	440b      	add	r3, r1
 8008c26:	334c      	adds	r3, #76	@ 0x4c
 8008c28:	2204      	movs	r2, #4
 8008c2a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008c2c:	e229      	b.n	8009082 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008c2e:	78fa      	ldrb	r2, [r7, #3]
 8008c30:	6879      	ldr	r1, [r7, #4]
 8008c32:	4613      	mov	r3, r2
 8008c34:	011b      	lsls	r3, r3, #4
 8008c36:	1a9b      	subs	r3, r3, r2
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	440b      	add	r3, r1
 8008c3c:	334c      	adds	r3, #76	@ 0x4c
 8008c3e:	2202      	movs	r2, #2
 8008c40:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008c42:	78fa      	ldrb	r2, [r7, #3]
 8008c44:	6879      	ldr	r1, [r7, #4]
 8008c46:	4613      	mov	r3, r2
 8008c48:	011b      	lsls	r3, r3, #4
 8008c4a:	1a9b      	subs	r3, r3, r2
 8008c4c:	009b      	lsls	r3, r3, #2
 8008c4e:	440b      	add	r3, r1
 8008c50:	3326      	adds	r3, #38	@ 0x26
 8008c52:	781b      	ldrb	r3, [r3, #0]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d00b      	beq.n	8008c70 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008c58:	78fa      	ldrb	r2, [r7, #3]
 8008c5a:	6879      	ldr	r1, [r7, #4]
 8008c5c:	4613      	mov	r3, r2
 8008c5e:	011b      	lsls	r3, r3, #4
 8008c60:	1a9b      	subs	r3, r3, r2
 8008c62:	009b      	lsls	r3, r3, #2
 8008c64:	440b      	add	r3, r1
 8008c66:	3326      	adds	r3, #38	@ 0x26
 8008c68:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008c6a:	2b02      	cmp	r3, #2
 8008c6c:	f040 8209 	bne.w	8009082 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008c70:	78fb      	ldrb	r3, [r7, #3]
 8008c72:	015a      	lsls	r2, r3, #5
 8008c74:	693b      	ldr	r3, [r7, #16]
 8008c76:	4413      	add	r3, r2
 8008c78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c86:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c8e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008c90:	78fb      	ldrb	r3, [r7, #3]
 8008c92:	015a      	lsls	r2, r3, #5
 8008c94:	693b      	ldr	r3, [r7, #16]
 8008c96:	4413      	add	r3, r2
 8008c98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c9c:	461a      	mov	r2, r3
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008ca2:	e1ee      	b.n	8009082 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8008ca4:	78fa      	ldrb	r2, [r7, #3]
 8008ca6:	6879      	ldr	r1, [r7, #4]
 8008ca8:	4613      	mov	r3, r2
 8008caa:	011b      	lsls	r3, r3, #4
 8008cac:	1a9b      	subs	r3, r3, r2
 8008cae:	009b      	lsls	r3, r3, #2
 8008cb0:	440b      	add	r3, r1
 8008cb2:	334d      	adds	r3, #77	@ 0x4d
 8008cb4:	781b      	ldrb	r3, [r3, #0]
 8008cb6:	2b05      	cmp	r3, #5
 8008cb8:	f040 80c8 	bne.w	8008e4c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008cbc:	78fa      	ldrb	r2, [r7, #3]
 8008cbe:	6879      	ldr	r1, [r7, #4]
 8008cc0:	4613      	mov	r3, r2
 8008cc2:	011b      	lsls	r3, r3, #4
 8008cc4:	1a9b      	subs	r3, r3, r2
 8008cc6:	009b      	lsls	r3, r3, #2
 8008cc8:	440b      	add	r3, r1
 8008cca:	334d      	adds	r3, #77	@ 0x4d
 8008ccc:	2202      	movs	r2, #2
 8008cce:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008cd0:	78fa      	ldrb	r2, [r7, #3]
 8008cd2:	6879      	ldr	r1, [r7, #4]
 8008cd4:	4613      	mov	r3, r2
 8008cd6:	011b      	lsls	r3, r3, #4
 8008cd8:	1a9b      	subs	r3, r3, r2
 8008cda:	009b      	lsls	r3, r3, #2
 8008cdc:	440b      	add	r3, r1
 8008cde:	331b      	adds	r3, #27
 8008ce0:	781b      	ldrb	r3, [r3, #0]
 8008ce2:	2b01      	cmp	r3, #1
 8008ce4:	f040 81ce 	bne.w	8009084 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008ce8:	78fa      	ldrb	r2, [r7, #3]
 8008cea:	6879      	ldr	r1, [r7, #4]
 8008cec:	4613      	mov	r3, r2
 8008cee:	011b      	lsls	r3, r3, #4
 8008cf0:	1a9b      	subs	r3, r3, r2
 8008cf2:	009b      	lsls	r3, r3, #2
 8008cf4:	440b      	add	r3, r1
 8008cf6:	3326      	adds	r3, #38	@ 0x26
 8008cf8:	781b      	ldrb	r3, [r3, #0]
 8008cfa:	2b03      	cmp	r3, #3
 8008cfc:	d16b      	bne.n	8008dd6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8008cfe:	78fa      	ldrb	r2, [r7, #3]
 8008d00:	6879      	ldr	r1, [r7, #4]
 8008d02:	4613      	mov	r3, r2
 8008d04:	011b      	lsls	r3, r3, #4
 8008d06:	1a9b      	subs	r3, r3, r2
 8008d08:	009b      	lsls	r3, r3, #2
 8008d0a:	440b      	add	r3, r1
 8008d0c:	3348      	adds	r3, #72	@ 0x48
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	1c59      	adds	r1, r3, #1
 8008d12:	6878      	ldr	r0, [r7, #4]
 8008d14:	4613      	mov	r3, r2
 8008d16:	011b      	lsls	r3, r3, #4
 8008d18:	1a9b      	subs	r3, r3, r2
 8008d1a:	009b      	lsls	r3, r3, #2
 8008d1c:	4403      	add	r3, r0
 8008d1e:	3348      	adds	r3, #72	@ 0x48
 8008d20:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8008d22:	78fa      	ldrb	r2, [r7, #3]
 8008d24:	6879      	ldr	r1, [r7, #4]
 8008d26:	4613      	mov	r3, r2
 8008d28:	011b      	lsls	r3, r3, #4
 8008d2a:	1a9b      	subs	r3, r3, r2
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	440b      	add	r3, r1
 8008d30:	3348      	adds	r3, #72	@ 0x48
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2b02      	cmp	r3, #2
 8008d36:	d943      	bls.n	8008dc0 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8008d38:	78fa      	ldrb	r2, [r7, #3]
 8008d3a:	6879      	ldr	r1, [r7, #4]
 8008d3c:	4613      	mov	r3, r2
 8008d3e:	011b      	lsls	r3, r3, #4
 8008d40:	1a9b      	subs	r3, r3, r2
 8008d42:	009b      	lsls	r3, r3, #2
 8008d44:	440b      	add	r3, r1
 8008d46:	3348      	adds	r3, #72	@ 0x48
 8008d48:	2200      	movs	r2, #0
 8008d4a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8008d4c:	78fa      	ldrb	r2, [r7, #3]
 8008d4e:	6879      	ldr	r1, [r7, #4]
 8008d50:	4613      	mov	r3, r2
 8008d52:	011b      	lsls	r3, r3, #4
 8008d54:	1a9b      	subs	r3, r3, r2
 8008d56:	009b      	lsls	r3, r3, #2
 8008d58:	440b      	add	r3, r1
 8008d5a:	331b      	adds	r3, #27
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8008d60:	78fa      	ldrb	r2, [r7, #3]
 8008d62:	6879      	ldr	r1, [r7, #4]
 8008d64:	4613      	mov	r3, r2
 8008d66:	011b      	lsls	r3, r3, #4
 8008d68:	1a9b      	subs	r3, r3, r2
 8008d6a:	009b      	lsls	r3, r3, #2
 8008d6c:	440b      	add	r3, r1
 8008d6e:	3344      	adds	r3, #68	@ 0x44
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	2b02      	cmp	r3, #2
 8008d74:	d809      	bhi.n	8008d8a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8008d76:	78fa      	ldrb	r2, [r7, #3]
 8008d78:	6879      	ldr	r1, [r7, #4]
 8008d7a:	4613      	mov	r3, r2
 8008d7c:	011b      	lsls	r3, r3, #4
 8008d7e:	1a9b      	subs	r3, r3, r2
 8008d80:	009b      	lsls	r3, r3, #2
 8008d82:	440b      	add	r3, r1
 8008d84:	331c      	adds	r3, #28
 8008d86:	2201      	movs	r2, #1
 8008d88:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008d8a:	78fb      	ldrb	r3, [r7, #3]
 8008d8c:	015a      	lsls	r2, r3, #5
 8008d8e:	693b      	ldr	r3, [r7, #16]
 8008d90:	4413      	add	r3, r2
 8008d92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	78fa      	ldrb	r2, [r7, #3]
 8008d9a:	0151      	lsls	r1, r2, #5
 8008d9c:	693a      	ldr	r2, [r7, #16]
 8008d9e:	440a      	add	r2, r1
 8008da0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008da4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008da8:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8008daa:	78fa      	ldrb	r2, [r7, #3]
 8008dac:	6879      	ldr	r1, [r7, #4]
 8008dae:	4613      	mov	r3, r2
 8008db0:	011b      	lsls	r3, r3, #4
 8008db2:	1a9b      	subs	r3, r3, r2
 8008db4:	009b      	lsls	r3, r3, #2
 8008db6:	440b      	add	r3, r1
 8008db8:	334c      	adds	r3, #76	@ 0x4c
 8008dba:	2204      	movs	r2, #4
 8008dbc:	701a      	strb	r2, [r3, #0]
 8008dbe:	e014      	b.n	8008dea <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008dc0:	78fa      	ldrb	r2, [r7, #3]
 8008dc2:	6879      	ldr	r1, [r7, #4]
 8008dc4:	4613      	mov	r3, r2
 8008dc6:	011b      	lsls	r3, r3, #4
 8008dc8:	1a9b      	subs	r3, r3, r2
 8008dca:	009b      	lsls	r3, r3, #2
 8008dcc:	440b      	add	r3, r1
 8008dce:	334c      	adds	r3, #76	@ 0x4c
 8008dd0:	2202      	movs	r2, #2
 8008dd2:	701a      	strb	r2, [r3, #0]
 8008dd4:	e009      	b.n	8008dea <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008dd6:	78fa      	ldrb	r2, [r7, #3]
 8008dd8:	6879      	ldr	r1, [r7, #4]
 8008dda:	4613      	mov	r3, r2
 8008ddc:	011b      	lsls	r3, r3, #4
 8008dde:	1a9b      	subs	r3, r3, r2
 8008de0:	009b      	lsls	r3, r3, #2
 8008de2:	440b      	add	r3, r1
 8008de4:	334c      	adds	r3, #76	@ 0x4c
 8008de6:	2202      	movs	r2, #2
 8008de8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008dea:	78fa      	ldrb	r2, [r7, #3]
 8008dec:	6879      	ldr	r1, [r7, #4]
 8008dee:	4613      	mov	r3, r2
 8008df0:	011b      	lsls	r3, r3, #4
 8008df2:	1a9b      	subs	r3, r3, r2
 8008df4:	009b      	lsls	r3, r3, #2
 8008df6:	440b      	add	r3, r1
 8008df8:	3326      	adds	r3, #38	@ 0x26
 8008dfa:	781b      	ldrb	r3, [r3, #0]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d00b      	beq.n	8008e18 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008e00:	78fa      	ldrb	r2, [r7, #3]
 8008e02:	6879      	ldr	r1, [r7, #4]
 8008e04:	4613      	mov	r3, r2
 8008e06:	011b      	lsls	r3, r3, #4
 8008e08:	1a9b      	subs	r3, r3, r2
 8008e0a:	009b      	lsls	r3, r3, #2
 8008e0c:	440b      	add	r3, r1
 8008e0e:	3326      	adds	r3, #38	@ 0x26
 8008e10:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008e12:	2b02      	cmp	r3, #2
 8008e14:	f040 8136 	bne.w	8009084 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008e18:	78fb      	ldrb	r3, [r7, #3]
 8008e1a:	015a      	lsls	r2, r3, #5
 8008e1c:	693b      	ldr	r3, [r7, #16]
 8008e1e:	4413      	add	r3, r2
 8008e20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008e2e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008e36:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008e38:	78fb      	ldrb	r3, [r7, #3]
 8008e3a:	015a      	lsls	r2, r3, #5
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	4413      	add	r3, r2
 8008e40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e44:	461a      	mov	r2, r3
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	6013      	str	r3, [r2, #0]
 8008e4a:	e11b      	b.n	8009084 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8008e4c:	78fa      	ldrb	r2, [r7, #3]
 8008e4e:	6879      	ldr	r1, [r7, #4]
 8008e50:	4613      	mov	r3, r2
 8008e52:	011b      	lsls	r3, r3, #4
 8008e54:	1a9b      	subs	r3, r3, r2
 8008e56:	009b      	lsls	r3, r3, #2
 8008e58:	440b      	add	r3, r1
 8008e5a:	334d      	adds	r3, #77	@ 0x4d
 8008e5c:	781b      	ldrb	r3, [r3, #0]
 8008e5e:	2b03      	cmp	r3, #3
 8008e60:	f040 8081 	bne.w	8008f66 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008e64:	78fa      	ldrb	r2, [r7, #3]
 8008e66:	6879      	ldr	r1, [r7, #4]
 8008e68:	4613      	mov	r3, r2
 8008e6a:	011b      	lsls	r3, r3, #4
 8008e6c:	1a9b      	subs	r3, r3, r2
 8008e6e:	009b      	lsls	r3, r3, #2
 8008e70:	440b      	add	r3, r1
 8008e72:	334d      	adds	r3, #77	@ 0x4d
 8008e74:	2202      	movs	r2, #2
 8008e76:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008e78:	78fa      	ldrb	r2, [r7, #3]
 8008e7a:	6879      	ldr	r1, [r7, #4]
 8008e7c:	4613      	mov	r3, r2
 8008e7e:	011b      	lsls	r3, r3, #4
 8008e80:	1a9b      	subs	r3, r3, r2
 8008e82:	009b      	lsls	r3, r3, #2
 8008e84:	440b      	add	r3, r1
 8008e86:	331b      	adds	r3, #27
 8008e88:	781b      	ldrb	r3, [r3, #0]
 8008e8a:	2b01      	cmp	r3, #1
 8008e8c:	f040 80fa 	bne.w	8009084 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008e90:	78fa      	ldrb	r2, [r7, #3]
 8008e92:	6879      	ldr	r1, [r7, #4]
 8008e94:	4613      	mov	r3, r2
 8008e96:	011b      	lsls	r3, r3, #4
 8008e98:	1a9b      	subs	r3, r3, r2
 8008e9a:	009b      	lsls	r3, r3, #2
 8008e9c:	440b      	add	r3, r1
 8008e9e:	334c      	adds	r3, #76	@ 0x4c
 8008ea0:	2202      	movs	r2, #2
 8008ea2:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008ea4:	78fb      	ldrb	r3, [r7, #3]
 8008ea6:	015a      	lsls	r2, r3, #5
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	4413      	add	r3, r2
 8008eac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	78fa      	ldrb	r2, [r7, #3]
 8008eb4:	0151      	lsls	r1, r2, #5
 8008eb6:	693a      	ldr	r2, [r7, #16]
 8008eb8:	440a      	add	r2, r1
 8008eba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ebe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ec2:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008ec4:	78fb      	ldrb	r3, [r7, #3]
 8008ec6:	015a      	lsls	r2, r3, #5
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	4413      	add	r3, r2
 8008ecc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ed0:	68db      	ldr	r3, [r3, #12]
 8008ed2:	78fa      	ldrb	r2, [r7, #3]
 8008ed4:	0151      	lsls	r1, r2, #5
 8008ed6:	693a      	ldr	r2, [r7, #16]
 8008ed8:	440a      	add	r2, r1
 8008eda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ede:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008ee2:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8008ee4:	78fb      	ldrb	r3, [r7, #3]
 8008ee6:	015a      	lsls	r2, r3, #5
 8008ee8:	693b      	ldr	r3, [r7, #16]
 8008eea:	4413      	add	r3, r2
 8008eec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ef0:	68db      	ldr	r3, [r3, #12]
 8008ef2:	78fa      	ldrb	r2, [r7, #3]
 8008ef4:	0151      	lsls	r1, r2, #5
 8008ef6:	693a      	ldr	r2, [r7, #16]
 8008ef8:	440a      	add	r2, r1
 8008efa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008efe:	f023 0320 	bic.w	r3, r3, #32
 8008f02:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008f04:	78fa      	ldrb	r2, [r7, #3]
 8008f06:	6879      	ldr	r1, [r7, #4]
 8008f08:	4613      	mov	r3, r2
 8008f0a:	011b      	lsls	r3, r3, #4
 8008f0c:	1a9b      	subs	r3, r3, r2
 8008f0e:	009b      	lsls	r3, r3, #2
 8008f10:	440b      	add	r3, r1
 8008f12:	3326      	adds	r3, #38	@ 0x26
 8008f14:	781b      	ldrb	r3, [r3, #0]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d00b      	beq.n	8008f32 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008f1a:	78fa      	ldrb	r2, [r7, #3]
 8008f1c:	6879      	ldr	r1, [r7, #4]
 8008f1e:	4613      	mov	r3, r2
 8008f20:	011b      	lsls	r3, r3, #4
 8008f22:	1a9b      	subs	r3, r3, r2
 8008f24:	009b      	lsls	r3, r3, #2
 8008f26:	440b      	add	r3, r1
 8008f28:	3326      	adds	r3, #38	@ 0x26
 8008f2a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008f2c:	2b02      	cmp	r3, #2
 8008f2e:	f040 80a9 	bne.w	8009084 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008f32:	78fb      	ldrb	r3, [r7, #3]
 8008f34:	015a      	lsls	r2, r3, #5
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	4413      	add	r3, r2
 8008f3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008f48:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008f50:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008f52:	78fb      	ldrb	r3, [r7, #3]
 8008f54:	015a      	lsls	r2, r3, #5
 8008f56:	693b      	ldr	r3, [r7, #16]
 8008f58:	4413      	add	r3, r2
 8008f5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f5e:	461a      	mov	r2, r3
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	6013      	str	r3, [r2, #0]
 8008f64:	e08e      	b.n	8009084 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8008f66:	78fa      	ldrb	r2, [r7, #3]
 8008f68:	6879      	ldr	r1, [r7, #4]
 8008f6a:	4613      	mov	r3, r2
 8008f6c:	011b      	lsls	r3, r3, #4
 8008f6e:	1a9b      	subs	r3, r3, r2
 8008f70:	009b      	lsls	r3, r3, #2
 8008f72:	440b      	add	r3, r1
 8008f74:	334d      	adds	r3, #77	@ 0x4d
 8008f76:	781b      	ldrb	r3, [r3, #0]
 8008f78:	2b04      	cmp	r3, #4
 8008f7a:	d143      	bne.n	8009004 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008f7c:	78fa      	ldrb	r2, [r7, #3]
 8008f7e:	6879      	ldr	r1, [r7, #4]
 8008f80:	4613      	mov	r3, r2
 8008f82:	011b      	lsls	r3, r3, #4
 8008f84:	1a9b      	subs	r3, r3, r2
 8008f86:	009b      	lsls	r3, r3, #2
 8008f88:	440b      	add	r3, r1
 8008f8a:	334d      	adds	r3, #77	@ 0x4d
 8008f8c:	2202      	movs	r2, #2
 8008f8e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008f90:	78fa      	ldrb	r2, [r7, #3]
 8008f92:	6879      	ldr	r1, [r7, #4]
 8008f94:	4613      	mov	r3, r2
 8008f96:	011b      	lsls	r3, r3, #4
 8008f98:	1a9b      	subs	r3, r3, r2
 8008f9a:	009b      	lsls	r3, r3, #2
 8008f9c:	440b      	add	r3, r1
 8008f9e:	334c      	adds	r3, #76	@ 0x4c
 8008fa0:	2202      	movs	r2, #2
 8008fa2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008fa4:	78fa      	ldrb	r2, [r7, #3]
 8008fa6:	6879      	ldr	r1, [r7, #4]
 8008fa8:	4613      	mov	r3, r2
 8008faa:	011b      	lsls	r3, r3, #4
 8008fac:	1a9b      	subs	r3, r3, r2
 8008fae:	009b      	lsls	r3, r3, #2
 8008fb0:	440b      	add	r3, r1
 8008fb2:	3326      	adds	r3, #38	@ 0x26
 8008fb4:	781b      	ldrb	r3, [r3, #0]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d00a      	beq.n	8008fd0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008fba:	78fa      	ldrb	r2, [r7, #3]
 8008fbc:	6879      	ldr	r1, [r7, #4]
 8008fbe:	4613      	mov	r3, r2
 8008fc0:	011b      	lsls	r3, r3, #4
 8008fc2:	1a9b      	subs	r3, r3, r2
 8008fc4:	009b      	lsls	r3, r3, #2
 8008fc6:	440b      	add	r3, r1
 8008fc8:	3326      	adds	r3, #38	@ 0x26
 8008fca:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008fcc:	2b02      	cmp	r3, #2
 8008fce:	d159      	bne.n	8009084 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8008fd0:	78fb      	ldrb	r3, [r7, #3]
 8008fd2:	015a      	lsls	r2, r3, #5
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	4413      	add	r3, r2
 8008fd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008fe6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008fee:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8008ff0:	78fb      	ldrb	r3, [r7, #3]
 8008ff2:	015a      	lsls	r2, r3, #5
 8008ff4:	693b      	ldr	r3, [r7, #16]
 8008ff6:	4413      	add	r3, r2
 8008ff8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ffc:	461a      	mov	r2, r3
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	6013      	str	r3, [r2, #0]
 8009002:	e03f      	b.n	8009084 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8009004:	78fa      	ldrb	r2, [r7, #3]
 8009006:	6879      	ldr	r1, [r7, #4]
 8009008:	4613      	mov	r3, r2
 800900a:	011b      	lsls	r3, r3, #4
 800900c:	1a9b      	subs	r3, r3, r2
 800900e:	009b      	lsls	r3, r3, #2
 8009010:	440b      	add	r3, r1
 8009012:	334d      	adds	r3, #77	@ 0x4d
 8009014:	781b      	ldrb	r3, [r3, #0]
 8009016:	2b08      	cmp	r3, #8
 8009018:	d126      	bne.n	8009068 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800901a:	78fa      	ldrb	r2, [r7, #3]
 800901c:	6879      	ldr	r1, [r7, #4]
 800901e:	4613      	mov	r3, r2
 8009020:	011b      	lsls	r3, r3, #4
 8009022:	1a9b      	subs	r3, r3, r2
 8009024:	009b      	lsls	r3, r3, #2
 8009026:	440b      	add	r3, r1
 8009028:	334d      	adds	r3, #77	@ 0x4d
 800902a:	2202      	movs	r2, #2
 800902c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800902e:	78fa      	ldrb	r2, [r7, #3]
 8009030:	6879      	ldr	r1, [r7, #4]
 8009032:	4613      	mov	r3, r2
 8009034:	011b      	lsls	r3, r3, #4
 8009036:	1a9b      	subs	r3, r3, r2
 8009038:	009b      	lsls	r3, r3, #2
 800903a:	440b      	add	r3, r1
 800903c:	3344      	adds	r3, #68	@ 0x44
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	1c59      	adds	r1, r3, #1
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	4613      	mov	r3, r2
 8009046:	011b      	lsls	r3, r3, #4
 8009048:	1a9b      	subs	r3, r3, r2
 800904a:	009b      	lsls	r3, r3, #2
 800904c:	4403      	add	r3, r0
 800904e:	3344      	adds	r3, #68	@ 0x44
 8009050:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8009052:	78fa      	ldrb	r2, [r7, #3]
 8009054:	6879      	ldr	r1, [r7, #4]
 8009056:	4613      	mov	r3, r2
 8009058:	011b      	lsls	r3, r3, #4
 800905a:	1a9b      	subs	r3, r3, r2
 800905c:	009b      	lsls	r3, r3, #2
 800905e:	440b      	add	r3, r1
 8009060:	334c      	adds	r3, #76	@ 0x4c
 8009062:	2204      	movs	r2, #4
 8009064:	701a      	strb	r2, [r3, #0]
 8009066:	e00d      	b.n	8009084 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8009068:	78fa      	ldrb	r2, [r7, #3]
 800906a:	6879      	ldr	r1, [r7, #4]
 800906c:	4613      	mov	r3, r2
 800906e:	011b      	lsls	r3, r3, #4
 8009070:	1a9b      	subs	r3, r3, r2
 8009072:	009b      	lsls	r3, r3, #2
 8009074:	440b      	add	r3, r1
 8009076:	334d      	adds	r3, #77	@ 0x4d
 8009078:	781b      	ldrb	r3, [r3, #0]
 800907a:	2b02      	cmp	r3, #2
 800907c:	f000 8100 	beq.w	8009280 <HCD_HC_IN_IRQHandler+0xcca>
 8009080:	e000      	b.n	8009084 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009082:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009084:	78fa      	ldrb	r2, [r7, #3]
 8009086:	6879      	ldr	r1, [r7, #4]
 8009088:	4613      	mov	r3, r2
 800908a:	011b      	lsls	r3, r3, #4
 800908c:	1a9b      	subs	r3, r3, r2
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	440b      	add	r3, r1
 8009092:	334c      	adds	r3, #76	@ 0x4c
 8009094:	781a      	ldrb	r2, [r3, #0]
 8009096:	78fb      	ldrb	r3, [r7, #3]
 8009098:	4619      	mov	r1, r3
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	f7fb f9dc 	bl	8004458 <HAL_HCD_HC_NotifyURBChange_Callback>
 80090a0:	e0ef      	b.n	8009282 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	78fa      	ldrb	r2, [r7, #3]
 80090a8:	4611      	mov	r1, r2
 80090aa:	4618      	mov	r0, r3
 80090ac:	f00b fdd7 	bl	8014c5e <USB_ReadChInterrupts>
 80090b0:	4603      	mov	r3, r0
 80090b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090b6:	2b40      	cmp	r3, #64	@ 0x40
 80090b8:	d12f      	bne.n	800911a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80090ba:	78fb      	ldrb	r3, [r7, #3]
 80090bc:	015a      	lsls	r2, r3, #5
 80090be:	693b      	ldr	r3, [r7, #16]
 80090c0:	4413      	add	r3, r2
 80090c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090c6:	461a      	mov	r2, r3
 80090c8:	2340      	movs	r3, #64	@ 0x40
 80090ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80090cc:	78fa      	ldrb	r2, [r7, #3]
 80090ce:	6879      	ldr	r1, [r7, #4]
 80090d0:	4613      	mov	r3, r2
 80090d2:	011b      	lsls	r3, r3, #4
 80090d4:	1a9b      	subs	r3, r3, r2
 80090d6:	009b      	lsls	r3, r3, #2
 80090d8:	440b      	add	r3, r1
 80090da:	334d      	adds	r3, #77	@ 0x4d
 80090dc:	2205      	movs	r2, #5
 80090de:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80090e0:	78fa      	ldrb	r2, [r7, #3]
 80090e2:	6879      	ldr	r1, [r7, #4]
 80090e4:	4613      	mov	r3, r2
 80090e6:	011b      	lsls	r3, r3, #4
 80090e8:	1a9b      	subs	r3, r3, r2
 80090ea:	009b      	lsls	r3, r3, #2
 80090ec:	440b      	add	r3, r1
 80090ee:	331a      	adds	r3, #26
 80090f0:	781b      	ldrb	r3, [r3, #0]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d109      	bne.n	800910a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80090f6:	78fa      	ldrb	r2, [r7, #3]
 80090f8:	6879      	ldr	r1, [r7, #4]
 80090fa:	4613      	mov	r3, r2
 80090fc:	011b      	lsls	r3, r3, #4
 80090fe:	1a9b      	subs	r3, r3, r2
 8009100:	009b      	lsls	r3, r3, #2
 8009102:	440b      	add	r3, r1
 8009104:	3344      	adds	r3, #68	@ 0x44
 8009106:	2200      	movs	r2, #0
 8009108:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	78fa      	ldrb	r2, [r7, #3]
 8009110:	4611      	mov	r1, r2
 8009112:	4618      	mov	r0, r3
 8009114:	f00c fc1d 	bl	8015952 <USB_HC_Halt>
 8009118:	e0b3      	b.n	8009282 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	78fa      	ldrb	r2, [r7, #3]
 8009120:	4611      	mov	r1, r2
 8009122:	4618      	mov	r0, r3
 8009124:	f00b fd9b 	bl	8014c5e <USB_ReadChInterrupts>
 8009128:	4603      	mov	r3, r0
 800912a:	f003 0310 	and.w	r3, r3, #16
 800912e:	2b10      	cmp	r3, #16
 8009130:	f040 80a7 	bne.w	8009282 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8009134:	78fa      	ldrb	r2, [r7, #3]
 8009136:	6879      	ldr	r1, [r7, #4]
 8009138:	4613      	mov	r3, r2
 800913a:	011b      	lsls	r3, r3, #4
 800913c:	1a9b      	subs	r3, r3, r2
 800913e:	009b      	lsls	r3, r3, #2
 8009140:	440b      	add	r3, r1
 8009142:	3326      	adds	r3, #38	@ 0x26
 8009144:	781b      	ldrb	r3, [r3, #0]
 8009146:	2b03      	cmp	r3, #3
 8009148:	d11b      	bne.n	8009182 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800914a:	78fa      	ldrb	r2, [r7, #3]
 800914c:	6879      	ldr	r1, [r7, #4]
 800914e:	4613      	mov	r3, r2
 8009150:	011b      	lsls	r3, r3, #4
 8009152:	1a9b      	subs	r3, r3, r2
 8009154:	009b      	lsls	r3, r3, #2
 8009156:	440b      	add	r3, r1
 8009158:	3344      	adds	r3, #68	@ 0x44
 800915a:	2200      	movs	r2, #0
 800915c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800915e:	78fa      	ldrb	r2, [r7, #3]
 8009160:	6879      	ldr	r1, [r7, #4]
 8009162:	4613      	mov	r3, r2
 8009164:	011b      	lsls	r3, r3, #4
 8009166:	1a9b      	subs	r3, r3, r2
 8009168:	009b      	lsls	r3, r3, #2
 800916a:	440b      	add	r3, r1
 800916c:	334d      	adds	r3, #77	@ 0x4d
 800916e:	2204      	movs	r2, #4
 8009170:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	78fa      	ldrb	r2, [r7, #3]
 8009178:	4611      	mov	r1, r2
 800917a:	4618      	mov	r0, r3
 800917c:	f00c fbe9 	bl	8015952 <USB_HC_Halt>
 8009180:	e03f      	b.n	8009202 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8009182:	78fa      	ldrb	r2, [r7, #3]
 8009184:	6879      	ldr	r1, [r7, #4]
 8009186:	4613      	mov	r3, r2
 8009188:	011b      	lsls	r3, r3, #4
 800918a:	1a9b      	subs	r3, r3, r2
 800918c:	009b      	lsls	r3, r3, #2
 800918e:	440b      	add	r3, r1
 8009190:	3326      	adds	r3, #38	@ 0x26
 8009192:	781b      	ldrb	r3, [r3, #0]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d00a      	beq.n	80091ae <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8009198:	78fa      	ldrb	r2, [r7, #3]
 800919a:	6879      	ldr	r1, [r7, #4]
 800919c:	4613      	mov	r3, r2
 800919e:	011b      	lsls	r3, r3, #4
 80091a0:	1a9b      	subs	r3, r3, r2
 80091a2:	009b      	lsls	r3, r3, #2
 80091a4:	440b      	add	r3, r1
 80091a6:	3326      	adds	r3, #38	@ 0x26
 80091a8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80091aa:	2b02      	cmp	r3, #2
 80091ac:	d129      	bne.n	8009202 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80091ae:	78fa      	ldrb	r2, [r7, #3]
 80091b0:	6879      	ldr	r1, [r7, #4]
 80091b2:	4613      	mov	r3, r2
 80091b4:	011b      	lsls	r3, r3, #4
 80091b6:	1a9b      	subs	r3, r3, r2
 80091b8:	009b      	lsls	r3, r3, #2
 80091ba:	440b      	add	r3, r1
 80091bc:	3344      	adds	r3, #68	@ 0x44
 80091be:	2200      	movs	r2, #0
 80091c0:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	799b      	ldrb	r3, [r3, #6]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d00a      	beq.n	80091e0 <HCD_HC_IN_IRQHandler+0xc2a>
 80091ca:	78fa      	ldrb	r2, [r7, #3]
 80091cc:	6879      	ldr	r1, [r7, #4]
 80091ce:	4613      	mov	r3, r2
 80091d0:	011b      	lsls	r3, r3, #4
 80091d2:	1a9b      	subs	r3, r3, r2
 80091d4:	009b      	lsls	r3, r3, #2
 80091d6:	440b      	add	r3, r1
 80091d8:	331b      	adds	r3, #27
 80091da:	781b      	ldrb	r3, [r3, #0]
 80091dc:	2b01      	cmp	r3, #1
 80091de:	d110      	bne.n	8009202 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80091e0:	78fa      	ldrb	r2, [r7, #3]
 80091e2:	6879      	ldr	r1, [r7, #4]
 80091e4:	4613      	mov	r3, r2
 80091e6:	011b      	lsls	r3, r3, #4
 80091e8:	1a9b      	subs	r3, r3, r2
 80091ea:	009b      	lsls	r3, r3, #2
 80091ec:	440b      	add	r3, r1
 80091ee:	334d      	adds	r3, #77	@ 0x4d
 80091f0:	2204      	movs	r2, #4
 80091f2:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	78fa      	ldrb	r2, [r7, #3]
 80091fa:	4611      	mov	r1, r2
 80091fc:	4618      	mov	r0, r3
 80091fe:	f00c fba8 	bl	8015952 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8009202:	78fa      	ldrb	r2, [r7, #3]
 8009204:	6879      	ldr	r1, [r7, #4]
 8009206:	4613      	mov	r3, r2
 8009208:	011b      	lsls	r3, r3, #4
 800920a:	1a9b      	subs	r3, r3, r2
 800920c:	009b      	lsls	r3, r3, #2
 800920e:	440b      	add	r3, r1
 8009210:	331b      	adds	r3, #27
 8009212:	781b      	ldrb	r3, [r3, #0]
 8009214:	2b01      	cmp	r3, #1
 8009216:	d129      	bne.n	800926c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8009218:	78fa      	ldrb	r2, [r7, #3]
 800921a:	6879      	ldr	r1, [r7, #4]
 800921c:	4613      	mov	r3, r2
 800921e:	011b      	lsls	r3, r3, #4
 8009220:	1a9b      	subs	r3, r3, r2
 8009222:	009b      	lsls	r3, r3, #2
 8009224:	440b      	add	r3, r1
 8009226:	331b      	adds	r3, #27
 8009228:	2200      	movs	r2, #0
 800922a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800922c:	78fb      	ldrb	r3, [r7, #3]
 800922e:	015a      	lsls	r2, r3, #5
 8009230:	693b      	ldr	r3, [r7, #16]
 8009232:	4413      	add	r3, r2
 8009234:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	78fa      	ldrb	r2, [r7, #3]
 800923c:	0151      	lsls	r1, r2, #5
 800923e:	693a      	ldr	r2, [r7, #16]
 8009240:	440a      	add	r2, r1
 8009242:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009246:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800924a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 800924c:	78fb      	ldrb	r3, [r7, #3]
 800924e:	015a      	lsls	r2, r3, #5
 8009250:	693b      	ldr	r3, [r7, #16]
 8009252:	4413      	add	r3, r2
 8009254:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009258:	68db      	ldr	r3, [r3, #12]
 800925a:	78fa      	ldrb	r2, [r7, #3]
 800925c:	0151      	lsls	r1, r2, #5
 800925e:	693a      	ldr	r2, [r7, #16]
 8009260:	440a      	add	r2, r1
 8009262:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009266:	f043 0320 	orr.w	r3, r3, #32
 800926a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800926c:	78fb      	ldrb	r3, [r7, #3]
 800926e:	015a      	lsls	r2, r3, #5
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	4413      	add	r3, r2
 8009274:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009278:	461a      	mov	r2, r3
 800927a:	2310      	movs	r3, #16
 800927c:	6093      	str	r3, [r2, #8]
 800927e:	e000      	b.n	8009282 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8009280:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8009282:	3718      	adds	r7, #24
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}

08009288 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8009288:	b580      	push	{r7, lr}
 800928a:	b086      	sub	sp, #24
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
 8009290:	460b      	mov	r3, r1
 8009292:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800929a:	697b      	ldr	r3, [r7, #20]
 800929c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	78fa      	ldrb	r2, [r7, #3]
 80092a4:	4611      	mov	r1, r2
 80092a6:	4618      	mov	r0, r3
 80092a8:	f00b fcd9 	bl	8014c5e <USB_ReadChInterrupts>
 80092ac:	4603      	mov	r3, r0
 80092ae:	f003 0304 	and.w	r3, r3, #4
 80092b2:	2b04      	cmp	r3, #4
 80092b4:	d11b      	bne.n	80092ee <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80092b6:	78fb      	ldrb	r3, [r7, #3]
 80092b8:	015a      	lsls	r2, r3, #5
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	4413      	add	r3, r2
 80092be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092c2:	461a      	mov	r2, r3
 80092c4:	2304      	movs	r3, #4
 80092c6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80092c8:	78fa      	ldrb	r2, [r7, #3]
 80092ca:	6879      	ldr	r1, [r7, #4]
 80092cc:	4613      	mov	r3, r2
 80092ce:	011b      	lsls	r3, r3, #4
 80092d0:	1a9b      	subs	r3, r3, r2
 80092d2:	009b      	lsls	r3, r3, #2
 80092d4:	440b      	add	r3, r1
 80092d6:	334d      	adds	r3, #77	@ 0x4d
 80092d8:	2207      	movs	r2, #7
 80092da:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	78fa      	ldrb	r2, [r7, #3]
 80092e2:	4611      	mov	r1, r2
 80092e4:	4618      	mov	r0, r3
 80092e6:	f00c fb34 	bl	8015952 <USB_HC_Halt>
 80092ea:	f000 bc89 	b.w	8009c00 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	78fa      	ldrb	r2, [r7, #3]
 80092f4:	4611      	mov	r1, r2
 80092f6:	4618      	mov	r0, r3
 80092f8:	f00b fcb1 	bl	8014c5e <USB_ReadChInterrupts>
 80092fc:	4603      	mov	r3, r0
 80092fe:	f003 0320 	and.w	r3, r3, #32
 8009302:	2b20      	cmp	r3, #32
 8009304:	f040 8082 	bne.w	800940c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8009308:	78fb      	ldrb	r3, [r7, #3]
 800930a:	015a      	lsls	r2, r3, #5
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	4413      	add	r3, r2
 8009310:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009314:	461a      	mov	r2, r3
 8009316:	2320      	movs	r3, #32
 8009318:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800931a:	78fa      	ldrb	r2, [r7, #3]
 800931c:	6879      	ldr	r1, [r7, #4]
 800931e:	4613      	mov	r3, r2
 8009320:	011b      	lsls	r3, r3, #4
 8009322:	1a9b      	subs	r3, r3, r2
 8009324:	009b      	lsls	r3, r3, #2
 8009326:	440b      	add	r3, r1
 8009328:	3319      	adds	r3, #25
 800932a:	781b      	ldrb	r3, [r3, #0]
 800932c:	2b01      	cmp	r3, #1
 800932e:	d124      	bne.n	800937a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8009330:	78fa      	ldrb	r2, [r7, #3]
 8009332:	6879      	ldr	r1, [r7, #4]
 8009334:	4613      	mov	r3, r2
 8009336:	011b      	lsls	r3, r3, #4
 8009338:	1a9b      	subs	r3, r3, r2
 800933a:	009b      	lsls	r3, r3, #2
 800933c:	440b      	add	r3, r1
 800933e:	3319      	adds	r3, #25
 8009340:	2200      	movs	r2, #0
 8009342:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009344:	78fa      	ldrb	r2, [r7, #3]
 8009346:	6879      	ldr	r1, [r7, #4]
 8009348:	4613      	mov	r3, r2
 800934a:	011b      	lsls	r3, r3, #4
 800934c:	1a9b      	subs	r3, r3, r2
 800934e:	009b      	lsls	r3, r3, #2
 8009350:	440b      	add	r3, r1
 8009352:	334c      	adds	r3, #76	@ 0x4c
 8009354:	2202      	movs	r2, #2
 8009356:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8009358:	78fa      	ldrb	r2, [r7, #3]
 800935a:	6879      	ldr	r1, [r7, #4]
 800935c:	4613      	mov	r3, r2
 800935e:	011b      	lsls	r3, r3, #4
 8009360:	1a9b      	subs	r3, r3, r2
 8009362:	009b      	lsls	r3, r3, #2
 8009364:	440b      	add	r3, r1
 8009366:	334d      	adds	r3, #77	@ 0x4d
 8009368:	2203      	movs	r2, #3
 800936a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	78fa      	ldrb	r2, [r7, #3]
 8009372:	4611      	mov	r1, r2
 8009374:	4618      	mov	r0, r3
 8009376:	f00c faec 	bl	8015952 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800937a:	78fa      	ldrb	r2, [r7, #3]
 800937c:	6879      	ldr	r1, [r7, #4]
 800937e:	4613      	mov	r3, r2
 8009380:	011b      	lsls	r3, r3, #4
 8009382:	1a9b      	subs	r3, r3, r2
 8009384:	009b      	lsls	r3, r3, #2
 8009386:	440b      	add	r3, r1
 8009388:	331a      	adds	r3, #26
 800938a:	781b      	ldrb	r3, [r3, #0]
 800938c:	2b01      	cmp	r3, #1
 800938e:	f040 8437 	bne.w	8009c00 <HCD_HC_OUT_IRQHandler+0x978>
 8009392:	78fa      	ldrb	r2, [r7, #3]
 8009394:	6879      	ldr	r1, [r7, #4]
 8009396:	4613      	mov	r3, r2
 8009398:	011b      	lsls	r3, r3, #4
 800939a:	1a9b      	subs	r3, r3, r2
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	440b      	add	r3, r1
 80093a0:	331b      	adds	r3, #27
 80093a2:	781b      	ldrb	r3, [r3, #0]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f040 842b 	bne.w	8009c00 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80093aa:	78fa      	ldrb	r2, [r7, #3]
 80093ac:	6879      	ldr	r1, [r7, #4]
 80093ae:	4613      	mov	r3, r2
 80093b0:	011b      	lsls	r3, r3, #4
 80093b2:	1a9b      	subs	r3, r3, r2
 80093b4:	009b      	lsls	r3, r3, #2
 80093b6:	440b      	add	r3, r1
 80093b8:	3326      	adds	r3, #38	@ 0x26
 80093ba:	781b      	ldrb	r3, [r3, #0]
 80093bc:	2b01      	cmp	r3, #1
 80093be:	d009      	beq.n	80093d4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80093c0:	78fa      	ldrb	r2, [r7, #3]
 80093c2:	6879      	ldr	r1, [r7, #4]
 80093c4:	4613      	mov	r3, r2
 80093c6:	011b      	lsls	r3, r3, #4
 80093c8:	1a9b      	subs	r3, r3, r2
 80093ca:	009b      	lsls	r3, r3, #2
 80093cc:	440b      	add	r3, r1
 80093ce:	331b      	adds	r3, #27
 80093d0:	2201      	movs	r2, #1
 80093d2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80093d4:	78fa      	ldrb	r2, [r7, #3]
 80093d6:	6879      	ldr	r1, [r7, #4]
 80093d8:	4613      	mov	r3, r2
 80093da:	011b      	lsls	r3, r3, #4
 80093dc:	1a9b      	subs	r3, r3, r2
 80093de:	009b      	lsls	r3, r3, #2
 80093e0:	440b      	add	r3, r1
 80093e2:	334d      	adds	r3, #77	@ 0x4d
 80093e4:	2203      	movs	r2, #3
 80093e6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	78fa      	ldrb	r2, [r7, #3]
 80093ee:	4611      	mov	r1, r2
 80093f0:	4618      	mov	r0, r3
 80093f2:	f00c faae 	bl	8015952 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80093f6:	78fa      	ldrb	r2, [r7, #3]
 80093f8:	6879      	ldr	r1, [r7, #4]
 80093fa:	4613      	mov	r3, r2
 80093fc:	011b      	lsls	r3, r3, #4
 80093fe:	1a9b      	subs	r3, r3, r2
 8009400:	009b      	lsls	r3, r3, #2
 8009402:	440b      	add	r3, r1
 8009404:	3344      	adds	r3, #68	@ 0x44
 8009406:	2200      	movs	r2, #0
 8009408:	601a      	str	r2, [r3, #0]
 800940a:	e3f9      	b.n	8009c00 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	78fa      	ldrb	r2, [r7, #3]
 8009412:	4611      	mov	r1, r2
 8009414:	4618      	mov	r0, r3
 8009416:	f00b fc22 	bl	8014c5e <USB_ReadChInterrupts>
 800941a:	4603      	mov	r3, r0
 800941c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009420:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009424:	d111      	bne.n	800944a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8009426:	78fb      	ldrb	r3, [r7, #3]
 8009428:	015a      	lsls	r2, r3, #5
 800942a:	693b      	ldr	r3, [r7, #16]
 800942c:	4413      	add	r3, r2
 800942e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009432:	461a      	mov	r2, r3
 8009434:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009438:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	78fa      	ldrb	r2, [r7, #3]
 8009440:	4611      	mov	r1, r2
 8009442:	4618      	mov	r0, r3
 8009444:	f00c fa85 	bl	8015952 <USB_HC_Halt>
 8009448:	e3da      	b.n	8009c00 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	78fa      	ldrb	r2, [r7, #3]
 8009450:	4611      	mov	r1, r2
 8009452:	4618      	mov	r0, r3
 8009454:	f00b fc03 	bl	8014c5e <USB_ReadChInterrupts>
 8009458:	4603      	mov	r3, r0
 800945a:	f003 0301 	and.w	r3, r3, #1
 800945e:	2b01      	cmp	r3, #1
 8009460:	d168      	bne.n	8009534 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8009462:	78fa      	ldrb	r2, [r7, #3]
 8009464:	6879      	ldr	r1, [r7, #4]
 8009466:	4613      	mov	r3, r2
 8009468:	011b      	lsls	r3, r3, #4
 800946a:	1a9b      	subs	r3, r3, r2
 800946c:	009b      	lsls	r3, r3, #2
 800946e:	440b      	add	r3, r1
 8009470:	3344      	adds	r3, #68	@ 0x44
 8009472:	2200      	movs	r2, #0
 8009474:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	78fa      	ldrb	r2, [r7, #3]
 800947c:	4611      	mov	r1, r2
 800947e:	4618      	mov	r0, r3
 8009480:	f00b fbed 	bl	8014c5e <USB_ReadChInterrupts>
 8009484:	4603      	mov	r3, r0
 8009486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800948a:	2b40      	cmp	r3, #64	@ 0x40
 800948c:	d112      	bne.n	80094b4 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800948e:	78fa      	ldrb	r2, [r7, #3]
 8009490:	6879      	ldr	r1, [r7, #4]
 8009492:	4613      	mov	r3, r2
 8009494:	011b      	lsls	r3, r3, #4
 8009496:	1a9b      	subs	r3, r3, r2
 8009498:	009b      	lsls	r3, r3, #2
 800949a:	440b      	add	r3, r1
 800949c:	3319      	adds	r3, #25
 800949e:	2201      	movs	r2, #1
 80094a0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80094a2:	78fb      	ldrb	r3, [r7, #3]
 80094a4:	015a      	lsls	r2, r3, #5
 80094a6:	693b      	ldr	r3, [r7, #16]
 80094a8:	4413      	add	r3, r2
 80094aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094ae:	461a      	mov	r2, r3
 80094b0:	2340      	movs	r3, #64	@ 0x40
 80094b2:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80094b4:	78fa      	ldrb	r2, [r7, #3]
 80094b6:	6879      	ldr	r1, [r7, #4]
 80094b8:	4613      	mov	r3, r2
 80094ba:	011b      	lsls	r3, r3, #4
 80094bc:	1a9b      	subs	r3, r3, r2
 80094be:	009b      	lsls	r3, r3, #2
 80094c0:	440b      	add	r3, r1
 80094c2:	331b      	adds	r3, #27
 80094c4:	781b      	ldrb	r3, [r3, #0]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d019      	beq.n	80094fe <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80094ca:	78fa      	ldrb	r2, [r7, #3]
 80094cc:	6879      	ldr	r1, [r7, #4]
 80094ce:	4613      	mov	r3, r2
 80094d0:	011b      	lsls	r3, r3, #4
 80094d2:	1a9b      	subs	r3, r3, r2
 80094d4:	009b      	lsls	r3, r3, #2
 80094d6:	440b      	add	r3, r1
 80094d8:	331b      	adds	r3, #27
 80094da:	2200      	movs	r2, #0
 80094dc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80094de:	78fb      	ldrb	r3, [r7, #3]
 80094e0:	015a      	lsls	r2, r3, #5
 80094e2:	693b      	ldr	r3, [r7, #16]
 80094e4:	4413      	add	r3, r2
 80094e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	78fa      	ldrb	r2, [r7, #3]
 80094ee:	0151      	lsls	r1, r2, #5
 80094f0:	693a      	ldr	r2, [r7, #16]
 80094f2:	440a      	add	r2, r1
 80094f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80094f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80094fc:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80094fe:	78fb      	ldrb	r3, [r7, #3]
 8009500:	015a      	lsls	r2, r3, #5
 8009502:	693b      	ldr	r3, [r7, #16]
 8009504:	4413      	add	r3, r2
 8009506:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800950a:	461a      	mov	r2, r3
 800950c:	2301      	movs	r3, #1
 800950e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8009510:	78fa      	ldrb	r2, [r7, #3]
 8009512:	6879      	ldr	r1, [r7, #4]
 8009514:	4613      	mov	r3, r2
 8009516:	011b      	lsls	r3, r3, #4
 8009518:	1a9b      	subs	r3, r3, r2
 800951a:	009b      	lsls	r3, r3, #2
 800951c:	440b      	add	r3, r1
 800951e:	334d      	adds	r3, #77	@ 0x4d
 8009520:	2201      	movs	r2, #1
 8009522:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	78fa      	ldrb	r2, [r7, #3]
 800952a:	4611      	mov	r1, r2
 800952c:	4618      	mov	r0, r3
 800952e:	f00c fa10 	bl	8015952 <USB_HC_Halt>
 8009532:	e365      	b.n	8009c00 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	78fa      	ldrb	r2, [r7, #3]
 800953a:	4611      	mov	r1, r2
 800953c:	4618      	mov	r0, r3
 800953e:	f00b fb8e 	bl	8014c5e <USB_ReadChInterrupts>
 8009542:	4603      	mov	r3, r0
 8009544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009548:	2b40      	cmp	r3, #64	@ 0x40
 800954a:	d139      	bne.n	80095c0 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800954c:	78fa      	ldrb	r2, [r7, #3]
 800954e:	6879      	ldr	r1, [r7, #4]
 8009550:	4613      	mov	r3, r2
 8009552:	011b      	lsls	r3, r3, #4
 8009554:	1a9b      	subs	r3, r3, r2
 8009556:	009b      	lsls	r3, r3, #2
 8009558:	440b      	add	r3, r1
 800955a:	334d      	adds	r3, #77	@ 0x4d
 800955c:	2205      	movs	r2, #5
 800955e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8009560:	78fa      	ldrb	r2, [r7, #3]
 8009562:	6879      	ldr	r1, [r7, #4]
 8009564:	4613      	mov	r3, r2
 8009566:	011b      	lsls	r3, r3, #4
 8009568:	1a9b      	subs	r3, r3, r2
 800956a:	009b      	lsls	r3, r3, #2
 800956c:	440b      	add	r3, r1
 800956e:	331a      	adds	r3, #26
 8009570:	781b      	ldrb	r3, [r3, #0]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d109      	bne.n	800958a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8009576:	78fa      	ldrb	r2, [r7, #3]
 8009578:	6879      	ldr	r1, [r7, #4]
 800957a:	4613      	mov	r3, r2
 800957c:	011b      	lsls	r3, r3, #4
 800957e:	1a9b      	subs	r3, r3, r2
 8009580:	009b      	lsls	r3, r3, #2
 8009582:	440b      	add	r3, r1
 8009584:	3319      	adds	r3, #25
 8009586:	2201      	movs	r2, #1
 8009588:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800958a:	78fa      	ldrb	r2, [r7, #3]
 800958c:	6879      	ldr	r1, [r7, #4]
 800958e:	4613      	mov	r3, r2
 8009590:	011b      	lsls	r3, r3, #4
 8009592:	1a9b      	subs	r3, r3, r2
 8009594:	009b      	lsls	r3, r3, #2
 8009596:	440b      	add	r3, r1
 8009598:	3344      	adds	r3, #68	@ 0x44
 800959a:	2200      	movs	r2, #0
 800959c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	78fa      	ldrb	r2, [r7, #3]
 80095a4:	4611      	mov	r1, r2
 80095a6:	4618      	mov	r0, r3
 80095a8:	f00c f9d3 	bl	8015952 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80095ac:	78fb      	ldrb	r3, [r7, #3]
 80095ae:	015a      	lsls	r2, r3, #5
 80095b0:	693b      	ldr	r3, [r7, #16]
 80095b2:	4413      	add	r3, r2
 80095b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095b8:	461a      	mov	r2, r3
 80095ba:	2340      	movs	r3, #64	@ 0x40
 80095bc:	6093      	str	r3, [r2, #8]
 80095be:	e31f      	b.n	8009c00 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	78fa      	ldrb	r2, [r7, #3]
 80095c6:	4611      	mov	r1, r2
 80095c8:	4618      	mov	r0, r3
 80095ca:	f00b fb48 	bl	8014c5e <USB_ReadChInterrupts>
 80095ce:	4603      	mov	r3, r0
 80095d0:	f003 0308 	and.w	r3, r3, #8
 80095d4:	2b08      	cmp	r3, #8
 80095d6:	d11a      	bne.n	800960e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80095d8:	78fb      	ldrb	r3, [r7, #3]
 80095da:	015a      	lsls	r2, r3, #5
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	4413      	add	r3, r2
 80095e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095e4:	461a      	mov	r2, r3
 80095e6:	2308      	movs	r3, #8
 80095e8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80095ea:	78fa      	ldrb	r2, [r7, #3]
 80095ec:	6879      	ldr	r1, [r7, #4]
 80095ee:	4613      	mov	r3, r2
 80095f0:	011b      	lsls	r3, r3, #4
 80095f2:	1a9b      	subs	r3, r3, r2
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	440b      	add	r3, r1
 80095f8:	334d      	adds	r3, #77	@ 0x4d
 80095fa:	2206      	movs	r2, #6
 80095fc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	78fa      	ldrb	r2, [r7, #3]
 8009604:	4611      	mov	r1, r2
 8009606:	4618      	mov	r0, r3
 8009608:	f00c f9a3 	bl	8015952 <USB_HC_Halt>
 800960c:	e2f8      	b.n	8009c00 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	78fa      	ldrb	r2, [r7, #3]
 8009614:	4611      	mov	r1, r2
 8009616:	4618      	mov	r0, r3
 8009618:	f00b fb21 	bl	8014c5e <USB_ReadChInterrupts>
 800961c:	4603      	mov	r3, r0
 800961e:	f003 0310 	and.w	r3, r3, #16
 8009622:	2b10      	cmp	r3, #16
 8009624:	d144      	bne.n	80096b0 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8009626:	78fa      	ldrb	r2, [r7, #3]
 8009628:	6879      	ldr	r1, [r7, #4]
 800962a:	4613      	mov	r3, r2
 800962c:	011b      	lsls	r3, r3, #4
 800962e:	1a9b      	subs	r3, r3, r2
 8009630:	009b      	lsls	r3, r3, #2
 8009632:	440b      	add	r3, r1
 8009634:	3344      	adds	r3, #68	@ 0x44
 8009636:	2200      	movs	r2, #0
 8009638:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800963a:	78fa      	ldrb	r2, [r7, #3]
 800963c:	6879      	ldr	r1, [r7, #4]
 800963e:	4613      	mov	r3, r2
 8009640:	011b      	lsls	r3, r3, #4
 8009642:	1a9b      	subs	r3, r3, r2
 8009644:	009b      	lsls	r3, r3, #2
 8009646:	440b      	add	r3, r1
 8009648:	334d      	adds	r3, #77	@ 0x4d
 800964a:	2204      	movs	r2, #4
 800964c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800964e:	78fa      	ldrb	r2, [r7, #3]
 8009650:	6879      	ldr	r1, [r7, #4]
 8009652:	4613      	mov	r3, r2
 8009654:	011b      	lsls	r3, r3, #4
 8009656:	1a9b      	subs	r3, r3, r2
 8009658:	009b      	lsls	r3, r3, #2
 800965a:	440b      	add	r3, r1
 800965c:	3319      	adds	r3, #25
 800965e:	781b      	ldrb	r3, [r3, #0]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d114      	bne.n	800968e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8009664:	78fa      	ldrb	r2, [r7, #3]
 8009666:	6879      	ldr	r1, [r7, #4]
 8009668:	4613      	mov	r3, r2
 800966a:	011b      	lsls	r3, r3, #4
 800966c:	1a9b      	subs	r3, r3, r2
 800966e:	009b      	lsls	r3, r3, #2
 8009670:	440b      	add	r3, r1
 8009672:	3318      	adds	r3, #24
 8009674:	781b      	ldrb	r3, [r3, #0]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d109      	bne.n	800968e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800967a:	78fa      	ldrb	r2, [r7, #3]
 800967c:	6879      	ldr	r1, [r7, #4]
 800967e:	4613      	mov	r3, r2
 8009680:	011b      	lsls	r3, r3, #4
 8009682:	1a9b      	subs	r3, r3, r2
 8009684:	009b      	lsls	r3, r3, #2
 8009686:	440b      	add	r3, r1
 8009688:	3319      	adds	r3, #25
 800968a:	2201      	movs	r2, #1
 800968c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	78fa      	ldrb	r2, [r7, #3]
 8009694:	4611      	mov	r1, r2
 8009696:	4618      	mov	r0, r3
 8009698:	f00c f95b 	bl	8015952 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800969c:	78fb      	ldrb	r3, [r7, #3]
 800969e:	015a      	lsls	r2, r3, #5
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	4413      	add	r3, r2
 80096a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096a8:	461a      	mov	r2, r3
 80096aa:	2310      	movs	r3, #16
 80096ac:	6093      	str	r3, [r2, #8]
 80096ae:	e2a7      	b.n	8009c00 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	78fa      	ldrb	r2, [r7, #3]
 80096b6:	4611      	mov	r1, r2
 80096b8:	4618      	mov	r0, r3
 80096ba:	f00b fad0 	bl	8014c5e <USB_ReadChInterrupts>
 80096be:	4603      	mov	r3, r0
 80096c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80096c4:	2b80      	cmp	r3, #128	@ 0x80
 80096c6:	f040 8083 	bne.w	80097d0 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	799b      	ldrb	r3, [r3, #6]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d111      	bne.n	80096f6 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80096d2:	78fa      	ldrb	r2, [r7, #3]
 80096d4:	6879      	ldr	r1, [r7, #4]
 80096d6:	4613      	mov	r3, r2
 80096d8:	011b      	lsls	r3, r3, #4
 80096da:	1a9b      	subs	r3, r3, r2
 80096dc:	009b      	lsls	r3, r3, #2
 80096de:	440b      	add	r3, r1
 80096e0:	334d      	adds	r3, #77	@ 0x4d
 80096e2:	2207      	movs	r2, #7
 80096e4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	78fa      	ldrb	r2, [r7, #3]
 80096ec:	4611      	mov	r1, r2
 80096ee:	4618      	mov	r0, r3
 80096f0:	f00c f92f 	bl	8015952 <USB_HC_Halt>
 80096f4:	e062      	b.n	80097bc <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80096f6:	78fa      	ldrb	r2, [r7, #3]
 80096f8:	6879      	ldr	r1, [r7, #4]
 80096fa:	4613      	mov	r3, r2
 80096fc:	011b      	lsls	r3, r3, #4
 80096fe:	1a9b      	subs	r3, r3, r2
 8009700:	009b      	lsls	r3, r3, #2
 8009702:	440b      	add	r3, r1
 8009704:	3344      	adds	r3, #68	@ 0x44
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	1c59      	adds	r1, r3, #1
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	4613      	mov	r3, r2
 800970e:	011b      	lsls	r3, r3, #4
 8009710:	1a9b      	subs	r3, r3, r2
 8009712:	009b      	lsls	r3, r3, #2
 8009714:	4403      	add	r3, r0
 8009716:	3344      	adds	r3, #68	@ 0x44
 8009718:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800971a:	78fa      	ldrb	r2, [r7, #3]
 800971c:	6879      	ldr	r1, [r7, #4]
 800971e:	4613      	mov	r3, r2
 8009720:	011b      	lsls	r3, r3, #4
 8009722:	1a9b      	subs	r3, r3, r2
 8009724:	009b      	lsls	r3, r3, #2
 8009726:	440b      	add	r3, r1
 8009728:	3344      	adds	r3, #68	@ 0x44
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	2b02      	cmp	r3, #2
 800972e:	d922      	bls.n	8009776 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009730:	78fa      	ldrb	r2, [r7, #3]
 8009732:	6879      	ldr	r1, [r7, #4]
 8009734:	4613      	mov	r3, r2
 8009736:	011b      	lsls	r3, r3, #4
 8009738:	1a9b      	subs	r3, r3, r2
 800973a:	009b      	lsls	r3, r3, #2
 800973c:	440b      	add	r3, r1
 800973e:	3344      	adds	r3, #68	@ 0x44
 8009740:	2200      	movs	r2, #0
 8009742:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009744:	78fa      	ldrb	r2, [r7, #3]
 8009746:	6879      	ldr	r1, [r7, #4]
 8009748:	4613      	mov	r3, r2
 800974a:	011b      	lsls	r3, r3, #4
 800974c:	1a9b      	subs	r3, r3, r2
 800974e:	009b      	lsls	r3, r3, #2
 8009750:	440b      	add	r3, r1
 8009752:	334c      	adds	r3, #76	@ 0x4c
 8009754:	2204      	movs	r2, #4
 8009756:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009758:	78fa      	ldrb	r2, [r7, #3]
 800975a:	6879      	ldr	r1, [r7, #4]
 800975c:	4613      	mov	r3, r2
 800975e:	011b      	lsls	r3, r3, #4
 8009760:	1a9b      	subs	r3, r3, r2
 8009762:	009b      	lsls	r3, r3, #2
 8009764:	440b      	add	r3, r1
 8009766:	334c      	adds	r3, #76	@ 0x4c
 8009768:	781a      	ldrb	r2, [r3, #0]
 800976a:	78fb      	ldrb	r3, [r7, #3]
 800976c:	4619      	mov	r1, r3
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f7fa fe72 	bl	8004458 <HAL_HCD_HC_NotifyURBChange_Callback>
 8009774:	e022      	b.n	80097bc <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009776:	78fa      	ldrb	r2, [r7, #3]
 8009778:	6879      	ldr	r1, [r7, #4]
 800977a:	4613      	mov	r3, r2
 800977c:	011b      	lsls	r3, r3, #4
 800977e:	1a9b      	subs	r3, r3, r2
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	440b      	add	r3, r1
 8009784:	334c      	adds	r3, #76	@ 0x4c
 8009786:	2202      	movs	r2, #2
 8009788:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800978a:	78fb      	ldrb	r3, [r7, #3]
 800978c:	015a      	lsls	r2, r3, #5
 800978e:	693b      	ldr	r3, [r7, #16]
 8009790:	4413      	add	r3, r2
 8009792:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80097a0:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80097a8:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80097aa:	78fb      	ldrb	r3, [r7, #3]
 80097ac:	015a      	lsls	r2, r3, #5
 80097ae:	693b      	ldr	r3, [r7, #16]
 80097b0:	4413      	add	r3, r2
 80097b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097b6:	461a      	mov	r2, r3
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80097bc:	78fb      	ldrb	r3, [r7, #3]
 80097be:	015a      	lsls	r2, r3, #5
 80097c0:	693b      	ldr	r3, [r7, #16]
 80097c2:	4413      	add	r3, r2
 80097c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097c8:	461a      	mov	r2, r3
 80097ca:	2380      	movs	r3, #128	@ 0x80
 80097cc:	6093      	str	r3, [r2, #8]
 80097ce:	e217      	b.n	8009c00 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	78fa      	ldrb	r2, [r7, #3]
 80097d6:	4611      	mov	r1, r2
 80097d8:	4618      	mov	r0, r3
 80097da:	f00b fa40 	bl	8014c5e <USB_ReadChInterrupts>
 80097de:	4603      	mov	r3, r0
 80097e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80097e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097e8:	d11b      	bne.n	8009822 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80097ea:	78fa      	ldrb	r2, [r7, #3]
 80097ec:	6879      	ldr	r1, [r7, #4]
 80097ee:	4613      	mov	r3, r2
 80097f0:	011b      	lsls	r3, r3, #4
 80097f2:	1a9b      	subs	r3, r3, r2
 80097f4:	009b      	lsls	r3, r3, #2
 80097f6:	440b      	add	r3, r1
 80097f8:	334d      	adds	r3, #77	@ 0x4d
 80097fa:	2209      	movs	r2, #9
 80097fc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	78fa      	ldrb	r2, [r7, #3]
 8009804:	4611      	mov	r1, r2
 8009806:	4618      	mov	r0, r3
 8009808:	f00c f8a3 	bl	8015952 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800980c:	78fb      	ldrb	r3, [r7, #3]
 800980e:	015a      	lsls	r2, r3, #5
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	4413      	add	r3, r2
 8009814:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009818:	461a      	mov	r2, r3
 800981a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800981e:	6093      	str	r3, [r2, #8]
 8009820:	e1ee      	b.n	8009c00 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	78fa      	ldrb	r2, [r7, #3]
 8009828:	4611      	mov	r1, r2
 800982a:	4618      	mov	r0, r3
 800982c:	f00b fa17 	bl	8014c5e <USB_ReadChInterrupts>
 8009830:	4603      	mov	r3, r0
 8009832:	f003 0302 	and.w	r3, r3, #2
 8009836:	2b02      	cmp	r3, #2
 8009838:	f040 81df 	bne.w	8009bfa <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800983c:	78fb      	ldrb	r3, [r7, #3]
 800983e:	015a      	lsls	r2, r3, #5
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	4413      	add	r3, r2
 8009844:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009848:	461a      	mov	r2, r3
 800984a:	2302      	movs	r3, #2
 800984c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800984e:	78fa      	ldrb	r2, [r7, #3]
 8009850:	6879      	ldr	r1, [r7, #4]
 8009852:	4613      	mov	r3, r2
 8009854:	011b      	lsls	r3, r3, #4
 8009856:	1a9b      	subs	r3, r3, r2
 8009858:	009b      	lsls	r3, r3, #2
 800985a:	440b      	add	r3, r1
 800985c:	334d      	adds	r3, #77	@ 0x4d
 800985e:	781b      	ldrb	r3, [r3, #0]
 8009860:	2b01      	cmp	r3, #1
 8009862:	f040 8093 	bne.w	800998c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009866:	78fa      	ldrb	r2, [r7, #3]
 8009868:	6879      	ldr	r1, [r7, #4]
 800986a:	4613      	mov	r3, r2
 800986c:	011b      	lsls	r3, r3, #4
 800986e:	1a9b      	subs	r3, r3, r2
 8009870:	009b      	lsls	r3, r3, #2
 8009872:	440b      	add	r3, r1
 8009874:	334d      	adds	r3, #77	@ 0x4d
 8009876:	2202      	movs	r2, #2
 8009878:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800987a:	78fa      	ldrb	r2, [r7, #3]
 800987c:	6879      	ldr	r1, [r7, #4]
 800987e:	4613      	mov	r3, r2
 8009880:	011b      	lsls	r3, r3, #4
 8009882:	1a9b      	subs	r3, r3, r2
 8009884:	009b      	lsls	r3, r3, #2
 8009886:	440b      	add	r3, r1
 8009888:	334c      	adds	r3, #76	@ 0x4c
 800988a:	2201      	movs	r2, #1
 800988c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800988e:	78fa      	ldrb	r2, [r7, #3]
 8009890:	6879      	ldr	r1, [r7, #4]
 8009892:	4613      	mov	r3, r2
 8009894:	011b      	lsls	r3, r3, #4
 8009896:	1a9b      	subs	r3, r3, r2
 8009898:	009b      	lsls	r3, r3, #2
 800989a:	440b      	add	r3, r1
 800989c:	3326      	adds	r3, #38	@ 0x26
 800989e:	781b      	ldrb	r3, [r3, #0]
 80098a0:	2b02      	cmp	r3, #2
 80098a2:	d00b      	beq.n	80098bc <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80098a4:	78fa      	ldrb	r2, [r7, #3]
 80098a6:	6879      	ldr	r1, [r7, #4]
 80098a8:	4613      	mov	r3, r2
 80098aa:	011b      	lsls	r3, r3, #4
 80098ac:	1a9b      	subs	r3, r3, r2
 80098ae:	009b      	lsls	r3, r3, #2
 80098b0:	440b      	add	r3, r1
 80098b2:	3326      	adds	r3, #38	@ 0x26
 80098b4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80098b6:	2b03      	cmp	r3, #3
 80098b8:	f040 8190 	bne.w	8009bdc <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	799b      	ldrb	r3, [r3, #6]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d115      	bne.n	80098f0 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80098c4:	78fa      	ldrb	r2, [r7, #3]
 80098c6:	6879      	ldr	r1, [r7, #4]
 80098c8:	4613      	mov	r3, r2
 80098ca:	011b      	lsls	r3, r3, #4
 80098cc:	1a9b      	subs	r3, r3, r2
 80098ce:	009b      	lsls	r3, r3, #2
 80098d0:	440b      	add	r3, r1
 80098d2:	333d      	adds	r3, #61	@ 0x3d
 80098d4:	781b      	ldrb	r3, [r3, #0]
 80098d6:	78fa      	ldrb	r2, [r7, #3]
 80098d8:	f083 0301 	eor.w	r3, r3, #1
 80098dc:	b2d8      	uxtb	r0, r3
 80098de:	6879      	ldr	r1, [r7, #4]
 80098e0:	4613      	mov	r3, r2
 80098e2:	011b      	lsls	r3, r3, #4
 80098e4:	1a9b      	subs	r3, r3, r2
 80098e6:	009b      	lsls	r3, r3, #2
 80098e8:	440b      	add	r3, r1
 80098ea:	333d      	adds	r3, #61	@ 0x3d
 80098ec:	4602      	mov	r2, r0
 80098ee:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	799b      	ldrb	r3, [r3, #6]
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	f040 8171 	bne.w	8009bdc <HCD_HC_OUT_IRQHandler+0x954>
 80098fa:	78fa      	ldrb	r2, [r7, #3]
 80098fc:	6879      	ldr	r1, [r7, #4]
 80098fe:	4613      	mov	r3, r2
 8009900:	011b      	lsls	r3, r3, #4
 8009902:	1a9b      	subs	r3, r3, r2
 8009904:	009b      	lsls	r3, r3, #2
 8009906:	440b      	add	r3, r1
 8009908:	3334      	adds	r3, #52	@ 0x34
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	2b00      	cmp	r3, #0
 800990e:	f000 8165 	beq.w	8009bdc <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8009912:	78fa      	ldrb	r2, [r7, #3]
 8009914:	6879      	ldr	r1, [r7, #4]
 8009916:	4613      	mov	r3, r2
 8009918:	011b      	lsls	r3, r3, #4
 800991a:	1a9b      	subs	r3, r3, r2
 800991c:	009b      	lsls	r3, r3, #2
 800991e:	440b      	add	r3, r1
 8009920:	3334      	adds	r3, #52	@ 0x34
 8009922:	6819      	ldr	r1, [r3, #0]
 8009924:	78fa      	ldrb	r2, [r7, #3]
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	4613      	mov	r3, r2
 800992a:	011b      	lsls	r3, r3, #4
 800992c:	1a9b      	subs	r3, r3, r2
 800992e:	009b      	lsls	r3, r3, #2
 8009930:	4403      	add	r3, r0
 8009932:	3328      	adds	r3, #40	@ 0x28
 8009934:	881b      	ldrh	r3, [r3, #0]
 8009936:	440b      	add	r3, r1
 8009938:	1e59      	subs	r1, r3, #1
 800993a:	78fa      	ldrb	r2, [r7, #3]
 800993c:	6878      	ldr	r0, [r7, #4]
 800993e:	4613      	mov	r3, r2
 8009940:	011b      	lsls	r3, r3, #4
 8009942:	1a9b      	subs	r3, r3, r2
 8009944:	009b      	lsls	r3, r3, #2
 8009946:	4403      	add	r3, r0
 8009948:	3328      	adds	r3, #40	@ 0x28
 800994a:	881b      	ldrh	r3, [r3, #0]
 800994c:	fbb1 f3f3 	udiv	r3, r1, r3
 8009950:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	f003 0301 	and.w	r3, r3, #1
 8009958:	2b00      	cmp	r3, #0
 800995a:	f000 813f 	beq.w	8009bdc <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800995e:	78fa      	ldrb	r2, [r7, #3]
 8009960:	6879      	ldr	r1, [r7, #4]
 8009962:	4613      	mov	r3, r2
 8009964:	011b      	lsls	r3, r3, #4
 8009966:	1a9b      	subs	r3, r3, r2
 8009968:	009b      	lsls	r3, r3, #2
 800996a:	440b      	add	r3, r1
 800996c:	333d      	adds	r3, #61	@ 0x3d
 800996e:	781b      	ldrb	r3, [r3, #0]
 8009970:	78fa      	ldrb	r2, [r7, #3]
 8009972:	f083 0301 	eor.w	r3, r3, #1
 8009976:	b2d8      	uxtb	r0, r3
 8009978:	6879      	ldr	r1, [r7, #4]
 800997a:	4613      	mov	r3, r2
 800997c:	011b      	lsls	r3, r3, #4
 800997e:	1a9b      	subs	r3, r3, r2
 8009980:	009b      	lsls	r3, r3, #2
 8009982:	440b      	add	r3, r1
 8009984:	333d      	adds	r3, #61	@ 0x3d
 8009986:	4602      	mov	r2, r0
 8009988:	701a      	strb	r2, [r3, #0]
 800998a:	e127      	b.n	8009bdc <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800998c:	78fa      	ldrb	r2, [r7, #3]
 800998e:	6879      	ldr	r1, [r7, #4]
 8009990:	4613      	mov	r3, r2
 8009992:	011b      	lsls	r3, r3, #4
 8009994:	1a9b      	subs	r3, r3, r2
 8009996:	009b      	lsls	r3, r3, #2
 8009998:	440b      	add	r3, r1
 800999a:	334d      	adds	r3, #77	@ 0x4d
 800999c:	781b      	ldrb	r3, [r3, #0]
 800999e:	2b03      	cmp	r3, #3
 80099a0:	d120      	bne.n	80099e4 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80099a2:	78fa      	ldrb	r2, [r7, #3]
 80099a4:	6879      	ldr	r1, [r7, #4]
 80099a6:	4613      	mov	r3, r2
 80099a8:	011b      	lsls	r3, r3, #4
 80099aa:	1a9b      	subs	r3, r3, r2
 80099ac:	009b      	lsls	r3, r3, #2
 80099ae:	440b      	add	r3, r1
 80099b0:	334d      	adds	r3, #77	@ 0x4d
 80099b2:	2202      	movs	r2, #2
 80099b4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80099b6:	78fa      	ldrb	r2, [r7, #3]
 80099b8:	6879      	ldr	r1, [r7, #4]
 80099ba:	4613      	mov	r3, r2
 80099bc:	011b      	lsls	r3, r3, #4
 80099be:	1a9b      	subs	r3, r3, r2
 80099c0:	009b      	lsls	r3, r3, #2
 80099c2:	440b      	add	r3, r1
 80099c4:	331b      	adds	r3, #27
 80099c6:	781b      	ldrb	r3, [r3, #0]
 80099c8:	2b01      	cmp	r3, #1
 80099ca:	f040 8107 	bne.w	8009bdc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80099ce:	78fa      	ldrb	r2, [r7, #3]
 80099d0:	6879      	ldr	r1, [r7, #4]
 80099d2:	4613      	mov	r3, r2
 80099d4:	011b      	lsls	r3, r3, #4
 80099d6:	1a9b      	subs	r3, r3, r2
 80099d8:	009b      	lsls	r3, r3, #2
 80099da:	440b      	add	r3, r1
 80099dc:	334c      	adds	r3, #76	@ 0x4c
 80099de:	2202      	movs	r2, #2
 80099e0:	701a      	strb	r2, [r3, #0]
 80099e2:	e0fb      	b.n	8009bdc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80099e4:	78fa      	ldrb	r2, [r7, #3]
 80099e6:	6879      	ldr	r1, [r7, #4]
 80099e8:	4613      	mov	r3, r2
 80099ea:	011b      	lsls	r3, r3, #4
 80099ec:	1a9b      	subs	r3, r3, r2
 80099ee:	009b      	lsls	r3, r3, #2
 80099f0:	440b      	add	r3, r1
 80099f2:	334d      	adds	r3, #77	@ 0x4d
 80099f4:	781b      	ldrb	r3, [r3, #0]
 80099f6:	2b04      	cmp	r3, #4
 80099f8:	d13a      	bne.n	8009a70 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80099fa:	78fa      	ldrb	r2, [r7, #3]
 80099fc:	6879      	ldr	r1, [r7, #4]
 80099fe:	4613      	mov	r3, r2
 8009a00:	011b      	lsls	r3, r3, #4
 8009a02:	1a9b      	subs	r3, r3, r2
 8009a04:	009b      	lsls	r3, r3, #2
 8009a06:	440b      	add	r3, r1
 8009a08:	334d      	adds	r3, #77	@ 0x4d
 8009a0a:	2202      	movs	r2, #2
 8009a0c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009a0e:	78fa      	ldrb	r2, [r7, #3]
 8009a10:	6879      	ldr	r1, [r7, #4]
 8009a12:	4613      	mov	r3, r2
 8009a14:	011b      	lsls	r3, r3, #4
 8009a16:	1a9b      	subs	r3, r3, r2
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	440b      	add	r3, r1
 8009a1c:	334c      	adds	r3, #76	@ 0x4c
 8009a1e:	2202      	movs	r2, #2
 8009a20:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009a22:	78fa      	ldrb	r2, [r7, #3]
 8009a24:	6879      	ldr	r1, [r7, #4]
 8009a26:	4613      	mov	r3, r2
 8009a28:	011b      	lsls	r3, r3, #4
 8009a2a:	1a9b      	subs	r3, r3, r2
 8009a2c:	009b      	lsls	r3, r3, #2
 8009a2e:	440b      	add	r3, r1
 8009a30:	331b      	adds	r3, #27
 8009a32:	781b      	ldrb	r3, [r3, #0]
 8009a34:	2b01      	cmp	r3, #1
 8009a36:	f040 80d1 	bne.w	8009bdc <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8009a3a:	78fa      	ldrb	r2, [r7, #3]
 8009a3c:	6879      	ldr	r1, [r7, #4]
 8009a3e:	4613      	mov	r3, r2
 8009a40:	011b      	lsls	r3, r3, #4
 8009a42:	1a9b      	subs	r3, r3, r2
 8009a44:	009b      	lsls	r3, r3, #2
 8009a46:	440b      	add	r3, r1
 8009a48:	331b      	adds	r3, #27
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009a4e:	78fb      	ldrb	r3, [r7, #3]
 8009a50:	015a      	lsls	r2, r3, #5
 8009a52:	693b      	ldr	r3, [r7, #16]
 8009a54:	4413      	add	r3, r2
 8009a56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a5a:	685b      	ldr	r3, [r3, #4]
 8009a5c:	78fa      	ldrb	r2, [r7, #3]
 8009a5e:	0151      	lsls	r1, r2, #5
 8009a60:	693a      	ldr	r2, [r7, #16]
 8009a62:	440a      	add	r2, r1
 8009a64:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009a68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a6c:	6053      	str	r3, [r2, #4]
 8009a6e:	e0b5      	b.n	8009bdc <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8009a70:	78fa      	ldrb	r2, [r7, #3]
 8009a72:	6879      	ldr	r1, [r7, #4]
 8009a74:	4613      	mov	r3, r2
 8009a76:	011b      	lsls	r3, r3, #4
 8009a78:	1a9b      	subs	r3, r3, r2
 8009a7a:	009b      	lsls	r3, r3, #2
 8009a7c:	440b      	add	r3, r1
 8009a7e:	334d      	adds	r3, #77	@ 0x4d
 8009a80:	781b      	ldrb	r3, [r3, #0]
 8009a82:	2b05      	cmp	r3, #5
 8009a84:	d114      	bne.n	8009ab0 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009a86:	78fa      	ldrb	r2, [r7, #3]
 8009a88:	6879      	ldr	r1, [r7, #4]
 8009a8a:	4613      	mov	r3, r2
 8009a8c:	011b      	lsls	r3, r3, #4
 8009a8e:	1a9b      	subs	r3, r3, r2
 8009a90:	009b      	lsls	r3, r3, #2
 8009a92:	440b      	add	r3, r1
 8009a94:	334d      	adds	r3, #77	@ 0x4d
 8009a96:	2202      	movs	r2, #2
 8009a98:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8009a9a:	78fa      	ldrb	r2, [r7, #3]
 8009a9c:	6879      	ldr	r1, [r7, #4]
 8009a9e:	4613      	mov	r3, r2
 8009aa0:	011b      	lsls	r3, r3, #4
 8009aa2:	1a9b      	subs	r3, r3, r2
 8009aa4:	009b      	lsls	r3, r3, #2
 8009aa6:	440b      	add	r3, r1
 8009aa8:	334c      	adds	r3, #76	@ 0x4c
 8009aaa:	2202      	movs	r2, #2
 8009aac:	701a      	strb	r2, [r3, #0]
 8009aae:	e095      	b.n	8009bdc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8009ab0:	78fa      	ldrb	r2, [r7, #3]
 8009ab2:	6879      	ldr	r1, [r7, #4]
 8009ab4:	4613      	mov	r3, r2
 8009ab6:	011b      	lsls	r3, r3, #4
 8009ab8:	1a9b      	subs	r3, r3, r2
 8009aba:	009b      	lsls	r3, r3, #2
 8009abc:	440b      	add	r3, r1
 8009abe:	334d      	adds	r3, #77	@ 0x4d
 8009ac0:	781b      	ldrb	r3, [r3, #0]
 8009ac2:	2b06      	cmp	r3, #6
 8009ac4:	d114      	bne.n	8009af0 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009ac6:	78fa      	ldrb	r2, [r7, #3]
 8009ac8:	6879      	ldr	r1, [r7, #4]
 8009aca:	4613      	mov	r3, r2
 8009acc:	011b      	lsls	r3, r3, #4
 8009ace:	1a9b      	subs	r3, r3, r2
 8009ad0:	009b      	lsls	r3, r3, #2
 8009ad2:	440b      	add	r3, r1
 8009ad4:	334d      	adds	r3, #77	@ 0x4d
 8009ad6:	2202      	movs	r2, #2
 8009ad8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8009ada:	78fa      	ldrb	r2, [r7, #3]
 8009adc:	6879      	ldr	r1, [r7, #4]
 8009ade:	4613      	mov	r3, r2
 8009ae0:	011b      	lsls	r3, r3, #4
 8009ae2:	1a9b      	subs	r3, r3, r2
 8009ae4:	009b      	lsls	r3, r3, #2
 8009ae6:	440b      	add	r3, r1
 8009ae8:	334c      	adds	r3, #76	@ 0x4c
 8009aea:	2205      	movs	r2, #5
 8009aec:	701a      	strb	r2, [r3, #0]
 8009aee:	e075      	b.n	8009bdc <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009af0:	78fa      	ldrb	r2, [r7, #3]
 8009af2:	6879      	ldr	r1, [r7, #4]
 8009af4:	4613      	mov	r3, r2
 8009af6:	011b      	lsls	r3, r3, #4
 8009af8:	1a9b      	subs	r3, r3, r2
 8009afa:	009b      	lsls	r3, r3, #2
 8009afc:	440b      	add	r3, r1
 8009afe:	334d      	adds	r3, #77	@ 0x4d
 8009b00:	781b      	ldrb	r3, [r3, #0]
 8009b02:	2b07      	cmp	r3, #7
 8009b04:	d00a      	beq.n	8009b1c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8009b06:	78fa      	ldrb	r2, [r7, #3]
 8009b08:	6879      	ldr	r1, [r7, #4]
 8009b0a:	4613      	mov	r3, r2
 8009b0c:	011b      	lsls	r3, r3, #4
 8009b0e:	1a9b      	subs	r3, r3, r2
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	440b      	add	r3, r1
 8009b14:	334d      	adds	r3, #77	@ 0x4d
 8009b16:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009b18:	2b09      	cmp	r3, #9
 8009b1a:	d170      	bne.n	8009bfe <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009b1c:	78fa      	ldrb	r2, [r7, #3]
 8009b1e:	6879      	ldr	r1, [r7, #4]
 8009b20:	4613      	mov	r3, r2
 8009b22:	011b      	lsls	r3, r3, #4
 8009b24:	1a9b      	subs	r3, r3, r2
 8009b26:	009b      	lsls	r3, r3, #2
 8009b28:	440b      	add	r3, r1
 8009b2a:	334d      	adds	r3, #77	@ 0x4d
 8009b2c:	2202      	movs	r2, #2
 8009b2e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009b30:	78fa      	ldrb	r2, [r7, #3]
 8009b32:	6879      	ldr	r1, [r7, #4]
 8009b34:	4613      	mov	r3, r2
 8009b36:	011b      	lsls	r3, r3, #4
 8009b38:	1a9b      	subs	r3, r3, r2
 8009b3a:	009b      	lsls	r3, r3, #2
 8009b3c:	440b      	add	r3, r1
 8009b3e:	3344      	adds	r3, #68	@ 0x44
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	1c59      	adds	r1, r3, #1
 8009b44:	6878      	ldr	r0, [r7, #4]
 8009b46:	4613      	mov	r3, r2
 8009b48:	011b      	lsls	r3, r3, #4
 8009b4a:	1a9b      	subs	r3, r3, r2
 8009b4c:	009b      	lsls	r3, r3, #2
 8009b4e:	4403      	add	r3, r0
 8009b50:	3344      	adds	r3, #68	@ 0x44
 8009b52:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009b54:	78fa      	ldrb	r2, [r7, #3]
 8009b56:	6879      	ldr	r1, [r7, #4]
 8009b58:	4613      	mov	r3, r2
 8009b5a:	011b      	lsls	r3, r3, #4
 8009b5c:	1a9b      	subs	r3, r3, r2
 8009b5e:	009b      	lsls	r3, r3, #2
 8009b60:	440b      	add	r3, r1
 8009b62:	3344      	adds	r3, #68	@ 0x44
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	2b02      	cmp	r3, #2
 8009b68:	d914      	bls.n	8009b94 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009b6a:	78fa      	ldrb	r2, [r7, #3]
 8009b6c:	6879      	ldr	r1, [r7, #4]
 8009b6e:	4613      	mov	r3, r2
 8009b70:	011b      	lsls	r3, r3, #4
 8009b72:	1a9b      	subs	r3, r3, r2
 8009b74:	009b      	lsls	r3, r3, #2
 8009b76:	440b      	add	r3, r1
 8009b78:	3344      	adds	r3, #68	@ 0x44
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009b7e:	78fa      	ldrb	r2, [r7, #3]
 8009b80:	6879      	ldr	r1, [r7, #4]
 8009b82:	4613      	mov	r3, r2
 8009b84:	011b      	lsls	r3, r3, #4
 8009b86:	1a9b      	subs	r3, r3, r2
 8009b88:	009b      	lsls	r3, r3, #2
 8009b8a:	440b      	add	r3, r1
 8009b8c:	334c      	adds	r3, #76	@ 0x4c
 8009b8e:	2204      	movs	r2, #4
 8009b90:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009b92:	e022      	b.n	8009bda <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009b94:	78fa      	ldrb	r2, [r7, #3]
 8009b96:	6879      	ldr	r1, [r7, #4]
 8009b98:	4613      	mov	r3, r2
 8009b9a:	011b      	lsls	r3, r3, #4
 8009b9c:	1a9b      	subs	r3, r3, r2
 8009b9e:	009b      	lsls	r3, r3, #2
 8009ba0:	440b      	add	r3, r1
 8009ba2:	334c      	adds	r3, #76	@ 0x4c
 8009ba4:	2202      	movs	r2, #2
 8009ba6:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8009ba8:	78fb      	ldrb	r3, [r7, #3]
 8009baa:	015a      	lsls	r2, r3, #5
 8009bac:	693b      	ldr	r3, [r7, #16]
 8009bae:	4413      	add	r3, r2
 8009bb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009bbe:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009bc6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8009bc8:	78fb      	ldrb	r3, [r7, #3]
 8009bca:	015a      	lsls	r2, r3, #5
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	4413      	add	r3, r2
 8009bd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009bd4:	461a      	mov	r2, r3
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009bda:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009bdc:	78fa      	ldrb	r2, [r7, #3]
 8009bde:	6879      	ldr	r1, [r7, #4]
 8009be0:	4613      	mov	r3, r2
 8009be2:	011b      	lsls	r3, r3, #4
 8009be4:	1a9b      	subs	r3, r3, r2
 8009be6:	009b      	lsls	r3, r3, #2
 8009be8:	440b      	add	r3, r1
 8009bea:	334c      	adds	r3, #76	@ 0x4c
 8009bec:	781a      	ldrb	r2, [r3, #0]
 8009bee:	78fb      	ldrb	r3, [r7, #3]
 8009bf0:	4619      	mov	r1, r3
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f7fa fc30 	bl	8004458 <HAL_HCD_HC_NotifyURBChange_Callback>
 8009bf8:	e002      	b.n	8009c00 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8009bfa:	bf00      	nop
 8009bfc:	e000      	b.n	8009c00 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8009bfe:	bf00      	nop
  }
}
 8009c00:	3718      	adds	r7, #24
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}

08009c06 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009c06:	b580      	push	{r7, lr}
 8009c08:	b08a      	sub	sp, #40	@ 0x28
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c16:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	6a1b      	ldr	r3, [r3, #32]
 8009c1e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8009c20:	69fb      	ldr	r3, [r7, #28]
 8009c22:	f003 030f 	and.w	r3, r3, #15
 8009c26:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8009c28:	69fb      	ldr	r3, [r7, #28]
 8009c2a:	0c5b      	lsrs	r3, r3, #17
 8009c2c:	f003 030f 	and.w	r3, r3, #15
 8009c30:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009c32:	69fb      	ldr	r3, [r7, #28]
 8009c34:	091b      	lsrs	r3, r3, #4
 8009c36:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009c3a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	2b02      	cmp	r3, #2
 8009c40:	d004      	beq.n	8009c4c <HCD_RXQLVL_IRQHandler+0x46>
 8009c42:	697b      	ldr	r3, [r7, #20]
 8009c44:	2b05      	cmp	r3, #5
 8009c46:	f000 80b6 	beq.w	8009db6 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8009c4a:	e0b7      	b.n	8009dbc <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8009c4c:	693b      	ldr	r3, [r7, #16]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	f000 80b3 	beq.w	8009dba <HCD_RXQLVL_IRQHandler+0x1b4>
 8009c54:	6879      	ldr	r1, [r7, #4]
 8009c56:	69ba      	ldr	r2, [r7, #24]
 8009c58:	4613      	mov	r3, r2
 8009c5a:	011b      	lsls	r3, r3, #4
 8009c5c:	1a9b      	subs	r3, r3, r2
 8009c5e:	009b      	lsls	r3, r3, #2
 8009c60:	440b      	add	r3, r1
 8009c62:	332c      	adds	r3, #44	@ 0x2c
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	f000 80a7 	beq.w	8009dba <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8009c6c:	6879      	ldr	r1, [r7, #4]
 8009c6e:	69ba      	ldr	r2, [r7, #24]
 8009c70:	4613      	mov	r3, r2
 8009c72:	011b      	lsls	r3, r3, #4
 8009c74:	1a9b      	subs	r3, r3, r2
 8009c76:	009b      	lsls	r3, r3, #2
 8009c78:	440b      	add	r3, r1
 8009c7a:	3338      	adds	r3, #56	@ 0x38
 8009c7c:	681a      	ldr	r2, [r3, #0]
 8009c7e:	693b      	ldr	r3, [r7, #16]
 8009c80:	18d1      	adds	r1, r2, r3
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	69ba      	ldr	r2, [r7, #24]
 8009c86:	4613      	mov	r3, r2
 8009c88:	011b      	lsls	r3, r3, #4
 8009c8a:	1a9b      	subs	r3, r3, r2
 8009c8c:	009b      	lsls	r3, r3, #2
 8009c8e:	4403      	add	r3, r0
 8009c90:	3334      	adds	r3, #52	@ 0x34
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	4299      	cmp	r1, r3
 8009c96:	f200 8083 	bhi.w	8009da0 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6818      	ldr	r0, [r3, #0]
 8009c9e:	6879      	ldr	r1, [r7, #4]
 8009ca0:	69ba      	ldr	r2, [r7, #24]
 8009ca2:	4613      	mov	r3, r2
 8009ca4:	011b      	lsls	r3, r3, #4
 8009ca6:	1a9b      	subs	r3, r3, r2
 8009ca8:	009b      	lsls	r3, r3, #2
 8009caa:	440b      	add	r3, r1
 8009cac:	332c      	adds	r3, #44	@ 0x2c
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	693a      	ldr	r2, [r7, #16]
 8009cb2:	b292      	uxth	r2, r2
 8009cb4:	4619      	mov	r1, r3
 8009cb6:	f00a fe2b 	bl	8014910 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8009cba:	6879      	ldr	r1, [r7, #4]
 8009cbc:	69ba      	ldr	r2, [r7, #24]
 8009cbe:	4613      	mov	r3, r2
 8009cc0:	011b      	lsls	r3, r3, #4
 8009cc2:	1a9b      	subs	r3, r3, r2
 8009cc4:	009b      	lsls	r3, r3, #2
 8009cc6:	440b      	add	r3, r1
 8009cc8:	332c      	adds	r3, #44	@ 0x2c
 8009cca:	681a      	ldr	r2, [r3, #0]
 8009ccc:	693b      	ldr	r3, [r7, #16]
 8009cce:	18d1      	adds	r1, r2, r3
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	69ba      	ldr	r2, [r7, #24]
 8009cd4:	4613      	mov	r3, r2
 8009cd6:	011b      	lsls	r3, r3, #4
 8009cd8:	1a9b      	subs	r3, r3, r2
 8009cda:	009b      	lsls	r3, r3, #2
 8009cdc:	4403      	add	r3, r0
 8009cde:	332c      	adds	r3, #44	@ 0x2c
 8009ce0:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8009ce2:	6879      	ldr	r1, [r7, #4]
 8009ce4:	69ba      	ldr	r2, [r7, #24]
 8009ce6:	4613      	mov	r3, r2
 8009ce8:	011b      	lsls	r3, r3, #4
 8009cea:	1a9b      	subs	r3, r3, r2
 8009cec:	009b      	lsls	r3, r3, #2
 8009cee:	440b      	add	r3, r1
 8009cf0:	3338      	adds	r3, #56	@ 0x38
 8009cf2:	681a      	ldr	r2, [r3, #0]
 8009cf4:	693b      	ldr	r3, [r7, #16]
 8009cf6:	18d1      	adds	r1, r2, r3
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	69ba      	ldr	r2, [r7, #24]
 8009cfc:	4613      	mov	r3, r2
 8009cfe:	011b      	lsls	r3, r3, #4
 8009d00:	1a9b      	subs	r3, r3, r2
 8009d02:	009b      	lsls	r3, r3, #2
 8009d04:	4403      	add	r3, r0
 8009d06:	3338      	adds	r3, #56	@ 0x38
 8009d08:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8009d0a:	69bb      	ldr	r3, [r7, #24]
 8009d0c:	015a      	lsls	r2, r3, #5
 8009d0e:	6a3b      	ldr	r3, [r7, #32]
 8009d10:	4413      	add	r3, r2
 8009d12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d16:	691b      	ldr	r3, [r3, #16]
 8009d18:	0cdb      	lsrs	r3, r3, #19
 8009d1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009d1e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8009d20:	6879      	ldr	r1, [r7, #4]
 8009d22:	69ba      	ldr	r2, [r7, #24]
 8009d24:	4613      	mov	r3, r2
 8009d26:	011b      	lsls	r3, r3, #4
 8009d28:	1a9b      	subs	r3, r3, r2
 8009d2a:	009b      	lsls	r3, r3, #2
 8009d2c:	440b      	add	r3, r1
 8009d2e:	3328      	adds	r3, #40	@ 0x28
 8009d30:	881b      	ldrh	r3, [r3, #0]
 8009d32:	461a      	mov	r2, r3
 8009d34:	693b      	ldr	r3, [r7, #16]
 8009d36:	4293      	cmp	r3, r2
 8009d38:	d13f      	bne.n	8009dba <HCD_RXQLVL_IRQHandler+0x1b4>
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d03c      	beq.n	8009dba <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8009d40:	69bb      	ldr	r3, [r7, #24]
 8009d42:	015a      	lsls	r2, r3, #5
 8009d44:	6a3b      	ldr	r3, [r7, #32]
 8009d46:	4413      	add	r3, r2
 8009d48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009d56:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009d5e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8009d60:	69bb      	ldr	r3, [r7, #24]
 8009d62:	015a      	lsls	r2, r3, #5
 8009d64:	6a3b      	ldr	r3, [r7, #32]
 8009d66:	4413      	add	r3, r2
 8009d68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009d6c:	461a      	mov	r2, r3
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8009d72:	6879      	ldr	r1, [r7, #4]
 8009d74:	69ba      	ldr	r2, [r7, #24]
 8009d76:	4613      	mov	r3, r2
 8009d78:	011b      	lsls	r3, r3, #4
 8009d7a:	1a9b      	subs	r3, r3, r2
 8009d7c:	009b      	lsls	r3, r3, #2
 8009d7e:	440b      	add	r3, r1
 8009d80:	333c      	adds	r3, #60	@ 0x3c
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	f083 0301 	eor.w	r3, r3, #1
 8009d88:	b2d8      	uxtb	r0, r3
 8009d8a:	6879      	ldr	r1, [r7, #4]
 8009d8c:	69ba      	ldr	r2, [r7, #24]
 8009d8e:	4613      	mov	r3, r2
 8009d90:	011b      	lsls	r3, r3, #4
 8009d92:	1a9b      	subs	r3, r3, r2
 8009d94:	009b      	lsls	r3, r3, #2
 8009d96:	440b      	add	r3, r1
 8009d98:	333c      	adds	r3, #60	@ 0x3c
 8009d9a:	4602      	mov	r2, r0
 8009d9c:	701a      	strb	r2, [r3, #0]
      break;
 8009d9e:	e00c      	b.n	8009dba <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8009da0:	6879      	ldr	r1, [r7, #4]
 8009da2:	69ba      	ldr	r2, [r7, #24]
 8009da4:	4613      	mov	r3, r2
 8009da6:	011b      	lsls	r3, r3, #4
 8009da8:	1a9b      	subs	r3, r3, r2
 8009daa:	009b      	lsls	r3, r3, #2
 8009dac:	440b      	add	r3, r1
 8009dae:	334c      	adds	r3, #76	@ 0x4c
 8009db0:	2204      	movs	r2, #4
 8009db2:	701a      	strb	r2, [r3, #0]
      break;
 8009db4:	e001      	b.n	8009dba <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8009db6:	bf00      	nop
 8009db8:	e000      	b.n	8009dbc <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8009dba:	bf00      	nop
  }
}
 8009dbc:	bf00      	nop
 8009dbe:	3728      	adds	r7, #40	@ 0x28
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}

08009dc4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b086      	sub	sp, #24
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dd2:	697b      	ldr	r3, [r7, #20]
 8009dd4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8009dd6:	693b      	ldr	r3, [r7, #16]
 8009dd8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009df0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	f003 0302 	and.w	r3, r3, #2
 8009df8:	2b02      	cmp	r3, #2
 8009dfa:	d10b      	bne.n	8009e14 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	f003 0301 	and.w	r3, r3, #1
 8009e02:	2b01      	cmp	r3, #1
 8009e04:	d102      	bne.n	8009e0c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8009e06:	6878      	ldr	r0, [r7, #4]
 8009e08:	f7fa fb0a 	bl	8004420 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8009e0c:	68bb      	ldr	r3, [r7, #8]
 8009e0e:	f043 0302 	orr.w	r3, r3, #2
 8009e12:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	f003 0308 	and.w	r3, r3, #8
 8009e1a:	2b08      	cmp	r3, #8
 8009e1c:	d132      	bne.n	8009e84 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	f043 0308 	orr.w	r3, r3, #8
 8009e24:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	f003 0304 	and.w	r3, r3, #4
 8009e2c:	2b04      	cmp	r3, #4
 8009e2e:	d126      	bne.n	8009e7e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	7a5b      	ldrb	r3, [r3, #9]
 8009e34:	2b02      	cmp	r3, #2
 8009e36:	d113      	bne.n	8009e60 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8009e3e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009e42:	d106      	bne.n	8009e52 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	2102      	movs	r1, #2
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	f00b f914 	bl	8015078 <USB_InitFSLSPClkSel>
 8009e50:	e011      	b.n	8009e76 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	2101      	movs	r1, #1
 8009e58:	4618      	mov	r0, r3
 8009e5a:	f00b f90d 	bl	8015078 <USB_InitFSLSPClkSel>
 8009e5e:	e00a      	b.n	8009e76 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	79db      	ldrb	r3, [r3, #7]
 8009e64:	2b01      	cmp	r3, #1
 8009e66:	d106      	bne.n	8009e76 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8009e68:	693b      	ldr	r3, [r7, #16]
 8009e6a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009e6e:	461a      	mov	r2, r3
 8009e70:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8009e74:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f7fa fafc 	bl	8004474 <HAL_HCD_PortEnabled_Callback>
 8009e7c:	e002      	b.n	8009e84 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	f7fa fb06 	bl	8004490 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	f003 0320 	and.w	r3, r3, #32
 8009e8a:	2b20      	cmp	r3, #32
 8009e8c:	d103      	bne.n	8009e96 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	f043 0320 	orr.w	r3, r3, #32
 8009e94:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8009e96:	693b      	ldr	r3, [r7, #16]
 8009e98:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009e9c:	461a      	mov	r2, r3
 8009e9e:	68bb      	ldr	r3, [r7, #8]
 8009ea0:	6013      	str	r3, [r2, #0]
}
 8009ea2:	bf00      	nop
 8009ea4:	3718      	adds	r7, #24
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	bd80      	pop	{r7, pc}
	...

08009eac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b082      	sub	sp, #8
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d101      	bne.n	8009ebe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009eba:	2301      	movs	r3, #1
 8009ebc:	e08b      	b.n	8009fd6 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ec4:	b2db      	uxtb	r3, r3
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d106      	bne.n	8009ed8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2200      	movs	r2, #0
 8009ece:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009ed2:	6878      	ldr	r0, [r7, #4]
 8009ed4:	f00c fb1c 	bl	8016510 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2224      	movs	r2, #36	@ 0x24
 8009edc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	681a      	ldr	r2, [r3, #0]
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f022 0201 	bic.w	r2, r2, #1
 8009eee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	685a      	ldr	r2, [r3, #4]
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009efc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	689a      	ldr	r2, [r3, #8]
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009f0c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	68db      	ldr	r3, [r3, #12]
 8009f12:	2b01      	cmp	r3, #1
 8009f14:	d107      	bne.n	8009f26 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	689a      	ldr	r2, [r3, #8]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009f22:	609a      	str	r2, [r3, #8]
 8009f24:	e006      	b.n	8009f34 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	689a      	ldr	r2, [r3, #8]
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009f32:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	68db      	ldr	r3, [r3, #12]
 8009f38:	2b02      	cmp	r3, #2
 8009f3a:	d108      	bne.n	8009f4e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	685a      	ldr	r2, [r3, #4]
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009f4a:	605a      	str	r2, [r3, #4]
 8009f4c:	e007      	b.n	8009f5e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	685a      	ldr	r2, [r3, #4]
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009f5c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	6859      	ldr	r1, [r3, #4]
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681a      	ldr	r2, [r3, #0]
 8009f68:	4b1d      	ldr	r3, [pc, #116]	@ (8009fe0 <HAL_I2C_Init+0x134>)
 8009f6a:	430b      	orrs	r3, r1
 8009f6c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	68da      	ldr	r2, [r3, #12]
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009f7c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	691a      	ldr	r2, [r3, #16]
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	695b      	ldr	r3, [r3, #20]
 8009f86:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	699b      	ldr	r3, [r3, #24]
 8009f8e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	430a      	orrs	r2, r1
 8009f96:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	69d9      	ldr	r1, [r3, #28]
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6a1a      	ldr	r2, [r3, #32]
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	430a      	orrs	r2, r1
 8009fa6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	681a      	ldr	r2, [r3, #0]
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	f042 0201 	orr.w	r2, r2, #1
 8009fb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2200      	movs	r2, #0
 8009fbc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	2220      	movs	r2, #32
 8009fc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2200      	movs	r2, #0
 8009fd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009fd4:	2300      	movs	r3, #0
}
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	3708      	adds	r7, #8
 8009fda:	46bd      	mov	sp, r7
 8009fdc:	bd80      	pop	{r7, pc}
 8009fde:	bf00      	nop
 8009fe0:	02008000 	.word	0x02008000

08009fe4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b083      	sub	sp, #12
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
 8009fec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ff4:	b2db      	uxtb	r3, r3
 8009ff6:	2b20      	cmp	r3, #32
 8009ff8:	d138      	bne.n	800a06c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a000:	2b01      	cmp	r3, #1
 800a002:	d101      	bne.n	800a008 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a004:	2302      	movs	r3, #2
 800a006:	e032      	b.n	800a06e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2201      	movs	r2, #1
 800a00c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2224      	movs	r2, #36	@ 0x24
 800a014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	681a      	ldr	r2, [r3, #0]
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	f022 0201 	bic.w	r2, r2, #1
 800a026:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	681a      	ldr	r2, [r3, #0]
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a036:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	6819      	ldr	r1, [r3, #0]
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	683a      	ldr	r2, [r7, #0]
 800a044:	430a      	orrs	r2, r1
 800a046:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	681a      	ldr	r2, [r3, #0]
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	f042 0201 	orr.w	r2, r2, #1
 800a056:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2220      	movs	r2, #32
 800a05c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2200      	movs	r2, #0
 800a064:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a068:	2300      	movs	r3, #0
 800a06a:	e000      	b.n	800a06e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a06c:	2302      	movs	r3, #2
  }
}
 800a06e:	4618      	mov	r0, r3
 800a070:	370c      	adds	r7, #12
 800a072:	46bd      	mov	sp, r7
 800a074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a078:	4770      	bx	lr

0800a07a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a07a:	b480      	push	{r7}
 800a07c:	b085      	sub	sp, #20
 800a07e:	af00      	add	r7, sp, #0
 800a080:	6078      	str	r0, [r7, #4]
 800a082:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a08a:	b2db      	uxtb	r3, r3
 800a08c:	2b20      	cmp	r3, #32
 800a08e:	d139      	bne.n	800a104 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a096:	2b01      	cmp	r3, #1
 800a098:	d101      	bne.n	800a09e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a09a:	2302      	movs	r3, #2
 800a09c:	e033      	b.n	800a106 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	2201      	movs	r2, #1
 800a0a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2224      	movs	r2, #36	@ 0x24
 800a0aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	681a      	ldr	r2, [r3, #0]
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f022 0201 	bic.w	r2, r2, #1
 800a0bc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a0cc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a0ce:	683b      	ldr	r3, [r7, #0]
 800a0d0:	021b      	lsls	r3, r3, #8
 800a0d2:	68fa      	ldr	r2, [r7, #12]
 800a0d4:	4313      	orrs	r3, r2
 800a0d6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	68fa      	ldr	r2, [r7, #12]
 800a0de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	681a      	ldr	r2, [r3, #0]
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f042 0201 	orr.w	r2, r2, #1
 800a0ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2220      	movs	r2, #32
 800a0f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a100:	2300      	movs	r3, #0
 800a102:	e000      	b.n	800a106 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a104:	2302      	movs	r3, #2
  }
}
 800a106:	4618      	mov	r0, r3
 800a108:	3714      	adds	r7, #20
 800a10a:	46bd      	mov	sp, r7
 800a10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a110:	4770      	bx	lr

0800a112 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a112:	b580      	push	{r7, lr}
 800a114:	b086      	sub	sp, #24
 800a116:	af02      	add	r7, sp, #8
 800a118:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d101      	bne.n	800a124 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800a120:	2301      	movs	r3, #1
 800a122:	e0fe      	b.n	800a322 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800a12a:	b2db      	uxtb	r3, r3
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d106      	bne.n	800a13e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2200      	movs	r2, #0
 800a134:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f7f9 fcb9 	bl	8003ab0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2203      	movs	r2, #3
 800a142:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4618      	mov	r0, r3
 800a14c:	f009 fc97 	bl	8013a7e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6818      	ldr	r0, [r3, #0]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	7c1a      	ldrb	r2, [r3, #16]
 800a158:	f88d 2000 	strb.w	r2, [sp]
 800a15c:	3304      	adds	r3, #4
 800a15e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a160:	f009 fb68 	bl	8013834 <USB_CoreInit>
 800a164:	4603      	mov	r3, r0
 800a166:	2b00      	cmp	r3, #0
 800a168:	d005      	beq.n	800a176 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2202      	movs	r2, #2
 800a16e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a172:	2301      	movs	r3, #1
 800a174:	e0d5      	b.n	800a322 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	2100      	movs	r1, #0
 800a17c:	4618      	mov	r0, r3
 800a17e:	f009 fc8f 	bl	8013aa0 <USB_SetCurrentMode>
 800a182:	4603      	mov	r3, r0
 800a184:	2b00      	cmp	r3, #0
 800a186:	d005      	beq.n	800a194 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2202      	movs	r2, #2
 800a18c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a190:	2301      	movs	r3, #1
 800a192:	e0c6      	b.n	800a322 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a194:	2300      	movs	r3, #0
 800a196:	73fb      	strb	r3, [r7, #15]
 800a198:	e04a      	b.n	800a230 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800a19a:	7bfa      	ldrb	r2, [r7, #15]
 800a19c:	6879      	ldr	r1, [r7, #4]
 800a19e:	4613      	mov	r3, r2
 800a1a0:	00db      	lsls	r3, r3, #3
 800a1a2:	4413      	add	r3, r2
 800a1a4:	009b      	lsls	r3, r3, #2
 800a1a6:	440b      	add	r3, r1
 800a1a8:	3315      	adds	r3, #21
 800a1aa:	2201      	movs	r2, #1
 800a1ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800a1ae:	7bfa      	ldrb	r2, [r7, #15]
 800a1b0:	6879      	ldr	r1, [r7, #4]
 800a1b2:	4613      	mov	r3, r2
 800a1b4:	00db      	lsls	r3, r3, #3
 800a1b6:	4413      	add	r3, r2
 800a1b8:	009b      	lsls	r3, r3, #2
 800a1ba:	440b      	add	r3, r1
 800a1bc:	3314      	adds	r3, #20
 800a1be:	7bfa      	ldrb	r2, [r7, #15]
 800a1c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a1c2:	7bfa      	ldrb	r2, [r7, #15]
 800a1c4:	7bfb      	ldrb	r3, [r7, #15]
 800a1c6:	b298      	uxth	r0, r3
 800a1c8:	6879      	ldr	r1, [r7, #4]
 800a1ca:	4613      	mov	r3, r2
 800a1cc:	00db      	lsls	r3, r3, #3
 800a1ce:	4413      	add	r3, r2
 800a1d0:	009b      	lsls	r3, r3, #2
 800a1d2:	440b      	add	r3, r1
 800a1d4:	332e      	adds	r3, #46	@ 0x2e
 800a1d6:	4602      	mov	r2, r0
 800a1d8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a1da:	7bfa      	ldrb	r2, [r7, #15]
 800a1dc:	6879      	ldr	r1, [r7, #4]
 800a1de:	4613      	mov	r3, r2
 800a1e0:	00db      	lsls	r3, r3, #3
 800a1e2:	4413      	add	r3, r2
 800a1e4:	009b      	lsls	r3, r3, #2
 800a1e6:	440b      	add	r3, r1
 800a1e8:	3318      	adds	r3, #24
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800a1ee:	7bfa      	ldrb	r2, [r7, #15]
 800a1f0:	6879      	ldr	r1, [r7, #4]
 800a1f2:	4613      	mov	r3, r2
 800a1f4:	00db      	lsls	r3, r3, #3
 800a1f6:	4413      	add	r3, r2
 800a1f8:	009b      	lsls	r3, r3, #2
 800a1fa:	440b      	add	r3, r1
 800a1fc:	331c      	adds	r3, #28
 800a1fe:	2200      	movs	r2, #0
 800a200:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a202:	7bfa      	ldrb	r2, [r7, #15]
 800a204:	6879      	ldr	r1, [r7, #4]
 800a206:	4613      	mov	r3, r2
 800a208:	00db      	lsls	r3, r3, #3
 800a20a:	4413      	add	r3, r2
 800a20c:	009b      	lsls	r3, r3, #2
 800a20e:	440b      	add	r3, r1
 800a210:	3320      	adds	r3, #32
 800a212:	2200      	movs	r2, #0
 800a214:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800a216:	7bfa      	ldrb	r2, [r7, #15]
 800a218:	6879      	ldr	r1, [r7, #4]
 800a21a:	4613      	mov	r3, r2
 800a21c:	00db      	lsls	r3, r3, #3
 800a21e:	4413      	add	r3, r2
 800a220:	009b      	lsls	r3, r3, #2
 800a222:	440b      	add	r3, r1
 800a224:	3324      	adds	r3, #36	@ 0x24
 800a226:	2200      	movs	r2, #0
 800a228:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a22a:	7bfb      	ldrb	r3, [r7, #15]
 800a22c:	3301      	adds	r3, #1
 800a22e:	73fb      	strb	r3, [r7, #15]
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	791b      	ldrb	r3, [r3, #4]
 800a234:	7bfa      	ldrb	r2, [r7, #15]
 800a236:	429a      	cmp	r2, r3
 800a238:	d3af      	bcc.n	800a19a <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a23a:	2300      	movs	r3, #0
 800a23c:	73fb      	strb	r3, [r7, #15]
 800a23e:	e044      	b.n	800a2ca <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800a240:	7bfa      	ldrb	r2, [r7, #15]
 800a242:	6879      	ldr	r1, [r7, #4]
 800a244:	4613      	mov	r3, r2
 800a246:	00db      	lsls	r3, r3, #3
 800a248:	4413      	add	r3, r2
 800a24a:	009b      	lsls	r3, r3, #2
 800a24c:	440b      	add	r3, r1
 800a24e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800a252:	2200      	movs	r2, #0
 800a254:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800a256:	7bfa      	ldrb	r2, [r7, #15]
 800a258:	6879      	ldr	r1, [r7, #4]
 800a25a:	4613      	mov	r3, r2
 800a25c:	00db      	lsls	r3, r3, #3
 800a25e:	4413      	add	r3, r2
 800a260:	009b      	lsls	r3, r3, #2
 800a262:	440b      	add	r3, r1
 800a264:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800a268:	7bfa      	ldrb	r2, [r7, #15]
 800a26a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a26c:	7bfa      	ldrb	r2, [r7, #15]
 800a26e:	6879      	ldr	r1, [r7, #4]
 800a270:	4613      	mov	r3, r2
 800a272:	00db      	lsls	r3, r3, #3
 800a274:	4413      	add	r3, r2
 800a276:	009b      	lsls	r3, r3, #2
 800a278:	440b      	add	r3, r1
 800a27a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800a27e:	2200      	movs	r2, #0
 800a280:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800a282:	7bfa      	ldrb	r2, [r7, #15]
 800a284:	6879      	ldr	r1, [r7, #4]
 800a286:	4613      	mov	r3, r2
 800a288:	00db      	lsls	r3, r3, #3
 800a28a:	4413      	add	r3, r2
 800a28c:	009b      	lsls	r3, r3, #2
 800a28e:	440b      	add	r3, r1
 800a290:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800a294:	2200      	movs	r2, #0
 800a296:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a298:	7bfa      	ldrb	r2, [r7, #15]
 800a29a:	6879      	ldr	r1, [r7, #4]
 800a29c:	4613      	mov	r3, r2
 800a29e:	00db      	lsls	r3, r3, #3
 800a2a0:	4413      	add	r3, r2
 800a2a2:	009b      	lsls	r3, r3, #2
 800a2a4:	440b      	add	r3, r1
 800a2a6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a2ae:	7bfa      	ldrb	r2, [r7, #15]
 800a2b0:	6879      	ldr	r1, [r7, #4]
 800a2b2:	4613      	mov	r3, r2
 800a2b4:	00db      	lsls	r3, r3, #3
 800a2b6:	4413      	add	r3, r2
 800a2b8:	009b      	lsls	r3, r3, #2
 800a2ba:	440b      	add	r3, r1
 800a2bc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a2c4:	7bfb      	ldrb	r3, [r7, #15]
 800a2c6:	3301      	adds	r3, #1
 800a2c8:	73fb      	strb	r3, [r7, #15]
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	791b      	ldrb	r3, [r3, #4]
 800a2ce:	7bfa      	ldrb	r2, [r7, #15]
 800a2d0:	429a      	cmp	r2, r3
 800a2d2:	d3b5      	bcc.n	800a240 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	6818      	ldr	r0, [r3, #0]
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	7c1a      	ldrb	r2, [r3, #16]
 800a2dc:	f88d 2000 	strb.w	r2, [sp]
 800a2e0:	3304      	adds	r3, #4
 800a2e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a2e4:	f009 fc28 	bl	8013b38 <USB_DevInit>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d005      	beq.n	800a2fa <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2202      	movs	r2, #2
 800a2f2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	e013      	b.n	800a322 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	2201      	movs	r2, #1
 800a304:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	7b1b      	ldrb	r3, [r3, #12]
 800a30c:	2b01      	cmp	r3, #1
 800a30e:	d102      	bne.n	800a316 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a310:	6878      	ldr	r0, [r7, #4]
 800a312:	f001 f96f 	bl	800b5f4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	4618      	mov	r0, r3
 800a31c:	f00a fc6b 	bl	8014bf6 <USB_DevDisconnect>

  return HAL_OK;
 800a320:	2300      	movs	r3, #0
}
 800a322:	4618      	mov	r0, r3
 800a324:	3710      	adds	r7, #16
 800a326:	46bd      	mov	sp, r7
 800a328:	bd80      	pop	{r7, pc}

0800a32a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800a32a:	b580      	push	{r7, lr}
 800a32c:	b084      	sub	sp, #16
 800a32e:	af00      	add	r7, sp, #0
 800a330:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800a33e:	2b01      	cmp	r3, #1
 800a340:	d101      	bne.n	800a346 <HAL_PCD_Start+0x1c>
 800a342:	2302      	movs	r3, #2
 800a344:	e022      	b.n	800a38c <HAL_PCD_Start+0x62>
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2201      	movs	r2, #1
 800a34a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	68db      	ldr	r3, [r3, #12]
 800a352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a356:	2b00      	cmp	r3, #0
 800a358:	d009      	beq.n	800a36e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800a35e:	2b01      	cmp	r3, #1
 800a360:	d105      	bne.n	800a36e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a366:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	4618      	mov	r0, r3
 800a374:	f009 fb72 	bl	8013a5c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	4618      	mov	r0, r3
 800a37e:	f00a fc19 	bl	8014bb4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2200      	movs	r2, #0
 800a386:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800a38a:	2300      	movs	r3, #0
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3710      	adds	r7, #16
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}

0800a394 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800a394:	b590      	push	{r4, r7, lr}
 800a396:	b08d      	sub	sp, #52	@ 0x34
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3a2:	6a3b      	ldr	r3, [r7, #32]
 800a3a4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f00a fcf8 	bl	8014da0 <USB_GetMode>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	f040 84b9 	bne.w	800ad2a <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	4618      	mov	r0, r3
 800a3be:	f00a fc3b 	bl	8014c38 <USB_ReadInterrupts>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	f000 84af 	beq.w	800ad28 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800a3ca:	69fb      	ldr	r3, [r7, #28]
 800a3cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3d0:	689b      	ldr	r3, [r3, #8]
 800a3d2:	0a1b      	lsrs	r3, r3, #8
 800a3d4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f00a fc28 	bl	8014c38 <USB_ReadInterrupts>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	f003 0302 	and.w	r3, r3, #2
 800a3ee:	2b02      	cmp	r3, #2
 800a3f0:	d107      	bne.n	800a402 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	695a      	ldr	r2, [r3, #20]
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f002 0202 	and.w	r2, r2, #2
 800a400:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	4618      	mov	r0, r3
 800a408:	f00a fc16 	bl	8014c38 <USB_ReadInterrupts>
 800a40c:	4603      	mov	r3, r0
 800a40e:	f003 0310 	and.w	r3, r3, #16
 800a412:	2b10      	cmp	r3, #16
 800a414:	d161      	bne.n	800a4da <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	699a      	ldr	r2, [r3, #24]
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f022 0210 	bic.w	r2, r2, #16
 800a424:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800a426:	6a3b      	ldr	r3, [r7, #32]
 800a428:	6a1b      	ldr	r3, [r3, #32]
 800a42a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800a42c:	69bb      	ldr	r3, [r7, #24]
 800a42e:	f003 020f 	and.w	r2, r3, #15
 800a432:	4613      	mov	r3, r2
 800a434:	00db      	lsls	r3, r3, #3
 800a436:	4413      	add	r3, r2
 800a438:	009b      	lsls	r3, r3, #2
 800a43a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a43e:	687a      	ldr	r2, [r7, #4]
 800a440:	4413      	add	r3, r2
 800a442:	3304      	adds	r3, #4
 800a444:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800a446:	69bb      	ldr	r3, [r7, #24]
 800a448:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a44c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a450:	d124      	bne.n	800a49c <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800a452:	69ba      	ldr	r2, [r7, #24]
 800a454:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800a458:	4013      	ands	r3, r2
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d035      	beq.n	800a4ca <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800a462:	69bb      	ldr	r3, [r7, #24]
 800a464:	091b      	lsrs	r3, r3, #4
 800a466:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800a468:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a46c:	b29b      	uxth	r3, r3
 800a46e:	461a      	mov	r2, r3
 800a470:	6a38      	ldr	r0, [r7, #32]
 800a472:	f00a fa4d 	bl	8014910 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a476:	697b      	ldr	r3, [r7, #20]
 800a478:	68da      	ldr	r2, [r3, #12]
 800a47a:	69bb      	ldr	r3, [r7, #24]
 800a47c:	091b      	lsrs	r3, r3, #4
 800a47e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a482:	441a      	add	r2, r3
 800a484:	697b      	ldr	r3, [r7, #20]
 800a486:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	695a      	ldr	r2, [r3, #20]
 800a48c:	69bb      	ldr	r3, [r7, #24]
 800a48e:	091b      	lsrs	r3, r3, #4
 800a490:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a494:	441a      	add	r2, r3
 800a496:	697b      	ldr	r3, [r7, #20]
 800a498:	615a      	str	r2, [r3, #20]
 800a49a:	e016      	b.n	800a4ca <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800a49c:	69bb      	ldr	r3, [r7, #24]
 800a49e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800a4a2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a4a6:	d110      	bne.n	800a4ca <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a4ae:	2208      	movs	r2, #8
 800a4b0:	4619      	mov	r1, r3
 800a4b2:	6a38      	ldr	r0, [r7, #32]
 800a4b4:	f00a fa2c 	bl	8014910 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	695a      	ldr	r2, [r3, #20]
 800a4bc:	69bb      	ldr	r3, [r7, #24]
 800a4be:	091b      	lsrs	r3, r3, #4
 800a4c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a4c4:	441a      	add	r2, r3
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	699a      	ldr	r2, [r3, #24]
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f042 0210 	orr.w	r2, r2, #16
 800a4d8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	4618      	mov	r0, r3
 800a4e0:	f00a fbaa 	bl	8014c38 <USB_ReadInterrupts>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a4ea:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a4ee:	f040 80a7 	bne.w	800a640 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	f00a fbd0 	bl	8014ca0 <USB_ReadDevAllOutEpInterrupt>
 800a500:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800a502:	e099      	b.n	800a638 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800a504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a506:	f003 0301 	and.w	r3, r3, #1
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	f000 808e 	beq.w	800a62c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a516:	b2d2      	uxtb	r2, r2
 800a518:	4611      	mov	r1, r2
 800a51a:	4618      	mov	r0, r3
 800a51c:	f00a fbf4 	bl	8014d08 <USB_ReadDevOutEPInterrupt>
 800a520:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	f003 0301 	and.w	r3, r3, #1
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d00c      	beq.n	800a546 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800a52c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a52e:	015a      	lsls	r2, r3, #5
 800a530:	69fb      	ldr	r3, [r7, #28]
 800a532:	4413      	add	r3, r2
 800a534:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a538:	461a      	mov	r2, r3
 800a53a:	2301      	movs	r3, #1
 800a53c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800a53e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a540:	6878      	ldr	r0, [r7, #4]
 800a542:	f000 fed1 	bl	800b2e8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800a546:	693b      	ldr	r3, [r7, #16]
 800a548:	f003 0308 	and.w	r3, r3, #8
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d00c      	beq.n	800a56a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800a550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a552:	015a      	lsls	r2, r3, #5
 800a554:	69fb      	ldr	r3, [r7, #28]
 800a556:	4413      	add	r3, r2
 800a558:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a55c:	461a      	mov	r2, r3
 800a55e:	2308      	movs	r3, #8
 800a560:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800a562:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a564:	6878      	ldr	r0, [r7, #4]
 800a566:	f000 ffa7 	bl	800b4b8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800a56a:	693b      	ldr	r3, [r7, #16]
 800a56c:	f003 0310 	and.w	r3, r3, #16
 800a570:	2b00      	cmp	r3, #0
 800a572:	d008      	beq.n	800a586 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800a574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a576:	015a      	lsls	r2, r3, #5
 800a578:	69fb      	ldr	r3, [r7, #28]
 800a57a:	4413      	add	r3, r2
 800a57c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a580:	461a      	mov	r2, r3
 800a582:	2310      	movs	r3, #16
 800a584:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800a586:	693b      	ldr	r3, [r7, #16]
 800a588:	f003 0302 	and.w	r3, r3, #2
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d030      	beq.n	800a5f2 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800a590:	6a3b      	ldr	r3, [r7, #32]
 800a592:	695b      	ldr	r3, [r3, #20]
 800a594:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a598:	2b80      	cmp	r3, #128	@ 0x80
 800a59a:	d109      	bne.n	800a5b0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800a59c:	69fb      	ldr	r3, [r7, #28]
 800a59e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5a2:	685b      	ldr	r3, [r3, #4]
 800a5a4:	69fa      	ldr	r2, [r7, #28]
 800a5a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a5aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a5ae:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800a5b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a5b2:	4613      	mov	r3, r2
 800a5b4:	00db      	lsls	r3, r3, #3
 800a5b6:	4413      	add	r3, r2
 800a5b8:	009b      	lsls	r3, r3, #2
 800a5ba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800a5be:	687a      	ldr	r2, [r7, #4]
 800a5c0:	4413      	add	r3, r2
 800a5c2:	3304      	adds	r3, #4
 800a5c4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a5c6:	697b      	ldr	r3, [r7, #20]
 800a5c8:	78db      	ldrb	r3, [r3, #3]
 800a5ca:	2b01      	cmp	r3, #1
 800a5cc:	d108      	bne.n	800a5e0 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800a5ce:	697b      	ldr	r3, [r7, #20]
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800a5d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5d6:	b2db      	uxtb	r3, r3
 800a5d8:	4619      	mov	r1, r3
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f7f9 fb8e 	bl	8003cfc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800a5e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5e2:	015a      	lsls	r2, r3, #5
 800a5e4:	69fb      	ldr	r3, [r7, #28]
 800a5e6:	4413      	add	r3, r2
 800a5e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5ec:	461a      	mov	r2, r3
 800a5ee:	2302      	movs	r3, #2
 800a5f0:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800a5f2:	693b      	ldr	r3, [r7, #16]
 800a5f4:	f003 0320 	and.w	r3, r3, #32
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d008      	beq.n	800a60e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800a5fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5fe:	015a      	lsls	r2, r3, #5
 800a600:	69fb      	ldr	r3, [r7, #28]
 800a602:	4413      	add	r3, r2
 800a604:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a608:	461a      	mov	r2, r3
 800a60a:	2320      	movs	r3, #32
 800a60c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800a60e:	693b      	ldr	r3, [r7, #16]
 800a610:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a614:	2b00      	cmp	r3, #0
 800a616:	d009      	beq.n	800a62c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800a618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a61a:	015a      	lsls	r2, r3, #5
 800a61c:	69fb      	ldr	r3, [r7, #28]
 800a61e:	4413      	add	r3, r2
 800a620:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a624:	461a      	mov	r2, r3
 800a626:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a62a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800a62c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a62e:	3301      	adds	r3, #1
 800a630:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a634:	085b      	lsrs	r3, r3, #1
 800a636:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	f47f af62 	bne.w	800a504 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	4618      	mov	r0, r3
 800a646:	f00a faf7 	bl	8014c38 <USB_ReadInterrupts>
 800a64a:	4603      	mov	r3, r0
 800a64c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a650:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a654:	f040 80db 	bne.w	800a80e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	4618      	mov	r0, r3
 800a65e:	f00a fb39 	bl	8014cd4 <USB_ReadDevAllInEpInterrupt>
 800a662:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800a664:	2300      	movs	r3, #0
 800a666:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800a668:	e0cd      	b.n	800a806 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800a66a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a66c:	f003 0301 	and.w	r3, r3, #1
 800a670:	2b00      	cmp	r3, #0
 800a672:	f000 80c2 	beq.w	800a7fa <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a67c:	b2d2      	uxtb	r2, r2
 800a67e:	4611      	mov	r1, r2
 800a680:	4618      	mov	r0, r3
 800a682:	f00a fb5f 	bl	8014d44 <USB_ReadDevInEPInterrupt>
 800a686:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800a688:	693b      	ldr	r3, [r7, #16]
 800a68a:	f003 0301 	and.w	r3, r3, #1
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d057      	beq.n	800a742 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800a692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a694:	f003 030f 	and.w	r3, r3, #15
 800a698:	2201      	movs	r2, #1
 800a69a:	fa02 f303 	lsl.w	r3, r2, r3
 800a69e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800a6a0:	69fb      	ldr	r3, [r7, #28]
 800a6a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	43db      	mvns	r3, r3
 800a6ac:	69f9      	ldr	r1, [r7, #28]
 800a6ae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a6b2:	4013      	ands	r3, r2
 800a6b4:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800a6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6b8:	015a      	lsls	r2, r3, #5
 800a6ba:	69fb      	ldr	r3, [r7, #28]
 800a6bc:	4413      	add	r3, r2
 800a6be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6c2:	461a      	mov	r2, r3
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	799b      	ldrb	r3, [r3, #6]
 800a6cc:	2b01      	cmp	r3, #1
 800a6ce:	d132      	bne.n	800a736 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800a6d0:	6879      	ldr	r1, [r7, #4]
 800a6d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6d4:	4613      	mov	r3, r2
 800a6d6:	00db      	lsls	r3, r3, #3
 800a6d8:	4413      	add	r3, r2
 800a6da:	009b      	lsls	r3, r3, #2
 800a6dc:	440b      	add	r3, r1
 800a6de:	3320      	adds	r3, #32
 800a6e0:	6819      	ldr	r1, [r3, #0]
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6e6:	4613      	mov	r3, r2
 800a6e8:	00db      	lsls	r3, r3, #3
 800a6ea:	4413      	add	r3, r2
 800a6ec:	009b      	lsls	r3, r3, #2
 800a6ee:	4403      	add	r3, r0
 800a6f0:	331c      	adds	r3, #28
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	4419      	add	r1, r3
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6fa:	4613      	mov	r3, r2
 800a6fc:	00db      	lsls	r3, r3, #3
 800a6fe:	4413      	add	r3, r2
 800a700:	009b      	lsls	r3, r3, #2
 800a702:	4403      	add	r3, r0
 800a704:	3320      	adds	r3, #32
 800a706:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800a708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d113      	bne.n	800a736 <HAL_PCD_IRQHandler+0x3a2>
 800a70e:	6879      	ldr	r1, [r7, #4]
 800a710:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a712:	4613      	mov	r3, r2
 800a714:	00db      	lsls	r3, r3, #3
 800a716:	4413      	add	r3, r2
 800a718:	009b      	lsls	r3, r3, #2
 800a71a:	440b      	add	r3, r1
 800a71c:	3324      	adds	r3, #36	@ 0x24
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d108      	bne.n	800a736 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	6818      	ldr	r0, [r3, #0]
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a72e:	461a      	mov	r2, r3
 800a730:	2101      	movs	r1, #1
 800a732:	f00a fb67 	bl	8014e04 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800a736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a738:	b2db      	uxtb	r3, r3
 800a73a:	4619      	mov	r1, r3
 800a73c:	6878      	ldr	r0, [r7, #4]
 800a73e:	f7f9 fa58 	bl	8003bf2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800a742:	693b      	ldr	r3, [r7, #16]
 800a744:	f003 0308 	and.w	r3, r3, #8
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d008      	beq.n	800a75e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800a74c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a74e:	015a      	lsls	r2, r3, #5
 800a750:	69fb      	ldr	r3, [r7, #28]
 800a752:	4413      	add	r3, r2
 800a754:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a758:	461a      	mov	r2, r3
 800a75a:	2308      	movs	r3, #8
 800a75c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800a75e:	693b      	ldr	r3, [r7, #16]
 800a760:	f003 0310 	and.w	r3, r3, #16
 800a764:	2b00      	cmp	r3, #0
 800a766:	d008      	beq.n	800a77a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800a768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a76a:	015a      	lsls	r2, r3, #5
 800a76c:	69fb      	ldr	r3, [r7, #28]
 800a76e:	4413      	add	r3, r2
 800a770:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a774:	461a      	mov	r2, r3
 800a776:	2310      	movs	r3, #16
 800a778:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800a77a:	693b      	ldr	r3, [r7, #16]
 800a77c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a780:	2b00      	cmp	r3, #0
 800a782:	d008      	beq.n	800a796 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800a784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a786:	015a      	lsls	r2, r3, #5
 800a788:	69fb      	ldr	r3, [r7, #28]
 800a78a:	4413      	add	r3, r2
 800a78c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a790:	461a      	mov	r2, r3
 800a792:	2340      	movs	r3, #64	@ 0x40
 800a794:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800a796:	693b      	ldr	r3, [r7, #16]
 800a798:	f003 0302 	and.w	r3, r3, #2
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d023      	beq.n	800a7e8 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800a7a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a7a2:	6a38      	ldr	r0, [r7, #32]
 800a7a4:	f009 fb26 	bl	8013df4 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800a7a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7aa:	4613      	mov	r3, r2
 800a7ac:	00db      	lsls	r3, r3, #3
 800a7ae:	4413      	add	r3, r2
 800a7b0:	009b      	lsls	r3, r3, #2
 800a7b2:	3310      	adds	r3, #16
 800a7b4:	687a      	ldr	r2, [r7, #4]
 800a7b6:	4413      	add	r3, r2
 800a7b8:	3304      	adds	r3, #4
 800a7ba:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800a7bc:	697b      	ldr	r3, [r7, #20]
 800a7be:	78db      	ldrb	r3, [r3, #3]
 800a7c0:	2b01      	cmp	r3, #1
 800a7c2:	d108      	bne.n	800a7d6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800a7c4:	697b      	ldr	r3, [r7, #20]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800a7ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7cc:	b2db      	uxtb	r3, r3
 800a7ce:	4619      	mov	r1, r3
 800a7d0:	6878      	ldr	r0, [r7, #4]
 800a7d2:	f7f9 faa5 	bl	8003d20 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800a7d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7d8:	015a      	lsls	r2, r3, #5
 800a7da:	69fb      	ldr	r3, [r7, #28]
 800a7dc:	4413      	add	r3, r2
 800a7de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7e2:	461a      	mov	r2, r3
 800a7e4:	2302      	movs	r3, #2
 800a7e6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800a7e8:	693b      	ldr	r3, [r7, #16]
 800a7ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d003      	beq.n	800a7fa <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800a7f2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f000 fcea 	bl	800b1ce <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800a7fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7fc:	3301      	adds	r3, #1
 800a7fe:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800a800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a802:	085b      	lsrs	r3, r3, #1
 800a804:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800a806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a808:	2b00      	cmp	r3, #0
 800a80a:	f47f af2e 	bne.w	800a66a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	4618      	mov	r0, r3
 800a814:	f00a fa10 	bl	8014c38 <USB_ReadInterrupts>
 800a818:	4603      	mov	r3, r0
 800a81a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a81e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a822:	d122      	bne.n	800a86a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a824:	69fb      	ldr	r3, [r7, #28]
 800a826:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a82a:	685b      	ldr	r3, [r3, #4]
 800a82c:	69fa      	ldr	r2, [r7, #28]
 800a82e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a832:	f023 0301 	bic.w	r3, r3, #1
 800a836:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800a83e:	2b01      	cmp	r3, #1
 800a840:	d108      	bne.n	800a854 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	2200      	movs	r2, #0
 800a846:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800a84a:	2100      	movs	r1, #0
 800a84c:	6878      	ldr	r0, [r7, #4]
 800a84e:	f000 fef5 	bl	800b63c <HAL_PCDEx_LPM_Callback>
 800a852:	e002      	b.n	800a85a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800a854:	6878      	ldr	r0, [r7, #4]
 800a856:	f7f9 fa43 	bl	8003ce0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	695a      	ldr	r2, [r3, #20]
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800a868:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	4618      	mov	r0, r3
 800a870:	f00a f9e2 	bl	8014c38 <USB_ReadInterrupts>
 800a874:	4603      	mov	r3, r0
 800a876:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a87a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a87e:	d112      	bne.n	800a8a6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800a880:	69fb      	ldr	r3, [r7, #28]
 800a882:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a886:	689b      	ldr	r3, [r3, #8]
 800a888:	f003 0301 	and.w	r3, r3, #1
 800a88c:	2b01      	cmp	r3, #1
 800a88e:	d102      	bne.n	800a896 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	f7f9 f9ff 	bl	8003c94 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	695a      	ldr	r2, [r3, #20]
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800a8a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	f00a f9c4 	bl	8014c38 <USB_ReadInterrupts>
 800a8b0:	4603      	mov	r3, r0
 800a8b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a8b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a8ba:	d121      	bne.n	800a900 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	695a      	ldr	r2, [r3, #20]
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800a8ca:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d111      	bne.n	800a8fa <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	2201      	movs	r2, #1
 800a8da:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8e4:	089b      	lsrs	r3, r3, #2
 800a8e6:	f003 020f 	and.w	r2, r3, #15
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800a8f0:	2101      	movs	r1, #1
 800a8f2:	6878      	ldr	r0, [r7, #4]
 800a8f4:	f000 fea2 	bl	800b63c <HAL_PCDEx_LPM_Callback>
 800a8f8:	e002      	b.n	800a900 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f7f9 f9ca 	bl	8003c94 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	4618      	mov	r0, r3
 800a906:	f00a f997 	bl	8014c38 <USB_ReadInterrupts>
 800a90a:	4603      	mov	r3, r0
 800a90c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a910:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a914:	f040 80b7 	bne.w	800aa86 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800a918:	69fb      	ldr	r3, [r7, #28]
 800a91a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a91e:	685b      	ldr	r3, [r3, #4]
 800a920:	69fa      	ldr	r2, [r7, #28]
 800a922:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a926:	f023 0301 	bic.w	r3, r3, #1
 800a92a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	2110      	movs	r1, #16
 800a932:	4618      	mov	r0, r3
 800a934:	f009 fa5e 	bl	8013df4 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a938:	2300      	movs	r3, #0
 800a93a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a93c:	e046      	b.n	800a9cc <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800a93e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a940:	015a      	lsls	r2, r3, #5
 800a942:	69fb      	ldr	r3, [r7, #28]
 800a944:	4413      	add	r3, r2
 800a946:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a94a:	461a      	mov	r2, r3
 800a94c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a950:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a954:	015a      	lsls	r2, r3, #5
 800a956:	69fb      	ldr	r3, [r7, #28]
 800a958:	4413      	add	r3, r2
 800a95a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a962:	0151      	lsls	r1, r2, #5
 800a964:	69fa      	ldr	r2, [r7, #28]
 800a966:	440a      	add	r2, r1
 800a968:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a96c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a970:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800a972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a974:	015a      	lsls	r2, r3, #5
 800a976:	69fb      	ldr	r3, [r7, #28]
 800a978:	4413      	add	r3, r2
 800a97a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a97e:	461a      	mov	r2, r3
 800a980:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a984:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a988:	015a      	lsls	r2, r3, #5
 800a98a:	69fb      	ldr	r3, [r7, #28]
 800a98c:	4413      	add	r3, r2
 800a98e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a996:	0151      	lsls	r1, r2, #5
 800a998:	69fa      	ldr	r2, [r7, #28]
 800a99a:	440a      	add	r2, r1
 800a99c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a9a0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a9a4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a9a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9a8:	015a      	lsls	r2, r3, #5
 800a9aa:	69fb      	ldr	r3, [r7, #28]
 800a9ac:	4413      	add	r3, r2
 800a9ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a9b6:	0151      	lsls	r1, r2, #5
 800a9b8:	69fa      	ldr	r2, [r7, #28]
 800a9ba:	440a      	add	r2, r1
 800a9bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a9c0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a9c4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a9c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9c8:	3301      	adds	r3, #1
 800a9ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	791b      	ldrb	r3, [r3, #4]
 800a9d0:	461a      	mov	r2, r3
 800a9d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9d4:	4293      	cmp	r3, r2
 800a9d6:	d3b2      	bcc.n	800a93e <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800a9d8:	69fb      	ldr	r3, [r7, #28]
 800a9da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a9de:	69db      	ldr	r3, [r3, #28]
 800a9e0:	69fa      	ldr	r2, [r7, #28]
 800a9e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a9e6:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800a9ea:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	7bdb      	ldrb	r3, [r3, #15]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d016      	beq.n	800aa22 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800a9f4:	69fb      	ldr	r3, [r7, #28]
 800a9f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a9fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9fe:	69fa      	ldr	r2, [r7, #28]
 800aa00:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa04:	f043 030b 	orr.w	r3, r3, #11
 800aa08:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800aa0c:	69fb      	ldr	r3, [r7, #28]
 800aa0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa14:	69fa      	ldr	r2, [r7, #28]
 800aa16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa1a:	f043 030b 	orr.w	r3, r3, #11
 800aa1e:	6453      	str	r3, [r2, #68]	@ 0x44
 800aa20:	e015      	b.n	800aa4e <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800aa22:	69fb      	ldr	r3, [r7, #28]
 800aa24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa28:	695a      	ldr	r2, [r3, #20]
 800aa2a:	69fb      	ldr	r3, [r7, #28]
 800aa2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa30:	4619      	mov	r1, r3
 800aa32:	f242 032b 	movw	r3, #8235	@ 0x202b
 800aa36:	4313      	orrs	r3, r2
 800aa38:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800aa3a:	69fb      	ldr	r3, [r7, #28]
 800aa3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa40:	691b      	ldr	r3, [r3, #16]
 800aa42:	69fa      	ldr	r2, [r7, #28]
 800aa44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa48:	f043 030b 	orr.w	r3, r3, #11
 800aa4c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800aa4e:	69fb      	ldr	r3, [r7, #28]
 800aa50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	69fa      	ldr	r2, [r7, #28]
 800aa58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800aa5c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800aa60:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6818      	ldr	r0, [r3, #0]
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800aa70:	461a      	mov	r2, r3
 800aa72:	f00a f9c7 	bl	8014e04 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	695a      	ldr	r2, [r3, #20]
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800aa84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	f00a f8d4 	bl	8014c38 <USB_ReadInterrupts>
 800aa90:	4603      	mov	r3, r0
 800aa92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800aa96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800aa9a:	d123      	bne.n	800aae4 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	f00a f98b 	bl	8014dbc <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	4618      	mov	r0, r3
 800aaac:	f009 fa1b 	bl	8013ee6 <USB_GetDevSpeed>
 800aab0:	4603      	mov	r3, r0
 800aab2:	461a      	mov	r2, r3
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681c      	ldr	r4, [r3, #0]
 800aabc:	f001 fd9e 	bl	800c5fc <HAL_RCC_GetHCLKFreq>
 800aac0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800aac6:	461a      	mov	r2, r3
 800aac8:	4620      	mov	r0, r4
 800aaca:	f008 ff25 	bl	8013918 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f7f9 f8b7 	bl	8003c42 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	695a      	ldr	r2, [r3, #20]
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800aae2:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	4618      	mov	r0, r3
 800aaea:	f00a f8a5 	bl	8014c38 <USB_ReadInterrupts>
 800aaee:	4603      	mov	r3, r0
 800aaf0:	f003 0308 	and.w	r3, r3, #8
 800aaf4:	2b08      	cmp	r3, #8
 800aaf6:	d10a      	bne.n	800ab0e <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800aaf8:	6878      	ldr	r0, [r7, #4]
 800aafa:	f7f9 f894 	bl	8003c26 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	695a      	ldr	r2, [r3, #20]
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	f002 0208 	and.w	r2, r2, #8
 800ab0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	4618      	mov	r0, r3
 800ab14:	f00a f890 	bl	8014c38 <USB_ReadInterrupts>
 800ab18:	4603      	mov	r3, r0
 800ab1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab1e:	2b80      	cmp	r3, #128	@ 0x80
 800ab20:	d123      	bne.n	800ab6a <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800ab22:	6a3b      	ldr	r3, [r7, #32]
 800ab24:	699b      	ldr	r3, [r3, #24]
 800ab26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ab2a:	6a3b      	ldr	r3, [r7, #32]
 800ab2c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ab2e:	2301      	movs	r3, #1
 800ab30:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab32:	e014      	b.n	800ab5e <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800ab34:	6879      	ldr	r1, [r7, #4]
 800ab36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab38:	4613      	mov	r3, r2
 800ab3a:	00db      	lsls	r3, r3, #3
 800ab3c:	4413      	add	r3, r2
 800ab3e:	009b      	lsls	r3, r3, #2
 800ab40:	440b      	add	r3, r1
 800ab42:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800ab46:	781b      	ldrb	r3, [r3, #0]
 800ab48:	2b01      	cmp	r3, #1
 800ab4a:	d105      	bne.n	800ab58 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800ab4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab4e:	b2db      	uxtb	r3, r3
 800ab50:	4619      	mov	r1, r3
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	f000 fb0a 	bl	800b16c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ab58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab5a:	3301      	adds	r3, #1
 800ab5c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	791b      	ldrb	r3, [r3, #4]
 800ab62:	461a      	mov	r2, r3
 800ab64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab66:	4293      	cmp	r3, r2
 800ab68:	d3e4      	bcc.n	800ab34 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	4618      	mov	r0, r3
 800ab70:	f00a f862 	bl	8014c38 <USB_ReadInterrupts>
 800ab74:	4603      	mov	r3, r0
 800ab76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ab7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab7e:	d13c      	bne.n	800abfa <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ab80:	2301      	movs	r3, #1
 800ab82:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab84:	e02b      	b.n	800abde <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800ab86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab88:	015a      	lsls	r2, r3, #5
 800ab8a:	69fb      	ldr	r3, [r7, #28]
 800ab8c:	4413      	add	r3, r2
 800ab8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab92:	681b      	ldr	r3, [r3, #0]
 800ab94:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800ab96:	6879      	ldr	r1, [r7, #4]
 800ab98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab9a:	4613      	mov	r3, r2
 800ab9c:	00db      	lsls	r3, r3, #3
 800ab9e:	4413      	add	r3, r2
 800aba0:	009b      	lsls	r3, r3, #2
 800aba2:	440b      	add	r3, r1
 800aba4:	3318      	adds	r3, #24
 800aba6:	781b      	ldrb	r3, [r3, #0]
 800aba8:	2b01      	cmp	r3, #1
 800abaa:	d115      	bne.n	800abd8 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800abac:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800abae:	2b00      	cmp	r3, #0
 800abb0:	da12      	bge.n	800abd8 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800abb2:	6879      	ldr	r1, [r7, #4]
 800abb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abb6:	4613      	mov	r3, r2
 800abb8:	00db      	lsls	r3, r3, #3
 800abba:	4413      	add	r3, r2
 800abbc:	009b      	lsls	r3, r3, #2
 800abbe:	440b      	add	r3, r1
 800abc0:	3317      	adds	r3, #23
 800abc2:	2201      	movs	r2, #1
 800abc4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800abc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abc8:	b2db      	uxtb	r3, r3
 800abca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800abce:	b2db      	uxtb	r3, r3
 800abd0:	4619      	mov	r1, r3
 800abd2:	6878      	ldr	r0, [r7, #4]
 800abd4:	f000 faca 	bl	800b16c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800abd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abda:	3301      	adds	r3, #1
 800abdc:	627b      	str	r3, [r7, #36]	@ 0x24
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	791b      	ldrb	r3, [r3, #4]
 800abe2:	461a      	mov	r2, r3
 800abe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abe6:	4293      	cmp	r3, r2
 800abe8:	d3cd      	bcc.n	800ab86 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	695a      	ldr	r2, [r3, #20]
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800abf8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	4618      	mov	r0, r3
 800ac00:	f00a f81a 	bl	8014c38 <USB_ReadInterrupts>
 800ac04:	4603      	mov	r3, r0
 800ac06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ac0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ac0e:	d156      	bne.n	800acbe <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ac10:	2301      	movs	r3, #1
 800ac12:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac14:	e045      	b.n	800aca2 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800ac16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac18:	015a      	lsls	r2, r3, #5
 800ac1a:	69fb      	ldr	r3, [r7, #28]
 800ac1c:	4413      	add	r3, r2
 800ac1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800ac26:	6879      	ldr	r1, [r7, #4]
 800ac28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac2a:	4613      	mov	r3, r2
 800ac2c:	00db      	lsls	r3, r3, #3
 800ac2e:	4413      	add	r3, r2
 800ac30:	009b      	lsls	r3, r3, #2
 800ac32:	440b      	add	r3, r1
 800ac34:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800ac38:	781b      	ldrb	r3, [r3, #0]
 800ac3a:	2b01      	cmp	r3, #1
 800ac3c:	d12e      	bne.n	800ac9c <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800ac3e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	da2b      	bge.n	800ac9c <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800ac44:	69bb      	ldr	r3, [r7, #24]
 800ac46:	0c1a      	lsrs	r2, r3, #16
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800ac4e:	4053      	eors	r3, r2
 800ac50:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d121      	bne.n	800ac9c <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800ac58:	6879      	ldr	r1, [r7, #4]
 800ac5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac5c:	4613      	mov	r3, r2
 800ac5e:	00db      	lsls	r3, r3, #3
 800ac60:	4413      	add	r3, r2
 800ac62:	009b      	lsls	r3, r3, #2
 800ac64:	440b      	add	r3, r1
 800ac66:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800ac6a:	2201      	movs	r2, #1
 800ac6c:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800ac6e:	6a3b      	ldr	r3, [r7, #32]
 800ac70:	699b      	ldr	r3, [r3, #24]
 800ac72:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ac76:	6a3b      	ldr	r3, [r7, #32]
 800ac78:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800ac7a:	6a3b      	ldr	r3, [r7, #32]
 800ac7c:	695b      	ldr	r3, [r3, #20]
 800ac7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d10a      	bne.n	800ac9c <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800ac86:	69fb      	ldr	r3, [r7, #28]
 800ac88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac8c:	685b      	ldr	r3, [r3, #4]
 800ac8e:	69fa      	ldr	r2, [r7, #28]
 800ac90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ac94:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ac98:	6053      	str	r3, [r2, #4]
            break;
 800ac9a:	e008      	b.n	800acae <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800ac9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac9e:	3301      	adds	r3, #1
 800aca0:	627b      	str	r3, [r7, #36]	@ 0x24
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	791b      	ldrb	r3, [r3, #4]
 800aca6:	461a      	mov	r2, r3
 800aca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acaa:	4293      	cmp	r3, r2
 800acac:	d3b3      	bcc.n	800ac16 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	695a      	ldr	r2, [r3, #20]
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800acbc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	4618      	mov	r0, r3
 800acc4:	f009 ffb8 	bl	8014c38 <USB_ReadInterrupts>
 800acc8:	4603      	mov	r3, r0
 800acca:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800acce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acd2:	d10a      	bne.n	800acea <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f7f9 f835 	bl	8003d44 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	695a      	ldr	r2, [r3, #20]
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800ace8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	4618      	mov	r0, r3
 800acf0:	f009 ffa2 	bl	8014c38 <USB_ReadInterrupts>
 800acf4:	4603      	mov	r3, r0
 800acf6:	f003 0304 	and.w	r3, r3, #4
 800acfa:	2b04      	cmp	r3, #4
 800acfc:	d115      	bne.n	800ad2a <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	685b      	ldr	r3, [r3, #4]
 800ad04:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800ad06:	69bb      	ldr	r3, [r7, #24]
 800ad08:	f003 0304 	and.w	r3, r3, #4
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d002      	beq.n	800ad16 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800ad10:	6878      	ldr	r0, [r7, #4]
 800ad12:	f7f9 f825 	bl	8003d60 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	6859      	ldr	r1, [r3, #4]
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	69ba      	ldr	r2, [r7, #24]
 800ad22:	430a      	orrs	r2, r1
 800ad24:	605a      	str	r2, [r3, #4]
 800ad26:	e000      	b.n	800ad2a <HAL_PCD_IRQHandler+0x996>
      return;
 800ad28:	bf00      	nop
    }
  }
}
 800ad2a:	3734      	adds	r7, #52	@ 0x34
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd90      	pop	{r4, r7, pc}

0800ad30 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b082      	sub	sp, #8
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
 800ad38:	460b      	mov	r3, r1
 800ad3a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ad42:	2b01      	cmp	r3, #1
 800ad44:	d101      	bne.n	800ad4a <HAL_PCD_SetAddress+0x1a>
 800ad46:	2302      	movs	r3, #2
 800ad48:	e012      	b.n	800ad70 <HAL_PCD_SetAddress+0x40>
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	2201      	movs	r2, #1
 800ad4e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	78fa      	ldrb	r2, [r7, #3]
 800ad56:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	78fa      	ldrb	r2, [r7, #3]
 800ad5e:	4611      	mov	r1, r2
 800ad60:	4618      	mov	r0, r3
 800ad62:	f009 ff01 	bl	8014b68 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2200      	movs	r2, #0
 800ad6a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800ad6e:	2300      	movs	r3, #0
}
 800ad70:	4618      	mov	r0, r3
 800ad72:	3708      	adds	r7, #8
 800ad74:	46bd      	mov	sp, r7
 800ad76:	bd80      	pop	{r7, pc}

0800ad78 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b084      	sub	sp, #16
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
 800ad80:	4608      	mov	r0, r1
 800ad82:	4611      	mov	r1, r2
 800ad84:	461a      	mov	r2, r3
 800ad86:	4603      	mov	r3, r0
 800ad88:	70fb      	strb	r3, [r7, #3]
 800ad8a:	460b      	mov	r3, r1
 800ad8c:	803b      	strh	r3, [r7, #0]
 800ad8e:	4613      	mov	r3, r2
 800ad90:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800ad92:	2300      	movs	r3, #0
 800ad94:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800ad96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	da0f      	bge.n	800adbe <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ad9e:	78fb      	ldrb	r3, [r7, #3]
 800ada0:	f003 020f 	and.w	r2, r3, #15
 800ada4:	4613      	mov	r3, r2
 800ada6:	00db      	lsls	r3, r3, #3
 800ada8:	4413      	add	r3, r2
 800adaa:	009b      	lsls	r3, r3, #2
 800adac:	3310      	adds	r3, #16
 800adae:	687a      	ldr	r2, [r7, #4]
 800adb0:	4413      	add	r3, r2
 800adb2:	3304      	adds	r3, #4
 800adb4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	2201      	movs	r2, #1
 800adba:	705a      	strb	r2, [r3, #1]
 800adbc:	e00f      	b.n	800adde <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800adbe:	78fb      	ldrb	r3, [r7, #3]
 800adc0:	f003 020f 	and.w	r2, r3, #15
 800adc4:	4613      	mov	r3, r2
 800adc6:	00db      	lsls	r3, r3, #3
 800adc8:	4413      	add	r3, r2
 800adca:	009b      	lsls	r3, r3, #2
 800adcc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800add0:	687a      	ldr	r2, [r7, #4]
 800add2:	4413      	add	r3, r2
 800add4:	3304      	adds	r3, #4
 800add6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	2200      	movs	r2, #0
 800addc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800adde:	78fb      	ldrb	r3, [r7, #3]
 800ade0:	f003 030f 	and.w	r3, r3, #15
 800ade4:	b2da      	uxtb	r2, r3
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800adea:	883b      	ldrh	r3, [r7, #0]
 800adec:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	78ba      	ldrb	r2, [r7, #2]
 800adf8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	785b      	ldrb	r3, [r3, #1]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d004      	beq.n	800ae0c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	781b      	ldrb	r3, [r3, #0]
 800ae06:	461a      	mov	r2, r3
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800ae0c:	78bb      	ldrb	r3, [r7, #2]
 800ae0e:	2b02      	cmp	r3, #2
 800ae10:	d102      	bne.n	800ae18 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	2200      	movs	r2, #0
 800ae16:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ae1e:	2b01      	cmp	r3, #1
 800ae20:	d101      	bne.n	800ae26 <HAL_PCD_EP_Open+0xae>
 800ae22:	2302      	movs	r3, #2
 800ae24:	e00e      	b.n	800ae44 <HAL_PCD_EP_Open+0xcc>
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	2201      	movs	r2, #1
 800ae2a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	68f9      	ldr	r1, [r7, #12]
 800ae34:	4618      	mov	r0, r3
 800ae36:	f009 f87b 	bl	8013f30 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800ae42:	7afb      	ldrb	r3, [r7, #11]
}
 800ae44:	4618      	mov	r0, r3
 800ae46:	3710      	adds	r7, #16
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd80      	pop	{r7, pc}

0800ae4c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b084      	sub	sp, #16
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
 800ae54:	460b      	mov	r3, r1
 800ae56:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800ae58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	da0f      	bge.n	800ae80 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ae60:	78fb      	ldrb	r3, [r7, #3]
 800ae62:	f003 020f 	and.w	r2, r3, #15
 800ae66:	4613      	mov	r3, r2
 800ae68:	00db      	lsls	r3, r3, #3
 800ae6a:	4413      	add	r3, r2
 800ae6c:	009b      	lsls	r3, r3, #2
 800ae6e:	3310      	adds	r3, #16
 800ae70:	687a      	ldr	r2, [r7, #4]
 800ae72:	4413      	add	r3, r2
 800ae74:	3304      	adds	r3, #4
 800ae76:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	705a      	strb	r2, [r3, #1]
 800ae7e:	e00f      	b.n	800aea0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ae80:	78fb      	ldrb	r3, [r7, #3]
 800ae82:	f003 020f 	and.w	r2, r3, #15
 800ae86:	4613      	mov	r3, r2
 800ae88:	00db      	lsls	r3, r3, #3
 800ae8a:	4413      	add	r3, r2
 800ae8c:	009b      	lsls	r3, r3, #2
 800ae8e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ae92:	687a      	ldr	r2, [r7, #4]
 800ae94:	4413      	add	r3, r2
 800ae96:	3304      	adds	r3, #4
 800ae98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800aea0:	78fb      	ldrb	r3, [r7, #3]
 800aea2:	f003 030f 	and.w	r3, r3, #15
 800aea6:	b2da      	uxtb	r2, r3
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800aeb2:	2b01      	cmp	r3, #1
 800aeb4:	d101      	bne.n	800aeba <HAL_PCD_EP_Close+0x6e>
 800aeb6:	2302      	movs	r3, #2
 800aeb8:	e00e      	b.n	800aed8 <HAL_PCD_EP_Close+0x8c>
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	2201      	movs	r2, #1
 800aebe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	68f9      	ldr	r1, [r7, #12]
 800aec8:	4618      	mov	r0, r3
 800aeca:	f009 f8b9 	bl	8014040 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	2200      	movs	r2, #0
 800aed2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800aed6:	2300      	movs	r3, #0
}
 800aed8:	4618      	mov	r0, r3
 800aeda:	3710      	adds	r7, #16
 800aedc:	46bd      	mov	sp, r7
 800aede:	bd80      	pop	{r7, pc}

0800aee0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b086      	sub	sp, #24
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	60f8      	str	r0, [r7, #12]
 800aee8:	607a      	str	r2, [r7, #4]
 800aeea:	603b      	str	r3, [r7, #0]
 800aeec:	460b      	mov	r3, r1
 800aeee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800aef0:	7afb      	ldrb	r3, [r7, #11]
 800aef2:	f003 020f 	and.w	r2, r3, #15
 800aef6:	4613      	mov	r3, r2
 800aef8:	00db      	lsls	r3, r3, #3
 800aefa:	4413      	add	r3, r2
 800aefc:	009b      	lsls	r3, r3, #2
 800aefe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800af02:	68fa      	ldr	r2, [r7, #12]
 800af04:	4413      	add	r3, r2
 800af06:	3304      	adds	r3, #4
 800af08:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800af0a:	697b      	ldr	r3, [r7, #20]
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800af10:	697b      	ldr	r3, [r7, #20]
 800af12:	683a      	ldr	r2, [r7, #0]
 800af14:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800af16:	697b      	ldr	r3, [r7, #20]
 800af18:	2200      	movs	r2, #0
 800af1a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800af1c:	697b      	ldr	r3, [r7, #20]
 800af1e:	2200      	movs	r2, #0
 800af20:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800af22:	7afb      	ldrb	r3, [r7, #11]
 800af24:	f003 030f 	and.w	r3, r3, #15
 800af28:	b2da      	uxtb	r2, r3
 800af2a:	697b      	ldr	r3, [r7, #20]
 800af2c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	799b      	ldrb	r3, [r3, #6]
 800af32:	2b01      	cmp	r3, #1
 800af34:	d102      	bne.n	800af3c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800af36:	687a      	ldr	r2, [r7, #4]
 800af38:	697b      	ldr	r3, [r7, #20]
 800af3a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	6818      	ldr	r0, [r3, #0]
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	799b      	ldrb	r3, [r3, #6]
 800af44:	461a      	mov	r2, r3
 800af46:	6979      	ldr	r1, [r7, #20]
 800af48:	f009 f956 	bl	80141f8 <USB_EPStartXfer>

  return HAL_OK;
 800af4c:	2300      	movs	r3, #0
}
 800af4e:	4618      	mov	r0, r3
 800af50:	3718      	adds	r7, #24
 800af52:	46bd      	mov	sp, r7
 800af54:	bd80      	pop	{r7, pc}

0800af56 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800af56:	b480      	push	{r7}
 800af58:	b083      	sub	sp, #12
 800af5a:	af00      	add	r7, sp, #0
 800af5c:	6078      	str	r0, [r7, #4]
 800af5e:	460b      	mov	r3, r1
 800af60:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800af62:	78fb      	ldrb	r3, [r7, #3]
 800af64:	f003 020f 	and.w	r2, r3, #15
 800af68:	6879      	ldr	r1, [r7, #4]
 800af6a:	4613      	mov	r3, r2
 800af6c:	00db      	lsls	r3, r3, #3
 800af6e:	4413      	add	r3, r2
 800af70:	009b      	lsls	r3, r3, #2
 800af72:	440b      	add	r3, r1
 800af74:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800af78:	681b      	ldr	r3, [r3, #0]
}
 800af7a:	4618      	mov	r0, r3
 800af7c:	370c      	adds	r7, #12
 800af7e:	46bd      	mov	sp, r7
 800af80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af84:	4770      	bx	lr

0800af86 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800af86:	b580      	push	{r7, lr}
 800af88:	b086      	sub	sp, #24
 800af8a:	af00      	add	r7, sp, #0
 800af8c:	60f8      	str	r0, [r7, #12]
 800af8e:	607a      	str	r2, [r7, #4]
 800af90:	603b      	str	r3, [r7, #0]
 800af92:	460b      	mov	r3, r1
 800af94:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800af96:	7afb      	ldrb	r3, [r7, #11]
 800af98:	f003 020f 	and.w	r2, r3, #15
 800af9c:	4613      	mov	r3, r2
 800af9e:	00db      	lsls	r3, r3, #3
 800afa0:	4413      	add	r3, r2
 800afa2:	009b      	lsls	r3, r3, #2
 800afa4:	3310      	adds	r3, #16
 800afa6:	68fa      	ldr	r2, [r7, #12]
 800afa8:	4413      	add	r3, r2
 800afaa:	3304      	adds	r3, #4
 800afac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800afae:	697b      	ldr	r3, [r7, #20]
 800afb0:	687a      	ldr	r2, [r7, #4]
 800afb2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800afb4:	697b      	ldr	r3, [r7, #20]
 800afb6:	683a      	ldr	r2, [r7, #0]
 800afb8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	2200      	movs	r2, #0
 800afbe:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800afc0:	697b      	ldr	r3, [r7, #20]
 800afc2:	2201      	movs	r2, #1
 800afc4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800afc6:	7afb      	ldrb	r3, [r7, #11]
 800afc8:	f003 030f 	and.w	r3, r3, #15
 800afcc:	b2da      	uxtb	r2, r3
 800afce:	697b      	ldr	r3, [r7, #20]
 800afd0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	799b      	ldrb	r3, [r3, #6]
 800afd6:	2b01      	cmp	r3, #1
 800afd8:	d102      	bne.n	800afe0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800afda:	687a      	ldr	r2, [r7, #4]
 800afdc:	697b      	ldr	r3, [r7, #20]
 800afde:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	6818      	ldr	r0, [r3, #0]
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	799b      	ldrb	r3, [r3, #6]
 800afe8:	461a      	mov	r2, r3
 800afea:	6979      	ldr	r1, [r7, #20]
 800afec:	f009 f904 	bl	80141f8 <USB_EPStartXfer>

  return HAL_OK;
 800aff0:	2300      	movs	r3, #0
}
 800aff2:	4618      	mov	r0, r3
 800aff4:	3718      	adds	r7, #24
 800aff6:	46bd      	mov	sp, r7
 800aff8:	bd80      	pop	{r7, pc}

0800affa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800affa:	b580      	push	{r7, lr}
 800affc:	b084      	sub	sp, #16
 800affe:	af00      	add	r7, sp, #0
 800b000:	6078      	str	r0, [r7, #4]
 800b002:	460b      	mov	r3, r1
 800b004:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800b006:	78fb      	ldrb	r3, [r7, #3]
 800b008:	f003 030f 	and.w	r3, r3, #15
 800b00c:	687a      	ldr	r2, [r7, #4]
 800b00e:	7912      	ldrb	r2, [r2, #4]
 800b010:	4293      	cmp	r3, r2
 800b012:	d901      	bls.n	800b018 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800b014:	2301      	movs	r3, #1
 800b016:	e04f      	b.n	800b0b8 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b018:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	da0f      	bge.n	800b040 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b020:	78fb      	ldrb	r3, [r7, #3]
 800b022:	f003 020f 	and.w	r2, r3, #15
 800b026:	4613      	mov	r3, r2
 800b028:	00db      	lsls	r3, r3, #3
 800b02a:	4413      	add	r3, r2
 800b02c:	009b      	lsls	r3, r3, #2
 800b02e:	3310      	adds	r3, #16
 800b030:	687a      	ldr	r2, [r7, #4]
 800b032:	4413      	add	r3, r2
 800b034:	3304      	adds	r3, #4
 800b036:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	2201      	movs	r2, #1
 800b03c:	705a      	strb	r2, [r3, #1]
 800b03e:	e00d      	b.n	800b05c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b040:	78fa      	ldrb	r2, [r7, #3]
 800b042:	4613      	mov	r3, r2
 800b044:	00db      	lsls	r3, r3, #3
 800b046:	4413      	add	r3, r2
 800b048:	009b      	lsls	r3, r3, #2
 800b04a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b04e:	687a      	ldr	r2, [r7, #4]
 800b050:	4413      	add	r3, r2
 800b052:	3304      	adds	r3, #4
 800b054:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	2200      	movs	r2, #0
 800b05a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	2201      	movs	r2, #1
 800b060:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b062:	78fb      	ldrb	r3, [r7, #3]
 800b064:	f003 030f 	and.w	r3, r3, #15
 800b068:	b2da      	uxtb	r2, r3
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b074:	2b01      	cmp	r3, #1
 800b076:	d101      	bne.n	800b07c <HAL_PCD_EP_SetStall+0x82>
 800b078:	2302      	movs	r3, #2
 800b07a:	e01d      	b.n	800b0b8 <HAL_PCD_EP_SetStall+0xbe>
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2201      	movs	r2, #1
 800b080:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	68f9      	ldr	r1, [r7, #12]
 800b08a:	4618      	mov	r0, r3
 800b08c:	f009 fc98 	bl	80149c0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b090:	78fb      	ldrb	r3, [r7, #3]
 800b092:	f003 030f 	and.w	r3, r3, #15
 800b096:	2b00      	cmp	r3, #0
 800b098:	d109      	bne.n	800b0ae <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6818      	ldr	r0, [r3, #0]
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	7999      	ldrb	r1, [r3, #6]
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b0a8:	461a      	mov	r2, r3
 800b0aa:	f009 feab 	bl	8014e04 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800b0b6:	2300      	movs	r3, #0
}
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	3710      	adds	r7, #16
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	bd80      	pop	{r7, pc}

0800b0c0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b084      	sub	sp, #16
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
 800b0c8:	460b      	mov	r3, r1
 800b0ca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b0cc:	78fb      	ldrb	r3, [r7, #3]
 800b0ce:	f003 030f 	and.w	r3, r3, #15
 800b0d2:	687a      	ldr	r2, [r7, #4]
 800b0d4:	7912      	ldrb	r2, [r2, #4]
 800b0d6:	4293      	cmp	r3, r2
 800b0d8:	d901      	bls.n	800b0de <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800b0da:	2301      	movs	r3, #1
 800b0dc:	e042      	b.n	800b164 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b0de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	da0f      	bge.n	800b106 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b0e6:	78fb      	ldrb	r3, [r7, #3]
 800b0e8:	f003 020f 	and.w	r2, r3, #15
 800b0ec:	4613      	mov	r3, r2
 800b0ee:	00db      	lsls	r3, r3, #3
 800b0f0:	4413      	add	r3, r2
 800b0f2:	009b      	lsls	r3, r3, #2
 800b0f4:	3310      	adds	r3, #16
 800b0f6:	687a      	ldr	r2, [r7, #4]
 800b0f8:	4413      	add	r3, r2
 800b0fa:	3304      	adds	r3, #4
 800b0fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	2201      	movs	r2, #1
 800b102:	705a      	strb	r2, [r3, #1]
 800b104:	e00f      	b.n	800b126 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b106:	78fb      	ldrb	r3, [r7, #3]
 800b108:	f003 020f 	and.w	r2, r3, #15
 800b10c:	4613      	mov	r3, r2
 800b10e:	00db      	lsls	r3, r3, #3
 800b110:	4413      	add	r3, r2
 800b112:	009b      	lsls	r3, r3, #2
 800b114:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b118:	687a      	ldr	r2, [r7, #4]
 800b11a:	4413      	add	r3, r2
 800b11c:	3304      	adds	r3, #4
 800b11e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	2200      	movs	r2, #0
 800b124:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	2200      	movs	r2, #0
 800b12a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b12c:	78fb      	ldrb	r3, [r7, #3]
 800b12e:	f003 030f 	and.w	r3, r3, #15
 800b132:	b2da      	uxtb	r2, r3
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800b13e:	2b01      	cmp	r3, #1
 800b140:	d101      	bne.n	800b146 <HAL_PCD_EP_ClrStall+0x86>
 800b142:	2302      	movs	r3, #2
 800b144:	e00e      	b.n	800b164 <HAL_PCD_EP_ClrStall+0xa4>
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	2201      	movs	r2, #1
 800b14a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	68f9      	ldr	r1, [r7, #12]
 800b154:	4618      	mov	r0, r3
 800b156:	f009 fca1 	bl	8014a9c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	2200      	movs	r2, #0
 800b15e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800b162:	2300      	movs	r3, #0
}
 800b164:	4618      	mov	r0, r3
 800b166:	3710      	adds	r7, #16
 800b168:	46bd      	mov	sp, r7
 800b16a:	bd80      	pop	{r7, pc}

0800b16c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b084      	sub	sp, #16
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
 800b174:	460b      	mov	r3, r1
 800b176:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800b178:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	da0c      	bge.n	800b19a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b180:	78fb      	ldrb	r3, [r7, #3]
 800b182:	f003 020f 	and.w	r2, r3, #15
 800b186:	4613      	mov	r3, r2
 800b188:	00db      	lsls	r3, r3, #3
 800b18a:	4413      	add	r3, r2
 800b18c:	009b      	lsls	r3, r3, #2
 800b18e:	3310      	adds	r3, #16
 800b190:	687a      	ldr	r2, [r7, #4]
 800b192:	4413      	add	r3, r2
 800b194:	3304      	adds	r3, #4
 800b196:	60fb      	str	r3, [r7, #12]
 800b198:	e00c      	b.n	800b1b4 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b19a:	78fb      	ldrb	r3, [r7, #3]
 800b19c:	f003 020f 	and.w	r2, r3, #15
 800b1a0:	4613      	mov	r3, r2
 800b1a2:	00db      	lsls	r3, r3, #3
 800b1a4:	4413      	add	r3, r2
 800b1a6:	009b      	lsls	r3, r3, #2
 800b1a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b1ac:	687a      	ldr	r2, [r7, #4]
 800b1ae:	4413      	add	r3, r2
 800b1b0:	3304      	adds	r3, #4
 800b1b2:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	68f9      	ldr	r1, [r7, #12]
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	f009 fac0 	bl	8014740 <USB_EPStopXfer>
 800b1c0:	4603      	mov	r3, r0
 800b1c2:	72fb      	strb	r3, [r7, #11]

  return ret;
 800b1c4:	7afb      	ldrb	r3, [r7, #11]
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	3710      	adds	r7, #16
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}

0800b1ce <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b1ce:	b580      	push	{r7, lr}
 800b1d0:	b08a      	sub	sp, #40	@ 0x28
 800b1d2:	af02      	add	r7, sp, #8
 800b1d4:	6078      	str	r0, [r7, #4]
 800b1d6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800b1e2:	683a      	ldr	r2, [r7, #0]
 800b1e4:	4613      	mov	r3, r2
 800b1e6:	00db      	lsls	r3, r3, #3
 800b1e8:	4413      	add	r3, r2
 800b1ea:	009b      	lsls	r3, r3, #2
 800b1ec:	3310      	adds	r3, #16
 800b1ee:	687a      	ldr	r2, [r7, #4]
 800b1f0:	4413      	add	r3, r2
 800b1f2:	3304      	adds	r3, #4
 800b1f4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	695a      	ldr	r2, [r3, #20]
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	691b      	ldr	r3, [r3, #16]
 800b1fe:	429a      	cmp	r2, r3
 800b200:	d901      	bls.n	800b206 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800b202:	2301      	movs	r3, #1
 800b204:	e06b      	b.n	800b2de <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	691a      	ldr	r2, [r3, #16]
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	695b      	ldr	r3, [r3, #20]
 800b20e:	1ad3      	subs	r3, r2, r3
 800b210:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	689b      	ldr	r3, [r3, #8]
 800b216:	69fa      	ldr	r2, [r7, #28]
 800b218:	429a      	cmp	r2, r3
 800b21a:	d902      	bls.n	800b222 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	689b      	ldr	r3, [r3, #8]
 800b220:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800b222:	69fb      	ldr	r3, [r7, #28]
 800b224:	3303      	adds	r3, #3
 800b226:	089b      	lsrs	r3, r3, #2
 800b228:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b22a:	e02a      	b.n	800b282 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	691a      	ldr	r2, [r3, #16]
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	695b      	ldr	r3, [r3, #20]
 800b234:	1ad3      	subs	r3, r2, r3
 800b236:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	689b      	ldr	r3, [r3, #8]
 800b23c:	69fa      	ldr	r2, [r7, #28]
 800b23e:	429a      	cmp	r2, r3
 800b240:	d902      	bls.n	800b248 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	689b      	ldr	r3, [r3, #8]
 800b246:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800b248:	69fb      	ldr	r3, [r7, #28]
 800b24a:	3303      	adds	r3, #3
 800b24c:	089b      	lsrs	r3, r3, #2
 800b24e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	68d9      	ldr	r1, [r3, #12]
 800b254:	683b      	ldr	r3, [r7, #0]
 800b256:	b2da      	uxtb	r2, r3
 800b258:	69fb      	ldr	r3, [r7, #28]
 800b25a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b260:	9300      	str	r3, [sp, #0]
 800b262:	4603      	mov	r3, r0
 800b264:	6978      	ldr	r0, [r7, #20]
 800b266:	f009 fb15 	bl	8014894 <USB_WritePacket>

    ep->xfer_buff  += len;
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	68da      	ldr	r2, [r3, #12]
 800b26e:	69fb      	ldr	r3, [r7, #28]
 800b270:	441a      	add	r2, r3
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	695a      	ldr	r2, [r3, #20]
 800b27a:	69fb      	ldr	r3, [r7, #28]
 800b27c:	441a      	add	r2, r3
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	015a      	lsls	r2, r3, #5
 800b286:	693b      	ldr	r3, [r7, #16]
 800b288:	4413      	add	r3, r2
 800b28a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b28e:	699b      	ldr	r3, [r3, #24]
 800b290:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b292:	69ba      	ldr	r2, [r7, #24]
 800b294:	429a      	cmp	r2, r3
 800b296:	d809      	bhi.n	800b2ac <PCD_WriteEmptyTxFifo+0xde>
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	695a      	ldr	r2, [r3, #20]
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b2a0:	429a      	cmp	r2, r3
 800b2a2:	d203      	bcs.n	800b2ac <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	691b      	ldr	r3, [r3, #16]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d1bf      	bne.n	800b22c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	691a      	ldr	r2, [r3, #16]
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	695b      	ldr	r3, [r3, #20]
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	d811      	bhi.n	800b2dc <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	f003 030f 	and.w	r3, r3, #15
 800b2be:	2201      	movs	r2, #1
 800b2c0:	fa02 f303 	lsl.w	r3, r2, r3
 800b2c4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b2c6:	693b      	ldr	r3, [r7, #16]
 800b2c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b2cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b2ce:	68bb      	ldr	r3, [r7, #8]
 800b2d0:	43db      	mvns	r3, r3
 800b2d2:	6939      	ldr	r1, [r7, #16]
 800b2d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b2d8:	4013      	ands	r3, r2
 800b2da:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800b2dc:	2300      	movs	r3, #0
}
 800b2de:	4618      	mov	r0, r3
 800b2e0:	3720      	adds	r7, #32
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}
	...

0800b2e8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b088      	sub	sp, #32
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2f8:	69fb      	ldr	r3, [r7, #28]
 800b2fa:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b2fc:	69fb      	ldr	r3, [r7, #28]
 800b2fe:	333c      	adds	r3, #60	@ 0x3c
 800b300:	3304      	adds	r3, #4
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	015a      	lsls	r2, r3, #5
 800b30a:	69bb      	ldr	r3, [r7, #24]
 800b30c:	4413      	add	r3, r2
 800b30e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b312:	689b      	ldr	r3, [r3, #8]
 800b314:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	799b      	ldrb	r3, [r3, #6]
 800b31a:	2b01      	cmp	r3, #1
 800b31c:	d17b      	bne.n	800b416 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800b31e:	693b      	ldr	r3, [r7, #16]
 800b320:	f003 0308 	and.w	r3, r3, #8
 800b324:	2b00      	cmp	r3, #0
 800b326:	d015      	beq.n	800b354 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b328:	697b      	ldr	r3, [r7, #20]
 800b32a:	4a61      	ldr	r2, [pc, #388]	@ (800b4b0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800b32c:	4293      	cmp	r3, r2
 800b32e:	f240 80b9 	bls.w	800b4a4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b332:	693b      	ldr	r3, [r7, #16]
 800b334:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b338:	2b00      	cmp	r3, #0
 800b33a:	f000 80b3 	beq.w	800b4a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	015a      	lsls	r2, r3, #5
 800b342:	69bb      	ldr	r3, [r7, #24]
 800b344:	4413      	add	r3, r2
 800b346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b34a:	461a      	mov	r2, r3
 800b34c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b350:	6093      	str	r3, [r2, #8]
 800b352:	e0a7      	b.n	800b4a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800b354:	693b      	ldr	r3, [r7, #16]
 800b356:	f003 0320 	and.w	r3, r3, #32
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d009      	beq.n	800b372 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	015a      	lsls	r2, r3, #5
 800b362:	69bb      	ldr	r3, [r7, #24]
 800b364:	4413      	add	r3, r2
 800b366:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b36a:	461a      	mov	r2, r3
 800b36c:	2320      	movs	r3, #32
 800b36e:	6093      	str	r3, [r2, #8]
 800b370:	e098      	b.n	800b4a4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800b372:	693b      	ldr	r3, [r7, #16]
 800b374:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b378:	2b00      	cmp	r3, #0
 800b37a:	f040 8093 	bne.w	800b4a4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b37e:	697b      	ldr	r3, [r7, #20]
 800b380:	4a4b      	ldr	r2, [pc, #300]	@ (800b4b0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800b382:	4293      	cmp	r3, r2
 800b384:	d90f      	bls.n	800b3a6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b386:	693b      	ldr	r3, [r7, #16]
 800b388:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d00a      	beq.n	800b3a6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	015a      	lsls	r2, r3, #5
 800b394:	69bb      	ldr	r3, [r7, #24]
 800b396:	4413      	add	r3, r2
 800b398:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b39c:	461a      	mov	r2, r3
 800b39e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b3a2:	6093      	str	r3, [r2, #8]
 800b3a4:	e07e      	b.n	800b4a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800b3a6:	683a      	ldr	r2, [r7, #0]
 800b3a8:	4613      	mov	r3, r2
 800b3aa:	00db      	lsls	r3, r3, #3
 800b3ac:	4413      	add	r3, r2
 800b3ae:	009b      	lsls	r3, r3, #2
 800b3b0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800b3b4:	687a      	ldr	r2, [r7, #4]
 800b3b6:	4413      	add	r3, r2
 800b3b8:	3304      	adds	r3, #4
 800b3ba:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	6a1a      	ldr	r2, [r3, #32]
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	0159      	lsls	r1, r3, #5
 800b3c4:	69bb      	ldr	r3, [r7, #24]
 800b3c6:	440b      	add	r3, r1
 800b3c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b3cc:	691b      	ldr	r3, [r3, #16]
 800b3ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b3d2:	1ad2      	subs	r2, r2, r3
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800b3d8:	683b      	ldr	r3, [r7, #0]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d114      	bne.n	800b408 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	691b      	ldr	r3, [r3, #16]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d109      	bne.n	800b3fa <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	6818      	ldr	r0, [r3, #0]
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b3f0:	461a      	mov	r2, r3
 800b3f2:	2101      	movs	r1, #1
 800b3f4:	f009 fd06 	bl	8014e04 <USB_EP0_OutStart>
 800b3f8:	e006      	b.n	800b408 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	68da      	ldr	r2, [r3, #12]
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	695b      	ldr	r3, [r3, #20]
 800b402:	441a      	add	r2, r3
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b408:	683b      	ldr	r3, [r7, #0]
 800b40a:	b2db      	uxtb	r3, r3
 800b40c:	4619      	mov	r1, r3
 800b40e:	6878      	ldr	r0, [r7, #4]
 800b410:	f7f8 fbd4 	bl	8003bbc <HAL_PCD_DataOutStageCallback>
 800b414:	e046      	b.n	800b4a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800b416:	697b      	ldr	r3, [r7, #20]
 800b418:	4a26      	ldr	r2, [pc, #152]	@ (800b4b4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800b41a:	4293      	cmp	r3, r2
 800b41c:	d124      	bne.n	800b468 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800b41e:	693b      	ldr	r3, [r7, #16]
 800b420:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b424:	2b00      	cmp	r3, #0
 800b426:	d00a      	beq.n	800b43e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	015a      	lsls	r2, r3, #5
 800b42c:	69bb      	ldr	r3, [r7, #24]
 800b42e:	4413      	add	r3, r2
 800b430:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b434:	461a      	mov	r2, r3
 800b436:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b43a:	6093      	str	r3, [r2, #8]
 800b43c:	e032      	b.n	800b4a4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800b43e:	693b      	ldr	r3, [r7, #16]
 800b440:	f003 0320 	and.w	r3, r3, #32
 800b444:	2b00      	cmp	r3, #0
 800b446:	d008      	beq.n	800b45a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b448:	683b      	ldr	r3, [r7, #0]
 800b44a:	015a      	lsls	r2, r3, #5
 800b44c:	69bb      	ldr	r3, [r7, #24]
 800b44e:	4413      	add	r3, r2
 800b450:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b454:	461a      	mov	r2, r3
 800b456:	2320      	movs	r3, #32
 800b458:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b45a:	683b      	ldr	r3, [r7, #0]
 800b45c:	b2db      	uxtb	r3, r3
 800b45e:	4619      	mov	r1, r3
 800b460:	6878      	ldr	r0, [r7, #4]
 800b462:	f7f8 fbab 	bl	8003bbc <HAL_PCD_DataOutStageCallback>
 800b466:	e01d      	b.n	800b4a4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d114      	bne.n	800b498 <PCD_EP_OutXfrComplete_int+0x1b0>
 800b46e:	6879      	ldr	r1, [r7, #4]
 800b470:	683a      	ldr	r2, [r7, #0]
 800b472:	4613      	mov	r3, r2
 800b474:	00db      	lsls	r3, r3, #3
 800b476:	4413      	add	r3, r2
 800b478:	009b      	lsls	r3, r3, #2
 800b47a:	440b      	add	r3, r1
 800b47c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	2b00      	cmp	r3, #0
 800b484:	d108      	bne.n	800b498 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	6818      	ldr	r0, [r3, #0]
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b490:	461a      	mov	r2, r3
 800b492:	2100      	movs	r1, #0
 800b494:	f009 fcb6 	bl	8014e04 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	b2db      	uxtb	r3, r3
 800b49c:	4619      	mov	r1, r3
 800b49e:	6878      	ldr	r0, [r7, #4]
 800b4a0:	f7f8 fb8c 	bl	8003bbc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800b4a4:	2300      	movs	r3, #0
}
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	3720      	adds	r7, #32
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	bd80      	pop	{r7, pc}
 800b4ae:	bf00      	nop
 800b4b0:	4f54300a 	.word	0x4f54300a
 800b4b4:	4f54310a 	.word	0x4f54310a

0800b4b8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b086      	sub	sp, #24
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
 800b4c0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4c8:	697b      	ldr	r3, [r7, #20]
 800b4ca:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b4cc:	697b      	ldr	r3, [r7, #20]
 800b4ce:	333c      	adds	r3, #60	@ 0x3c
 800b4d0:	3304      	adds	r3, #4
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	015a      	lsls	r2, r3, #5
 800b4da:	693b      	ldr	r3, [r7, #16]
 800b4dc:	4413      	add	r3, r2
 800b4de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4e2:	689b      	ldr	r3, [r3, #8]
 800b4e4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	4a15      	ldr	r2, [pc, #84]	@ (800b540 <PCD_EP_OutSetupPacket_int+0x88>)
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	d90e      	bls.n	800b50c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b4ee:	68bb      	ldr	r3, [r7, #8]
 800b4f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d009      	beq.n	800b50c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b4f8:	683b      	ldr	r3, [r7, #0]
 800b4fa:	015a      	lsls	r2, r3, #5
 800b4fc:	693b      	ldr	r3, [r7, #16]
 800b4fe:	4413      	add	r3, r2
 800b500:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b504:	461a      	mov	r2, r3
 800b506:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b50a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800b50c:	6878      	ldr	r0, [r7, #4]
 800b50e:	f7f8 fb43 	bl	8003b98 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	4a0a      	ldr	r2, [pc, #40]	@ (800b540 <PCD_EP_OutSetupPacket_int+0x88>)
 800b516:	4293      	cmp	r3, r2
 800b518:	d90c      	bls.n	800b534 <PCD_EP_OutSetupPacket_int+0x7c>
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	799b      	ldrb	r3, [r3, #6]
 800b51e:	2b01      	cmp	r3, #1
 800b520:	d108      	bne.n	800b534 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	6818      	ldr	r0, [r3, #0]
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b52c:	461a      	mov	r2, r3
 800b52e:	2101      	movs	r1, #1
 800b530:	f009 fc68 	bl	8014e04 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800b534:	2300      	movs	r3, #0
}
 800b536:	4618      	mov	r0, r3
 800b538:	3718      	adds	r7, #24
 800b53a:	46bd      	mov	sp, r7
 800b53c:	bd80      	pop	{r7, pc}
 800b53e:	bf00      	nop
 800b540:	4f54300a 	.word	0x4f54300a

0800b544 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800b544:	b480      	push	{r7}
 800b546:	b085      	sub	sp, #20
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
 800b54c:	460b      	mov	r3, r1
 800b54e:	70fb      	strb	r3, [r7, #3]
 800b550:	4613      	mov	r3, r2
 800b552:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b55a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800b55c:	78fb      	ldrb	r3, [r7, #3]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d107      	bne.n	800b572 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800b562:	883b      	ldrh	r3, [r7, #0]
 800b564:	0419      	lsls	r1, r3, #16
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	68ba      	ldr	r2, [r7, #8]
 800b56c:	430a      	orrs	r2, r1
 800b56e:	629a      	str	r2, [r3, #40]	@ 0x28
 800b570:	e028      	b.n	800b5c4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b578:	0c1b      	lsrs	r3, r3, #16
 800b57a:	68ba      	ldr	r2, [r7, #8]
 800b57c:	4413      	add	r3, r2
 800b57e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b580:	2300      	movs	r3, #0
 800b582:	73fb      	strb	r3, [r7, #15]
 800b584:	e00d      	b.n	800b5a2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681a      	ldr	r2, [r3, #0]
 800b58a:	7bfb      	ldrb	r3, [r7, #15]
 800b58c:	3340      	adds	r3, #64	@ 0x40
 800b58e:	009b      	lsls	r3, r3, #2
 800b590:	4413      	add	r3, r2
 800b592:	685b      	ldr	r3, [r3, #4]
 800b594:	0c1b      	lsrs	r3, r3, #16
 800b596:	68ba      	ldr	r2, [r7, #8]
 800b598:	4413      	add	r3, r2
 800b59a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800b59c:	7bfb      	ldrb	r3, [r7, #15]
 800b59e:	3301      	adds	r3, #1
 800b5a0:	73fb      	strb	r3, [r7, #15]
 800b5a2:	7bfa      	ldrb	r2, [r7, #15]
 800b5a4:	78fb      	ldrb	r3, [r7, #3]
 800b5a6:	3b01      	subs	r3, #1
 800b5a8:	429a      	cmp	r2, r3
 800b5aa:	d3ec      	bcc.n	800b586 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800b5ac:	883b      	ldrh	r3, [r7, #0]
 800b5ae:	0418      	lsls	r0, r3, #16
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	6819      	ldr	r1, [r3, #0]
 800b5b4:	78fb      	ldrb	r3, [r7, #3]
 800b5b6:	3b01      	subs	r3, #1
 800b5b8:	68ba      	ldr	r2, [r7, #8]
 800b5ba:	4302      	orrs	r2, r0
 800b5bc:	3340      	adds	r3, #64	@ 0x40
 800b5be:	009b      	lsls	r3, r3, #2
 800b5c0:	440b      	add	r3, r1
 800b5c2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800b5c4:	2300      	movs	r3, #0
}
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	3714      	adds	r7, #20
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d0:	4770      	bx	lr

0800b5d2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800b5d2:	b480      	push	{r7}
 800b5d4:	b083      	sub	sp, #12
 800b5d6:	af00      	add	r7, sp, #0
 800b5d8:	6078      	str	r0, [r7, #4]
 800b5da:	460b      	mov	r3, r1
 800b5dc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	887a      	ldrh	r2, [r7, #2]
 800b5e4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800b5e6:	2300      	movs	r3, #0
}
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	370c      	adds	r7, #12
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f2:	4770      	bx	lr

0800b5f4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b5f4:	b480      	push	{r7}
 800b5f6:	b085      	sub	sp, #20
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	2201      	movs	r2, #1
 800b606:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	2200      	movs	r2, #0
 800b60e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	699b      	ldr	r3, [r3, #24]
 800b616:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b622:	4b05      	ldr	r3, [pc, #20]	@ (800b638 <HAL_PCDEx_ActivateLPM+0x44>)
 800b624:	4313      	orrs	r3, r2
 800b626:	68fa      	ldr	r2, [r7, #12]
 800b628:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800b62a:	2300      	movs	r3, #0
}
 800b62c:	4618      	mov	r0, r3
 800b62e:	3714      	adds	r7, #20
 800b630:	46bd      	mov	sp, r7
 800b632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b636:	4770      	bx	lr
 800b638:	10000003 	.word	0x10000003

0800b63c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b63c:	b480      	push	{r7}
 800b63e:	b083      	sub	sp, #12
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
 800b644:	460b      	mov	r3, r1
 800b646:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800b648:	bf00      	nop
 800b64a:	370c      	adds	r7, #12
 800b64c:	46bd      	mov	sp, r7
 800b64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b652:	4770      	bx	lr

0800b654 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b084      	sub	sp, #16
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800b65c:	4b19      	ldr	r3, [pc, #100]	@ (800b6c4 <HAL_PWREx_ConfigSupply+0x70>)
 800b65e:	68db      	ldr	r3, [r3, #12]
 800b660:	f003 0304 	and.w	r3, r3, #4
 800b664:	2b04      	cmp	r3, #4
 800b666:	d00a      	beq.n	800b67e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800b668:	4b16      	ldr	r3, [pc, #88]	@ (800b6c4 <HAL_PWREx_ConfigSupply+0x70>)
 800b66a:	68db      	ldr	r3, [r3, #12]
 800b66c:	f003 0307 	and.w	r3, r3, #7
 800b670:	687a      	ldr	r2, [r7, #4]
 800b672:	429a      	cmp	r2, r3
 800b674:	d001      	beq.n	800b67a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800b676:	2301      	movs	r3, #1
 800b678:	e01f      	b.n	800b6ba <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800b67a:	2300      	movs	r3, #0
 800b67c:	e01d      	b.n	800b6ba <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800b67e:	4b11      	ldr	r3, [pc, #68]	@ (800b6c4 <HAL_PWREx_ConfigSupply+0x70>)
 800b680:	68db      	ldr	r3, [r3, #12]
 800b682:	f023 0207 	bic.w	r2, r3, #7
 800b686:	490f      	ldr	r1, [pc, #60]	@ (800b6c4 <HAL_PWREx_ConfigSupply+0x70>)
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	4313      	orrs	r3, r2
 800b68c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800b68e:	f7f9 f96b 	bl	8004968 <HAL_GetTick>
 800b692:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b694:	e009      	b.n	800b6aa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800b696:	f7f9 f967 	bl	8004968 <HAL_GetTick>
 800b69a:	4602      	mov	r2, r0
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	1ad3      	subs	r3, r2, r3
 800b6a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b6a4:	d901      	bls.n	800b6aa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800b6a6:	2301      	movs	r3, #1
 800b6a8:	e007      	b.n	800b6ba <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800b6aa:	4b06      	ldr	r3, [pc, #24]	@ (800b6c4 <HAL_PWREx_ConfigSupply+0x70>)
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b6b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b6b6:	d1ee      	bne.n	800b696 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800b6b8:	2300      	movs	r3, #0
}
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	3710      	adds	r7, #16
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}
 800b6c2:	bf00      	nop
 800b6c4:	58024800 	.word	0x58024800

0800b6c8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800b6c8:	b480      	push	{r7}
 800b6ca:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800b6cc:	4b05      	ldr	r3, [pc, #20]	@ (800b6e4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800b6ce:	68db      	ldr	r3, [r3, #12]
 800b6d0:	4a04      	ldr	r2, [pc, #16]	@ (800b6e4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800b6d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b6d6:	60d3      	str	r3, [r2, #12]
}
 800b6d8:	bf00      	nop
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6e0:	4770      	bx	lr
 800b6e2:	bf00      	nop
 800b6e4:	58024800 	.word	0x58024800

0800b6e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b08c      	sub	sp, #48	@ 0x30
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d102      	bne.n	800b6fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	f000 bc48 	b.w	800bf8c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	f003 0301 	and.w	r3, r3, #1
 800b704:	2b00      	cmp	r3, #0
 800b706:	f000 8088 	beq.w	800b81a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b70a:	4b99      	ldr	r3, [pc, #612]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b70c:	691b      	ldr	r3, [r3, #16]
 800b70e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b712:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b714:	4b96      	ldr	r3, [pc, #600]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b718:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800b71a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b71c:	2b10      	cmp	r3, #16
 800b71e:	d007      	beq.n	800b730 <HAL_RCC_OscConfig+0x48>
 800b720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b722:	2b18      	cmp	r3, #24
 800b724:	d111      	bne.n	800b74a <HAL_RCC_OscConfig+0x62>
 800b726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b728:	f003 0303 	and.w	r3, r3, #3
 800b72c:	2b02      	cmp	r3, #2
 800b72e:	d10c      	bne.n	800b74a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b730:	4b8f      	ldr	r3, [pc, #572]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d06d      	beq.n	800b818 <HAL_RCC_OscConfig+0x130>
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	685b      	ldr	r3, [r3, #4]
 800b740:	2b00      	cmp	r3, #0
 800b742:	d169      	bne.n	800b818 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800b744:	2301      	movs	r3, #1
 800b746:	f000 bc21 	b.w	800bf8c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	685b      	ldr	r3, [r3, #4]
 800b74e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b752:	d106      	bne.n	800b762 <HAL_RCC_OscConfig+0x7a>
 800b754:	4b86      	ldr	r3, [pc, #536]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	4a85      	ldr	r2, [pc, #532]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b75a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b75e:	6013      	str	r3, [r2, #0]
 800b760:	e02e      	b.n	800b7c0 <HAL_RCC_OscConfig+0xd8>
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	685b      	ldr	r3, [r3, #4]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d10c      	bne.n	800b784 <HAL_RCC_OscConfig+0x9c>
 800b76a:	4b81      	ldr	r3, [pc, #516]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	4a80      	ldr	r2, [pc, #512]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b770:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b774:	6013      	str	r3, [r2, #0]
 800b776:	4b7e      	ldr	r3, [pc, #504]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	4a7d      	ldr	r2, [pc, #500]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b77c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b780:	6013      	str	r3, [r2, #0]
 800b782:	e01d      	b.n	800b7c0 <HAL_RCC_OscConfig+0xd8>
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	685b      	ldr	r3, [r3, #4]
 800b788:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b78c:	d10c      	bne.n	800b7a8 <HAL_RCC_OscConfig+0xc0>
 800b78e:	4b78      	ldr	r3, [pc, #480]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	4a77      	ldr	r2, [pc, #476]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b794:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b798:	6013      	str	r3, [r2, #0]
 800b79a:	4b75      	ldr	r3, [pc, #468]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	4a74      	ldr	r2, [pc, #464]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b7a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b7a4:	6013      	str	r3, [r2, #0]
 800b7a6:	e00b      	b.n	800b7c0 <HAL_RCC_OscConfig+0xd8>
 800b7a8:	4b71      	ldr	r3, [pc, #452]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	4a70      	ldr	r2, [pc, #448]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b7ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b7b2:	6013      	str	r3, [r2, #0]
 800b7b4:	4b6e      	ldr	r3, [pc, #440]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	4a6d      	ldr	r2, [pc, #436]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b7ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b7be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	685b      	ldr	r3, [r3, #4]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d013      	beq.n	800b7f0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b7c8:	f7f9 f8ce 	bl	8004968 <HAL_GetTick>
 800b7cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b7ce:	e008      	b.n	800b7e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b7d0:	f7f9 f8ca 	bl	8004968 <HAL_GetTick>
 800b7d4:	4602      	mov	r2, r0
 800b7d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7d8:	1ad3      	subs	r3, r2, r3
 800b7da:	2b64      	cmp	r3, #100	@ 0x64
 800b7dc:	d901      	bls.n	800b7e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b7de:	2303      	movs	r3, #3
 800b7e0:	e3d4      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b7e2:	4b63      	ldr	r3, [pc, #396]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d0f0      	beq.n	800b7d0 <HAL_RCC_OscConfig+0xe8>
 800b7ee:	e014      	b.n	800b81a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b7f0:	f7f9 f8ba 	bl	8004968 <HAL_GetTick>
 800b7f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b7f6:	e008      	b.n	800b80a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b7f8:	f7f9 f8b6 	bl	8004968 <HAL_GetTick>
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b800:	1ad3      	subs	r3, r2, r3
 800b802:	2b64      	cmp	r3, #100	@ 0x64
 800b804:	d901      	bls.n	800b80a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b806:	2303      	movs	r3, #3
 800b808:	e3c0      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800b80a:	4b59      	ldr	r3, [pc, #356]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b812:	2b00      	cmp	r3, #0
 800b814:	d1f0      	bne.n	800b7f8 <HAL_RCC_OscConfig+0x110>
 800b816:	e000      	b.n	800b81a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b818:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	f003 0302 	and.w	r3, r3, #2
 800b822:	2b00      	cmp	r3, #0
 800b824:	f000 80ca 	beq.w	800b9bc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b828:	4b51      	ldr	r3, [pc, #324]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b82a:	691b      	ldr	r3, [r3, #16]
 800b82c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b830:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b832:	4b4f      	ldr	r3, [pc, #316]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b836:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800b838:	6a3b      	ldr	r3, [r7, #32]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d007      	beq.n	800b84e <HAL_RCC_OscConfig+0x166>
 800b83e:	6a3b      	ldr	r3, [r7, #32]
 800b840:	2b18      	cmp	r3, #24
 800b842:	d156      	bne.n	800b8f2 <HAL_RCC_OscConfig+0x20a>
 800b844:	69fb      	ldr	r3, [r7, #28]
 800b846:	f003 0303 	and.w	r3, r3, #3
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d151      	bne.n	800b8f2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b84e:	4b48      	ldr	r3, [pc, #288]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	f003 0304 	and.w	r3, r3, #4
 800b856:	2b00      	cmp	r3, #0
 800b858:	d005      	beq.n	800b866 <HAL_RCC_OscConfig+0x17e>
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	68db      	ldr	r3, [r3, #12]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d101      	bne.n	800b866 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800b862:	2301      	movs	r3, #1
 800b864:	e392      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b866:	4b42      	ldr	r3, [pc, #264]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	f023 0219 	bic.w	r2, r3, #25
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	68db      	ldr	r3, [r3, #12]
 800b872:	493f      	ldr	r1, [pc, #252]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b874:	4313      	orrs	r3, r2
 800b876:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b878:	f7f9 f876 	bl	8004968 <HAL_GetTick>
 800b87c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b87e:	e008      	b.n	800b892 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b880:	f7f9 f872 	bl	8004968 <HAL_GetTick>
 800b884:	4602      	mov	r2, r0
 800b886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b888:	1ad3      	subs	r3, r2, r3
 800b88a:	2b02      	cmp	r3, #2
 800b88c:	d901      	bls.n	800b892 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b88e:	2303      	movs	r3, #3
 800b890:	e37c      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b892:	4b37      	ldr	r3, [pc, #220]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	f003 0304 	and.w	r3, r3, #4
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d0f0      	beq.n	800b880 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b89e:	f7f9 f893 	bl	80049c8 <HAL_GetREVID>
 800b8a2:	4603      	mov	r3, r0
 800b8a4:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b8a8:	4293      	cmp	r3, r2
 800b8aa:	d817      	bhi.n	800b8dc <HAL_RCC_OscConfig+0x1f4>
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	691b      	ldr	r3, [r3, #16]
 800b8b0:	2b40      	cmp	r3, #64	@ 0x40
 800b8b2:	d108      	bne.n	800b8c6 <HAL_RCC_OscConfig+0x1de>
 800b8b4:	4b2e      	ldr	r3, [pc, #184]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b8b6:	685b      	ldr	r3, [r3, #4]
 800b8b8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800b8bc:	4a2c      	ldr	r2, [pc, #176]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b8be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b8c2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b8c4:	e07a      	b.n	800b9bc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b8c6:	4b2a      	ldr	r3, [pc, #168]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b8c8:	685b      	ldr	r3, [r3, #4]
 800b8ca:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	691b      	ldr	r3, [r3, #16]
 800b8d2:	031b      	lsls	r3, r3, #12
 800b8d4:	4926      	ldr	r1, [pc, #152]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b8d6:	4313      	orrs	r3, r2
 800b8d8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b8da:	e06f      	b.n	800b9bc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b8dc:	4b24      	ldr	r3, [pc, #144]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b8de:	685b      	ldr	r3, [r3, #4]
 800b8e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	691b      	ldr	r3, [r3, #16]
 800b8e8:	061b      	lsls	r3, r3, #24
 800b8ea:	4921      	ldr	r1, [pc, #132]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b8ec:	4313      	orrs	r3, r2
 800b8ee:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b8f0:	e064      	b.n	800b9bc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	68db      	ldr	r3, [r3, #12]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d047      	beq.n	800b98a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800b8fa:	4b1d      	ldr	r3, [pc, #116]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	f023 0219 	bic.w	r2, r3, #25
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	68db      	ldr	r3, [r3, #12]
 800b906:	491a      	ldr	r1, [pc, #104]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b908:	4313      	orrs	r3, r2
 800b90a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b90c:	f7f9 f82c 	bl	8004968 <HAL_GetTick>
 800b910:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b912:	e008      	b.n	800b926 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b914:	f7f9 f828 	bl	8004968 <HAL_GetTick>
 800b918:	4602      	mov	r2, r0
 800b91a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b91c:	1ad3      	subs	r3, r2, r3
 800b91e:	2b02      	cmp	r3, #2
 800b920:	d901      	bls.n	800b926 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800b922:	2303      	movs	r3, #3
 800b924:	e332      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b926:	4b12      	ldr	r3, [pc, #72]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	f003 0304 	and.w	r3, r3, #4
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d0f0      	beq.n	800b914 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b932:	f7f9 f849 	bl	80049c8 <HAL_GetREVID>
 800b936:	4603      	mov	r3, r0
 800b938:	f241 0203 	movw	r2, #4099	@ 0x1003
 800b93c:	4293      	cmp	r3, r2
 800b93e:	d819      	bhi.n	800b974 <HAL_RCC_OscConfig+0x28c>
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	691b      	ldr	r3, [r3, #16]
 800b944:	2b40      	cmp	r3, #64	@ 0x40
 800b946:	d108      	bne.n	800b95a <HAL_RCC_OscConfig+0x272>
 800b948:	4b09      	ldr	r3, [pc, #36]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b94a:	685b      	ldr	r3, [r3, #4]
 800b94c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800b950:	4a07      	ldr	r2, [pc, #28]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b952:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b956:	6053      	str	r3, [r2, #4]
 800b958:	e030      	b.n	800b9bc <HAL_RCC_OscConfig+0x2d4>
 800b95a:	4b05      	ldr	r3, [pc, #20]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b95c:	685b      	ldr	r3, [r3, #4]
 800b95e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	691b      	ldr	r3, [r3, #16]
 800b966:	031b      	lsls	r3, r3, #12
 800b968:	4901      	ldr	r1, [pc, #4]	@ (800b970 <HAL_RCC_OscConfig+0x288>)
 800b96a:	4313      	orrs	r3, r2
 800b96c:	604b      	str	r3, [r1, #4]
 800b96e:	e025      	b.n	800b9bc <HAL_RCC_OscConfig+0x2d4>
 800b970:	58024400 	.word	0x58024400
 800b974:	4b9a      	ldr	r3, [pc, #616]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800b976:	685b      	ldr	r3, [r3, #4]
 800b978:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	691b      	ldr	r3, [r3, #16]
 800b980:	061b      	lsls	r3, r3, #24
 800b982:	4997      	ldr	r1, [pc, #604]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800b984:	4313      	orrs	r3, r2
 800b986:	604b      	str	r3, [r1, #4]
 800b988:	e018      	b.n	800b9bc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b98a:	4b95      	ldr	r3, [pc, #596]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	4a94      	ldr	r2, [pc, #592]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800b990:	f023 0301 	bic.w	r3, r3, #1
 800b994:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b996:	f7f8 ffe7 	bl	8004968 <HAL_GetTick>
 800b99a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b99c:	e008      	b.n	800b9b0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b99e:	f7f8 ffe3 	bl	8004968 <HAL_GetTick>
 800b9a2:	4602      	mov	r2, r0
 800b9a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9a6:	1ad3      	subs	r3, r2, r3
 800b9a8:	2b02      	cmp	r3, #2
 800b9aa:	d901      	bls.n	800b9b0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800b9ac:	2303      	movs	r3, #3
 800b9ae:	e2ed      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800b9b0:	4b8b      	ldr	r3, [pc, #556]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	f003 0304 	and.w	r3, r3, #4
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d1f0      	bne.n	800b99e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	f003 0310 	and.w	r3, r3, #16
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	f000 80a9 	beq.w	800bb1c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b9ca:	4b85      	ldr	r3, [pc, #532]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800b9cc:	691b      	ldr	r3, [r3, #16]
 800b9ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b9d2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800b9d4:	4b82      	ldr	r3, [pc, #520]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800b9d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9d8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800b9da:	69bb      	ldr	r3, [r7, #24]
 800b9dc:	2b08      	cmp	r3, #8
 800b9de:	d007      	beq.n	800b9f0 <HAL_RCC_OscConfig+0x308>
 800b9e0:	69bb      	ldr	r3, [r7, #24]
 800b9e2:	2b18      	cmp	r3, #24
 800b9e4:	d13a      	bne.n	800ba5c <HAL_RCC_OscConfig+0x374>
 800b9e6:	697b      	ldr	r3, [r7, #20]
 800b9e8:	f003 0303 	and.w	r3, r3, #3
 800b9ec:	2b01      	cmp	r3, #1
 800b9ee:	d135      	bne.n	800ba5c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800b9f0:	4b7b      	ldr	r3, [pc, #492]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d005      	beq.n	800ba08 <HAL_RCC_OscConfig+0x320>
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	69db      	ldr	r3, [r3, #28]
 800ba00:	2b80      	cmp	r3, #128	@ 0x80
 800ba02:	d001      	beq.n	800ba08 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800ba04:	2301      	movs	r3, #1
 800ba06:	e2c1      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ba08:	f7f8 ffde 	bl	80049c8 <HAL_GetREVID>
 800ba0c:	4603      	mov	r3, r0
 800ba0e:	f241 0203 	movw	r2, #4099	@ 0x1003
 800ba12:	4293      	cmp	r3, r2
 800ba14:	d817      	bhi.n	800ba46 <HAL_RCC_OscConfig+0x35e>
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	6a1b      	ldr	r3, [r3, #32]
 800ba1a:	2b20      	cmp	r3, #32
 800ba1c:	d108      	bne.n	800ba30 <HAL_RCC_OscConfig+0x348>
 800ba1e:	4b70      	ldr	r3, [pc, #448]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800ba20:	685b      	ldr	r3, [r3, #4]
 800ba22:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800ba26:	4a6e      	ldr	r2, [pc, #440]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800ba28:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ba2c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ba2e:	e075      	b.n	800bb1c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ba30:	4b6b      	ldr	r3, [pc, #428]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800ba32:	685b      	ldr	r3, [r3, #4]
 800ba34:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	6a1b      	ldr	r3, [r3, #32]
 800ba3c:	069b      	lsls	r3, r3, #26
 800ba3e:	4968      	ldr	r1, [pc, #416]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800ba40:	4313      	orrs	r3, r2
 800ba42:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ba44:	e06a      	b.n	800bb1c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ba46:	4b66      	ldr	r3, [pc, #408]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800ba48:	68db      	ldr	r3, [r3, #12]
 800ba4a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	6a1b      	ldr	r3, [r3, #32]
 800ba52:	061b      	lsls	r3, r3, #24
 800ba54:	4962      	ldr	r1, [pc, #392]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800ba56:	4313      	orrs	r3, r2
 800ba58:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ba5a:	e05f      	b.n	800bb1c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	69db      	ldr	r3, [r3, #28]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d042      	beq.n	800baea <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800ba64:	4b5e      	ldr	r3, [pc, #376]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	4a5d      	ldr	r2, [pc, #372]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800ba6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba70:	f7f8 ff7a 	bl	8004968 <HAL_GetTick>
 800ba74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ba76:	e008      	b.n	800ba8a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800ba78:	f7f8 ff76 	bl	8004968 <HAL_GetTick>
 800ba7c:	4602      	mov	r2, r0
 800ba7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba80:	1ad3      	subs	r3, r2, r3
 800ba82:	2b02      	cmp	r3, #2
 800ba84:	d901      	bls.n	800ba8a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800ba86:	2303      	movs	r3, #3
 800ba88:	e280      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ba8a:	4b55      	ldr	r3, [pc, #340]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d0f0      	beq.n	800ba78 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ba96:	f7f8 ff97 	bl	80049c8 <HAL_GetREVID>
 800ba9a:	4603      	mov	r3, r0
 800ba9c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800baa0:	4293      	cmp	r3, r2
 800baa2:	d817      	bhi.n	800bad4 <HAL_RCC_OscConfig+0x3ec>
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	6a1b      	ldr	r3, [r3, #32]
 800baa8:	2b20      	cmp	r3, #32
 800baaa:	d108      	bne.n	800babe <HAL_RCC_OscConfig+0x3d6>
 800baac:	4b4c      	ldr	r3, [pc, #304]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800baae:	685b      	ldr	r3, [r3, #4]
 800bab0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800bab4:	4a4a      	ldr	r2, [pc, #296]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800bab6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800baba:	6053      	str	r3, [r2, #4]
 800babc:	e02e      	b.n	800bb1c <HAL_RCC_OscConfig+0x434>
 800babe:	4b48      	ldr	r3, [pc, #288]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800bac0:	685b      	ldr	r3, [r3, #4]
 800bac2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	6a1b      	ldr	r3, [r3, #32]
 800baca:	069b      	lsls	r3, r3, #26
 800bacc:	4944      	ldr	r1, [pc, #272]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800bace:	4313      	orrs	r3, r2
 800bad0:	604b      	str	r3, [r1, #4]
 800bad2:	e023      	b.n	800bb1c <HAL_RCC_OscConfig+0x434>
 800bad4:	4b42      	ldr	r3, [pc, #264]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800bad6:	68db      	ldr	r3, [r3, #12]
 800bad8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	6a1b      	ldr	r3, [r3, #32]
 800bae0:	061b      	lsls	r3, r3, #24
 800bae2:	493f      	ldr	r1, [pc, #252]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800bae4:	4313      	orrs	r3, r2
 800bae6:	60cb      	str	r3, [r1, #12]
 800bae8:	e018      	b.n	800bb1c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800baea:	4b3d      	ldr	r3, [pc, #244]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	4a3c      	ldr	r2, [pc, #240]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800baf0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800baf4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800baf6:	f7f8 ff37 	bl	8004968 <HAL_GetTick>
 800bafa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800bafc:	e008      	b.n	800bb10 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800bafe:	f7f8 ff33 	bl	8004968 <HAL_GetTick>
 800bb02:	4602      	mov	r2, r0
 800bb04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb06:	1ad3      	subs	r3, r2, r3
 800bb08:	2b02      	cmp	r3, #2
 800bb0a:	d901      	bls.n	800bb10 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800bb0c:	2303      	movs	r3, #3
 800bb0e:	e23d      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800bb10:	4b33      	ldr	r3, [pc, #204]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d1f0      	bne.n	800bafe <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	f003 0308 	and.w	r3, r3, #8
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d036      	beq.n	800bb96 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	695b      	ldr	r3, [r3, #20]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d019      	beq.n	800bb64 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bb30:	4b2b      	ldr	r3, [pc, #172]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800bb32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb34:	4a2a      	ldr	r2, [pc, #168]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800bb36:	f043 0301 	orr.w	r3, r3, #1
 800bb3a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb3c:	f7f8 ff14 	bl	8004968 <HAL_GetTick>
 800bb40:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800bb42:	e008      	b.n	800bb56 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bb44:	f7f8 ff10 	bl	8004968 <HAL_GetTick>
 800bb48:	4602      	mov	r2, r0
 800bb4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb4c:	1ad3      	subs	r3, r2, r3
 800bb4e:	2b02      	cmp	r3, #2
 800bb50:	d901      	bls.n	800bb56 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800bb52:	2303      	movs	r3, #3
 800bb54:	e21a      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800bb56:	4b22      	ldr	r3, [pc, #136]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800bb58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb5a:	f003 0302 	and.w	r3, r3, #2
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d0f0      	beq.n	800bb44 <HAL_RCC_OscConfig+0x45c>
 800bb62:	e018      	b.n	800bb96 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bb64:	4b1e      	ldr	r3, [pc, #120]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800bb66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb68:	4a1d      	ldr	r2, [pc, #116]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800bb6a:	f023 0301 	bic.w	r3, r3, #1
 800bb6e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb70:	f7f8 fefa 	bl	8004968 <HAL_GetTick>
 800bb74:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800bb76:	e008      	b.n	800bb8a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800bb78:	f7f8 fef6 	bl	8004968 <HAL_GetTick>
 800bb7c:	4602      	mov	r2, r0
 800bb7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb80:	1ad3      	subs	r3, r2, r3
 800bb82:	2b02      	cmp	r3, #2
 800bb84:	d901      	bls.n	800bb8a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800bb86:	2303      	movs	r3, #3
 800bb88:	e200      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800bb8a:	4b15      	ldr	r3, [pc, #84]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800bb8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bb8e:	f003 0302 	and.w	r3, r3, #2
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d1f0      	bne.n	800bb78 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	f003 0320 	and.w	r3, r3, #32
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d039      	beq.n	800bc16 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	699b      	ldr	r3, [r3, #24]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d01c      	beq.n	800bbe4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800bbaa:	4b0d      	ldr	r3, [pc, #52]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800bbac:	681b      	ldr	r3, [r3, #0]
 800bbae:	4a0c      	ldr	r2, [pc, #48]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800bbb0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800bbb4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800bbb6:	f7f8 fed7 	bl	8004968 <HAL_GetTick>
 800bbba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800bbbc:	e008      	b.n	800bbd0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bbbe:	f7f8 fed3 	bl	8004968 <HAL_GetTick>
 800bbc2:	4602      	mov	r2, r0
 800bbc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbc6:	1ad3      	subs	r3, r2, r3
 800bbc8:	2b02      	cmp	r3, #2
 800bbca:	d901      	bls.n	800bbd0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800bbcc:	2303      	movs	r3, #3
 800bbce:	e1dd      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800bbd0:	4b03      	ldr	r3, [pc, #12]	@ (800bbe0 <HAL_RCC_OscConfig+0x4f8>)
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d0f0      	beq.n	800bbbe <HAL_RCC_OscConfig+0x4d6>
 800bbdc:	e01b      	b.n	800bc16 <HAL_RCC_OscConfig+0x52e>
 800bbde:	bf00      	nop
 800bbe0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800bbe4:	4b9b      	ldr	r3, [pc, #620]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	4a9a      	ldr	r2, [pc, #616]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bbea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bbee:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800bbf0:	f7f8 feba 	bl	8004968 <HAL_GetTick>
 800bbf4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800bbf6:	e008      	b.n	800bc0a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800bbf8:	f7f8 feb6 	bl	8004968 <HAL_GetTick>
 800bbfc:	4602      	mov	r2, r0
 800bbfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc00:	1ad3      	subs	r3, r2, r3
 800bc02:	2b02      	cmp	r3, #2
 800bc04:	d901      	bls.n	800bc0a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800bc06:	2303      	movs	r3, #3
 800bc08:	e1c0      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800bc0a:	4b92      	ldr	r3, [pc, #584]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d1f0      	bne.n	800bbf8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	f003 0304 	and.w	r3, r3, #4
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	f000 8081 	beq.w	800bd26 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800bc24:	4b8c      	ldr	r3, [pc, #560]	@ (800be58 <HAL_RCC_OscConfig+0x770>)
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	4a8b      	ldr	r2, [pc, #556]	@ (800be58 <HAL_RCC_OscConfig+0x770>)
 800bc2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bc2e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bc30:	f7f8 fe9a 	bl	8004968 <HAL_GetTick>
 800bc34:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bc36:	e008      	b.n	800bc4a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bc38:	f7f8 fe96 	bl	8004968 <HAL_GetTick>
 800bc3c:	4602      	mov	r2, r0
 800bc3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc40:	1ad3      	subs	r3, r2, r3
 800bc42:	2b64      	cmp	r3, #100	@ 0x64
 800bc44:	d901      	bls.n	800bc4a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800bc46:	2303      	movs	r3, #3
 800bc48:	e1a0      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bc4a:	4b83      	ldr	r3, [pc, #524]	@ (800be58 <HAL_RCC_OscConfig+0x770>)
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d0f0      	beq.n	800bc38 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	689b      	ldr	r3, [r3, #8]
 800bc5a:	2b01      	cmp	r3, #1
 800bc5c:	d106      	bne.n	800bc6c <HAL_RCC_OscConfig+0x584>
 800bc5e:	4b7d      	ldr	r3, [pc, #500]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bc60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc62:	4a7c      	ldr	r2, [pc, #496]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bc64:	f043 0301 	orr.w	r3, r3, #1
 800bc68:	6713      	str	r3, [r2, #112]	@ 0x70
 800bc6a:	e02d      	b.n	800bcc8 <HAL_RCC_OscConfig+0x5e0>
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	689b      	ldr	r3, [r3, #8]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d10c      	bne.n	800bc8e <HAL_RCC_OscConfig+0x5a6>
 800bc74:	4b77      	ldr	r3, [pc, #476]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bc76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc78:	4a76      	ldr	r2, [pc, #472]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bc7a:	f023 0301 	bic.w	r3, r3, #1
 800bc7e:	6713      	str	r3, [r2, #112]	@ 0x70
 800bc80:	4b74      	ldr	r3, [pc, #464]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bc82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc84:	4a73      	ldr	r2, [pc, #460]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bc86:	f023 0304 	bic.w	r3, r3, #4
 800bc8a:	6713      	str	r3, [r2, #112]	@ 0x70
 800bc8c:	e01c      	b.n	800bcc8 <HAL_RCC_OscConfig+0x5e0>
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	689b      	ldr	r3, [r3, #8]
 800bc92:	2b05      	cmp	r3, #5
 800bc94:	d10c      	bne.n	800bcb0 <HAL_RCC_OscConfig+0x5c8>
 800bc96:	4b6f      	ldr	r3, [pc, #444]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bc98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc9a:	4a6e      	ldr	r2, [pc, #440]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bc9c:	f043 0304 	orr.w	r3, r3, #4
 800bca0:	6713      	str	r3, [r2, #112]	@ 0x70
 800bca2:	4b6c      	ldr	r3, [pc, #432]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bca6:	4a6b      	ldr	r2, [pc, #428]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bca8:	f043 0301 	orr.w	r3, r3, #1
 800bcac:	6713      	str	r3, [r2, #112]	@ 0x70
 800bcae:	e00b      	b.n	800bcc8 <HAL_RCC_OscConfig+0x5e0>
 800bcb0:	4b68      	ldr	r3, [pc, #416]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bcb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcb4:	4a67      	ldr	r2, [pc, #412]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bcb6:	f023 0301 	bic.w	r3, r3, #1
 800bcba:	6713      	str	r3, [r2, #112]	@ 0x70
 800bcbc:	4b65      	ldr	r3, [pc, #404]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bcbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcc0:	4a64      	ldr	r2, [pc, #400]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bcc2:	f023 0304 	bic.w	r3, r3, #4
 800bcc6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	689b      	ldr	r3, [r3, #8]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d015      	beq.n	800bcfc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bcd0:	f7f8 fe4a 	bl	8004968 <HAL_GetTick>
 800bcd4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bcd6:	e00a      	b.n	800bcee <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bcd8:	f7f8 fe46 	bl	8004968 <HAL_GetTick>
 800bcdc:	4602      	mov	r2, r0
 800bcde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bce0:	1ad3      	subs	r3, r2, r3
 800bce2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bce6:	4293      	cmp	r3, r2
 800bce8:	d901      	bls.n	800bcee <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800bcea:	2303      	movs	r3, #3
 800bcec:	e14e      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bcee:	4b59      	ldr	r3, [pc, #356]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bcf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcf2:	f003 0302 	and.w	r3, r3, #2
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d0ee      	beq.n	800bcd8 <HAL_RCC_OscConfig+0x5f0>
 800bcfa:	e014      	b.n	800bd26 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bcfc:	f7f8 fe34 	bl	8004968 <HAL_GetTick>
 800bd00:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800bd02:	e00a      	b.n	800bd1a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bd04:	f7f8 fe30 	bl	8004968 <HAL_GetTick>
 800bd08:	4602      	mov	r2, r0
 800bd0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd0c:	1ad3      	subs	r3, r2, r3
 800bd0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd12:	4293      	cmp	r3, r2
 800bd14:	d901      	bls.n	800bd1a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800bd16:	2303      	movs	r3, #3
 800bd18:	e138      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800bd1a:	4b4e      	ldr	r3, [pc, #312]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bd1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd1e:	f003 0302 	and.w	r3, r3, #2
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d1ee      	bne.n	800bd04 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	f000 812d 	beq.w	800bf8a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800bd30:	4b48      	ldr	r3, [pc, #288]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bd32:	691b      	ldr	r3, [r3, #16]
 800bd34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bd38:	2b18      	cmp	r3, #24
 800bd3a:	f000 80bd 	beq.w	800beb8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd42:	2b02      	cmp	r3, #2
 800bd44:	f040 809e 	bne.w	800be84 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bd48:	4b42      	ldr	r3, [pc, #264]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	4a41      	ldr	r2, [pc, #260]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bd4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bd52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd54:	f7f8 fe08 	bl	8004968 <HAL_GetTick>
 800bd58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bd5a:	e008      	b.n	800bd6e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bd5c:	f7f8 fe04 	bl	8004968 <HAL_GetTick>
 800bd60:	4602      	mov	r2, r0
 800bd62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd64:	1ad3      	subs	r3, r2, r3
 800bd66:	2b02      	cmp	r3, #2
 800bd68:	d901      	bls.n	800bd6e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800bd6a:	2303      	movs	r3, #3
 800bd6c:	e10e      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800bd6e:	4b39      	ldr	r3, [pc, #228]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d1f0      	bne.n	800bd5c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bd7a:	4b36      	ldr	r3, [pc, #216]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bd7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bd7e:	4b37      	ldr	r3, [pc, #220]	@ (800be5c <HAL_RCC_OscConfig+0x774>)
 800bd80:	4013      	ands	r3, r2
 800bd82:	687a      	ldr	r2, [r7, #4]
 800bd84:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800bd86:	687a      	ldr	r2, [r7, #4]
 800bd88:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800bd8a:	0112      	lsls	r2, r2, #4
 800bd8c:	430a      	orrs	r2, r1
 800bd8e:	4931      	ldr	r1, [pc, #196]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bd90:	4313      	orrs	r3, r2
 800bd92:	628b      	str	r3, [r1, #40]	@ 0x28
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd98:	3b01      	subs	r3, #1
 800bd9a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bda2:	3b01      	subs	r3, #1
 800bda4:	025b      	lsls	r3, r3, #9
 800bda6:	b29b      	uxth	r3, r3
 800bda8:	431a      	orrs	r2, r3
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdae:	3b01      	subs	r3, #1
 800bdb0:	041b      	lsls	r3, r3, #16
 800bdb2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bdb6:	431a      	orrs	r2, r3
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bdbc:	3b01      	subs	r3, #1
 800bdbe:	061b      	lsls	r3, r3, #24
 800bdc0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bdc4:	4923      	ldr	r1, [pc, #140]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bdc6:	4313      	orrs	r3, r2
 800bdc8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800bdca:	4b22      	ldr	r3, [pc, #136]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bdcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdce:	4a21      	ldr	r2, [pc, #132]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bdd0:	f023 0301 	bic.w	r3, r3, #1
 800bdd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800bdd6:	4b1f      	ldr	r3, [pc, #124]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bdd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bdda:	4b21      	ldr	r3, [pc, #132]	@ (800be60 <HAL_RCC_OscConfig+0x778>)
 800bddc:	4013      	ands	r3, r2
 800bdde:	687a      	ldr	r2, [r7, #4]
 800bde0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800bde2:	00d2      	lsls	r2, r2, #3
 800bde4:	491b      	ldr	r1, [pc, #108]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bde6:	4313      	orrs	r3, r2
 800bde8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800bdea:	4b1a      	ldr	r3, [pc, #104]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bdec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdee:	f023 020c 	bic.w	r2, r3, #12
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bdf6:	4917      	ldr	r1, [pc, #92]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bdf8:	4313      	orrs	r3, r2
 800bdfa:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800bdfc:	4b15      	ldr	r3, [pc, #84]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800bdfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be00:	f023 0202 	bic.w	r2, r3, #2
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800be08:	4912      	ldr	r1, [pc, #72]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800be0a:	4313      	orrs	r3, r2
 800be0c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800be0e:	4b11      	ldr	r3, [pc, #68]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800be10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be12:	4a10      	ldr	r2, [pc, #64]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800be14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800be18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800be1a:	4b0e      	ldr	r3, [pc, #56]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800be1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be1e:	4a0d      	ldr	r2, [pc, #52]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800be20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800be24:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800be26:	4b0b      	ldr	r3, [pc, #44]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800be28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be2a:	4a0a      	ldr	r2, [pc, #40]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800be2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800be30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800be32:	4b08      	ldr	r3, [pc, #32]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800be34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be36:	4a07      	ldr	r2, [pc, #28]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800be38:	f043 0301 	orr.w	r3, r3, #1
 800be3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800be3e:	4b05      	ldr	r3, [pc, #20]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	4a04      	ldr	r2, [pc, #16]	@ (800be54 <HAL_RCC_OscConfig+0x76c>)
 800be44:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800be48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be4a:	f7f8 fd8d 	bl	8004968 <HAL_GetTick>
 800be4e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800be50:	e011      	b.n	800be76 <HAL_RCC_OscConfig+0x78e>
 800be52:	bf00      	nop
 800be54:	58024400 	.word	0x58024400
 800be58:	58024800 	.word	0x58024800
 800be5c:	fffffc0c 	.word	0xfffffc0c
 800be60:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800be64:	f7f8 fd80 	bl	8004968 <HAL_GetTick>
 800be68:	4602      	mov	r2, r0
 800be6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be6c:	1ad3      	subs	r3, r2, r3
 800be6e:	2b02      	cmp	r3, #2
 800be70:	d901      	bls.n	800be76 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800be72:	2303      	movs	r3, #3
 800be74:	e08a      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800be76:	4b47      	ldr	r3, [pc, #284]	@ (800bf94 <HAL_RCC_OscConfig+0x8ac>)
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d0f0      	beq.n	800be64 <HAL_RCC_OscConfig+0x77c>
 800be82:	e082      	b.n	800bf8a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800be84:	4b43      	ldr	r3, [pc, #268]	@ (800bf94 <HAL_RCC_OscConfig+0x8ac>)
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	4a42      	ldr	r2, [pc, #264]	@ (800bf94 <HAL_RCC_OscConfig+0x8ac>)
 800be8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800be8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be90:	f7f8 fd6a 	bl	8004968 <HAL_GetTick>
 800be94:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800be96:	e008      	b.n	800beaa <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800be98:	f7f8 fd66 	bl	8004968 <HAL_GetTick>
 800be9c:	4602      	mov	r2, r0
 800be9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bea0:	1ad3      	subs	r3, r2, r3
 800bea2:	2b02      	cmp	r3, #2
 800bea4:	d901      	bls.n	800beaa <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800bea6:	2303      	movs	r3, #3
 800bea8:	e070      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800beaa:	4b3a      	ldr	r3, [pc, #232]	@ (800bf94 <HAL_RCC_OscConfig+0x8ac>)
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d1f0      	bne.n	800be98 <HAL_RCC_OscConfig+0x7b0>
 800beb6:	e068      	b.n	800bf8a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800beb8:	4b36      	ldr	r3, [pc, #216]	@ (800bf94 <HAL_RCC_OscConfig+0x8ac>)
 800beba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bebc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800bebe:	4b35      	ldr	r3, [pc, #212]	@ (800bf94 <HAL_RCC_OscConfig+0x8ac>)
 800bec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bec2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bec8:	2b01      	cmp	r3, #1
 800beca:	d031      	beq.n	800bf30 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800becc:	693b      	ldr	r3, [r7, #16]
 800bece:	f003 0203 	and.w	r2, r3, #3
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800bed6:	429a      	cmp	r2, r3
 800bed8:	d12a      	bne.n	800bf30 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800beda:	693b      	ldr	r3, [r7, #16]
 800bedc:	091b      	lsrs	r3, r3, #4
 800bede:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800bee6:	429a      	cmp	r2, r3
 800bee8:	d122      	bne.n	800bf30 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bef4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800bef6:	429a      	cmp	r2, r3
 800bef8:	d11a      	bne.n	800bf30 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	0a5b      	lsrs	r3, r3, #9
 800befe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf06:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800bf08:	429a      	cmp	r2, r3
 800bf0a:	d111      	bne.n	800bf30 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	0c1b      	lsrs	r3, r3, #16
 800bf10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf18:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800bf1a:	429a      	cmp	r2, r3
 800bf1c:	d108      	bne.n	800bf30 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	0e1b      	lsrs	r3, r3, #24
 800bf22:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf2a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800bf2c:	429a      	cmp	r2, r3
 800bf2e:	d001      	beq.n	800bf34 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800bf30:	2301      	movs	r3, #1
 800bf32:	e02b      	b.n	800bf8c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800bf34:	4b17      	ldr	r3, [pc, #92]	@ (800bf94 <HAL_RCC_OscConfig+0x8ac>)
 800bf36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bf38:	08db      	lsrs	r3, r3, #3
 800bf3a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800bf3e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bf44:	693a      	ldr	r2, [r7, #16]
 800bf46:	429a      	cmp	r2, r3
 800bf48:	d01f      	beq.n	800bf8a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800bf4a:	4b12      	ldr	r3, [pc, #72]	@ (800bf94 <HAL_RCC_OscConfig+0x8ac>)
 800bf4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf4e:	4a11      	ldr	r2, [pc, #68]	@ (800bf94 <HAL_RCC_OscConfig+0x8ac>)
 800bf50:	f023 0301 	bic.w	r3, r3, #1
 800bf54:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800bf56:	f7f8 fd07 	bl	8004968 <HAL_GetTick>
 800bf5a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800bf5c:	bf00      	nop
 800bf5e:	f7f8 fd03 	bl	8004968 <HAL_GetTick>
 800bf62:	4602      	mov	r2, r0
 800bf64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf66:	4293      	cmp	r3, r2
 800bf68:	d0f9      	beq.n	800bf5e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800bf6a:	4b0a      	ldr	r3, [pc, #40]	@ (800bf94 <HAL_RCC_OscConfig+0x8ac>)
 800bf6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bf6e:	4b0a      	ldr	r3, [pc, #40]	@ (800bf98 <HAL_RCC_OscConfig+0x8b0>)
 800bf70:	4013      	ands	r3, r2
 800bf72:	687a      	ldr	r2, [r7, #4]
 800bf74:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800bf76:	00d2      	lsls	r2, r2, #3
 800bf78:	4906      	ldr	r1, [pc, #24]	@ (800bf94 <HAL_RCC_OscConfig+0x8ac>)
 800bf7a:	4313      	orrs	r3, r2
 800bf7c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800bf7e:	4b05      	ldr	r3, [pc, #20]	@ (800bf94 <HAL_RCC_OscConfig+0x8ac>)
 800bf80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf82:	4a04      	ldr	r2, [pc, #16]	@ (800bf94 <HAL_RCC_OscConfig+0x8ac>)
 800bf84:	f043 0301 	orr.w	r3, r3, #1
 800bf88:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800bf8a:	2300      	movs	r3, #0
}
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	3730      	adds	r7, #48	@ 0x30
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}
 800bf94:	58024400 	.word	0x58024400
 800bf98:	ffff0007 	.word	0xffff0007

0800bf9c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bf9c:	b580      	push	{r7, lr}
 800bf9e:	b086      	sub	sp, #24
 800bfa0:	af00      	add	r7, sp, #0
 800bfa2:	6078      	str	r0, [r7, #4]
 800bfa4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d101      	bne.n	800bfb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bfac:	2301      	movs	r3, #1
 800bfae:	e19c      	b.n	800c2ea <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800bfb0:	4b8a      	ldr	r3, [pc, #552]	@ (800c1dc <HAL_RCC_ClockConfig+0x240>)
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	f003 030f 	and.w	r3, r3, #15
 800bfb8:	683a      	ldr	r2, [r7, #0]
 800bfba:	429a      	cmp	r2, r3
 800bfbc:	d910      	bls.n	800bfe0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bfbe:	4b87      	ldr	r3, [pc, #540]	@ (800c1dc <HAL_RCC_ClockConfig+0x240>)
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	f023 020f 	bic.w	r2, r3, #15
 800bfc6:	4985      	ldr	r1, [pc, #532]	@ (800c1dc <HAL_RCC_ClockConfig+0x240>)
 800bfc8:	683b      	ldr	r3, [r7, #0]
 800bfca:	4313      	orrs	r3, r2
 800bfcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800bfce:	4b83      	ldr	r3, [pc, #524]	@ (800c1dc <HAL_RCC_ClockConfig+0x240>)
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	f003 030f 	and.w	r3, r3, #15
 800bfd6:	683a      	ldr	r2, [r7, #0]
 800bfd8:	429a      	cmp	r2, r3
 800bfda:	d001      	beq.n	800bfe0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800bfdc:	2301      	movs	r3, #1
 800bfde:	e184      	b.n	800c2ea <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	f003 0304 	and.w	r3, r3, #4
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d010      	beq.n	800c00e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	691a      	ldr	r2, [r3, #16]
 800bff0:	4b7b      	ldr	r3, [pc, #492]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800bff2:	699b      	ldr	r3, [r3, #24]
 800bff4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800bff8:	429a      	cmp	r2, r3
 800bffa:	d908      	bls.n	800c00e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800bffc:	4b78      	ldr	r3, [pc, #480]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800bffe:	699b      	ldr	r3, [r3, #24]
 800c000:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	691b      	ldr	r3, [r3, #16]
 800c008:	4975      	ldr	r1, [pc, #468]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c00a:	4313      	orrs	r3, r2
 800c00c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	f003 0308 	and.w	r3, r3, #8
 800c016:	2b00      	cmp	r3, #0
 800c018:	d010      	beq.n	800c03c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	695a      	ldr	r2, [r3, #20]
 800c01e:	4b70      	ldr	r3, [pc, #448]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c020:	69db      	ldr	r3, [r3, #28]
 800c022:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c026:	429a      	cmp	r2, r3
 800c028:	d908      	bls.n	800c03c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c02a:	4b6d      	ldr	r3, [pc, #436]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c02c:	69db      	ldr	r3, [r3, #28]
 800c02e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	695b      	ldr	r3, [r3, #20]
 800c036:	496a      	ldr	r1, [pc, #424]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c038:	4313      	orrs	r3, r2
 800c03a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	f003 0310 	and.w	r3, r3, #16
 800c044:	2b00      	cmp	r3, #0
 800c046:	d010      	beq.n	800c06a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	699a      	ldr	r2, [r3, #24]
 800c04c:	4b64      	ldr	r3, [pc, #400]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c04e:	69db      	ldr	r3, [r3, #28]
 800c050:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c054:	429a      	cmp	r2, r3
 800c056:	d908      	bls.n	800c06a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c058:	4b61      	ldr	r3, [pc, #388]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c05a:	69db      	ldr	r3, [r3, #28]
 800c05c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	699b      	ldr	r3, [r3, #24]
 800c064:	495e      	ldr	r1, [pc, #376]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c066:	4313      	orrs	r3, r2
 800c068:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	f003 0320 	and.w	r3, r3, #32
 800c072:	2b00      	cmp	r3, #0
 800c074:	d010      	beq.n	800c098 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	69da      	ldr	r2, [r3, #28]
 800c07a:	4b59      	ldr	r3, [pc, #356]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c07c:	6a1b      	ldr	r3, [r3, #32]
 800c07e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c082:	429a      	cmp	r2, r3
 800c084:	d908      	bls.n	800c098 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c086:	4b56      	ldr	r3, [pc, #344]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c088:	6a1b      	ldr	r3, [r3, #32]
 800c08a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	69db      	ldr	r3, [r3, #28]
 800c092:	4953      	ldr	r1, [pc, #332]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c094:	4313      	orrs	r3, r2
 800c096:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	f003 0302 	and.w	r3, r3, #2
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d010      	beq.n	800c0c6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	68da      	ldr	r2, [r3, #12]
 800c0a8:	4b4d      	ldr	r3, [pc, #308]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c0aa:	699b      	ldr	r3, [r3, #24]
 800c0ac:	f003 030f 	and.w	r3, r3, #15
 800c0b0:	429a      	cmp	r2, r3
 800c0b2:	d908      	bls.n	800c0c6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c0b4:	4b4a      	ldr	r3, [pc, #296]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c0b6:	699b      	ldr	r3, [r3, #24]
 800c0b8:	f023 020f 	bic.w	r2, r3, #15
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	68db      	ldr	r3, [r3, #12]
 800c0c0:	4947      	ldr	r1, [pc, #284]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c0c2:	4313      	orrs	r3, r2
 800c0c4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	f003 0301 	and.w	r3, r3, #1
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d055      	beq.n	800c17e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800c0d2:	4b43      	ldr	r3, [pc, #268]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c0d4:	699b      	ldr	r3, [r3, #24]
 800c0d6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	689b      	ldr	r3, [r3, #8]
 800c0de:	4940      	ldr	r1, [pc, #256]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c0e0:	4313      	orrs	r3, r2
 800c0e2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	685b      	ldr	r3, [r3, #4]
 800c0e8:	2b02      	cmp	r3, #2
 800c0ea:	d107      	bne.n	800c0fc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c0ec:	4b3c      	ldr	r3, [pc, #240]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d121      	bne.n	800c13c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c0f8:	2301      	movs	r3, #1
 800c0fa:	e0f6      	b.n	800c2ea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	685b      	ldr	r3, [r3, #4]
 800c100:	2b03      	cmp	r3, #3
 800c102:	d107      	bne.n	800c114 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800c104:	4b36      	ldr	r3, [pc, #216]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d115      	bne.n	800c13c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c110:	2301      	movs	r3, #1
 800c112:	e0ea      	b.n	800c2ea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	685b      	ldr	r3, [r3, #4]
 800c118:	2b01      	cmp	r3, #1
 800c11a:	d107      	bne.n	800c12c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c11c:	4b30      	ldr	r3, [pc, #192]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c124:	2b00      	cmp	r3, #0
 800c126:	d109      	bne.n	800c13c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c128:	2301      	movs	r3, #1
 800c12a:	e0de      	b.n	800c2ea <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c12c:	4b2c      	ldr	r3, [pc, #176]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	f003 0304 	and.w	r3, r3, #4
 800c134:	2b00      	cmp	r3, #0
 800c136:	d101      	bne.n	800c13c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800c138:	2301      	movs	r3, #1
 800c13a:	e0d6      	b.n	800c2ea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800c13c:	4b28      	ldr	r3, [pc, #160]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c13e:	691b      	ldr	r3, [r3, #16]
 800c140:	f023 0207 	bic.w	r2, r3, #7
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	685b      	ldr	r3, [r3, #4]
 800c148:	4925      	ldr	r1, [pc, #148]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c14a:	4313      	orrs	r3, r2
 800c14c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c14e:	f7f8 fc0b 	bl	8004968 <HAL_GetTick>
 800c152:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c154:	e00a      	b.n	800c16c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c156:	f7f8 fc07 	bl	8004968 <HAL_GetTick>
 800c15a:	4602      	mov	r2, r0
 800c15c:	697b      	ldr	r3, [r7, #20]
 800c15e:	1ad3      	subs	r3, r2, r3
 800c160:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c164:	4293      	cmp	r3, r2
 800c166:	d901      	bls.n	800c16c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800c168:	2303      	movs	r3, #3
 800c16a:	e0be      	b.n	800c2ea <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c16c:	4b1c      	ldr	r3, [pc, #112]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c16e:	691b      	ldr	r3, [r3, #16]
 800c170:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	685b      	ldr	r3, [r3, #4]
 800c178:	00db      	lsls	r3, r3, #3
 800c17a:	429a      	cmp	r2, r3
 800c17c:	d1eb      	bne.n	800c156 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	f003 0302 	and.w	r3, r3, #2
 800c186:	2b00      	cmp	r3, #0
 800c188:	d010      	beq.n	800c1ac <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	68da      	ldr	r2, [r3, #12]
 800c18e:	4b14      	ldr	r3, [pc, #80]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c190:	699b      	ldr	r3, [r3, #24]
 800c192:	f003 030f 	and.w	r3, r3, #15
 800c196:	429a      	cmp	r2, r3
 800c198:	d208      	bcs.n	800c1ac <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c19a:	4b11      	ldr	r3, [pc, #68]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c19c:	699b      	ldr	r3, [r3, #24]
 800c19e:	f023 020f 	bic.w	r2, r3, #15
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	68db      	ldr	r3, [r3, #12]
 800c1a6:	490e      	ldr	r1, [pc, #56]	@ (800c1e0 <HAL_RCC_ClockConfig+0x244>)
 800c1a8:	4313      	orrs	r3, r2
 800c1aa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c1ac:	4b0b      	ldr	r3, [pc, #44]	@ (800c1dc <HAL_RCC_ClockConfig+0x240>)
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	f003 030f 	and.w	r3, r3, #15
 800c1b4:	683a      	ldr	r2, [r7, #0]
 800c1b6:	429a      	cmp	r2, r3
 800c1b8:	d214      	bcs.n	800c1e4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c1ba:	4b08      	ldr	r3, [pc, #32]	@ (800c1dc <HAL_RCC_ClockConfig+0x240>)
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	f023 020f 	bic.w	r2, r3, #15
 800c1c2:	4906      	ldr	r1, [pc, #24]	@ (800c1dc <HAL_RCC_ClockConfig+0x240>)
 800c1c4:	683b      	ldr	r3, [r7, #0]
 800c1c6:	4313      	orrs	r3, r2
 800c1c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c1ca:	4b04      	ldr	r3, [pc, #16]	@ (800c1dc <HAL_RCC_ClockConfig+0x240>)
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	f003 030f 	and.w	r3, r3, #15
 800c1d2:	683a      	ldr	r2, [r7, #0]
 800c1d4:	429a      	cmp	r2, r3
 800c1d6:	d005      	beq.n	800c1e4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800c1d8:	2301      	movs	r3, #1
 800c1da:	e086      	b.n	800c2ea <HAL_RCC_ClockConfig+0x34e>
 800c1dc:	52002000 	.word	0x52002000
 800c1e0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	f003 0304 	and.w	r3, r3, #4
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d010      	beq.n	800c212 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	691a      	ldr	r2, [r3, #16]
 800c1f4:	4b3f      	ldr	r3, [pc, #252]	@ (800c2f4 <HAL_RCC_ClockConfig+0x358>)
 800c1f6:	699b      	ldr	r3, [r3, #24]
 800c1f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c1fc:	429a      	cmp	r2, r3
 800c1fe:	d208      	bcs.n	800c212 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800c200:	4b3c      	ldr	r3, [pc, #240]	@ (800c2f4 <HAL_RCC_ClockConfig+0x358>)
 800c202:	699b      	ldr	r3, [r3, #24]
 800c204:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	691b      	ldr	r3, [r3, #16]
 800c20c:	4939      	ldr	r1, [pc, #228]	@ (800c2f4 <HAL_RCC_ClockConfig+0x358>)
 800c20e:	4313      	orrs	r3, r2
 800c210:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	f003 0308 	and.w	r3, r3, #8
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d010      	beq.n	800c240 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	695a      	ldr	r2, [r3, #20]
 800c222:	4b34      	ldr	r3, [pc, #208]	@ (800c2f4 <HAL_RCC_ClockConfig+0x358>)
 800c224:	69db      	ldr	r3, [r3, #28]
 800c226:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c22a:	429a      	cmp	r2, r3
 800c22c:	d208      	bcs.n	800c240 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800c22e:	4b31      	ldr	r3, [pc, #196]	@ (800c2f4 <HAL_RCC_ClockConfig+0x358>)
 800c230:	69db      	ldr	r3, [r3, #28]
 800c232:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	695b      	ldr	r3, [r3, #20]
 800c23a:	492e      	ldr	r1, [pc, #184]	@ (800c2f4 <HAL_RCC_ClockConfig+0x358>)
 800c23c:	4313      	orrs	r3, r2
 800c23e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	f003 0310 	and.w	r3, r3, #16
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d010      	beq.n	800c26e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	699a      	ldr	r2, [r3, #24]
 800c250:	4b28      	ldr	r3, [pc, #160]	@ (800c2f4 <HAL_RCC_ClockConfig+0x358>)
 800c252:	69db      	ldr	r3, [r3, #28]
 800c254:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c258:	429a      	cmp	r2, r3
 800c25a:	d208      	bcs.n	800c26e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800c25c:	4b25      	ldr	r3, [pc, #148]	@ (800c2f4 <HAL_RCC_ClockConfig+0x358>)
 800c25e:	69db      	ldr	r3, [r3, #28]
 800c260:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	699b      	ldr	r3, [r3, #24]
 800c268:	4922      	ldr	r1, [pc, #136]	@ (800c2f4 <HAL_RCC_ClockConfig+0x358>)
 800c26a:	4313      	orrs	r3, r2
 800c26c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	f003 0320 	and.w	r3, r3, #32
 800c276:	2b00      	cmp	r3, #0
 800c278:	d010      	beq.n	800c29c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	69da      	ldr	r2, [r3, #28]
 800c27e:	4b1d      	ldr	r3, [pc, #116]	@ (800c2f4 <HAL_RCC_ClockConfig+0x358>)
 800c280:	6a1b      	ldr	r3, [r3, #32]
 800c282:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800c286:	429a      	cmp	r2, r3
 800c288:	d208      	bcs.n	800c29c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800c28a:	4b1a      	ldr	r3, [pc, #104]	@ (800c2f4 <HAL_RCC_ClockConfig+0x358>)
 800c28c:	6a1b      	ldr	r3, [r3, #32]
 800c28e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	69db      	ldr	r3, [r3, #28]
 800c296:	4917      	ldr	r1, [pc, #92]	@ (800c2f4 <HAL_RCC_ClockConfig+0x358>)
 800c298:	4313      	orrs	r3, r2
 800c29a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800c29c:	f000 f834 	bl	800c308 <HAL_RCC_GetSysClockFreq>
 800c2a0:	4602      	mov	r2, r0
 800c2a2:	4b14      	ldr	r3, [pc, #80]	@ (800c2f4 <HAL_RCC_ClockConfig+0x358>)
 800c2a4:	699b      	ldr	r3, [r3, #24]
 800c2a6:	0a1b      	lsrs	r3, r3, #8
 800c2a8:	f003 030f 	and.w	r3, r3, #15
 800c2ac:	4912      	ldr	r1, [pc, #72]	@ (800c2f8 <HAL_RCC_ClockConfig+0x35c>)
 800c2ae:	5ccb      	ldrb	r3, [r1, r3]
 800c2b0:	f003 031f 	and.w	r3, r3, #31
 800c2b4:	fa22 f303 	lsr.w	r3, r2, r3
 800c2b8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c2ba:	4b0e      	ldr	r3, [pc, #56]	@ (800c2f4 <HAL_RCC_ClockConfig+0x358>)
 800c2bc:	699b      	ldr	r3, [r3, #24]
 800c2be:	f003 030f 	and.w	r3, r3, #15
 800c2c2:	4a0d      	ldr	r2, [pc, #52]	@ (800c2f8 <HAL_RCC_ClockConfig+0x35c>)
 800c2c4:	5cd3      	ldrb	r3, [r2, r3]
 800c2c6:	f003 031f 	and.w	r3, r3, #31
 800c2ca:	693a      	ldr	r2, [r7, #16]
 800c2cc:	fa22 f303 	lsr.w	r3, r2, r3
 800c2d0:	4a0a      	ldr	r2, [pc, #40]	@ (800c2fc <HAL_RCC_ClockConfig+0x360>)
 800c2d2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c2d4:	4a0a      	ldr	r2, [pc, #40]	@ (800c300 <HAL_RCC_ClockConfig+0x364>)
 800c2d6:	693b      	ldr	r3, [r7, #16]
 800c2d8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800c2da:	4b0a      	ldr	r3, [pc, #40]	@ (800c304 <HAL_RCC_ClockConfig+0x368>)
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	4618      	mov	r0, r3
 800c2e0:	f7f8 faf8 	bl	80048d4 <HAL_InitTick>
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800c2e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	3718      	adds	r7, #24
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	bd80      	pop	{r7, pc}
 800c2f2:	bf00      	nop
 800c2f4:	58024400 	.word	0x58024400
 800c2f8:	0801acd4 	.word	0x0801acd4
 800c2fc:	24000100 	.word	0x24000100
 800c300:	240000fc 	.word	0x240000fc
 800c304:	240000ec 	.word	0x240000ec

0800c308 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c308:	b480      	push	{r7}
 800c30a:	b089      	sub	sp, #36	@ 0x24
 800c30c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c30e:	4bb3      	ldr	r3, [pc, #716]	@ (800c5dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c310:	691b      	ldr	r3, [r3, #16]
 800c312:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c316:	2b18      	cmp	r3, #24
 800c318:	f200 8155 	bhi.w	800c5c6 <HAL_RCC_GetSysClockFreq+0x2be>
 800c31c:	a201      	add	r2, pc, #4	@ (adr r2, 800c324 <HAL_RCC_GetSysClockFreq+0x1c>)
 800c31e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c322:	bf00      	nop
 800c324:	0800c389 	.word	0x0800c389
 800c328:	0800c5c7 	.word	0x0800c5c7
 800c32c:	0800c5c7 	.word	0x0800c5c7
 800c330:	0800c5c7 	.word	0x0800c5c7
 800c334:	0800c5c7 	.word	0x0800c5c7
 800c338:	0800c5c7 	.word	0x0800c5c7
 800c33c:	0800c5c7 	.word	0x0800c5c7
 800c340:	0800c5c7 	.word	0x0800c5c7
 800c344:	0800c3af 	.word	0x0800c3af
 800c348:	0800c5c7 	.word	0x0800c5c7
 800c34c:	0800c5c7 	.word	0x0800c5c7
 800c350:	0800c5c7 	.word	0x0800c5c7
 800c354:	0800c5c7 	.word	0x0800c5c7
 800c358:	0800c5c7 	.word	0x0800c5c7
 800c35c:	0800c5c7 	.word	0x0800c5c7
 800c360:	0800c5c7 	.word	0x0800c5c7
 800c364:	0800c3b5 	.word	0x0800c3b5
 800c368:	0800c5c7 	.word	0x0800c5c7
 800c36c:	0800c5c7 	.word	0x0800c5c7
 800c370:	0800c5c7 	.word	0x0800c5c7
 800c374:	0800c5c7 	.word	0x0800c5c7
 800c378:	0800c5c7 	.word	0x0800c5c7
 800c37c:	0800c5c7 	.word	0x0800c5c7
 800c380:	0800c5c7 	.word	0x0800c5c7
 800c384:	0800c3bb 	.word	0x0800c3bb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c388:	4b94      	ldr	r3, [pc, #592]	@ (800c5dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	f003 0320 	and.w	r3, r3, #32
 800c390:	2b00      	cmp	r3, #0
 800c392:	d009      	beq.n	800c3a8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c394:	4b91      	ldr	r3, [pc, #580]	@ (800c5dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	08db      	lsrs	r3, r3, #3
 800c39a:	f003 0303 	and.w	r3, r3, #3
 800c39e:	4a90      	ldr	r2, [pc, #576]	@ (800c5e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c3a0:	fa22 f303 	lsr.w	r3, r2, r3
 800c3a4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800c3a6:	e111      	b.n	800c5cc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800c3a8:	4b8d      	ldr	r3, [pc, #564]	@ (800c5e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c3aa:	61bb      	str	r3, [r7, #24]
      break;
 800c3ac:	e10e      	b.n	800c5cc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800c3ae:	4b8d      	ldr	r3, [pc, #564]	@ (800c5e4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c3b0:	61bb      	str	r3, [r7, #24]
      break;
 800c3b2:	e10b      	b.n	800c5cc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800c3b4:	4b8c      	ldr	r3, [pc, #560]	@ (800c5e8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800c3b6:	61bb      	str	r3, [r7, #24]
      break;
 800c3b8:	e108      	b.n	800c5cc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c3ba:	4b88      	ldr	r3, [pc, #544]	@ (800c5dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c3bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3be:	f003 0303 	and.w	r3, r3, #3
 800c3c2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800c3c4:	4b85      	ldr	r3, [pc, #532]	@ (800c5dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c3c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3c8:	091b      	lsrs	r3, r3, #4
 800c3ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c3ce:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800c3d0:	4b82      	ldr	r3, [pc, #520]	@ (800c5dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c3d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3d4:	f003 0301 	and.w	r3, r3, #1
 800c3d8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c3da:	4b80      	ldr	r3, [pc, #512]	@ (800c5dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c3dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3de:	08db      	lsrs	r3, r3, #3
 800c3e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c3e4:	68fa      	ldr	r2, [r7, #12]
 800c3e6:	fb02 f303 	mul.w	r3, r2, r3
 800c3ea:	ee07 3a90 	vmov	s15, r3
 800c3ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3f2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800c3f6:	693b      	ldr	r3, [r7, #16]
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	f000 80e1 	beq.w	800c5c0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800c3fe:	697b      	ldr	r3, [r7, #20]
 800c400:	2b02      	cmp	r3, #2
 800c402:	f000 8083 	beq.w	800c50c <HAL_RCC_GetSysClockFreq+0x204>
 800c406:	697b      	ldr	r3, [r7, #20]
 800c408:	2b02      	cmp	r3, #2
 800c40a:	f200 80a1 	bhi.w	800c550 <HAL_RCC_GetSysClockFreq+0x248>
 800c40e:	697b      	ldr	r3, [r7, #20]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d003      	beq.n	800c41c <HAL_RCC_GetSysClockFreq+0x114>
 800c414:	697b      	ldr	r3, [r7, #20]
 800c416:	2b01      	cmp	r3, #1
 800c418:	d056      	beq.n	800c4c8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800c41a:	e099      	b.n	800c550 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c41c:	4b6f      	ldr	r3, [pc, #444]	@ (800c5dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	f003 0320 	and.w	r3, r3, #32
 800c424:	2b00      	cmp	r3, #0
 800c426:	d02d      	beq.n	800c484 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c428:	4b6c      	ldr	r3, [pc, #432]	@ (800c5dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	08db      	lsrs	r3, r3, #3
 800c42e:	f003 0303 	and.w	r3, r3, #3
 800c432:	4a6b      	ldr	r2, [pc, #428]	@ (800c5e0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800c434:	fa22 f303 	lsr.w	r3, r2, r3
 800c438:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	ee07 3a90 	vmov	s15, r3
 800c440:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c444:	693b      	ldr	r3, [r7, #16]
 800c446:	ee07 3a90 	vmov	s15, r3
 800c44a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c44e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c452:	4b62      	ldr	r3, [pc, #392]	@ (800c5dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c456:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c45a:	ee07 3a90 	vmov	s15, r3
 800c45e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c462:	ed97 6a02 	vldr	s12, [r7, #8]
 800c466:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800c5ec <HAL_RCC_GetSysClockFreq+0x2e4>
 800c46a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c46e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c472:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c476:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c47a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c47e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800c482:	e087      	b.n	800c594 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c484:	693b      	ldr	r3, [r7, #16]
 800c486:	ee07 3a90 	vmov	s15, r3
 800c48a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c48e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800c5f0 <HAL_RCC_GetSysClockFreq+0x2e8>
 800c492:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c496:	4b51      	ldr	r3, [pc, #324]	@ (800c5dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c498:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c49a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c49e:	ee07 3a90 	vmov	s15, r3
 800c4a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4a6:	ed97 6a02 	vldr	s12, [r7, #8]
 800c4aa:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800c5ec <HAL_RCC_GetSysClockFreq+0x2e4>
 800c4ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c4ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c4c6:	e065      	b.n	800c594 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c4c8:	693b      	ldr	r3, [r7, #16]
 800c4ca:	ee07 3a90 	vmov	s15, r3
 800c4ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4d2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800c5f4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800c4d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4da:	4b40      	ldr	r3, [pc, #256]	@ (800c5dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c4dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c4de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4e2:	ee07 3a90 	vmov	s15, r3
 800c4e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4ea:	ed97 6a02 	vldr	s12, [r7, #8]
 800c4ee:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800c5ec <HAL_RCC_GetSysClockFreq+0x2e4>
 800c4f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c4fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c502:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c506:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c50a:	e043      	b.n	800c594 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c50c:	693b      	ldr	r3, [r7, #16]
 800c50e:	ee07 3a90 	vmov	s15, r3
 800c512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c516:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800c5f8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800c51a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c51e:	4b2f      	ldr	r3, [pc, #188]	@ (800c5dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c526:	ee07 3a90 	vmov	s15, r3
 800c52a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c52e:	ed97 6a02 	vldr	s12, [r7, #8]
 800c532:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800c5ec <HAL_RCC_GetSysClockFreq+0x2e4>
 800c536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c53a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c53e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c54a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c54e:	e021      	b.n	800c594 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c550:	693b      	ldr	r3, [r7, #16]
 800c552:	ee07 3a90 	vmov	s15, r3
 800c556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c55a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800c5f4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800c55e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c562:	4b1e      	ldr	r3, [pc, #120]	@ (800c5dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c56a:	ee07 3a90 	vmov	s15, r3
 800c56e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c572:	ed97 6a02 	vldr	s12, [r7, #8]
 800c576:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800c5ec <HAL_RCC_GetSysClockFreq+0x2e4>
 800c57a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c57e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c582:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c586:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c58a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c58e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800c592:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800c594:	4b11      	ldr	r3, [pc, #68]	@ (800c5dc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800c596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c598:	0a5b      	lsrs	r3, r3, #9
 800c59a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c59e:	3301      	adds	r3, #1
 800c5a0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800c5a2:	683b      	ldr	r3, [r7, #0]
 800c5a4:	ee07 3a90 	vmov	s15, r3
 800c5a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800c5ac:	edd7 6a07 	vldr	s13, [r7, #28]
 800c5b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c5b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c5b8:	ee17 3a90 	vmov	r3, s15
 800c5bc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800c5be:	e005      	b.n	800c5cc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	61bb      	str	r3, [r7, #24]
      break;
 800c5c4:	e002      	b.n	800c5cc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800c5c6:	4b07      	ldr	r3, [pc, #28]	@ (800c5e4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800c5c8:	61bb      	str	r3, [r7, #24]
      break;
 800c5ca:	bf00      	nop
  }

  return sysclockfreq;
 800c5cc:	69bb      	ldr	r3, [r7, #24]
}
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	3724      	adds	r7, #36	@ 0x24
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d8:	4770      	bx	lr
 800c5da:	bf00      	nop
 800c5dc:	58024400 	.word	0x58024400
 800c5e0:	03d09000 	.word	0x03d09000
 800c5e4:	003d0900 	.word	0x003d0900
 800c5e8:	017d7840 	.word	0x017d7840
 800c5ec:	46000000 	.word	0x46000000
 800c5f0:	4c742400 	.word	0x4c742400
 800c5f4:	4a742400 	.word	0x4a742400
 800c5f8:	4bbebc20 	.word	0x4bbebc20

0800c5fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b082      	sub	sp, #8
 800c600:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800c602:	f7ff fe81 	bl	800c308 <HAL_RCC_GetSysClockFreq>
 800c606:	4602      	mov	r2, r0
 800c608:	4b10      	ldr	r3, [pc, #64]	@ (800c64c <HAL_RCC_GetHCLKFreq+0x50>)
 800c60a:	699b      	ldr	r3, [r3, #24]
 800c60c:	0a1b      	lsrs	r3, r3, #8
 800c60e:	f003 030f 	and.w	r3, r3, #15
 800c612:	490f      	ldr	r1, [pc, #60]	@ (800c650 <HAL_RCC_GetHCLKFreq+0x54>)
 800c614:	5ccb      	ldrb	r3, [r1, r3]
 800c616:	f003 031f 	and.w	r3, r3, #31
 800c61a:	fa22 f303 	lsr.w	r3, r2, r3
 800c61e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800c620:	4b0a      	ldr	r3, [pc, #40]	@ (800c64c <HAL_RCC_GetHCLKFreq+0x50>)
 800c622:	699b      	ldr	r3, [r3, #24]
 800c624:	f003 030f 	and.w	r3, r3, #15
 800c628:	4a09      	ldr	r2, [pc, #36]	@ (800c650 <HAL_RCC_GetHCLKFreq+0x54>)
 800c62a:	5cd3      	ldrb	r3, [r2, r3]
 800c62c:	f003 031f 	and.w	r3, r3, #31
 800c630:	687a      	ldr	r2, [r7, #4]
 800c632:	fa22 f303 	lsr.w	r3, r2, r3
 800c636:	4a07      	ldr	r2, [pc, #28]	@ (800c654 <HAL_RCC_GetHCLKFreq+0x58>)
 800c638:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800c63a:	4a07      	ldr	r2, [pc, #28]	@ (800c658 <HAL_RCC_GetHCLKFreq+0x5c>)
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800c640:	4b04      	ldr	r3, [pc, #16]	@ (800c654 <HAL_RCC_GetHCLKFreq+0x58>)
 800c642:	681b      	ldr	r3, [r3, #0]
}
 800c644:	4618      	mov	r0, r3
 800c646:	3708      	adds	r7, #8
 800c648:	46bd      	mov	sp, r7
 800c64a:	bd80      	pop	{r7, pc}
 800c64c:	58024400 	.word	0x58024400
 800c650:	0801acd4 	.word	0x0801acd4
 800c654:	24000100 	.word	0x24000100
 800c658:	240000fc 	.word	0x240000fc

0800c65c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c65c:	b580      	push	{r7, lr}
 800c65e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800c660:	f7ff ffcc 	bl	800c5fc <HAL_RCC_GetHCLKFreq>
 800c664:	4602      	mov	r2, r0
 800c666:	4b06      	ldr	r3, [pc, #24]	@ (800c680 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c668:	69db      	ldr	r3, [r3, #28]
 800c66a:	091b      	lsrs	r3, r3, #4
 800c66c:	f003 0307 	and.w	r3, r3, #7
 800c670:	4904      	ldr	r1, [pc, #16]	@ (800c684 <HAL_RCC_GetPCLK1Freq+0x28>)
 800c672:	5ccb      	ldrb	r3, [r1, r3]
 800c674:	f003 031f 	and.w	r3, r3, #31
 800c678:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800c67c:	4618      	mov	r0, r3
 800c67e:	bd80      	pop	{r7, pc}
 800c680:	58024400 	.word	0x58024400
 800c684:	0801acd4 	.word	0x0801acd4

0800c688 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800c68c:	f7ff ffb6 	bl	800c5fc <HAL_RCC_GetHCLKFreq>
 800c690:	4602      	mov	r2, r0
 800c692:	4b06      	ldr	r3, [pc, #24]	@ (800c6ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800c694:	69db      	ldr	r3, [r3, #28]
 800c696:	0a1b      	lsrs	r3, r3, #8
 800c698:	f003 0307 	and.w	r3, r3, #7
 800c69c:	4904      	ldr	r1, [pc, #16]	@ (800c6b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c69e:	5ccb      	ldrb	r3, [r1, r3]
 800c6a0:	f003 031f 	and.w	r3, r3, #31
 800c6a4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800c6a8:	4618      	mov	r0, r3
 800c6aa:	bd80      	pop	{r7, pc}
 800c6ac:	58024400 	.word	0x58024400
 800c6b0:	0801acd4 	.word	0x0801acd4

0800c6b4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c6b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c6b8:	b0ca      	sub	sp, #296	@ 0x128
 800c6ba:	af00      	add	r7, sp, #0
 800c6bc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c6c0:	2300      	movs	r3, #0
 800c6c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c6cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800c6d8:	2500      	movs	r5, #0
 800c6da:	ea54 0305 	orrs.w	r3, r4, r5
 800c6de:	d049      	beq.n	800c774 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800c6e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c6e6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c6ea:	d02f      	beq.n	800c74c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800c6ec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c6f0:	d828      	bhi.n	800c744 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c6f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c6f6:	d01a      	beq.n	800c72e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800c6f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c6fc:	d822      	bhi.n	800c744 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d003      	beq.n	800c70a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800c702:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c706:	d007      	beq.n	800c718 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800c708:	e01c      	b.n	800c744 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c70a:	4bb8      	ldr	r3, [pc, #736]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c70c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c70e:	4ab7      	ldr	r2, [pc, #732]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c710:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c714:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c716:	e01a      	b.n	800c74e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c71c:	3308      	adds	r3, #8
 800c71e:	2102      	movs	r1, #2
 800c720:	4618      	mov	r0, r3
 800c722:	f002 fb61 	bl	800ede8 <RCCEx_PLL2_Config>
 800c726:	4603      	mov	r3, r0
 800c728:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c72c:	e00f      	b.n	800c74e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c72e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c732:	3328      	adds	r3, #40	@ 0x28
 800c734:	2102      	movs	r1, #2
 800c736:	4618      	mov	r0, r3
 800c738:	f002 fc08 	bl	800ef4c <RCCEx_PLL3_Config>
 800c73c:	4603      	mov	r3, r0
 800c73e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800c742:	e004      	b.n	800c74e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c744:	2301      	movs	r3, #1
 800c746:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c74a:	e000      	b.n	800c74e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800c74c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c74e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c752:	2b00      	cmp	r3, #0
 800c754:	d10a      	bne.n	800c76c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800c756:	4ba5      	ldr	r3, [pc, #660]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c758:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c75a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c75e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c762:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c764:	4aa1      	ldr	r2, [pc, #644]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c766:	430b      	orrs	r3, r1
 800c768:	6513      	str	r3, [r2, #80]	@ 0x50
 800c76a:	e003      	b.n	800c774 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c76c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c770:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c77c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800c780:	f04f 0900 	mov.w	r9, #0
 800c784:	ea58 0309 	orrs.w	r3, r8, r9
 800c788:	d047      	beq.n	800c81a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800c78a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c78e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c790:	2b04      	cmp	r3, #4
 800c792:	d82a      	bhi.n	800c7ea <HAL_RCCEx_PeriphCLKConfig+0x136>
 800c794:	a201      	add	r2, pc, #4	@ (adr r2, 800c79c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800c796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c79a:	bf00      	nop
 800c79c:	0800c7b1 	.word	0x0800c7b1
 800c7a0:	0800c7bf 	.word	0x0800c7bf
 800c7a4:	0800c7d5 	.word	0x0800c7d5
 800c7a8:	0800c7f3 	.word	0x0800c7f3
 800c7ac:	0800c7f3 	.word	0x0800c7f3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c7b0:	4b8e      	ldr	r3, [pc, #568]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c7b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c7b4:	4a8d      	ldr	r2, [pc, #564]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c7b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c7ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c7bc:	e01a      	b.n	800c7f4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c7be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7c2:	3308      	adds	r3, #8
 800c7c4:	2100      	movs	r1, #0
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	f002 fb0e 	bl	800ede8 <RCCEx_PLL2_Config>
 800c7cc:	4603      	mov	r3, r0
 800c7ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c7d2:	e00f      	b.n	800c7f4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c7d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7d8:	3328      	adds	r3, #40	@ 0x28
 800c7da:	2100      	movs	r1, #0
 800c7dc:	4618      	mov	r0, r3
 800c7de:	f002 fbb5 	bl	800ef4c <RCCEx_PLL3_Config>
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c7e8:	e004      	b.n	800c7f4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c7ea:	2301      	movs	r3, #1
 800c7ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c7f0:	e000      	b.n	800c7f4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800c7f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c7f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d10a      	bne.n	800c812 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c7fc:	4b7b      	ldr	r3, [pc, #492]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c7fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c800:	f023 0107 	bic.w	r1, r3, #7
 800c804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c80a:	4a78      	ldr	r2, [pc, #480]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c80c:	430b      	orrs	r3, r1
 800c80e:	6513      	str	r3, [r2, #80]	@ 0x50
 800c810:	e003      	b.n	800c81a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c812:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c816:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800c81a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c81e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c822:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800c826:	f04f 0b00 	mov.w	fp, #0
 800c82a:	ea5a 030b 	orrs.w	r3, sl, fp
 800c82e:	d04c      	beq.n	800c8ca <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800c830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c834:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c836:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c83a:	d030      	beq.n	800c89e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800c83c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c840:	d829      	bhi.n	800c896 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c842:	2bc0      	cmp	r3, #192	@ 0xc0
 800c844:	d02d      	beq.n	800c8a2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800c846:	2bc0      	cmp	r3, #192	@ 0xc0
 800c848:	d825      	bhi.n	800c896 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c84a:	2b80      	cmp	r3, #128	@ 0x80
 800c84c:	d018      	beq.n	800c880 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800c84e:	2b80      	cmp	r3, #128	@ 0x80
 800c850:	d821      	bhi.n	800c896 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800c852:	2b00      	cmp	r3, #0
 800c854:	d002      	beq.n	800c85c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800c856:	2b40      	cmp	r3, #64	@ 0x40
 800c858:	d007      	beq.n	800c86a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800c85a:	e01c      	b.n	800c896 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c85c:	4b63      	ldr	r3, [pc, #396]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c85e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c860:	4a62      	ldr	r2, [pc, #392]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c862:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c866:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c868:	e01c      	b.n	800c8a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c86a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c86e:	3308      	adds	r3, #8
 800c870:	2100      	movs	r1, #0
 800c872:	4618      	mov	r0, r3
 800c874:	f002 fab8 	bl	800ede8 <RCCEx_PLL2_Config>
 800c878:	4603      	mov	r3, r0
 800c87a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c87e:	e011      	b.n	800c8a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c884:	3328      	adds	r3, #40	@ 0x28
 800c886:	2100      	movs	r1, #0
 800c888:	4618      	mov	r0, r3
 800c88a:	f002 fb5f 	bl	800ef4c <RCCEx_PLL3_Config>
 800c88e:	4603      	mov	r3, r0
 800c890:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800c894:	e006      	b.n	800c8a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c896:	2301      	movs	r3, #1
 800c898:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c89c:	e002      	b.n	800c8a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800c89e:	bf00      	nop
 800c8a0:	e000      	b.n	800c8a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800c8a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c8a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d10a      	bne.n	800c8c2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800c8ac:	4b4f      	ldr	r3, [pc, #316]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c8ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8b0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800c8b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c8ba:	4a4c      	ldr	r2, [pc, #304]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c8bc:	430b      	orrs	r3, r1
 800c8be:	6513      	str	r3, [r2, #80]	@ 0x50
 800c8c0:	e003      	b.n	800c8ca <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c8c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c8c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c8ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800c8d6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800c8da:	2300      	movs	r3, #0
 800c8dc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800c8e0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800c8e4:	460b      	mov	r3, r1
 800c8e6:	4313      	orrs	r3, r2
 800c8e8:	d053      	beq.n	800c992 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800c8ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c8f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c8f6:	d035      	beq.n	800c964 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800c8f8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c8fc:	d82e      	bhi.n	800c95c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c8fe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c902:	d031      	beq.n	800c968 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800c904:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c908:	d828      	bhi.n	800c95c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c90a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c90e:	d01a      	beq.n	800c946 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800c910:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c914:	d822      	bhi.n	800c95c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800c916:	2b00      	cmp	r3, #0
 800c918:	d003      	beq.n	800c922 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800c91a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c91e:	d007      	beq.n	800c930 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800c920:	e01c      	b.n	800c95c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c922:	4b32      	ldr	r3, [pc, #200]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c926:	4a31      	ldr	r2, [pc, #196]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c928:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c92c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c92e:	e01c      	b.n	800c96a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c934:	3308      	adds	r3, #8
 800c936:	2100      	movs	r1, #0
 800c938:	4618      	mov	r0, r3
 800c93a:	f002 fa55 	bl	800ede8 <RCCEx_PLL2_Config>
 800c93e:	4603      	mov	r3, r0
 800c940:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800c944:	e011      	b.n	800c96a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c94a:	3328      	adds	r3, #40	@ 0x28
 800c94c:	2100      	movs	r1, #0
 800c94e:	4618      	mov	r0, r3
 800c950:	f002 fafc 	bl	800ef4c <RCCEx_PLL3_Config>
 800c954:	4603      	mov	r3, r0
 800c956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c95a:	e006      	b.n	800c96a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800c95c:	2301      	movs	r3, #1
 800c95e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c962:	e002      	b.n	800c96a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800c964:	bf00      	nop
 800c966:	e000      	b.n	800c96a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800c968:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c96a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d10b      	bne.n	800c98a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800c972:	4b1e      	ldr	r3, [pc, #120]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c976:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800c97a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c97e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800c982:	4a1a      	ldr	r2, [pc, #104]	@ (800c9ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800c984:	430b      	orrs	r3, r1
 800c986:	6593      	str	r3, [r2, #88]	@ 0x58
 800c988:	e003      	b.n	800c992 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c98a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c98e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c99a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800c99e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800c9a8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800c9ac:	460b      	mov	r3, r1
 800c9ae:	4313      	orrs	r3, r2
 800c9b0:	d056      	beq.n	800ca60 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800c9b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9b6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c9ba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c9be:	d038      	beq.n	800ca32 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800c9c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c9c4:	d831      	bhi.n	800ca2a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c9c6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c9ca:	d034      	beq.n	800ca36 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800c9cc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c9d0:	d82b      	bhi.n	800ca2a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c9d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c9d6:	d01d      	beq.n	800ca14 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800c9d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c9dc:	d825      	bhi.n	800ca2a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d006      	beq.n	800c9f0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800c9e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c9e6:	d00a      	beq.n	800c9fe <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800c9e8:	e01f      	b.n	800ca2a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800c9ea:	bf00      	nop
 800c9ec:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c9f0:	4ba2      	ldr	r3, [pc, #648]	@ (800cc7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c9f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9f4:	4aa1      	ldr	r2, [pc, #644]	@ (800cc7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800c9f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c9fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800c9fc:	e01c      	b.n	800ca38 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c9fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca02:	3308      	adds	r3, #8
 800ca04:	2100      	movs	r1, #0
 800ca06:	4618      	mov	r0, r3
 800ca08:	f002 f9ee 	bl	800ede8 <RCCEx_PLL2_Config>
 800ca0c:	4603      	mov	r3, r0
 800ca0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ca12:	e011      	b.n	800ca38 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ca14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca18:	3328      	adds	r3, #40	@ 0x28
 800ca1a:	2100      	movs	r1, #0
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	f002 fa95 	bl	800ef4c <RCCEx_PLL3_Config>
 800ca22:	4603      	mov	r3, r0
 800ca24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ca28:	e006      	b.n	800ca38 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800ca2a:	2301      	movs	r3, #1
 800ca2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ca30:	e002      	b.n	800ca38 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800ca32:	bf00      	nop
 800ca34:	e000      	b.n	800ca38 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800ca36:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ca38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d10b      	bne.n	800ca58 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800ca40:	4b8e      	ldr	r3, [pc, #568]	@ (800cc7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ca42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca44:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800ca48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca4c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ca50:	4a8a      	ldr	r2, [pc, #552]	@ (800cc7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ca52:	430b      	orrs	r3, r1
 800ca54:	6593      	str	r3, [r2, #88]	@ 0x58
 800ca56:	e003      	b.n	800ca60 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800ca60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca68:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800ca6c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800ca70:	2300      	movs	r3, #0
 800ca72:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800ca76:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800ca7a:	460b      	mov	r3, r1
 800ca7c:	4313      	orrs	r3, r2
 800ca7e:	d03a      	beq.n	800caf6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800ca80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ca86:	2b30      	cmp	r3, #48	@ 0x30
 800ca88:	d01f      	beq.n	800caca <HAL_RCCEx_PeriphCLKConfig+0x416>
 800ca8a:	2b30      	cmp	r3, #48	@ 0x30
 800ca8c:	d819      	bhi.n	800cac2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800ca8e:	2b20      	cmp	r3, #32
 800ca90:	d00c      	beq.n	800caac <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800ca92:	2b20      	cmp	r3, #32
 800ca94:	d815      	bhi.n	800cac2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d019      	beq.n	800cace <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800ca9a:	2b10      	cmp	r3, #16
 800ca9c:	d111      	bne.n	800cac2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ca9e:	4b77      	ldr	r3, [pc, #476]	@ (800cc7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800caa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800caa2:	4a76      	ldr	r2, [pc, #472]	@ (800cc7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800caa4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800caa8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800caaa:	e011      	b.n	800cad0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800caac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cab0:	3308      	adds	r3, #8
 800cab2:	2102      	movs	r1, #2
 800cab4:	4618      	mov	r0, r3
 800cab6:	f002 f997 	bl	800ede8 <RCCEx_PLL2_Config>
 800caba:	4603      	mov	r3, r0
 800cabc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800cac0:	e006      	b.n	800cad0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800cac2:	2301      	movs	r3, #1
 800cac4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cac8:	e002      	b.n	800cad0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800caca:	bf00      	nop
 800cacc:	e000      	b.n	800cad0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800cace:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cad0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d10a      	bne.n	800caee <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800cad8:	4b68      	ldr	r3, [pc, #416]	@ (800cc7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cadc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800cae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cae6:	4a65      	ldr	r2, [pc, #404]	@ (800cc7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cae8:	430b      	orrs	r3, r1
 800caea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800caec:	e003      	b.n	800caf6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800caee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800caf2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800caf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cafe:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800cb02:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800cb06:	2300      	movs	r3, #0
 800cb08:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800cb0c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800cb10:	460b      	mov	r3, r1
 800cb12:	4313      	orrs	r3, r2
 800cb14:	d051      	beq.n	800cbba <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800cb16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cb1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cb20:	d035      	beq.n	800cb8e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800cb22:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cb26:	d82e      	bhi.n	800cb86 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800cb28:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cb2c:	d031      	beq.n	800cb92 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800cb2e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cb32:	d828      	bhi.n	800cb86 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800cb34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cb38:	d01a      	beq.n	800cb70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800cb3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cb3e:	d822      	bhi.n	800cb86 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d003      	beq.n	800cb4c <HAL_RCCEx_PeriphCLKConfig+0x498>
 800cb44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cb48:	d007      	beq.n	800cb5a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800cb4a:	e01c      	b.n	800cb86 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cb4c:	4b4b      	ldr	r3, [pc, #300]	@ (800cc7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cb4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb50:	4a4a      	ldr	r2, [pc, #296]	@ (800cc7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cb52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cb56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800cb58:	e01c      	b.n	800cb94 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800cb5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb5e:	3308      	adds	r3, #8
 800cb60:	2100      	movs	r1, #0
 800cb62:	4618      	mov	r0, r3
 800cb64:	f002 f940 	bl	800ede8 <RCCEx_PLL2_Config>
 800cb68:	4603      	mov	r3, r0
 800cb6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800cb6e:	e011      	b.n	800cb94 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cb70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb74:	3328      	adds	r3, #40	@ 0x28
 800cb76:	2100      	movs	r1, #0
 800cb78:	4618      	mov	r0, r3
 800cb7a:	f002 f9e7 	bl	800ef4c <RCCEx_PLL3_Config>
 800cb7e:	4603      	mov	r3, r0
 800cb80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800cb84:	e006      	b.n	800cb94 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cb86:	2301      	movs	r3, #1
 800cb88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cb8c:	e002      	b.n	800cb94 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800cb8e:	bf00      	nop
 800cb90:	e000      	b.n	800cb94 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800cb92:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cb94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d10a      	bne.n	800cbb2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800cb9c:	4b37      	ldr	r3, [pc, #220]	@ (800cc7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cb9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cba0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800cba4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cba8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cbaa:	4a34      	ldr	r2, [pc, #208]	@ (800cc7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cbac:	430b      	orrs	r3, r1
 800cbae:	6513      	str	r3, [r2, #80]	@ 0x50
 800cbb0:	e003      	b.n	800cbba <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cbb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cbb6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800cbba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbc2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800cbc6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800cbca:	2300      	movs	r3, #0
 800cbcc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800cbd0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800cbd4:	460b      	mov	r3, r1
 800cbd6:	4313      	orrs	r3, r2
 800cbd8:	d056      	beq.n	800cc88 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800cbda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cbde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cbe0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800cbe4:	d033      	beq.n	800cc4e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800cbe6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800cbea:	d82c      	bhi.n	800cc46 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800cbec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cbf0:	d02f      	beq.n	800cc52 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800cbf2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800cbf6:	d826      	bhi.n	800cc46 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800cbf8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800cbfc:	d02b      	beq.n	800cc56 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800cbfe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800cc02:	d820      	bhi.n	800cc46 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800cc04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cc08:	d012      	beq.n	800cc30 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800cc0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cc0e:	d81a      	bhi.n	800cc46 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d022      	beq.n	800cc5a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800cc14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cc18:	d115      	bne.n	800cc46 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cc1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc1e:	3308      	adds	r3, #8
 800cc20:	2101      	movs	r1, #1
 800cc22:	4618      	mov	r0, r3
 800cc24:	f002 f8e0 	bl	800ede8 <RCCEx_PLL2_Config>
 800cc28:	4603      	mov	r3, r0
 800cc2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800cc2e:	e015      	b.n	800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cc30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc34:	3328      	adds	r3, #40	@ 0x28
 800cc36:	2101      	movs	r1, #1
 800cc38:	4618      	mov	r0, r3
 800cc3a:	f002 f987 	bl	800ef4c <RCCEx_PLL3_Config>
 800cc3e:	4603      	mov	r3, r0
 800cc40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800cc44:	e00a      	b.n	800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cc46:	2301      	movs	r3, #1
 800cc48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cc4c:	e006      	b.n	800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800cc4e:	bf00      	nop
 800cc50:	e004      	b.n	800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800cc52:	bf00      	nop
 800cc54:	e002      	b.n	800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800cc56:	bf00      	nop
 800cc58:	e000      	b.n	800cc5c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800cc5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cc5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d10d      	bne.n	800cc80 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800cc64:	4b05      	ldr	r3, [pc, #20]	@ (800cc7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cc66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cc68:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800cc6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc70:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cc72:	4a02      	ldr	r2, [pc, #8]	@ (800cc7c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800cc74:	430b      	orrs	r3, r1
 800cc76:	6513      	str	r3, [r2, #80]	@ 0x50
 800cc78:	e006      	b.n	800cc88 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800cc7a:	bf00      	nop
 800cc7c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cc84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800cc88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cc8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc90:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800cc94:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800cc98:	2300      	movs	r3, #0
 800cc9a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800cc9e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800cca2:	460b      	mov	r3, r1
 800cca4:	4313      	orrs	r3, r2
 800cca6:	d055      	beq.n	800cd54 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800cca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ccac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ccb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ccb4:	d033      	beq.n	800cd1e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800ccb6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ccba:	d82c      	bhi.n	800cd16 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ccbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ccc0:	d02f      	beq.n	800cd22 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800ccc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ccc6:	d826      	bhi.n	800cd16 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ccc8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800cccc:	d02b      	beq.n	800cd26 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800ccce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ccd2:	d820      	bhi.n	800cd16 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800ccd4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ccd8:	d012      	beq.n	800cd00 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800ccda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ccde:	d81a      	bhi.n	800cd16 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d022      	beq.n	800cd2a <HAL_RCCEx_PeriphCLKConfig+0x676>
 800cce4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cce8:	d115      	bne.n	800cd16 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ccea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ccee:	3308      	adds	r3, #8
 800ccf0:	2101      	movs	r1, #1
 800ccf2:	4618      	mov	r0, r3
 800ccf4:	f002 f878 	bl	800ede8 <RCCEx_PLL2_Config>
 800ccf8:	4603      	mov	r3, r0
 800ccfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ccfe:	e015      	b.n	800cd2c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800cd00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd04:	3328      	adds	r3, #40	@ 0x28
 800cd06:	2101      	movs	r1, #1
 800cd08:	4618      	mov	r0, r3
 800cd0a:	f002 f91f 	bl	800ef4c <RCCEx_PLL3_Config>
 800cd0e:	4603      	mov	r3, r0
 800cd10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800cd14:	e00a      	b.n	800cd2c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800cd16:	2301      	movs	r3, #1
 800cd18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cd1c:	e006      	b.n	800cd2c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800cd1e:	bf00      	nop
 800cd20:	e004      	b.n	800cd2c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800cd22:	bf00      	nop
 800cd24:	e002      	b.n	800cd2c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800cd26:	bf00      	nop
 800cd28:	e000      	b.n	800cd2c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800cd2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cd2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d10b      	bne.n	800cd4c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800cd34:	4ba3      	ldr	r3, [pc, #652]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cd36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cd38:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800cd3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd40:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800cd44:	4a9f      	ldr	r2, [pc, #636]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cd46:	430b      	orrs	r3, r1
 800cd48:	6593      	str	r3, [r2, #88]	@ 0x58
 800cd4a:	e003      	b.n	800cd54 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cd4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cd50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800cd54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd5c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800cd60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800cd64:	2300      	movs	r3, #0
 800cd66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800cd6a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800cd6e:	460b      	mov	r3, r1
 800cd70:	4313      	orrs	r3, r2
 800cd72:	d037      	beq.n	800cde4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800cd74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cd78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cd7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cd7e:	d00e      	beq.n	800cd9e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800cd80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cd84:	d816      	bhi.n	800cdb4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d018      	beq.n	800cdbc <HAL_RCCEx_PeriphCLKConfig+0x708>
 800cd8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cd8e:	d111      	bne.n	800cdb4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800cd90:	4b8c      	ldr	r3, [pc, #560]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cd92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd94:	4a8b      	ldr	r2, [pc, #556]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cd96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800cd9a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800cd9c:	e00f      	b.n	800cdbe <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800cd9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cda2:	3308      	adds	r3, #8
 800cda4:	2101      	movs	r1, #1
 800cda6:	4618      	mov	r0, r3
 800cda8:	f002 f81e 	bl	800ede8 <RCCEx_PLL2_Config>
 800cdac:	4603      	mov	r3, r0
 800cdae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800cdb2:	e004      	b.n	800cdbe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800cdb4:	2301      	movs	r3, #1
 800cdb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cdba:	e000      	b.n	800cdbe <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800cdbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cdbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d10a      	bne.n	800cddc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800cdc6:	4b7f      	ldr	r3, [pc, #508]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cdc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cdca:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800cdce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cdd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cdd4:	4a7b      	ldr	r2, [pc, #492]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cdd6:	430b      	orrs	r3, r1
 800cdd8:	6513      	str	r3, [r2, #80]	@ 0x50
 800cdda:	e003      	b.n	800cde4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cddc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cde0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800cde4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cde8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdec:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800cdf0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800cdfa:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800cdfe:	460b      	mov	r3, r1
 800ce00:	4313      	orrs	r3, r2
 800ce02:	d039      	beq.n	800ce78 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800ce04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ce0a:	2b03      	cmp	r3, #3
 800ce0c:	d81c      	bhi.n	800ce48 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800ce0e:	a201      	add	r2, pc, #4	@ (adr r2, 800ce14 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800ce10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce14:	0800ce51 	.word	0x0800ce51
 800ce18:	0800ce25 	.word	0x0800ce25
 800ce1c:	0800ce33 	.word	0x0800ce33
 800ce20:	0800ce51 	.word	0x0800ce51
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ce24:	4b67      	ldr	r3, [pc, #412]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ce26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce28:	4a66      	ldr	r2, [pc, #408]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ce2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ce2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ce30:	e00f      	b.n	800ce52 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ce32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce36:	3308      	adds	r3, #8
 800ce38:	2102      	movs	r1, #2
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	f001 ffd4 	bl	800ede8 <RCCEx_PLL2_Config>
 800ce40:	4603      	mov	r3, r0
 800ce42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800ce46:	e004      	b.n	800ce52 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ce48:	2301      	movs	r3, #1
 800ce4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ce4e:	e000      	b.n	800ce52 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800ce50:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ce52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d10a      	bne.n	800ce70 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800ce5a:	4b5a      	ldr	r3, [pc, #360]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ce5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ce5e:	f023 0103 	bic.w	r1, r3, #3
 800ce62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ce68:	4a56      	ldr	r2, [pc, #344]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800ce6a:	430b      	orrs	r3, r1
 800ce6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ce6e:	e003      	b.n	800ce78 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ce70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ce74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800ce78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ce7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce80:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800ce84:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ce88:	2300      	movs	r3, #0
 800ce8a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800ce8e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800ce92:	460b      	mov	r3, r1
 800ce94:	4313      	orrs	r3, r2
 800ce96:	f000 809f 	beq.w	800cfd8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ce9a:	4b4b      	ldr	r3, [pc, #300]	@ (800cfc8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	4a4a      	ldr	r2, [pc, #296]	@ (800cfc8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800cea0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cea4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800cea6:	f7f7 fd5f 	bl	8004968 <HAL_GetTick>
 800ceaa:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ceae:	e00b      	b.n	800cec8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ceb0:	f7f7 fd5a 	bl	8004968 <HAL_GetTick>
 800ceb4:	4602      	mov	r2, r0
 800ceb6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800ceba:	1ad3      	subs	r3, r2, r3
 800cebc:	2b64      	cmp	r3, #100	@ 0x64
 800cebe:	d903      	bls.n	800cec8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800cec0:	2303      	movs	r3, #3
 800cec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800cec6:	e005      	b.n	800ced4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800cec8:	4b3f      	ldr	r3, [pc, #252]	@ (800cfc8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d0ed      	beq.n	800ceb0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800ced4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d179      	bne.n	800cfd0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800cedc:	4b39      	ldr	r3, [pc, #228]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cede:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800cee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cee4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cee8:	4053      	eors	r3, r2
 800ceea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d015      	beq.n	800cf1e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800cef2:	4b34      	ldr	r3, [pc, #208]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cef4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cef6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800cefa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800cefe:	4b31      	ldr	r3, [pc, #196]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf02:	4a30      	ldr	r2, [pc, #192]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cf08:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800cf0a:	4b2e      	ldr	r3, [pc, #184]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf0e:	4a2d      	ldr	r2, [pc, #180]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cf14:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800cf16:	4a2b      	ldr	r2, [pc, #172]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf18:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800cf1c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800cf1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf22:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cf26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cf2a:	d118      	bne.n	800cf5e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cf2c:	f7f7 fd1c 	bl	8004968 <HAL_GetTick>
 800cf30:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cf34:	e00d      	b.n	800cf52 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cf36:	f7f7 fd17 	bl	8004968 <HAL_GetTick>
 800cf3a:	4602      	mov	r2, r0
 800cf3c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800cf40:	1ad2      	subs	r2, r2, r3
 800cf42:	f241 3388 	movw	r3, #5000	@ 0x1388
 800cf46:	429a      	cmp	r2, r3
 800cf48:	d903      	bls.n	800cf52 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800cf4a:	2303      	movs	r3, #3
 800cf4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800cf50:	e005      	b.n	800cf5e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800cf52:	4b1c      	ldr	r3, [pc, #112]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cf56:	f003 0302 	and.w	r3, r3, #2
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d0eb      	beq.n	800cf36 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800cf5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d129      	bne.n	800cfba <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800cf66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf6a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cf6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cf72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800cf76:	d10e      	bne.n	800cf96 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800cf78:	4b12      	ldr	r3, [pc, #72]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf7a:	691b      	ldr	r3, [r3, #16]
 800cf7c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800cf80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cf84:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cf88:	091a      	lsrs	r2, r3, #4
 800cf8a:	4b10      	ldr	r3, [pc, #64]	@ (800cfcc <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800cf8c:	4013      	ands	r3, r2
 800cf8e:	4a0d      	ldr	r2, [pc, #52]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf90:	430b      	orrs	r3, r1
 800cf92:	6113      	str	r3, [r2, #16]
 800cf94:	e005      	b.n	800cfa2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800cf96:	4b0b      	ldr	r3, [pc, #44]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf98:	691b      	ldr	r3, [r3, #16]
 800cf9a:	4a0a      	ldr	r2, [pc, #40]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cf9c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800cfa0:	6113      	str	r3, [r2, #16]
 800cfa2:	4b08      	ldr	r3, [pc, #32]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cfa4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800cfa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfaa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800cfae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800cfb2:	4a04      	ldr	r2, [pc, #16]	@ (800cfc4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800cfb4:	430b      	orrs	r3, r1
 800cfb6:	6713      	str	r3, [r2, #112]	@ 0x70
 800cfb8:	e00e      	b.n	800cfd8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800cfba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cfbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800cfc2:	e009      	b.n	800cfd8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800cfc4:	58024400 	.word	0x58024400
 800cfc8:	58024800 	.word	0x58024800
 800cfcc:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cfd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cfd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800cfd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cfdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe0:	f002 0301 	and.w	r3, r2, #1
 800cfe4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800cfe8:	2300      	movs	r3, #0
 800cfea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800cfee:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800cff2:	460b      	mov	r3, r1
 800cff4:	4313      	orrs	r3, r2
 800cff6:	f000 8089 	beq.w	800d10c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800cffa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cffe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d000:	2b28      	cmp	r3, #40	@ 0x28
 800d002:	d86b      	bhi.n	800d0dc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800d004:	a201      	add	r2, pc, #4	@ (adr r2, 800d00c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800d006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d00a:	bf00      	nop
 800d00c:	0800d0e5 	.word	0x0800d0e5
 800d010:	0800d0dd 	.word	0x0800d0dd
 800d014:	0800d0dd 	.word	0x0800d0dd
 800d018:	0800d0dd 	.word	0x0800d0dd
 800d01c:	0800d0dd 	.word	0x0800d0dd
 800d020:	0800d0dd 	.word	0x0800d0dd
 800d024:	0800d0dd 	.word	0x0800d0dd
 800d028:	0800d0dd 	.word	0x0800d0dd
 800d02c:	0800d0b1 	.word	0x0800d0b1
 800d030:	0800d0dd 	.word	0x0800d0dd
 800d034:	0800d0dd 	.word	0x0800d0dd
 800d038:	0800d0dd 	.word	0x0800d0dd
 800d03c:	0800d0dd 	.word	0x0800d0dd
 800d040:	0800d0dd 	.word	0x0800d0dd
 800d044:	0800d0dd 	.word	0x0800d0dd
 800d048:	0800d0dd 	.word	0x0800d0dd
 800d04c:	0800d0c7 	.word	0x0800d0c7
 800d050:	0800d0dd 	.word	0x0800d0dd
 800d054:	0800d0dd 	.word	0x0800d0dd
 800d058:	0800d0dd 	.word	0x0800d0dd
 800d05c:	0800d0dd 	.word	0x0800d0dd
 800d060:	0800d0dd 	.word	0x0800d0dd
 800d064:	0800d0dd 	.word	0x0800d0dd
 800d068:	0800d0dd 	.word	0x0800d0dd
 800d06c:	0800d0e5 	.word	0x0800d0e5
 800d070:	0800d0dd 	.word	0x0800d0dd
 800d074:	0800d0dd 	.word	0x0800d0dd
 800d078:	0800d0dd 	.word	0x0800d0dd
 800d07c:	0800d0dd 	.word	0x0800d0dd
 800d080:	0800d0dd 	.word	0x0800d0dd
 800d084:	0800d0dd 	.word	0x0800d0dd
 800d088:	0800d0dd 	.word	0x0800d0dd
 800d08c:	0800d0e5 	.word	0x0800d0e5
 800d090:	0800d0dd 	.word	0x0800d0dd
 800d094:	0800d0dd 	.word	0x0800d0dd
 800d098:	0800d0dd 	.word	0x0800d0dd
 800d09c:	0800d0dd 	.word	0x0800d0dd
 800d0a0:	0800d0dd 	.word	0x0800d0dd
 800d0a4:	0800d0dd 	.word	0x0800d0dd
 800d0a8:	0800d0dd 	.word	0x0800d0dd
 800d0ac:	0800d0e5 	.word	0x0800d0e5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d0b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0b4:	3308      	adds	r3, #8
 800d0b6:	2101      	movs	r1, #1
 800d0b8:	4618      	mov	r0, r3
 800d0ba:	f001 fe95 	bl	800ede8 <RCCEx_PLL2_Config>
 800d0be:	4603      	mov	r3, r0
 800d0c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d0c4:	e00f      	b.n	800d0e6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d0c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0ca:	3328      	adds	r3, #40	@ 0x28
 800d0cc:	2101      	movs	r1, #1
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	f001 ff3c 	bl	800ef4c <RCCEx_PLL3_Config>
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800d0da:	e004      	b.n	800d0e6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d0dc:	2301      	movs	r3, #1
 800d0de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d0e2:	e000      	b.n	800d0e6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800d0e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d0e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d10a      	bne.n	800d104 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800d0ee:	4bbf      	ldr	r3, [pc, #764]	@ (800d3ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d0f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d0f2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800d0f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d0fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d0fc:	4abb      	ldr	r2, [pc, #748]	@ (800d3ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d0fe:	430b      	orrs	r3, r1
 800d100:	6553      	str	r3, [r2, #84]	@ 0x54
 800d102:	e003      	b.n	800d10c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d104:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d108:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800d10c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d110:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d114:	f002 0302 	and.w	r3, r2, #2
 800d118:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800d11c:	2300      	movs	r3, #0
 800d11e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800d122:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800d126:	460b      	mov	r3, r1
 800d128:	4313      	orrs	r3, r2
 800d12a:	d041      	beq.n	800d1b0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800d12c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d130:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d132:	2b05      	cmp	r3, #5
 800d134:	d824      	bhi.n	800d180 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800d136:	a201      	add	r2, pc, #4	@ (adr r2, 800d13c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800d138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d13c:	0800d189 	.word	0x0800d189
 800d140:	0800d155 	.word	0x0800d155
 800d144:	0800d16b 	.word	0x0800d16b
 800d148:	0800d189 	.word	0x0800d189
 800d14c:	0800d189 	.word	0x0800d189
 800d150:	0800d189 	.word	0x0800d189
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d158:	3308      	adds	r3, #8
 800d15a:	2101      	movs	r1, #1
 800d15c:	4618      	mov	r0, r3
 800d15e:	f001 fe43 	bl	800ede8 <RCCEx_PLL2_Config>
 800d162:	4603      	mov	r3, r0
 800d164:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d168:	e00f      	b.n	800d18a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d16a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d16e:	3328      	adds	r3, #40	@ 0x28
 800d170:	2101      	movs	r1, #1
 800d172:	4618      	mov	r0, r3
 800d174:	f001 feea 	bl	800ef4c <RCCEx_PLL3_Config>
 800d178:	4603      	mov	r3, r0
 800d17a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800d17e:	e004      	b.n	800d18a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d180:	2301      	movs	r3, #1
 800d182:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d186:	e000      	b.n	800d18a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800d188:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d18a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d10a      	bne.n	800d1a8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800d192:	4b96      	ldr	r3, [pc, #600]	@ (800d3ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d194:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d196:	f023 0107 	bic.w	r1, r3, #7
 800d19a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d19e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d1a0:	4a92      	ldr	r2, [pc, #584]	@ (800d3ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d1a2:	430b      	orrs	r3, r1
 800d1a4:	6553      	str	r3, [r2, #84]	@ 0x54
 800d1a6:	e003      	b.n	800d1b0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d1a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d1ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d1b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1b8:	f002 0304 	and.w	r3, r2, #4
 800d1bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800d1c6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800d1ca:	460b      	mov	r3, r1
 800d1cc:	4313      	orrs	r3, r2
 800d1ce:	d044      	beq.n	800d25a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800d1d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d1d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d1d8:	2b05      	cmp	r3, #5
 800d1da:	d825      	bhi.n	800d228 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800d1dc:	a201      	add	r2, pc, #4	@ (adr r2, 800d1e4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800d1de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1e2:	bf00      	nop
 800d1e4:	0800d231 	.word	0x0800d231
 800d1e8:	0800d1fd 	.word	0x0800d1fd
 800d1ec:	0800d213 	.word	0x0800d213
 800d1f0:	0800d231 	.word	0x0800d231
 800d1f4:	0800d231 	.word	0x0800d231
 800d1f8:	0800d231 	.word	0x0800d231
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d1fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d200:	3308      	adds	r3, #8
 800d202:	2101      	movs	r1, #1
 800d204:	4618      	mov	r0, r3
 800d206:	f001 fdef 	bl	800ede8 <RCCEx_PLL2_Config>
 800d20a:	4603      	mov	r3, r0
 800d20c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d210:	e00f      	b.n	800d232 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d216:	3328      	adds	r3, #40	@ 0x28
 800d218:	2101      	movs	r1, #1
 800d21a:	4618      	mov	r0, r3
 800d21c:	f001 fe96 	bl	800ef4c <RCCEx_PLL3_Config>
 800d220:	4603      	mov	r3, r0
 800d222:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800d226:	e004      	b.n	800d232 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d228:	2301      	movs	r3, #1
 800d22a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d22e:	e000      	b.n	800d232 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800d230:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d236:	2b00      	cmp	r3, #0
 800d238:	d10b      	bne.n	800d252 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d23a:	4b6c      	ldr	r3, [pc, #432]	@ (800d3ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d23c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d23e:	f023 0107 	bic.w	r1, r3, #7
 800d242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d246:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d24a:	4a68      	ldr	r2, [pc, #416]	@ (800d3ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d24c:	430b      	orrs	r3, r1
 800d24e:	6593      	str	r3, [r2, #88]	@ 0x58
 800d250:	e003      	b.n	800d25a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d252:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d256:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d25a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d25e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d262:	f002 0320 	and.w	r3, r2, #32
 800d266:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800d26a:	2300      	movs	r3, #0
 800d26c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800d270:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800d274:	460b      	mov	r3, r1
 800d276:	4313      	orrs	r3, r2
 800d278:	d055      	beq.n	800d326 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800d27a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d27e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d282:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d286:	d033      	beq.n	800d2f0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800d288:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d28c:	d82c      	bhi.n	800d2e8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d28e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d292:	d02f      	beq.n	800d2f4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800d294:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d298:	d826      	bhi.n	800d2e8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d29a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d29e:	d02b      	beq.n	800d2f8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800d2a0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d2a4:	d820      	bhi.n	800d2e8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d2a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d2aa:	d012      	beq.n	800d2d2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800d2ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d2b0:	d81a      	bhi.n	800d2e8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d022      	beq.n	800d2fc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800d2b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d2ba:	d115      	bne.n	800d2e8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d2bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2c0:	3308      	adds	r3, #8
 800d2c2:	2100      	movs	r1, #0
 800d2c4:	4618      	mov	r0, r3
 800d2c6:	f001 fd8f 	bl	800ede8 <RCCEx_PLL2_Config>
 800d2ca:	4603      	mov	r3, r0
 800d2cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d2d0:	e015      	b.n	800d2fe <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d2d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d2d6:	3328      	adds	r3, #40	@ 0x28
 800d2d8:	2102      	movs	r1, #2
 800d2da:	4618      	mov	r0, r3
 800d2dc:	f001 fe36 	bl	800ef4c <RCCEx_PLL3_Config>
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800d2e6:	e00a      	b.n	800d2fe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d2e8:	2301      	movs	r3, #1
 800d2ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d2ee:	e006      	b.n	800d2fe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d2f0:	bf00      	nop
 800d2f2:	e004      	b.n	800d2fe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d2f4:	bf00      	nop
 800d2f6:	e002      	b.n	800d2fe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d2f8:	bf00      	nop
 800d2fa:	e000      	b.n	800d2fe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800d2fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d2fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d302:	2b00      	cmp	r3, #0
 800d304:	d10b      	bne.n	800d31e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d306:	4b39      	ldr	r3, [pc, #228]	@ (800d3ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d30a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800d30e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d316:	4a35      	ldr	r2, [pc, #212]	@ (800d3ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d318:	430b      	orrs	r3, r1
 800d31a:	6553      	str	r3, [r2, #84]	@ 0x54
 800d31c:	e003      	b.n	800d326 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d31e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d322:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800d326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d32e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800d332:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800d336:	2300      	movs	r3, #0
 800d338:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800d33c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800d340:	460b      	mov	r3, r1
 800d342:	4313      	orrs	r3, r2
 800d344:	d058      	beq.n	800d3f8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800d346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d34a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d34e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800d352:	d033      	beq.n	800d3bc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800d354:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800d358:	d82c      	bhi.n	800d3b4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d35a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d35e:	d02f      	beq.n	800d3c0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800d360:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d364:	d826      	bhi.n	800d3b4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d366:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d36a:	d02b      	beq.n	800d3c4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800d36c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d370:	d820      	bhi.n	800d3b4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d372:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d376:	d012      	beq.n	800d39e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800d378:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d37c:	d81a      	bhi.n	800d3b4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800d37e:	2b00      	cmp	r3, #0
 800d380:	d022      	beq.n	800d3c8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800d382:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d386:	d115      	bne.n	800d3b4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d38c:	3308      	adds	r3, #8
 800d38e:	2100      	movs	r1, #0
 800d390:	4618      	mov	r0, r3
 800d392:	f001 fd29 	bl	800ede8 <RCCEx_PLL2_Config>
 800d396:	4603      	mov	r3, r0
 800d398:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d39c:	e015      	b.n	800d3ca <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d39e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3a2:	3328      	adds	r3, #40	@ 0x28
 800d3a4:	2102      	movs	r1, #2
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	f001 fdd0 	bl	800ef4c <RCCEx_PLL3_Config>
 800d3ac:	4603      	mov	r3, r0
 800d3ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800d3b2:	e00a      	b.n	800d3ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d3b4:	2301      	movs	r3, #1
 800d3b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d3ba:	e006      	b.n	800d3ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d3bc:	bf00      	nop
 800d3be:	e004      	b.n	800d3ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d3c0:	bf00      	nop
 800d3c2:	e002      	b.n	800d3ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d3c4:	bf00      	nop
 800d3c6:	e000      	b.n	800d3ca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800d3c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d3ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d10e      	bne.n	800d3f0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d3d2:	4b06      	ldr	r3, [pc, #24]	@ (800d3ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d3d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d3d6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800d3da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800d3e2:	4a02      	ldr	r2, [pc, #8]	@ (800d3ec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800d3e4:	430b      	orrs	r3, r1
 800d3e6:	6593      	str	r3, [r2, #88]	@ 0x58
 800d3e8:	e006      	b.n	800d3f8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800d3ea:	bf00      	nop
 800d3ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d3f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d3f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800d3f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d3fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d400:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800d404:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d408:	2300      	movs	r3, #0
 800d40a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d40e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800d412:	460b      	mov	r3, r1
 800d414:	4313      	orrs	r3, r2
 800d416:	d055      	beq.n	800d4c4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800d418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d41c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d420:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800d424:	d033      	beq.n	800d48e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800d426:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800d42a:	d82c      	bhi.n	800d486 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d42c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d430:	d02f      	beq.n	800d492 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800d432:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d436:	d826      	bhi.n	800d486 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d438:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800d43c:	d02b      	beq.n	800d496 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800d43e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800d442:	d820      	bhi.n	800d486 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d444:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d448:	d012      	beq.n	800d470 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800d44a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d44e:	d81a      	bhi.n	800d486 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800d450:	2b00      	cmp	r3, #0
 800d452:	d022      	beq.n	800d49a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800d454:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d458:	d115      	bne.n	800d486 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d45a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d45e:	3308      	adds	r3, #8
 800d460:	2100      	movs	r1, #0
 800d462:	4618      	mov	r0, r3
 800d464:	f001 fcc0 	bl	800ede8 <RCCEx_PLL2_Config>
 800d468:	4603      	mov	r3, r0
 800d46a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800d46e:	e015      	b.n	800d49c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d474:	3328      	adds	r3, #40	@ 0x28
 800d476:	2102      	movs	r1, #2
 800d478:	4618      	mov	r0, r3
 800d47a:	f001 fd67 	bl	800ef4c <RCCEx_PLL3_Config>
 800d47e:	4603      	mov	r3, r0
 800d480:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800d484:	e00a      	b.n	800d49c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d486:	2301      	movs	r3, #1
 800d488:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d48c:	e006      	b.n	800d49c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d48e:	bf00      	nop
 800d490:	e004      	b.n	800d49c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d492:	bf00      	nop
 800d494:	e002      	b.n	800d49c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d496:	bf00      	nop
 800d498:	e000      	b.n	800d49c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800d49a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d49c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d10b      	bne.n	800d4bc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800d4a4:	4ba1      	ldr	r3, [pc, #644]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d4a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d4a8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800d4ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800d4b4:	4a9d      	ldr	r2, [pc, #628]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d4b6:	430b      	orrs	r3, r1
 800d4b8:	6593      	str	r3, [r2, #88]	@ 0x58
 800d4ba:	e003      	b.n	800d4c4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d4bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d4c0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800d4c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4cc:	f002 0308 	and.w	r3, r2, #8
 800d4d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d4da:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800d4de:	460b      	mov	r3, r1
 800d4e0:	4313      	orrs	r3, r2
 800d4e2:	d01e      	beq.n	800d522 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800d4e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d4ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d4f0:	d10c      	bne.n	800d50c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d4f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d4f6:	3328      	adds	r3, #40	@ 0x28
 800d4f8:	2102      	movs	r1, #2
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	f001 fd26 	bl	800ef4c <RCCEx_PLL3_Config>
 800d500:	4603      	mov	r3, r0
 800d502:	2b00      	cmp	r3, #0
 800d504:	d002      	beq.n	800d50c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800d506:	2301      	movs	r3, #1
 800d508:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800d50c:	4b87      	ldr	r3, [pc, #540]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d50e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d510:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d514:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d518:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d51c:	4a83      	ldr	r2, [pc, #524]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d51e:	430b      	orrs	r3, r1
 800d520:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d522:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d52a:	f002 0310 	and.w	r3, r2, #16
 800d52e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d532:	2300      	movs	r3, #0
 800d534:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d538:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800d53c:	460b      	mov	r3, r1
 800d53e:	4313      	orrs	r3, r2
 800d540:	d01e      	beq.n	800d580 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800d542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d546:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d54a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d54e:	d10c      	bne.n	800d56a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d550:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d554:	3328      	adds	r3, #40	@ 0x28
 800d556:	2102      	movs	r1, #2
 800d558:	4618      	mov	r0, r3
 800d55a:	f001 fcf7 	bl	800ef4c <RCCEx_PLL3_Config>
 800d55e:	4603      	mov	r3, r0
 800d560:	2b00      	cmp	r3, #0
 800d562:	d002      	beq.n	800d56a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800d564:	2301      	movs	r3, #1
 800d566:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d56a:	4b70      	ldr	r3, [pc, #448]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d56c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d56e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800d572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d576:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d57a:	4a6c      	ldr	r2, [pc, #432]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d57c:	430b      	orrs	r3, r1
 800d57e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d580:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d584:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d588:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800d58c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d590:	2300      	movs	r3, #0
 800d592:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d596:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800d59a:	460b      	mov	r3, r1
 800d59c:	4313      	orrs	r3, r2
 800d59e:	d03e      	beq.n	800d61e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800d5a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5a4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d5a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d5ac:	d022      	beq.n	800d5f4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800d5ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d5b2:	d81b      	bhi.n	800d5ec <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d003      	beq.n	800d5c0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800d5b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d5bc:	d00b      	beq.n	800d5d6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800d5be:	e015      	b.n	800d5ec <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d5c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5c4:	3308      	adds	r3, #8
 800d5c6:	2100      	movs	r1, #0
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	f001 fc0d 	bl	800ede8 <RCCEx_PLL2_Config>
 800d5ce:	4603      	mov	r3, r0
 800d5d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800d5d4:	e00f      	b.n	800d5f6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d5d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d5da:	3328      	adds	r3, #40	@ 0x28
 800d5dc:	2102      	movs	r1, #2
 800d5de:	4618      	mov	r0, r3
 800d5e0:	f001 fcb4 	bl	800ef4c <RCCEx_PLL3_Config>
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800d5ea:	e004      	b.n	800d5f6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d5ec:	2301      	movs	r3, #1
 800d5ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d5f2:	e000      	b.n	800d5f6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800d5f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d5f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d10b      	bne.n	800d616 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d5fe:	4b4b      	ldr	r3, [pc, #300]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d602:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800d606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d60a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800d60e:	4a47      	ldr	r2, [pc, #284]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d610:	430b      	orrs	r3, r1
 800d612:	6593      	str	r3, [r2, #88]	@ 0x58
 800d614:	e003      	b.n	800d61e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d61a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800d61e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d626:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800d62a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d62c:	2300      	movs	r3, #0
 800d62e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d630:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800d634:	460b      	mov	r3, r1
 800d636:	4313      	orrs	r3, r2
 800d638:	d03b      	beq.n	800d6b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800d63a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d63e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d642:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d646:	d01f      	beq.n	800d688 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800d648:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d64c:	d818      	bhi.n	800d680 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800d64e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d652:	d003      	beq.n	800d65c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800d654:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d658:	d007      	beq.n	800d66a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800d65a:	e011      	b.n	800d680 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d65c:	4b33      	ldr	r3, [pc, #204]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d65e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d660:	4a32      	ldr	r2, [pc, #200]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d662:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d666:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800d668:	e00f      	b.n	800d68a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d66a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d66e:	3328      	adds	r3, #40	@ 0x28
 800d670:	2101      	movs	r1, #1
 800d672:	4618      	mov	r0, r3
 800d674:	f001 fc6a 	bl	800ef4c <RCCEx_PLL3_Config>
 800d678:	4603      	mov	r3, r0
 800d67a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800d67e:	e004      	b.n	800d68a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d680:	2301      	movs	r3, #1
 800d682:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d686:	e000      	b.n	800d68a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800d688:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d68a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d10b      	bne.n	800d6aa <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d692:	4b26      	ldr	r3, [pc, #152]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d696:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800d69a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d69e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d6a2:	4a22      	ldr	r2, [pc, #136]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d6a4:	430b      	orrs	r3, r1
 800d6a6:	6553      	str	r3, [r2, #84]	@ 0x54
 800d6a8:	e003      	b.n	800d6b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d6aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d6ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800d6b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ba:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800d6be:	673b      	str	r3, [r7, #112]	@ 0x70
 800d6c0:	2300      	movs	r3, #0
 800d6c2:	677b      	str	r3, [r7, #116]	@ 0x74
 800d6c4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800d6c8:	460b      	mov	r3, r1
 800d6ca:	4313      	orrs	r3, r2
 800d6cc:	d034      	beq.n	800d738 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800d6ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d003      	beq.n	800d6e0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800d6d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d6dc:	d007      	beq.n	800d6ee <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800d6de:	e011      	b.n	800d704 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d6e0:	4b12      	ldr	r3, [pc, #72]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d6e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6e4:	4a11      	ldr	r2, [pc, #68]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d6e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d6ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d6ec:	e00e      	b.n	800d70c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d6ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d6f2:	3308      	adds	r3, #8
 800d6f4:	2102      	movs	r1, #2
 800d6f6:	4618      	mov	r0, r3
 800d6f8:	f001 fb76 	bl	800ede8 <RCCEx_PLL2_Config>
 800d6fc:	4603      	mov	r3, r0
 800d6fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800d702:	e003      	b.n	800d70c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800d704:	2301      	movs	r3, #1
 800d706:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d70a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d70c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d710:	2b00      	cmp	r3, #0
 800d712:	d10d      	bne.n	800d730 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800d714:	4b05      	ldr	r3, [pc, #20]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d716:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d718:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d71c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d720:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d722:	4a02      	ldr	r2, [pc, #8]	@ (800d72c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800d724:	430b      	orrs	r3, r1
 800d726:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800d728:	e006      	b.n	800d738 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800d72a:	bf00      	nop
 800d72c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d730:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d734:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800d738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d740:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800d744:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d746:	2300      	movs	r3, #0
 800d748:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d74a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800d74e:	460b      	mov	r3, r1
 800d750:	4313      	orrs	r3, r2
 800d752:	d00c      	beq.n	800d76e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d758:	3328      	adds	r3, #40	@ 0x28
 800d75a:	2102      	movs	r1, #2
 800d75c:	4618      	mov	r0, r3
 800d75e:	f001 fbf5 	bl	800ef4c <RCCEx_PLL3_Config>
 800d762:	4603      	mov	r3, r0
 800d764:	2b00      	cmp	r3, #0
 800d766:	d002      	beq.n	800d76e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800d768:	2301      	movs	r3, #1
 800d76a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800d76e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d772:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d776:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800d77a:	663b      	str	r3, [r7, #96]	@ 0x60
 800d77c:	2300      	movs	r3, #0
 800d77e:	667b      	str	r3, [r7, #100]	@ 0x64
 800d780:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800d784:	460b      	mov	r3, r1
 800d786:	4313      	orrs	r3, r2
 800d788:	d038      	beq.n	800d7fc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800d78a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d78e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d792:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d796:	d018      	beq.n	800d7ca <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800d798:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800d79c:	d811      	bhi.n	800d7c2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d79e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d7a2:	d014      	beq.n	800d7ce <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800d7a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d7a8:	d80b      	bhi.n	800d7c2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d011      	beq.n	800d7d2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800d7ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d7b2:	d106      	bne.n	800d7c2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d7b4:	4bc3      	ldr	r3, [pc, #780]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d7b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7b8:	4ac2      	ldr	r2, [pc, #776]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d7ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d7be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800d7c0:	e008      	b.n	800d7d4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800d7c2:	2301      	movs	r3, #1
 800d7c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800d7c8:	e004      	b.n	800d7d4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d7ca:	bf00      	nop
 800d7cc:	e002      	b.n	800d7d4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d7ce:	bf00      	nop
 800d7d0:	e000      	b.n	800d7d4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800d7d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d7d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d10b      	bne.n	800d7f4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d7dc:	4bb9      	ldr	r3, [pc, #740]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d7de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d7e0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800d7e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d7e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d7ec:	4ab5      	ldr	r2, [pc, #724]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d7ee:	430b      	orrs	r3, r1
 800d7f0:	6553      	str	r3, [r2, #84]	@ 0x54
 800d7f2:	e003      	b.n	800d7fc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d7f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d7f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d7fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d804:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800d808:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d80a:	2300      	movs	r3, #0
 800d80c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d80e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800d812:	460b      	mov	r3, r1
 800d814:	4313      	orrs	r3, r2
 800d816:	d009      	beq.n	800d82c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d818:	4baa      	ldr	r3, [pc, #680]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d81a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d81c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800d820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d824:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d826:	4aa7      	ldr	r2, [pc, #668]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d828:	430b      	orrs	r3, r1
 800d82a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800d82c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d834:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800d838:	653b      	str	r3, [r7, #80]	@ 0x50
 800d83a:	2300      	movs	r3, #0
 800d83c:	657b      	str	r3, [r7, #84]	@ 0x54
 800d83e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800d842:	460b      	mov	r3, r1
 800d844:	4313      	orrs	r3, r2
 800d846:	d00a      	beq.n	800d85e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800d848:	4b9e      	ldr	r3, [pc, #632]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d84a:	691b      	ldr	r3, [r3, #16]
 800d84c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800d850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d854:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800d858:	4a9a      	ldr	r2, [pc, #616]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d85a:	430b      	orrs	r3, r1
 800d85c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800d85e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d866:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800d86a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d86c:	2300      	movs	r3, #0
 800d86e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d870:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800d874:	460b      	mov	r3, r1
 800d876:	4313      	orrs	r3, r2
 800d878:	d009      	beq.n	800d88e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800d87a:	4b92      	ldr	r3, [pc, #584]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d87c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d87e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800d882:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d886:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d888:	4a8e      	ldr	r2, [pc, #568]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d88a:	430b      	orrs	r3, r1
 800d88c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800d88e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d896:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800d89a:	643b      	str	r3, [r7, #64]	@ 0x40
 800d89c:	2300      	movs	r3, #0
 800d89e:	647b      	str	r3, [r7, #68]	@ 0x44
 800d8a0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800d8a4:	460b      	mov	r3, r1
 800d8a6:	4313      	orrs	r3, r2
 800d8a8:	d00e      	beq.n	800d8c8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800d8aa:	4b86      	ldr	r3, [pc, #536]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d8ac:	691b      	ldr	r3, [r3, #16]
 800d8ae:	4a85      	ldr	r2, [pc, #532]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d8b0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800d8b4:	6113      	str	r3, [r2, #16]
 800d8b6:	4b83      	ldr	r3, [pc, #524]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d8b8:	6919      	ldr	r1, [r3, #16]
 800d8ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8be:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800d8c2:	4a80      	ldr	r2, [pc, #512]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d8c4:	430b      	orrs	r3, r1
 800d8c6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800d8c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8d0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800d8d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d8d6:	2300      	movs	r3, #0
 800d8d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d8da:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800d8de:	460b      	mov	r3, r1
 800d8e0:	4313      	orrs	r3, r2
 800d8e2:	d009      	beq.n	800d8f8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800d8e4:	4b77      	ldr	r3, [pc, #476]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d8e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d8e8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800d8ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d8f2:	4a74      	ldr	r2, [pc, #464]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d8f4:	430b      	orrs	r3, r1
 800d8f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800d8f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d8fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d900:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800d904:	633b      	str	r3, [r7, #48]	@ 0x30
 800d906:	2300      	movs	r3, #0
 800d908:	637b      	str	r3, [r7, #52]	@ 0x34
 800d90a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800d90e:	460b      	mov	r3, r1
 800d910:	4313      	orrs	r3, r2
 800d912:	d00a      	beq.n	800d92a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800d914:	4b6b      	ldr	r3, [pc, #428]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d916:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d918:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800d91c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d920:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d924:	4a67      	ldr	r2, [pc, #412]	@ (800dac4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800d926:	430b      	orrs	r3, r1
 800d928:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800d92a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d92e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d932:	2100      	movs	r1, #0
 800d934:	62b9      	str	r1, [r7, #40]	@ 0x28
 800d936:	f003 0301 	and.w	r3, r3, #1
 800d93a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d93c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800d940:	460b      	mov	r3, r1
 800d942:	4313      	orrs	r3, r2
 800d944:	d011      	beq.n	800d96a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d94a:	3308      	adds	r3, #8
 800d94c:	2100      	movs	r1, #0
 800d94e:	4618      	mov	r0, r3
 800d950:	f001 fa4a 	bl	800ede8 <RCCEx_PLL2_Config>
 800d954:	4603      	mov	r3, r0
 800d956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d95a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d003      	beq.n	800d96a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d962:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d966:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800d96a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d96e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d972:	2100      	movs	r1, #0
 800d974:	6239      	str	r1, [r7, #32]
 800d976:	f003 0302 	and.w	r3, r3, #2
 800d97a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d97c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800d980:	460b      	mov	r3, r1
 800d982:	4313      	orrs	r3, r2
 800d984:	d011      	beq.n	800d9aa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d98a:	3308      	adds	r3, #8
 800d98c:	2101      	movs	r1, #1
 800d98e:	4618      	mov	r0, r3
 800d990:	f001 fa2a 	bl	800ede8 <RCCEx_PLL2_Config>
 800d994:	4603      	mov	r3, r0
 800d996:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d99a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d003      	beq.n	800d9aa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d9a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d9a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800d9aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9b2:	2100      	movs	r1, #0
 800d9b4:	61b9      	str	r1, [r7, #24]
 800d9b6:	f003 0304 	and.w	r3, r3, #4
 800d9ba:	61fb      	str	r3, [r7, #28]
 800d9bc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800d9c0:	460b      	mov	r3, r1
 800d9c2:	4313      	orrs	r3, r2
 800d9c4:	d011      	beq.n	800d9ea <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d9c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9ca:	3308      	adds	r3, #8
 800d9cc:	2102      	movs	r1, #2
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	f001 fa0a 	bl	800ede8 <RCCEx_PLL2_Config>
 800d9d4:	4603      	mov	r3, r0
 800d9d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800d9da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d003      	beq.n	800d9ea <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d9e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800d9e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800d9ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800d9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9f2:	2100      	movs	r1, #0
 800d9f4:	6139      	str	r1, [r7, #16]
 800d9f6:	f003 0308 	and.w	r3, r3, #8
 800d9fa:	617b      	str	r3, [r7, #20]
 800d9fc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800da00:	460b      	mov	r3, r1
 800da02:	4313      	orrs	r3, r2
 800da04:	d011      	beq.n	800da2a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800da06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da0a:	3328      	adds	r3, #40	@ 0x28
 800da0c:	2100      	movs	r1, #0
 800da0e:	4618      	mov	r0, r3
 800da10:	f001 fa9c 	bl	800ef4c <RCCEx_PLL3_Config>
 800da14:	4603      	mov	r3, r0
 800da16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800da1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da1e:	2b00      	cmp	r3, #0
 800da20:	d003      	beq.n	800da2a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800da22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800da2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da32:	2100      	movs	r1, #0
 800da34:	60b9      	str	r1, [r7, #8]
 800da36:	f003 0310 	and.w	r3, r3, #16
 800da3a:	60fb      	str	r3, [r7, #12]
 800da3c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800da40:	460b      	mov	r3, r1
 800da42:	4313      	orrs	r3, r2
 800da44:	d011      	beq.n	800da6a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800da46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da4a:	3328      	adds	r3, #40	@ 0x28
 800da4c:	2101      	movs	r1, #1
 800da4e:	4618      	mov	r0, r3
 800da50:	f001 fa7c 	bl	800ef4c <RCCEx_PLL3_Config>
 800da54:	4603      	mov	r3, r0
 800da56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800da5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d003      	beq.n	800da6a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800da62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800da6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da72:	2100      	movs	r1, #0
 800da74:	6039      	str	r1, [r7, #0]
 800da76:	f003 0320 	and.w	r3, r3, #32
 800da7a:	607b      	str	r3, [r7, #4]
 800da7c:	e9d7 1200 	ldrd	r1, r2, [r7]
 800da80:	460b      	mov	r3, r1
 800da82:	4313      	orrs	r3, r2
 800da84:	d011      	beq.n	800daaa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800da86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800da8a:	3328      	adds	r3, #40	@ 0x28
 800da8c:	2102      	movs	r1, #2
 800da8e:	4618      	mov	r0, r3
 800da90:	f001 fa5c 	bl	800ef4c <RCCEx_PLL3_Config>
 800da94:	4603      	mov	r3, r0
 800da96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800da9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d003      	beq.n	800daaa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800daa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800daa6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800daaa:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d101      	bne.n	800dab6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800dab2:	2300      	movs	r3, #0
 800dab4:	e000      	b.n	800dab8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800dab6:	2301      	movs	r3, #1
}
 800dab8:	4618      	mov	r0, r3
 800daba:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800dabe:	46bd      	mov	sp, r7
 800dac0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dac4:	58024400 	.word	0x58024400

0800dac8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800dac8:	b580      	push	{r7, lr}
 800daca:	b090      	sub	sp, #64	@ 0x40
 800dacc:	af00      	add	r7, sp, #0
 800dace:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800dad2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dad6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800dada:	430b      	orrs	r3, r1
 800dadc:	f040 8094 	bne.w	800dc08 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800dae0:	4b9e      	ldr	r3, [pc, #632]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dae2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dae4:	f003 0307 	and.w	r3, r3, #7
 800dae8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800daea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800daec:	2b04      	cmp	r3, #4
 800daee:	f200 8087 	bhi.w	800dc00 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800daf2:	a201      	add	r2, pc, #4	@ (adr r2, 800daf8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800daf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800daf8:	0800db0d 	.word	0x0800db0d
 800dafc:	0800db35 	.word	0x0800db35
 800db00:	0800db5d 	.word	0x0800db5d
 800db04:	0800dbf9 	.word	0x0800dbf9
 800db08:	0800db85 	.word	0x0800db85
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800db0c:	4b93      	ldr	r3, [pc, #588]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800db14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800db18:	d108      	bne.n	800db2c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800db1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800db1e:	4618      	mov	r0, r3
 800db20:	f001 f810 	bl	800eb44 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800db24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db28:	f000 bd45 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800db2c:	2300      	movs	r3, #0
 800db2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db30:	f000 bd41 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800db34:	4b89      	ldr	r3, [pc, #548]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800db3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800db40:	d108      	bne.n	800db54 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800db42:	f107 0318 	add.w	r3, r7, #24
 800db46:	4618      	mov	r0, r3
 800db48:	f000 fd54 	bl	800e5f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800db4c:	69bb      	ldr	r3, [r7, #24]
 800db4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db50:	f000 bd31 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800db54:	2300      	movs	r3, #0
 800db56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db58:	f000 bd2d 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800db5c:	4b7f      	ldr	r3, [pc, #508]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800db64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800db68:	d108      	bne.n	800db7c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800db6a:	f107 030c 	add.w	r3, r7, #12
 800db6e:	4618      	mov	r0, r3
 800db70:	f000 fe94 	bl	800e89c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800db78:	f000 bd1d 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800db7c:	2300      	movs	r3, #0
 800db7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800db80:	f000 bd19 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800db84:	4b75      	ldr	r3, [pc, #468]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800db86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800db88:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800db8c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800db8e:	4b73      	ldr	r3, [pc, #460]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	f003 0304 	and.w	r3, r3, #4
 800db96:	2b04      	cmp	r3, #4
 800db98:	d10c      	bne.n	800dbb4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800db9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d109      	bne.n	800dbb4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dba0:	4b6e      	ldr	r3, [pc, #440]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	08db      	lsrs	r3, r3, #3
 800dba6:	f003 0303 	and.w	r3, r3, #3
 800dbaa:	4a6d      	ldr	r2, [pc, #436]	@ (800dd60 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800dbac:	fa22 f303 	lsr.w	r3, r2, r3
 800dbb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dbb2:	e01f      	b.n	800dbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800dbb4:	4b69      	ldr	r3, [pc, #420]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dbb6:	681b      	ldr	r3, [r3, #0]
 800dbb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dbbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dbc0:	d106      	bne.n	800dbd0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800dbc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dbc8:	d102      	bne.n	800dbd0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800dbca:	4b66      	ldr	r3, [pc, #408]	@ (800dd64 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800dbcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dbce:	e011      	b.n	800dbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800dbd0:	4b62      	ldr	r3, [pc, #392]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dbd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dbdc:	d106      	bne.n	800dbec <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800dbde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dbe0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dbe4:	d102      	bne.n	800dbec <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800dbe6:	4b60      	ldr	r3, [pc, #384]	@ (800dd68 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800dbe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dbea:	e003      	b.n	800dbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800dbec:	2300      	movs	r3, #0
 800dbee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800dbf0:	f000 bce1 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dbf4:	f000 bcdf 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800dbf8:	4b5c      	ldr	r3, [pc, #368]	@ (800dd6c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800dbfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dbfc:	f000 bcdb 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800dc00:	2300      	movs	r3, #0
 800dc02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc04:	f000 bcd7 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800dc08:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dc0c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800dc10:	430b      	orrs	r3, r1
 800dc12:	f040 80ad 	bne.w	800dd70 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800dc16:	4b51      	ldr	r3, [pc, #324]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dc18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dc1a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800dc1e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800dc20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc26:	d056      	beq.n	800dcd6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800dc28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc2e:	f200 8090 	bhi.w	800dd52 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800dc32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc34:	2bc0      	cmp	r3, #192	@ 0xc0
 800dc36:	f000 8088 	beq.w	800dd4a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800dc3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc3c:	2bc0      	cmp	r3, #192	@ 0xc0
 800dc3e:	f200 8088 	bhi.w	800dd52 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800dc42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc44:	2b80      	cmp	r3, #128	@ 0x80
 800dc46:	d032      	beq.n	800dcae <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800dc48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc4a:	2b80      	cmp	r3, #128	@ 0x80
 800dc4c:	f200 8081 	bhi.w	800dd52 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800dc50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d003      	beq.n	800dc5e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800dc56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc58:	2b40      	cmp	r3, #64	@ 0x40
 800dc5a:	d014      	beq.n	800dc86 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800dc5c:	e079      	b.n	800dd52 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800dc5e:	4b3f      	ldr	r3, [pc, #252]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800dc6a:	d108      	bne.n	800dc7e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dc6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dc70:	4618      	mov	r0, r3
 800dc72:	f000 ff67 	bl	800eb44 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800dc76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dc7a:	f000 bc9c 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dc7e:	2300      	movs	r3, #0
 800dc80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dc82:	f000 bc98 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800dc86:	4b35      	ldr	r3, [pc, #212]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dc8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dc92:	d108      	bne.n	800dca6 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dc94:	f107 0318 	add.w	r3, r7, #24
 800dc98:	4618      	mov	r0, r3
 800dc9a:	f000 fcab 	bl	800e5f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800dc9e:	69bb      	ldr	r3, [r7, #24]
 800dca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dca2:	f000 bc88 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dca6:	2300      	movs	r3, #0
 800dca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dcaa:	f000 bc84 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800dcae:	4b2b      	ldr	r3, [pc, #172]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800dcb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dcba:	d108      	bne.n	800dcce <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dcbc:	f107 030c 	add.w	r3, r7, #12
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	f000 fdeb 	bl	800e89c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800dcca:	f000 bc74 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800dcce:	2300      	movs	r3, #0
 800dcd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dcd2:	f000 bc70 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800dcd6:	4b21      	ldr	r3, [pc, #132]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dcd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dcda:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800dcde:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800dce0:	4b1e      	ldr	r3, [pc, #120]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dce2:	681b      	ldr	r3, [r3, #0]
 800dce4:	f003 0304 	and.w	r3, r3, #4
 800dce8:	2b04      	cmp	r3, #4
 800dcea:	d10c      	bne.n	800dd06 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800dcec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d109      	bne.n	800dd06 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dcf2:	4b1a      	ldr	r3, [pc, #104]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	08db      	lsrs	r3, r3, #3
 800dcf8:	f003 0303 	and.w	r3, r3, #3
 800dcfc:	4a18      	ldr	r2, [pc, #96]	@ (800dd60 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800dcfe:	fa22 f303 	lsr.w	r3, r2, r3
 800dd02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dd04:	e01f      	b.n	800dd46 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800dd06:	4b15      	ldr	r3, [pc, #84]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dd08:	681b      	ldr	r3, [r3, #0]
 800dd0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dd0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dd12:	d106      	bne.n	800dd22 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800dd14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd16:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dd1a:	d102      	bne.n	800dd22 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800dd1c:	4b11      	ldr	r3, [pc, #68]	@ (800dd64 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800dd1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dd20:	e011      	b.n	800dd46 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800dd22:	4b0e      	ldr	r3, [pc, #56]	@ (800dd5c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dd2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dd2e:	d106      	bne.n	800dd3e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800dd30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dd36:	d102      	bne.n	800dd3e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800dd38:	4b0b      	ldr	r3, [pc, #44]	@ (800dd68 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800dd3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dd3c:	e003      	b.n	800dd46 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800dd3e:	2300      	movs	r3, #0
 800dd40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800dd42:	f000 bc38 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dd46:	f000 bc36 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800dd4a:	4b08      	ldr	r3, [pc, #32]	@ (800dd6c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800dd4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd4e:	f000 bc32 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800dd52:	2300      	movs	r3, #0
 800dd54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dd56:	f000 bc2e 	b.w	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dd5a:	bf00      	nop
 800dd5c:	58024400 	.word	0x58024400
 800dd60:	03d09000 	.word	0x03d09000
 800dd64:	003d0900 	.word	0x003d0900
 800dd68:	017d7840 	.word	0x017d7840
 800dd6c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800dd70:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd74:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800dd78:	430b      	orrs	r3, r1
 800dd7a:	f040 809c 	bne.w	800deb6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800dd7e:	4b9e      	ldr	r3, [pc, #632]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dd80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dd82:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800dd86:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800dd88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd8a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800dd8e:	d054      	beq.n	800de3a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800dd90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd92:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800dd96:	f200 808b 	bhi.w	800deb0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800dd9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd9c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800dda0:	f000 8083 	beq.w	800deaa <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800dda4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dda6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ddaa:	f200 8081 	bhi.w	800deb0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ddae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddb0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ddb4:	d02f      	beq.n	800de16 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800ddb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddb8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ddbc:	d878      	bhi.n	800deb0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ddbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d004      	beq.n	800ddce <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800ddc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddc6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ddca:	d012      	beq.n	800ddf2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800ddcc:	e070      	b.n	800deb0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ddce:	4b8a      	ldr	r3, [pc, #552]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ddd6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ddda:	d107      	bne.n	800ddec <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800dddc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800dde0:	4618      	mov	r0, r3
 800dde2:	f000 feaf 	bl	800eb44 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800dde6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dde8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ddea:	e3e4      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ddec:	2300      	movs	r3, #0
 800ddee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ddf0:	e3e1      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ddf2:	4b81      	ldr	r3, [pc, #516]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ddfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ddfe:	d107      	bne.n	800de10 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800de00:	f107 0318 	add.w	r3, r7, #24
 800de04:	4618      	mov	r0, r3
 800de06:	f000 fbf5 	bl	800e5f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800de0a:	69bb      	ldr	r3, [r7, #24]
 800de0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de0e:	e3d2      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800de10:	2300      	movs	r3, #0
 800de12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de14:	e3cf      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800de16:	4b78      	ldr	r3, [pc, #480]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800de1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800de22:	d107      	bne.n	800de34 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800de24:	f107 030c 	add.w	r3, r7, #12
 800de28:	4618      	mov	r0, r3
 800de2a:	f000 fd37 	bl	800e89c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800de32:	e3c0      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800de34:	2300      	movs	r3, #0
 800de36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800de38:	e3bd      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800de3a:	4b6f      	ldr	r3, [pc, #444]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800de3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800de3e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800de42:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800de44:	4b6c      	ldr	r3, [pc, #432]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	f003 0304 	and.w	r3, r3, #4
 800de4c:	2b04      	cmp	r3, #4
 800de4e:	d10c      	bne.n	800de6a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800de50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de52:	2b00      	cmp	r3, #0
 800de54:	d109      	bne.n	800de6a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800de56:	4b68      	ldr	r3, [pc, #416]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	08db      	lsrs	r3, r3, #3
 800de5c:	f003 0303 	and.w	r3, r3, #3
 800de60:	4a66      	ldr	r2, [pc, #408]	@ (800dffc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800de62:	fa22 f303 	lsr.w	r3, r2, r3
 800de66:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800de68:	e01e      	b.n	800dea8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800de6a:	4b63      	ldr	r3, [pc, #396]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800de72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800de76:	d106      	bne.n	800de86 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800de78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de7a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800de7e:	d102      	bne.n	800de86 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800de80:	4b5f      	ldr	r3, [pc, #380]	@ (800e000 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800de82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800de84:	e010      	b.n	800dea8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800de86:	4b5c      	ldr	r3, [pc, #368]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800de8e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800de92:	d106      	bne.n	800dea2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800de94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800de9a:	d102      	bne.n	800dea2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800de9c:	4b59      	ldr	r3, [pc, #356]	@ (800e004 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800de9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dea0:	e002      	b.n	800dea8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800dea2:	2300      	movs	r3, #0
 800dea4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800dea6:	e386      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dea8:	e385      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800deaa:	4b57      	ldr	r3, [pc, #348]	@ (800e008 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800deac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800deae:	e382      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800deb0:	2300      	movs	r3, #0
 800deb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800deb4:	e37f      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800deb6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800deba:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800debe:	430b      	orrs	r3, r1
 800dec0:	f040 80a7 	bne.w	800e012 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800dec4:	4b4c      	ldr	r3, [pc, #304]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dec8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800decc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800dece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ded0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ded4:	d055      	beq.n	800df82 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800ded6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ded8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800dedc:	f200 8096 	bhi.w	800e00c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800dee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dee2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800dee6:	f000 8084 	beq.w	800dff2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800deea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800deec:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800def0:	f200 808c 	bhi.w	800e00c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800def4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800def6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800defa:	d030      	beq.n	800df5e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800defc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800defe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800df02:	f200 8083 	bhi.w	800e00c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800df06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d004      	beq.n	800df16 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800df0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800df12:	d012      	beq.n	800df3a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800df14:	e07a      	b.n	800e00c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800df16:	4b38      	ldr	r3, [pc, #224]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800df1e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800df22:	d107      	bne.n	800df34 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800df24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800df28:	4618      	mov	r0, r3
 800df2a:	f000 fe0b 	bl	800eb44 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800df2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800df32:	e340      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800df34:	2300      	movs	r3, #0
 800df36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800df38:	e33d      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800df3a:	4b2f      	ldr	r3, [pc, #188]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df3c:	681b      	ldr	r3, [r3, #0]
 800df3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800df42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800df46:	d107      	bne.n	800df58 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800df48:	f107 0318 	add.w	r3, r7, #24
 800df4c:	4618      	mov	r0, r3
 800df4e:	f000 fb51 	bl	800e5f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800df52:	69bb      	ldr	r3, [r7, #24]
 800df54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800df56:	e32e      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800df58:	2300      	movs	r3, #0
 800df5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800df5c:	e32b      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800df5e:	4b26      	ldr	r3, [pc, #152]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800df66:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800df6a:	d107      	bne.n	800df7c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800df6c:	f107 030c 	add.w	r3, r7, #12
 800df70:	4618      	mov	r0, r3
 800df72:	f000 fc93 	bl	800e89c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800df7a:	e31c      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800df7c:	2300      	movs	r3, #0
 800df7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800df80:	e319      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800df82:	4b1d      	ldr	r3, [pc, #116]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800df86:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800df8a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800df8c:	4b1a      	ldr	r3, [pc, #104]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	f003 0304 	and.w	r3, r3, #4
 800df94:	2b04      	cmp	r3, #4
 800df96:	d10c      	bne.n	800dfb2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800df98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d109      	bne.n	800dfb2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800df9e:	4b16      	ldr	r3, [pc, #88]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	08db      	lsrs	r3, r3, #3
 800dfa4:	f003 0303 	and.w	r3, r3, #3
 800dfa8:	4a14      	ldr	r2, [pc, #80]	@ (800dffc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800dfaa:	fa22 f303 	lsr.w	r3, r2, r3
 800dfae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dfb0:	e01e      	b.n	800dff0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800dfb2:	4b11      	ldr	r3, [pc, #68]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dfba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dfbe:	d106      	bne.n	800dfce <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800dfc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dfc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dfc6:	d102      	bne.n	800dfce <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800dfc8:	4b0d      	ldr	r3, [pc, #52]	@ (800e000 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800dfca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dfcc:	e010      	b.n	800dff0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800dfce:	4b0a      	ldr	r3, [pc, #40]	@ (800dff8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dfd6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800dfda:	d106      	bne.n	800dfea <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800dfdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dfde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800dfe2:	d102      	bne.n	800dfea <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800dfe4:	4b07      	ldr	r3, [pc, #28]	@ (800e004 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800dfe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dfe8:	e002      	b.n	800dff0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800dfea:	2300      	movs	r3, #0
 800dfec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800dfee:	e2e2      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dff0:	e2e1      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800dff2:	4b05      	ldr	r3, [pc, #20]	@ (800e008 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800dff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800dff6:	e2de      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800dff8:	58024400 	.word	0x58024400
 800dffc:	03d09000 	.word	0x03d09000
 800e000:	003d0900 	.word	0x003d0900
 800e004:	017d7840 	.word	0x017d7840
 800e008:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800e00c:	2300      	movs	r3, #0
 800e00e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e010:	e2d1      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800e012:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e016:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800e01a:	430b      	orrs	r3, r1
 800e01c:	f040 809c 	bne.w	800e158 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800e020:	4b93      	ldr	r3, [pc, #588]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e022:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e024:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800e028:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e02a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e02c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e030:	d054      	beq.n	800e0dc <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800e032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e034:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e038:	f200 808b 	bhi.w	800e152 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800e03c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e03e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e042:	f000 8083 	beq.w	800e14c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800e046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e048:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e04c:	f200 8081 	bhi.w	800e152 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800e050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e052:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e056:	d02f      	beq.n	800e0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800e058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e05a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e05e:	d878      	bhi.n	800e152 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800e060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e062:	2b00      	cmp	r3, #0
 800e064:	d004      	beq.n	800e070 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800e066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e068:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e06c:	d012      	beq.n	800e094 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800e06e:	e070      	b.n	800e152 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e070:	4b7f      	ldr	r3, [pc, #508]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e078:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e07c:	d107      	bne.n	800e08e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e07e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e082:	4618      	mov	r0, r3
 800e084:	f000 fd5e 	bl	800eb44 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e08a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e08c:	e293      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e08e:	2300      	movs	r3, #0
 800e090:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e092:	e290      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e094:	4b76      	ldr	r3, [pc, #472]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e09c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e0a0:	d107      	bne.n	800e0b2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e0a2:	f107 0318 	add.w	r3, r7, #24
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	f000 faa4 	bl	800e5f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800e0ac:	69bb      	ldr	r3, [r7, #24]
 800e0ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e0b0:	e281      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e0b2:	2300      	movs	r3, #0
 800e0b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e0b6:	e27e      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e0b8:	4b6d      	ldr	r3, [pc, #436]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e0c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e0c4:	d107      	bne.n	800e0d6 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e0c6:	f107 030c 	add.w	r3, r7, #12
 800e0ca:	4618      	mov	r0, r3
 800e0cc:	f000 fbe6 	bl	800e89c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800e0d0:	68fb      	ldr	r3, [r7, #12]
 800e0d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e0d4:	e26f      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e0d6:	2300      	movs	r3, #0
 800e0d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e0da:	e26c      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e0dc:	4b64      	ldr	r3, [pc, #400]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e0de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e0e0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e0e4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e0e6:	4b62      	ldr	r3, [pc, #392]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	f003 0304 	and.w	r3, r3, #4
 800e0ee:	2b04      	cmp	r3, #4
 800e0f0:	d10c      	bne.n	800e10c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800e0f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d109      	bne.n	800e10c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e0f8:	4b5d      	ldr	r3, [pc, #372]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	08db      	lsrs	r3, r3, #3
 800e0fe:	f003 0303 	and.w	r3, r3, #3
 800e102:	4a5c      	ldr	r2, [pc, #368]	@ (800e274 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800e104:	fa22 f303 	lsr.w	r3, r2, r3
 800e108:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e10a:	e01e      	b.n	800e14a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e10c:	4b58      	ldr	r3, [pc, #352]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e114:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e118:	d106      	bne.n	800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800e11a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e11c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e120:	d102      	bne.n	800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e122:	4b55      	ldr	r3, [pc, #340]	@ (800e278 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800e124:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e126:	e010      	b.n	800e14a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e128:	4b51      	ldr	r3, [pc, #324]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e130:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e134:	d106      	bne.n	800e144 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800e136:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e138:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e13c:	d102      	bne.n	800e144 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e13e:	4b4f      	ldr	r3, [pc, #316]	@ (800e27c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800e140:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e142:	e002      	b.n	800e14a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e144:	2300      	movs	r3, #0
 800e146:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800e148:	e235      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e14a:	e234      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800e14c:	4b4c      	ldr	r3, [pc, #304]	@ (800e280 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800e14e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e150:	e231      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800e152:	2300      	movs	r3, #0
 800e154:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e156:	e22e      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800e158:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e15c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800e160:	430b      	orrs	r3, r1
 800e162:	f040 808f 	bne.w	800e284 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800e166:	4b42      	ldr	r3, [pc, #264]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e168:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e16a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800e16e:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800e170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e172:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e176:	d06b      	beq.n	800e250 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800e178:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e17a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e17e:	d874      	bhi.n	800e26a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e182:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e186:	d056      	beq.n	800e236 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800e188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e18a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e18e:	d86c      	bhi.n	800e26a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e192:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e196:	d03b      	beq.n	800e210 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800e198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e19a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e19e:	d864      	bhi.n	800e26a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e1a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e1a6:	d021      	beq.n	800e1ec <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800e1a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e1ae:	d85c      	bhi.n	800e26a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800e1b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d004      	beq.n	800e1c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800e1b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e1bc:	d004      	beq.n	800e1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800e1be:	e054      	b.n	800e26a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800e1c0:	f7fe fa4c 	bl	800c65c <HAL_RCC_GetPCLK1Freq>
 800e1c4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e1c6:	e1f6      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e1c8:	4b29      	ldr	r3, [pc, #164]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e1ca:	681b      	ldr	r3, [r3, #0]
 800e1cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e1d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e1d4:	d107      	bne.n	800e1e6 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e1d6:	f107 0318 	add.w	r3, r7, #24
 800e1da:	4618      	mov	r0, r3
 800e1dc:	f000 fa0a 	bl	800e5f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e1e0:	69fb      	ldr	r3, [r7, #28]
 800e1e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e1e4:	e1e7      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e1e6:	2300      	movs	r3, #0
 800e1e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e1ea:	e1e4      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e1ec:	4b20      	ldr	r3, [pc, #128]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e1f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e1f8:	d107      	bne.n	800e20a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e1fa:	f107 030c 	add.w	r3, r7, #12
 800e1fe:	4618      	mov	r0, r3
 800e200:	f000 fb4c 	bl	800e89c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800e204:	693b      	ldr	r3, [r7, #16]
 800e206:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e208:	e1d5      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e20a:	2300      	movs	r3, #0
 800e20c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e20e:	e1d2      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e210:	4b17      	ldr	r3, [pc, #92]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	f003 0304 	and.w	r3, r3, #4
 800e218:	2b04      	cmp	r3, #4
 800e21a:	d109      	bne.n	800e230 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e21c:	4b14      	ldr	r3, [pc, #80]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	08db      	lsrs	r3, r3, #3
 800e222:	f003 0303 	and.w	r3, r3, #3
 800e226:	4a13      	ldr	r2, [pc, #76]	@ (800e274 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800e228:	fa22 f303 	lsr.w	r3, r2, r3
 800e22c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e22e:	e1c2      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e230:	2300      	movs	r3, #0
 800e232:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e234:	e1bf      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800e236:	4b0e      	ldr	r3, [pc, #56]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e23e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e242:	d102      	bne.n	800e24a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800e244:	4b0c      	ldr	r3, [pc, #48]	@ (800e278 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800e246:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e248:	e1b5      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e24a:	2300      	movs	r3, #0
 800e24c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e24e:	e1b2      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e250:	4b07      	ldr	r3, [pc, #28]	@ (800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e258:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e25c:	d102      	bne.n	800e264 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800e25e:	4b07      	ldr	r3, [pc, #28]	@ (800e27c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800e260:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e262:	e1a8      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e264:	2300      	movs	r3, #0
 800e266:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e268:	e1a5      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800e26a:	2300      	movs	r3, #0
 800e26c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e26e:	e1a2      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e270:	58024400 	.word	0x58024400
 800e274:	03d09000 	.word	0x03d09000
 800e278:	003d0900 	.word	0x003d0900
 800e27c:	017d7840 	.word	0x017d7840
 800e280:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800e284:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e288:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800e28c:	430b      	orrs	r3, r1
 800e28e:	d173      	bne.n	800e378 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800e290:	4b9c      	ldr	r3, [pc, #624]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e294:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800e298:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e29a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e29c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e2a0:	d02f      	beq.n	800e302 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800e2a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e2a8:	d863      	bhi.n	800e372 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800e2aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	d004      	beq.n	800e2ba <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800e2b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e2b6:	d012      	beq.n	800e2de <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800e2b8:	e05b      	b.n	800e372 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e2ba:	4b92      	ldr	r3, [pc, #584]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e2c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e2c6:	d107      	bne.n	800e2d8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e2c8:	f107 0318 	add.w	r3, r7, #24
 800e2cc:	4618      	mov	r0, r3
 800e2ce:	f000 f991 	bl	800e5f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800e2d2:	69bb      	ldr	r3, [r7, #24]
 800e2d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e2d6:	e16e      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e2d8:	2300      	movs	r3, #0
 800e2da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e2dc:	e16b      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e2de:	4b89      	ldr	r3, [pc, #548]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e2e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e2ea:	d107      	bne.n	800e2fc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e2ec:	f107 030c 	add.w	r3, r7, #12
 800e2f0:	4618      	mov	r0, r3
 800e2f2:	f000 fad3 	bl	800e89c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800e2f6:	697b      	ldr	r3, [r7, #20]
 800e2f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e2fa:	e15c      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e2fc:	2300      	movs	r3, #0
 800e2fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e300:	e159      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800e302:	4b80      	ldr	r3, [pc, #512]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e306:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e30a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800e30c:	4b7d      	ldr	r3, [pc, #500]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e30e:	681b      	ldr	r3, [r3, #0]
 800e310:	f003 0304 	and.w	r3, r3, #4
 800e314:	2b04      	cmp	r3, #4
 800e316:	d10c      	bne.n	800e332 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800e318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d109      	bne.n	800e332 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e31e:	4b79      	ldr	r3, [pc, #484]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	08db      	lsrs	r3, r3, #3
 800e324:	f003 0303 	and.w	r3, r3, #3
 800e328:	4a77      	ldr	r2, [pc, #476]	@ (800e508 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800e32a:	fa22 f303 	lsr.w	r3, r2, r3
 800e32e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e330:	e01e      	b.n	800e370 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800e332:	4b74      	ldr	r3, [pc, #464]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e33a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e33e:	d106      	bne.n	800e34e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800e340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e342:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e346:	d102      	bne.n	800e34e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800e348:	4b70      	ldr	r3, [pc, #448]	@ (800e50c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800e34a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e34c:	e010      	b.n	800e370 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800e34e:	4b6d      	ldr	r3, [pc, #436]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e356:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e35a:	d106      	bne.n	800e36a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800e35c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e35e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e362:	d102      	bne.n	800e36a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800e364:	4b6a      	ldr	r3, [pc, #424]	@ (800e510 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800e366:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e368:	e002      	b.n	800e370 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800e36a:	2300      	movs	r3, #0
 800e36c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800e36e:	e122      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e370:	e121      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800e372:	2300      	movs	r3, #0
 800e374:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e376:	e11e      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800e378:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e37c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800e380:	430b      	orrs	r3, r1
 800e382:	d133      	bne.n	800e3ec <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800e384:	4b5f      	ldr	r3, [pc, #380]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e388:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e38c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e38e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e390:	2b00      	cmp	r3, #0
 800e392:	d004      	beq.n	800e39e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800e394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e396:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e39a:	d012      	beq.n	800e3c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800e39c:	e023      	b.n	800e3e6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e39e:	4b59      	ldr	r3, [pc, #356]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e3a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e3aa:	d107      	bne.n	800e3bc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e3ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e3b0:	4618      	mov	r0, r3
 800e3b2:	f000 fbc7 	bl	800eb44 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e3b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e3ba:	e0fc      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e3bc:	2300      	movs	r3, #0
 800e3be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e3c0:	e0f9      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e3c2:	4b50      	ldr	r3, [pc, #320]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e3ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e3ce:	d107      	bne.n	800e3e0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e3d0:	f107 0318 	add.w	r3, r7, #24
 800e3d4:	4618      	mov	r0, r3
 800e3d6:	f000 f90d 	bl	800e5f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800e3da:	6a3b      	ldr	r3, [r7, #32]
 800e3dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e3de:	e0ea      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e3e0:	2300      	movs	r3, #0
 800e3e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e3e4:	e0e7      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800e3e6:	2300      	movs	r3, #0
 800e3e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e3ea:	e0e4      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800e3ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e3f0:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800e3f4:	430b      	orrs	r3, r1
 800e3f6:	f040 808d 	bne.w	800e514 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800e3fa:	4b42      	ldr	r3, [pc, #264]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e3fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e3fe:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800e402:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e406:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e40a:	d06b      	beq.n	800e4e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800e40c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e40e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e412:	d874      	bhi.n	800e4fe <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e416:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e41a:	d056      	beq.n	800e4ca <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800e41c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e41e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e422:	d86c      	bhi.n	800e4fe <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e426:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e42a:	d03b      	beq.n	800e4a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800e42c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e42e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e432:	d864      	bhi.n	800e4fe <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e436:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e43a:	d021      	beq.n	800e480 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800e43c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e43e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e442:	d85c      	bhi.n	800e4fe <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800e444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e446:	2b00      	cmp	r3, #0
 800e448:	d004      	beq.n	800e454 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800e44a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e44c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e450:	d004      	beq.n	800e45c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800e452:	e054      	b.n	800e4fe <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800e454:	f000 f8b8 	bl	800e5c8 <HAL_RCCEx_GetD3PCLK1Freq>
 800e458:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800e45a:	e0ac      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e45c:	4b29      	ldr	r3, [pc, #164]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e464:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e468:	d107      	bne.n	800e47a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e46a:	f107 0318 	add.w	r3, r7, #24
 800e46e:	4618      	mov	r0, r3
 800e470:	f000 f8c0 	bl	800e5f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e474:	69fb      	ldr	r3, [r7, #28]
 800e476:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e478:	e09d      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e47a:	2300      	movs	r3, #0
 800e47c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e47e:	e09a      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800e480:	4b20      	ldr	r3, [pc, #128]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e488:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e48c:	d107      	bne.n	800e49e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e48e:	f107 030c 	add.w	r3, r7, #12
 800e492:	4618      	mov	r0, r3
 800e494:	f000 fa02 	bl	800e89c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800e498:	693b      	ldr	r3, [r7, #16]
 800e49a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e49c:	e08b      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e49e:	2300      	movs	r3, #0
 800e4a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e4a2:	e088      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e4a4:	4b17      	ldr	r3, [pc, #92]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	f003 0304 	and.w	r3, r3, #4
 800e4ac:	2b04      	cmp	r3, #4
 800e4ae:	d109      	bne.n	800e4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e4b0:	4b14      	ldr	r3, [pc, #80]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	08db      	lsrs	r3, r3, #3
 800e4b6:	f003 0303 	and.w	r3, r3, #3
 800e4ba:	4a13      	ldr	r2, [pc, #76]	@ (800e508 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800e4bc:	fa22 f303 	lsr.w	r3, r2, r3
 800e4c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e4c2:	e078      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e4c4:	2300      	movs	r3, #0
 800e4c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e4c8:	e075      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800e4ca:	4b0e      	ldr	r3, [pc, #56]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e4cc:	681b      	ldr	r3, [r3, #0]
 800e4ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e4d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e4d6:	d102      	bne.n	800e4de <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800e4d8:	4b0c      	ldr	r3, [pc, #48]	@ (800e50c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800e4da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e4dc:	e06b      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e4de:	2300      	movs	r3, #0
 800e4e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e4e2:	e068      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e4e4:	4b07      	ldr	r3, [pc, #28]	@ (800e504 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e4ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e4f0:	d102      	bne.n	800e4f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800e4f2:	4b07      	ldr	r3, [pc, #28]	@ (800e510 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800e4f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e4f6:	e05e      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e4f8:	2300      	movs	r3, #0
 800e4fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e4fc:	e05b      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800e4fe:	2300      	movs	r3, #0
 800e500:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e502:	e058      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800e504:	58024400 	.word	0x58024400
 800e508:	03d09000 	.word	0x03d09000
 800e50c:	003d0900 	.word	0x003d0900
 800e510:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800e514:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e518:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800e51c:	430b      	orrs	r3, r1
 800e51e:	d148      	bne.n	800e5b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800e520:	4b27      	ldr	r3, [pc, #156]	@ (800e5c0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e522:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e524:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800e528:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800e52a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e52c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e530:	d02a      	beq.n	800e588 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800e532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e534:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e538:	d838      	bhi.n	800e5ac <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800e53a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d004      	beq.n	800e54a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800e540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e542:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e546:	d00d      	beq.n	800e564 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800e548:	e030      	b.n	800e5ac <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800e54a:	4b1d      	ldr	r3, [pc, #116]	@ (800e5c0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e552:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e556:	d102      	bne.n	800e55e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800e558:	4b1a      	ldr	r3, [pc, #104]	@ (800e5c4 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800e55a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e55c:	e02b      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e55e:	2300      	movs	r3, #0
 800e560:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e562:	e028      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800e564:	4b16      	ldr	r3, [pc, #88]	@ (800e5c0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e56c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e570:	d107      	bne.n	800e582 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800e572:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800e576:	4618      	mov	r0, r3
 800e578:	f000 fae4 	bl	800eb44 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800e57c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e57e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e580:	e019      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e582:	2300      	movs	r3, #0
 800e584:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e586:	e016      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800e588:	4b0d      	ldr	r3, [pc, #52]	@ (800e5c0 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800e58a:	681b      	ldr	r3, [r3, #0]
 800e58c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800e590:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e594:	d107      	bne.n	800e5a6 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e596:	f107 0318 	add.w	r3, r7, #24
 800e59a:	4618      	mov	r0, r3
 800e59c:	f000 f82a 	bl	800e5f4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800e5a0:	69fb      	ldr	r3, [r7, #28]
 800e5a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800e5a4:	e007      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800e5a6:	2300      	movs	r3, #0
 800e5a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e5aa:	e004      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800e5ac:	2300      	movs	r3, #0
 800e5ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800e5b0:	e001      	b.n	800e5b6 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800e5b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800e5b8:	4618      	mov	r0, r3
 800e5ba:	3740      	adds	r7, #64	@ 0x40
 800e5bc:	46bd      	mov	sp, r7
 800e5be:	bd80      	pop	{r7, pc}
 800e5c0:	58024400 	.word	0x58024400
 800e5c4:	017d7840 	.word	0x017d7840

0800e5c8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800e5c8:	b580      	push	{r7, lr}
 800e5ca:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800e5cc:	f7fe f816 	bl	800c5fc <HAL_RCC_GetHCLKFreq>
 800e5d0:	4602      	mov	r2, r0
 800e5d2:	4b06      	ldr	r3, [pc, #24]	@ (800e5ec <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800e5d4:	6a1b      	ldr	r3, [r3, #32]
 800e5d6:	091b      	lsrs	r3, r3, #4
 800e5d8:	f003 0307 	and.w	r3, r3, #7
 800e5dc:	4904      	ldr	r1, [pc, #16]	@ (800e5f0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800e5de:	5ccb      	ldrb	r3, [r1, r3]
 800e5e0:	f003 031f 	and.w	r3, r3, #31
 800e5e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800e5e8:	4618      	mov	r0, r3
 800e5ea:	bd80      	pop	{r7, pc}
 800e5ec:	58024400 	.word	0x58024400
 800e5f0:	0801acd4 	.word	0x0801acd4

0800e5f4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800e5f4:	b480      	push	{r7}
 800e5f6:	b089      	sub	sp, #36	@ 0x24
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e5fc:	4ba1      	ldr	r3, [pc, #644]	@ (800e884 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e5fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e600:	f003 0303 	and.w	r3, r3, #3
 800e604:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800e606:	4b9f      	ldr	r3, [pc, #636]	@ (800e884 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e60a:	0b1b      	lsrs	r3, r3, #12
 800e60c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e610:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800e612:	4b9c      	ldr	r3, [pc, #624]	@ (800e884 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e616:	091b      	lsrs	r3, r3, #4
 800e618:	f003 0301 	and.w	r3, r3, #1
 800e61c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800e61e:	4b99      	ldr	r3, [pc, #612]	@ (800e884 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e620:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e622:	08db      	lsrs	r3, r3, #3
 800e624:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e628:	693a      	ldr	r2, [r7, #16]
 800e62a:	fb02 f303 	mul.w	r3, r2, r3
 800e62e:	ee07 3a90 	vmov	s15, r3
 800e632:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e636:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800e63a:	697b      	ldr	r3, [r7, #20]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	f000 8111 	beq.w	800e864 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800e642:	69bb      	ldr	r3, [r7, #24]
 800e644:	2b02      	cmp	r3, #2
 800e646:	f000 8083 	beq.w	800e750 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800e64a:	69bb      	ldr	r3, [r7, #24]
 800e64c:	2b02      	cmp	r3, #2
 800e64e:	f200 80a1 	bhi.w	800e794 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800e652:	69bb      	ldr	r3, [r7, #24]
 800e654:	2b00      	cmp	r3, #0
 800e656:	d003      	beq.n	800e660 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800e658:	69bb      	ldr	r3, [r7, #24]
 800e65a:	2b01      	cmp	r3, #1
 800e65c:	d056      	beq.n	800e70c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800e65e:	e099      	b.n	800e794 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e660:	4b88      	ldr	r3, [pc, #544]	@ (800e884 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	f003 0320 	and.w	r3, r3, #32
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d02d      	beq.n	800e6c8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e66c:	4b85      	ldr	r3, [pc, #532]	@ (800e884 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	08db      	lsrs	r3, r3, #3
 800e672:	f003 0303 	and.w	r3, r3, #3
 800e676:	4a84      	ldr	r2, [pc, #528]	@ (800e888 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800e678:	fa22 f303 	lsr.w	r3, r2, r3
 800e67c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e67e:	68bb      	ldr	r3, [r7, #8]
 800e680:	ee07 3a90 	vmov	s15, r3
 800e684:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e688:	697b      	ldr	r3, [r7, #20]
 800e68a:	ee07 3a90 	vmov	s15, r3
 800e68e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e692:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e696:	4b7b      	ldr	r3, [pc, #492]	@ (800e884 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e69a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e69e:	ee07 3a90 	vmov	s15, r3
 800e6a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e6a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800e6aa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800e88c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e6ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e6b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e6b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e6ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e6be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e6c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e6c6:	e087      	b.n	800e7d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e6c8:	697b      	ldr	r3, [r7, #20]
 800e6ca:	ee07 3a90 	vmov	s15, r3
 800e6ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e6d2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800e890 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800e6d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e6da:	4b6a      	ldr	r3, [pc, #424]	@ (800e884 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e6dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e6de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e6e2:	ee07 3a90 	vmov	s15, r3
 800e6e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e6ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800e6ee:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800e88c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e6f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e6f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e6fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e6fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e702:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e706:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e70a:	e065      	b.n	800e7d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e70c:	697b      	ldr	r3, [r7, #20]
 800e70e:	ee07 3a90 	vmov	s15, r3
 800e712:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e716:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800e894 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e71a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e71e:	4b59      	ldr	r3, [pc, #356]	@ (800e884 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e722:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e726:	ee07 3a90 	vmov	s15, r3
 800e72a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e72e:	ed97 6a03 	vldr	s12, [r7, #12]
 800e732:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800e88c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e736:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e73a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e73e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e742:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e746:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e74a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e74e:	e043      	b.n	800e7d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e750:	697b      	ldr	r3, [r7, #20]
 800e752:	ee07 3a90 	vmov	s15, r3
 800e756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e75a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800e898 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800e75e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e762:	4b48      	ldr	r3, [pc, #288]	@ (800e884 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e766:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e76a:	ee07 3a90 	vmov	s15, r3
 800e76e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e772:	ed97 6a03 	vldr	s12, [r7, #12]
 800e776:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800e88c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e77a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e77e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e782:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e786:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e78a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e78e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e792:	e021      	b.n	800e7d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800e794:	697b      	ldr	r3, [r7, #20]
 800e796:	ee07 3a90 	vmov	s15, r3
 800e79a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e79e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800e894 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800e7a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e7a6:	4b37      	ldr	r3, [pc, #220]	@ (800e884 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e7a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e7ae:	ee07 3a90 	vmov	s15, r3
 800e7b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e7b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800e7ba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800e88c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800e7be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e7c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e7c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e7ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e7ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e7d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e7d6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800e7d8:	4b2a      	ldr	r3, [pc, #168]	@ (800e884 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e7da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7dc:	0a5b      	lsrs	r3, r3, #9
 800e7de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e7e2:	ee07 3a90 	vmov	s15, r3
 800e7e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e7ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e7ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e7f2:	edd7 6a07 	vldr	s13, [r7, #28]
 800e7f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e7fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e7fe:	ee17 2a90 	vmov	r2, s15
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800e806:	4b1f      	ldr	r3, [pc, #124]	@ (800e884 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e80a:	0c1b      	lsrs	r3, r3, #16
 800e80c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e810:	ee07 3a90 	vmov	s15, r3
 800e814:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e818:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e81c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e820:	edd7 6a07 	vldr	s13, [r7, #28]
 800e824:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e828:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e82c:	ee17 2a90 	vmov	r2, s15
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800e834:	4b13      	ldr	r3, [pc, #76]	@ (800e884 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800e836:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e838:	0e1b      	lsrs	r3, r3, #24
 800e83a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e83e:	ee07 3a90 	vmov	s15, r3
 800e842:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e846:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e84a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800e84e:	edd7 6a07 	vldr	s13, [r7, #28]
 800e852:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e856:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800e85a:	ee17 2a90 	vmov	r2, s15
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800e862:	e008      	b.n	800e876 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	2200      	movs	r2, #0
 800e868:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	2200      	movs	r2, #0
 800e86e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	2200      	movs	r2, #0
 800e874:	609a      	str	r2, [r3, #8]
}
 800e876:	bf00      	nop
 800e878:	3724      	adds	r7, #36	@ 0x24
 800e87a:	46bd      	mov	sp, r7
 800e87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e880:	4770      	bx	lr
 800e882:	bf00      	nop
 800e884:	58024400 	.word	0x58024400
 800e888:	03d09000 	.word	0x03d09000
 800e88c:	46000000 	.word	0x46000000
 800e890:	4c742400 	.word	0x4c742400
 800e894:	4a742400 	.word	0x4a742400
 800e898:	4bbebc20 	.word	0x4bbebc20

0800e89c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800e89c:	b480      	push	{r7}
 800e89e:	b089      	sub	sp, #36	@ 0x24
 800e8a0:	af00      	add	r7, sp, #0
 800e8a2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800e8a4:	4ba1      	ldr	r3, [pc, #644]	@ (800eb2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e8a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8a8:	f003 0303 	and.w	r3, r3, #3
 800e8ac:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800e8ae:	4b9f      	ldr	r3, [pc, #636]	@ (800eb2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e8b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8b2:	0d1b      	lsrs	r3, r3, #20
 800e8b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e8b8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800e8ba:	4b9c      	ldr	r3, [pc, #624]	@ (800eb2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e8bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8be:	0a1b      	lsrs	r3, r3, #8
 800e8c0:	f003 0301 	and.w	r3, r3, #1
 800e8c4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800e8c6:	4b99      	ldr	r3, [pc, #612]	@ (800eb2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e8c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e8ca:	08db      	lsrs	r3, r3, #3
 800e8cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e8d0:	693a      	ldr	r2, [r7, #16]
 800e8d2:	fb02 f303 	mul.w	r3, r2, r3
 800e8d6:	ee07 3a90 	vmov	s15, r3
 800e8da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e8de:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800e8e2:	697b      	ldr	r3, [r7, #20]
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	f000 8111 	beq.w	800eb0c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800e8ea:	69bb      	ldr	r3, [r7, #24]
 800e8ec:	2b02      	cmp	r3, #2
 800e8ee:	f000 8083 	beq.w	800e9f8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800e8f2:	69bb      	ldr	r3, [r7, #24]
 800e8f4:	2b02      	cmp	r3, #2
 800e8f6:	f200 80a1 	bhi.w	800ea3c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800e8fa:	69bb      	ldr	r3, [r7, #24]
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d003      	beq.n	800e908 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800e900:	69bb      	ldr	r3, [r7, #24]
 800e902:	2b01      	cmp	r3, #1
 800e904:	d056      	beq.n	800e9b4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800e906:	e099      	b.n	800ea3c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e908:	4b88      	ldr	r3, [pc, #544]	@ (800eb2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	f003 0320 	and.w	r3, r3, #32
 800e910:	2b00      	cmp	r3, #0
 800e912:	d02d      	beq.n	800e970 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800e914:	4b85      	ldr	r3, [pc, #532]	@ (800eb2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	08db      	lsrs	r3, r3, #3
 800e91a:	f003 0303 	and.w	r3, r3, #3
 800e91e:	4a84      	ldr	r2, [pc, #528]	@ (800eb30 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800e920:	fa22 f303 	lsr.w	r3, r2, r3
 800e924:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e926:	68bb      	ldr	r3, [r7, #8]
 800e928:	ee07 3a90 	vmov	s15, r3
 800e92c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e930:	697b      	ldr	r3, [r7, #20]
 800e932:	ee07 3a90 	vmov	s15, r3
 800e936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e93a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e93e:	4b7b      	ldr	r3, [pc, #492]	@ (800eb2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e946:	ee07 3a90 	vmov	s15, r3
 800e94a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e94e:	ed97 6a03 	vldr	s12, [r7, #12]
 800e952:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800eb34 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e956:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e95a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e95e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e962:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e966:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e96a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800e96e:	e087      	b.n	800ea80 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e970:	697b      	ldr	r3, [r7, #20]
 800e972:	ee07 3a90 	vmov	s15, r3
 800e976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e97a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800eb38 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800e97e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e982:	4b6a      	ldr	r3, [pc, #424]	@ (800eb2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e986:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e98a:	ee07 3a90 	vmov	s15, r3
 800e98e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e992:	ed97 6a03 	vldr	s12, [r7, #12]
 800e996:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800eb34 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e99a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e99e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e9a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e9a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e9aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e9ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e9b2:	e065      	b.n	800ea80 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e9b4:	697b      	ldr	r3, [r7, #20]
 800e9b6:	ee07 3a90 	vmov	s15, r3
 800e9ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e9be:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800eb3c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800e9c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800e9c6:	4b59      	ldr	r3, [pc, #356]	@ (800eb2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800e9c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e9ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e9ce:	ee07 3a90 	vmov	s15, r3
 800e9d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800e9d6:	ed97 6a03 	vldr	s12, [r7, #12]
 800e9da:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800eb34 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800e9de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800e9e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800e9e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e9ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e9ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e9f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800e9f6:	e043      	b.n	800ea80 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800e9f8:	697b      	ldr	r3, [r7, #20]
 800e9fa:	ee07 3a90 	vmov	s15, r3
 800e9fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea02:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800eb40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800ea06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ea0a:	4b48      	ldr	r3, [pc, #288]	@ (800eb2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ea0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea12:	ee07 3a90 	vmov	s15, r3
 800ea16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ea1a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ea1e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800eb34 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ea22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ea26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ea2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ea2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ea32:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ea36:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ea3a:	e021      	b.n	800ea80 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ea3c:	697b      	ldr	r3, [r7, #20]
 800ea3e:	ee07 3a90 	vmov	s15, r3
 800ea42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea46:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800eb3c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ea4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ea4e:	4b37      	ldr	r3, [pc, #220]	@ (800eb2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ea50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea56:	ee07 3a90 	vmov	s15, r3
 800ea5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ea5e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ea62:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800eb34 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ea66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ea6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ea6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ea72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ea76:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ea7a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ea7e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800ea80:	4b2a      	ldr	r3, [pc, #168]	@ (800eb2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ea82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea84:	0a5b      	lsrs	r3, r3, #9
 800ea86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ea8a:	ee07 3a90 	vmov	s15, r3
 800ea8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ea92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ea96:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ea9a:	edd7 6a07 	vldr	s13, [r7, #28]
 800ea9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eaa2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eaa6:	ee17 2a90 	vmov	r2, s15
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800eaae:	4b1f      	ldr	r3, [pc, #124]	@ (800eb2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800eab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eab2:	0c1b      	lsrs	r3, r3, #16
 800eab4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eab8:	ee07 3a90 	vmov	s15, r3
 800eabc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eac0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800eac4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800eac8:	edd7 6a07 	vldr	s13, [r7, #28]
 800eacc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ead0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ead4:	ee17 2a90 	vmov	r2, s15
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800eadc:	4b13      	ldr	r3, [pc, #76]	@ (800eb2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800eade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eae0:	0e1b      	lsrs	r3, r3, #24
 800eae2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eae6:	ee07 3a90 	vmov	s15, r3
 800eaea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eaee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800eaf2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800eaf6:	edd7 6a07 	vldr	s13, [r7, #28]
 800eafa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eafe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eb02:	ee17 2a90 	vmov	r2, s15
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800eb0a:	e008      	b.n	800eb1e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	2200      	movs	r2, #0
 800eb10:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	2200      	movs	r2, #0
 800eb16:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	2200      	movs	r2, #0
 800eb1c:	609a      	str	r2, [r3, #8]
}
 800eb1e:	bf00      	nop
 800eb20:	3724      	adds	r7, #36	@ 0x24
 800eb22:	46bd      	mov	sp, r7
 800eb24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb28:	4770      	bx	lr
 800eb2a:	bf00      	nop
 800eb2c:	58024400 	.word	0x58024400
 800eb30:	03d09000 	.word	0x03d09000
 800eb34:	46000000 	.word	0x46000000
 800eb38:	4c742400 	.word	0x4c742400
 800eb3c:	4a742400 	.word	0x4a742400
 800eb40:	4bbebc20 	.word	0x4bbebc20

0800eb44 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800eb44:	b480      	push	{r7}
 800eb46:	b089      	sub	sp, #36	@ 0x24
 800eb48:	af00      	add	r7, sp, #0
 800eb4a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800eb4c:	4ba0      	ldr	r3, [pc, #640]	@ (800edd0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eb4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb50:	f003 0303 	and.w	r3, r3, #3
 800eb54:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800eb56:	4b9e      	ldr	r3, [pc, #632]	@ (800edd0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eb58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb5a:	091b      	lsrs	r3, r3, #4
 800eb5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800eb60:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800eb62:	4b9b      	ldr	r3, [pc, #620]	@ (800edd0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eb64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb66:	f003 0301 	and.w	r3, r3, #1
 800eb6a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800eb6c:	4b98      	ldr	r3, [pc, #608]	@ (800edd0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800eb6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eb70:	08db      	lsrs	r3, r3, #3
 800eb72:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800eb76:	693a      	ldr	r2, [r7, #16]
 800eb78:	fb02 f303 	mul.w	r3, r2, r3
 800eb7c:	ee07 3a90 	vmov	s15, r3
 800eb80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eb84:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800eb88:	697b      	ldr	r3, [r7, #20]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	f000 8111 	beq.w	800edb2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800eb90:	69bb      	ldr	r3, [r7, #24]
 800eb92:	2b02      	cmp	r3, #2
 800eb94:	f000 8083 	beq.w	800ec9e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800eb98:	69bb      	ldr	r3, [r7, #24]
 800eb9a:	2b02      	cmp	r3, #2
 800eb9c:	f200 80a1 	bhi.w	800ece2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800eba0:	69bb      	ldr	r3, [r7, #24]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d003      	beq.n	800ebae <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800eba6:	69bb      	ldr	r3, [r7, #24]
 800eba8:	2b01      	cmp	r3, #1
 800ebaa:	d056      	beq.n	800ec5a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800ebac:	e099      	b.n	800ece2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ebae:	4b88      	ldr	r3, [pc, #544]	@ (800edd0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	f003 0320 	and.w	r3, r3, #32
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d02d      	beq.n	800ec16 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ebba:	4b85      	ldr	r3, [pc, #532]	@ (800edd0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ebbc:	681b      	ldr	r3, [r3, #0]
 800ebbe:	08db      	lsrs	r3, r3, #3
 800ebc0:	f003 0303 	and.w	r3, r3, #3
 800ebc4:	4a83      	ldr	r2, [pc, #524]	@ (800edd4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800ebc6:	fa22 f303 	lsr.w	r3, r2, r3
 800ebca:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ebcc:	68bb      	ldr	r3, [r7, #8]
 800ebce:	ee07 3a90 	vmov	s15, r3
 800ebd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ebd6:	697b      	ldr	r3, [r7, #20]
 800ebd8:	ee07 3a90 	vmov	s15, r3
 800ebdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ebe0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ebe4:	4b7a      	ldr	r3, [pc, #488]	@ (800edd0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ebe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ebe8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ebec:	ee07 3a90 	vmov	s15, r3
 800ebf0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ebf4:	ed97 6a03 	vldr	s12, [r7, #12]
 800ebf8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800edd8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ebfc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ec00:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ec04:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ec08:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ec0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec10:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800ec14:	e087      	b.n	800ed26 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ec16:	697b      	ldr	r3, [r7, #20]
 800ec18:	ee07 3a90 	vmov	s15, r3
 800ec1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ec20:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800eddc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ec24:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ec28:	4b69      	ldr	r3, [pc, #420]	@ (800edd0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ec2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec30:	ee07 3a90 	vmov	s15, r3
 800ec34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ec38:	ed97 6a03 	vldr	s12, [r7, #12]
 800ec3c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800edd8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ec40:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ec44:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ec48:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ec4c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ec50:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec54:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ec58:	e065      	b.n	800ed26 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ec5a:	697b      	ldr	r3, [r7, #20]
 800ec5c:	ee07 3a90 	vmov	s15, r3
 800ec60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ec64:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800ede0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800ec68:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ec6c:	4b58      	ldr	r3, [pc, #352]	@ (800edd0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ec6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ec70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec74:	ee07 3a90 	vmov	s15, r3
 800ec78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ec7c:	ed97 6a03 	vldr	s12, [r7, #12]
 800ec80:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800edd8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ec84:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ec88:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ec8c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ec90:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ec94:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ec98:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ec9c:	e043      	b.n	800ed26 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ec9e:	697b      	ldr	r3, [r7, #20]
 800eca0:	ee07 3a90 	vmov	s15, r3
 800eca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eca8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800ede4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800ecac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ecb0:	4b47      	ldr	r3, [pc, #284]	@ (800edd0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ecb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ecb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ecb8:	ee07 3a90 	vmov	s15, r3
 800ecbc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ecc0:	ed97 6a03 	vldr	s12, [r7, #12]
 800ecc4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800edd8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ecc8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800eccc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ecd0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ecd4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ecd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ecdc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ece0:	e021      	b.n	800ed26 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ece2:	697b      	ldr	r3, [r7, #20]
 800ece4:	ee07 3a90 	vmov	s15, r3
 800ece8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ecec:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800eddc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800ecf0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ecf4:	4b36      	ldr	r3, [pc, #216]	@ (800edd0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ecf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ecf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ecfc:	ee07 3a90 	vmov	s15, r3
 800ed00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ed04:	ed97 6a03 	vldr	s12, [r7, #12]
 800ed08:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800edd8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ed0c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ed10:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ed14:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ed18:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ed1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ed20:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ed24:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ed26:	4b2a      	ldr	r3, [pc, #168]	@ (800edd0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ed28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed2a:	0a5b      	lsrs	r3, r3, #9
 800ed2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ed30:	ee07 3a90 	vmov	s15, r3
 800ed34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ed38:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ed3c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ed40:	edd7 6a07 	vldr	s13, [r7, #28]
 800ed44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ed48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ed4c:	ee17 2a90 	vmov	r2, s15
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800ed54:	4b1e      	ldr	r3, [pc, #120]	@ (800edd0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ed56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed58:	0c1b      	lsrs	r3, r3, #16
 800ed5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ed5e:	ee07 3a90 	vmov	s15, r3
 800ed62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ed66:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ed6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ed6e:	edd7 6a07 	vldr	s13, [r7, #28]
 800ed72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ed76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ed7a:	ee17 2a90 	vmov	r2, s15
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800ed82:	4b13      	ldr	r3, [pc, #76]	@ (800edd0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ed84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed86:	0e1b      	lsrs	r3, r3, #24
 800ed88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ed8c:	ee07 3a90 	vmov	s15, r3
 800ed90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ed94:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ed98:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ed9c:	edd7 6a07 	vldr	s13, [r7, #28]
 800eda0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800eda4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800eda8:	ee17 2a90 	vmov	r2, s15
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800edb0:	e008      	b.n	800edc4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	2200      	movs	r2, #0
 800edb6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	2200      	movs	r2, #0
 800edbc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	2200      	movs	r2, #0
 800edc2:	609a      	str	r2, [r3, #8]
}
 800edc4:	bf00      	nop
 800edc6:	3724      	adds	r7, #36	@ 0x24
 800edc8:	46bd      	mov	sp, r7
 800edca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edce:	4770      	bx	lr
 800edd0:	58024400 	.word	0x58024400
 800edd4:	03d09000 	.word	0x03d09000
 800edd8:	46000000 	.word	0x46000000
 800eddc:	4c742400 	.word	0x4c742400
 800ede0:	4a742400 	.word	0x4a742400
 800ede4:	4bbebc20 	.word	0x4bbebc20

0800ede8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800ede8:	b580      	push	{r7, lr}
 800edea:	b084      	sub	sp, #16
 800edec:	af00      	add	r7, sp, #0
 800edee:	6078      	str	r0, [r7, #4]
 800edf0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800edf2:	2300      	movs	r3, #0
 800edf4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800edf6:	4b53      	ldr	r3, [pc, #332]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800edf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800edfa:	f003 0303 	and.w	r3, r3, #3
 800edfe:	2b03      	cmp	r3, #3
 800ee00:	d101      	bne.n	800ee06 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800ee02:	2301      	movs	r3, #1
 800ee04:	e099      	b.n	800ef3a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800ee06:	4b4f      	ldr	r3, [pc, #316]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	4a4e      	ldr	r2, [pc, #312]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800ee0c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ee10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ee12:	f7f5 fda9 	bl	8004968 <HAL_GetTick>
 800ee16:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ee18:	e008      	b.n	800ee2c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ee1a:	f7f5 fda5 	bl	8004968 <HAL_GetTick>
 800ee1e:	4602      	mov	r2, r0
 800ee20:	68bb      	ldr	r3, [r7, #8]
 800ee22:	1ad3      	subs	r3, r2, r3
 800ee24:	2b02      	cmp	r3, #2
 800ee26:	d901      	bls.n	800ee2c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ee28:	2303      	movs	r3, #3
 800ee2a:	e086      	b.n	800ef3a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ee2c:	4b45      	ldr	r3, [pc, #276]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d1f0      	bne.n	800ee1a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800ee38:	4b42      	ldr	r3, [pc, #264]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800ee3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ee3c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	031b      	lsls	r3, r3, #12
 800ee46:	493f      	ldr	r1, [pc, #252]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800ee48:	4313      	orrs	r3, r2
 800ee4a:	628b      	str	r3, [r1, #40]	@ 0x28
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	685b      	ldr	r3, [r3, #4]
 800ee50:	3b01      	subs	r3, #1
 800ee52:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	689b      	ldr	r3, [r3, #8]
 800ee5a:	3b01      	subs	r3, #1
 800ee5c:	025b      	lsls	r3, r3, #9
 800ee5e:	b29b      	uxth	r3, r3
 800ee60:	431a      	orrs	r2, r3
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	68db      	ldr	r3, [r3, #12]
 800ee66:	3b01      	subs	r3, #1
 800ee68:	041b      	lsls	r3, r3, #16
 800ee6a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ee6e:	431a      	orrs	r2, r3
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	691b      	ldr	r3, [r3, #16]
 800ee74:	3b01      	subs	r3, #1
 800ee76:	061b      	lsls	r3, r3, #24
 800ee78:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ee7c:	4931      	ldr	r1, [pc, #196]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800ee7e:	4313      	orrs	r3, r2
 800ee80:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800ee82:	4b30      	ldr	r3, [pc, #192]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800ee84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee86:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	695b      	ldr	r3, [r3, #20]
 800ee8e:	492d      	ldr	r1, [pc, #180]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800ee90:	4313      	orrs	r3, r2
 800ee92:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800ee94:	4b2b      	ldr	r3, [pc, #172]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800ee96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee98:	f023 0220 	bic.w	r2, r3, #32
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	699b      	ldr	r3, [r3, #24]
 800eea0:	4928      	ldr	r1, [pc, #160]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800eea2:	4313      	orrs	r3, r2
 800eea4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800eea6:	4b27      	ldr	r3, [pc, #156]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800eea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eeaa:	4a26      	ldr	r2, [pc, #152]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800eeac:	f023 0310 	bic.w	r3, r3, #16
 800eeb0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800eeb2:	4b24      	ldr	r3, [pc, #144]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800eeb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800eeb6:	4b24      	ldr	r3, [pc, #144]	@ (800ef48 <RCCEx_PLL2_Config+0x160>)
 800eeb8:	4013      	ands	r3, r2
 800eeba:	687a      	ldr	r2, [r7, #4]
 800eebc:	69d2      	ldr	r2, [r2, #28]
 800eebe:	00d2      	lsls	r2, r2, #3
 800eec0:	4920      	ldr	r1, [pc, #128]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800eec2:	4313      	orrs	r3, r2
 800eec4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800eec6:	4b1f      	ldr	r3, [pc, #124]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800eec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eeca:	4a1e      	ldr	r2, [pc, #120]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800eecc:	f043 0310 	orr.w	r3, r3, #16
 800eed0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800eed2:	683b      	ldr	r3, [r7, #0]
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d106      	bne.n	800eee6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800eed8:	4b1a      	ldr	r3, [pc, #104]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800eeda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eedc:	4a19      	ldr	r2, [pc, #100]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800eede:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800eee2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800eee4:	e00f      	b.n	800ef06 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800eee6:	683b      	ldr	r3, [r7, #0]
 800eee8:	2b01      	cmp	r3, #1
 800eeea:	d106      	bne.n	800eefa <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800eeec:	4b15      	ldr	r3, [pc, #84]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800eeee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eef0:	4a14      	ldr	r2, [pc, #80]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800eef2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eef6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800eef8:	e005      	b.n	800ef06 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800eefa:	4b12      	ldr	r3, [pc, #72]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800eefc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eefe:	4a11      	ldr	r2, [pc, #68]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800ef00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ef04:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ef06:	4b0f      	ldr	r3, [pc, #60]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	4a0e      	ldr	r2, [pc, #56]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800ef0c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800ef10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ef12:	f7f5 fd29 	bl	8004968 <HAL_GetTick>
 800ef16:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ef18:	e008      	b.n	800ef2c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ef1a:	f7f5 fd25 	bl	8004968 <HAL_GetTick>
 800ef1e:	4602      	mov	r2, r0
 800ef20:	68bb      	ldr	r3, [r7, #8]
 800ef22:	1ad3      	subs	r3, r2, r3
 800ef24:	2b02      	cmp	r3, #2
 800ef26:	d901      	bls.n	800ef2c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ef28:	2303      	movs	r3, #3
 800ef2a:	e006      	b.n	800ef3a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800ef2c:	4b05      	ldr	r3, [pc, #20]	@ (800ef44 <RCCEx_PLL2_Config+0x15c>)
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d0f0      	beq.n	800ef1a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800ef38:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef3a:	4618      	mov	r0, r3
 800ef3c:	3710      	adds	r7, #16
 800ef3e:	46bd      	mov	sp, r7
 800ef40:	bd80      	pop	{r7, pc}
 800ef42:	bf00      	nop
 800ef44:	58024400 	.word	0x58024400
 800ef48:	ffff0007 	.word	0xffff0007

0800ef4c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800ef4c:	b580      	push	{r7, lr}
 800ef4e:	b084      	sub	sp, #16
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]
 800ef54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ef56:	2300      	movs	r3, #0
 800ef58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ef5a:	4b53      	ldr	r3, [pc, #332]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800ef5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef5e:	f003 0303 	and.w	r3, r3, #3
 800ef62:	2b03      	cmp	r3, #3
 800ef64:	d101      	bne.n	800ef6a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800ef66:	2301      	movs	r3, #1
 800ef68:	e099      	b.n	800f09e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800ef6a:	4b4f      	ldr	r3, [pc, #316]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	4a4e      	ldr	r2, [pc, #312]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800ef70:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ef74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ef76:	f7f5 fcf7 	bl	8004968 <HAL_GetTick>
 800ef7a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ef7c:	e008      	b.n	800ef90 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ef7e:	f7f5 fcf3 	bl	8004968 <HAL_GetTick>
 800ef82:	4602      	mov	r2, r0
 800ef84:	68bb      	ldr	r3, [r7, #8]
 800ef86:	1ad3      	subs	r3, r2, r3
 800ef88:	2b02      	cmp	r3, #2
 800ef8a:	d901      	bls.n	800ef90 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ef8c:	2303      	movs	r3, #3
 800ef8e:	e086      	b.n	800f09e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ef90:	4b45      	ldr	r3, [pc, #276]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800ef92:	681b      	ldr	r3, [r3, #0]
 800ef94:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d1f0      	bne.n	800ef7e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800ef9c:	4b42      	ldr	r3, [pc, #264]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800ef9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800efa0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	051b      	lsls	r3, r3, #20
 800efaa:	493f      	ldr	r1, [pc, #252]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800efac:	4313      	orrs	r3, r2
 800efae:	628b      	str	r3, [r1, #40]	@ 0x28
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	685b      	ldr	r3, [r3, #4]
 800efb4:	3b01      	subs	r3, #1
 800efb6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800efba:	687b      	ldr	r3, [r7, #4]
 800efbc:	689b      	ldr	r3, [r3, #8]
 800efbe:	3b01      	subs	r3, #1
 800efc0:	025b      	lsls	r3, r3, #9
 800efc2:	b29b      	uxth	r3, r3
 800efc4:	431a      	orrs	r2, r3
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	68db      	ldr	r3, [r3, #12]
 800efca:	3b01      	subs	r3, #1
 800efcc:	041b      	lsls	r3, r3, #16
 800efce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800efd2:	431a      	orrs	r2, r3
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	691b      	ldr	r3, [r3, #16]
 800efd8:	3b01      	subs	r3, #1
 800efda:	061b      	lsls	r3, r3, #24
 800efdc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800efe0:	4931      	ldr	r1, [pc, #196]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800efe2:	4313      	orrs	r3, r2
 800efe4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800efe6:	4b30      	ldr	r3, [pc, #192]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800efe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	695b      	ldr	r3, [r3, #20]
 800eff2:	492d      	ldr	r1, [pc, #180]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800eff4:	4313      	orrs	r3, r2
 800eff6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800eff8:	4b2b      	ldr	r3, [pc, #172]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800effa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800effc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	699b      	ldr	r3, [r3, #24]
 800f004:	4928      	ldr	r1, [pc, #160]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f006:	4313      	orrs	r3, r2
 800f008:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800f00a:	4b27      	ldr	r3, [pc, #156]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f00c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f00e:	4a26      	ldr	r2, [pc, #152]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f010:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f014:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800f016:	4b24      	ldr	r3, [pc, #144]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f018:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f01a:	4b24      	ldr	r3, [pc, #144]	@ (800f0ac <RCCEx_PLL3_Config+0x160>)
 800f01c:	4013      	ands	r3, r2
 800f01e:	687a      	ldr	r2, [r7, #4]
 800f020:	69d2      	ldr	r2, [r2, #28]
 800f022:	00d2      	lsls	r2, r2, #3
 800f024:	4920      	ldr	r1, [pc, #128]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f026:	4313      	orrs	r3, r2
 800f028:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800f02a:	4b1f      	ldr	r3, [pc, #124]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f02c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f02e:	4a1e      	ldr	r2, [pc, #120]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f030:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800f034:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800f036:	683b      	ldr	r3, [r7, #0]
 800f038:	2b00      	cmp	r3, #0
 800f03a:	d106      	bne.n	800f04a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800f03c:	4b1a      	ldr	r3, [pc, #104]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f03e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f040:	4a19      	ldr	r2, [pc, #100]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f042:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800f046:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f048:	e00f      	b.n	800f06a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800f04a:	683b      	ldr	r3, [r7, #0]
 800f04c:	2b01      	cmp	r3, #1
 800f04e:	d106      	bne.n	800f05e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800f050:	4b15      	ldr	r3, [pc, #84]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f054:	4a14      	ldr	r2, [pc, #80]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f056:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800f05a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f05c:	e005      	b.n	800f06a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800f05e:	4b12      	ldr	r3, [pc, #72]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f062:	4a11      	ldr	r2, [pc, #68]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f064:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800f068:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800f06a:	4b0f      	ldr	r3, [pc, #60]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f06c:	681b      	ldr	r3, [r3, #0]
 800f06e:	4a0e      	ldr	r2, [pc, #56]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f070:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800f074:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f076:	f7f5 fc77 	bl	8004968 <HAL_GetTick>
 800f07a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f07c:	e008      	b.n	800f090 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f07e:	f7f5 fc73 	bl	8004968 <HAL_GetTick>
 800f082:	4602      	mov	r2, r0
 800f084:	68bb      	ldr	r3, [r7, #8]
 800f086:	1ad3      	subs	r3, r2, r3
 800f088:	2b02      	cmp	r3, #2
 800f08a:	d901      	bls.n	800f090 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800f08c:	2303      	movs	r3, #3
 800f08e:	e006      	b.n	800f09e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f090:	4b05      	ldr	r3, [pc, #20]	@ (800f0a8 <RCCEx_PLL3_Config+0x15c>)
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d0f0      	beq.n	800f07e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800f09c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f09e:	4618      	mov	r0, r3
 800f0a0:	3710      	adds	r7, #16
 800f0a2:	46bd      	mov	sp, r7
 800f0a4:	bd80      	pop	{r7, pc}
 800f0a6:	bf00      	nop
 800f0a8:	58024400 	.word	0x58024400
 800f0ac:	ffff0007 	.word	0xffff0007

0800f0b0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800f0b0:	b580      	push	{r7, lr}
 800f0b2:	b08a      	sub	sp, #40	@ 0x28
 800f0b4:	af00      	add	r7, sp, #0
 800f0b6:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d101      	bne.n	800f0c2 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800f0be:	2301      	movs	r3, #1
 800f0c0:	e28e      	b.n	800f5e0 <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800f0c2:	f7f5 fc81 	bl	80049c8 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800f0cc:	2b01      	cmp	r3, #1
 800f0ce:	d113      	bne.n	800f0f8 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	4a96      	ldr	r2, [pc, #600]	@ (800f330 <HAL_SAI_Init+0x280>)
 800f0d6:	4293      	cmp	r3, r2
 800f0d8:	d004      	beq.n	800f0e4 <HAL_SAI_Init+0x34>
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	681b      	ldr	r3, [r3, #0]
 800f0de:	4a95      	ldr	r2, [pc, #596]	@ (800f334 <HAL_SAI_Init+0x284>)
 800f0e0:	4293      	cmp	r3, r2
 800f0e2:	d107      	bne.n	800f0f4 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 800f0e8:	2b01      	cmp	r3, #1
 800f0ea:	d103      	bne.n	800f0f4 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d001      	beq.n	800f0f8 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 800f0f4:	2301      	movs	r3, #1
 800f0f6:	e273      	b.n	800f5e0 <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	681b      	ldr	r3, [r3, #0]
 800f0fc:	4a8c      	ldr	r2, [pc, #560]	@ (800f330 <HAL_SAI_Init+0x280>)
 800f0fe:	4293      	cmp	r3, r2
 800f100:	d004      	beq.n	800f10c <HAL_SAI_Init+0x5c>
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	681b      	ldr	r3, [r3, #0]
 800f106:	4a8c      	ldr	r2, [pc, #560]	@ (800f338 <HAL_SAI_Init+0x288>)
 800f108:	4293      	cmp	r3, r2
 800f10a:	d102      	bne.n	800f112 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 800f10c:	4b8b      	ldr	r3, [pc, #556]	@ (800f33c <HAL_SAI_Init+0x28c>)
 800f10e:	61bb      	str	r3, [r7, #24]
 800f110:	e028      	b.n	800f164 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	4a8a      	ldr	r2, [pc, #552]	@ (800f340 <HAL_SAI_Init+0x290>)
 800f118:	4293      	cmp	r3, r2
 800f11a:	d004      	beq.n	800f126 <HAL_SAI_Init+0x76>
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	4a88      	ldr	r2, [pc, #544]	@ (800f344 <HAL_SAI_Init+0x294>)
 800f122:	4293      	cmp	r3, r2
 800f124:	d102      	bne.n	800f12c <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 800f126:	4b88      	ldr	r3, [pc, #544]	@ (800f348 <HAL_SAI_Init+0x298>)
 800f128:	61bb      	str	r3, [r7, #24]
 800f12a:	e01b      	b.n	800f164 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	4a86      	ldr	r2, [pc, #536]	@ (800f34c <HAL_SAI_Init+0x29c>)
 800f132:	4293      	cmp	r3, r2
 800f134:	d004      	beq.n	800f140 <HAL_SAI_Init+0x90>
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	681b      	ldr	r3, [r3, #0]
 800f13a:	4a85      	ldr	r2, [pc, #532]	@ (800f350 <HAL_SAI_Init+0x2a0>)
 800f13c:	4293      	cmp	r3, r2
 800f13e:	d102      	bne.n	800f146 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 800f140:	4b84      	ldr	r3, [pc, #528]	@ (800f354 <HAL_SAI_Init+0x2a4>)
 800f142:	61bb      	str	r3, [r7, #24]
 800f144:	e00e      	b.n	800f164 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	681b      	ldr	r3, [r3, #0]
 800f14a:	4a7a      	ldr	r2, [pc, #488]	@ (800f334 <HAL_SAI_Init+0x284>)
 800f14c:	4293      	cmp	r3, r2
 800f14e:	d004      	beq.n	800f15a <HAL_SAI_Init+0xaa>
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	4a80      	ldr	r2, [pc, #512]	@ (800f358 <HAL_SAI_Init+0x2a8>)
 800f156:	4293      	cmp	r3, r2
 800f158:	d102      	bne.n	800f160 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 800f15a:	4b80      	ldr	r3, [pc, #512]	@ (800f35c <HAL_SAI_Init+0x2ac>)
 800f15c:	61bb      	str	r3, [r7, #24]
 800f15e:	e001      	b.n	800f164 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 800f160:	2301      	movs	r3, #1
 800f162:	e23d      	b.n	800f5e0 <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f16a:	b2db      	uxtb	r3, r3
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d106      	bne.n	800f17e <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	2200      	movs	r2, #0
 800f174:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800f178:	6878      	ldr	r0, [r7, #4]
 800f17a:	f008 fdc9 	bl	8017d10 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800f17e:	6878      	ldr	r0, [r7, #4]
 800f180:	f000 fe20 	bl	800fdc4 <SAI_Disable>
 800f184:	4603      	mov	r3, r0
 800f186:	2b00      	cmp	r3, #0
 800f188:	d001      	beq.n	800f18e <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 800f18a:	2301      	movs	r3, #1
 800f18c:	e228      	b.n	800f5e0 <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	2202      	movs	r2, #2
 800f192:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	68db      	ldr	r3, [r3, #12]
 800f19a:	2b02      	cmp	r3, #2
 800f19c:	d00c      	beq.n	800f1b8 <HAL_SAI_Init+0x108>
 800f19e:	2b02      	cmp	r3, #2
 800f1a0:	d80d      	bhi.n	800f1be <HAL_SAI_Init+0x10e>
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	d002      	beq.n	800f1ac <HAL_SAI_Init+0xfc>
 800f1a6:	2b01      	cmp	r3, #1
 800f1a8:	d003      	beq.n	800f1b2 <HAL_SAI_Init+0x102>
 800f1aa:	e008      	b.n	800f1be <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800f1ac:	2300      	movs	r3, #0
 800f1ae:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f1b0:	e008      	b.n	800f1c4 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800f1b2:	2310      	movs	r3, #16
 800f1b4:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f1b6:	e005      	b.n	800f1c4 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800f1b8:	2320      	movs	r3, #32
 800f1ba:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f1bc:	e002      	b.n	800f1c4 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 800f1be:	2300      	movs	r3, #0
 800f1c0:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f1c2:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	689b      	ldr	r3, [r3, #8]
 800f1c8:	2b05      	cmp	r3, #5
 800f1ca:	d832      	bhi.n	800f232 <HAL_SAI_Init+0x182>
 800f1cc:	a201      	add	r2, pc, #4	@ (adr r2, 800f1d4 <HAL_SAI_Init+0x124>)
 800f1ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1d2:	bf00      	nop
 800f1d4:	0800f1ed 	.word	0x0800f1ed
 800f1d8:	0800f1f3 	.word	0x0800f1f3
 800f1dc:	0800f1fb 	.word	0x0800f1fb
 800f1e0:	0800f203 	.word	0x0800f203
 800f1e4:	0800f213 	.word	0x0800f213
 800f1e8:	0800f223 	.word	0x0800f223
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800f1ec:	2300      	movs	r3, #0
 800f1ee:	61fb      	str	r3, [r7, #28]
      break;
 800f1f0:	e022      	b.n	800f238 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800f1f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f1f6:	61fb      	str	r3, [r7, #28]
      break;
 800f1f8:	e01e      	b.n	800f238 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f1fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f1fe:	61fb      	str	r3, [r7, #28]
      break;
 800f200:	e01a      	b.n	800f238 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f202:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f206:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800f208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f20a:	f043 0301 	orr.w	r3, r3, #1
 800f20e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f210:	e012      	b.n	800f238 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f212:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f216:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 800f218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f21a:	f043 0302 	orr.w	r3, r3, #2
 800f21e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f220:	e00a      	b.n	800f238 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800f222:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800f226:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 800f228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f22a:	f043 0303 	orr.w	r3, r3, #3
 800f22e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f230:	e002      	b.n	800f238 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 800f232:	2300      	movs	r3, #0
 800f234:	61fb      	str	r3, [r7, #28]
      break;
 800f236:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 800f238:	69bb      	ldr	r3, [r7, #24]
 800f23a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f23c:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	6a1b      	ldr	r3, [r3, #32]
 800f242:	2b00      	cmp	r3, #0
 800f244:	f000 80c5 	beq.w	800f3d2 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 800f248:	2300      	movs	r3, #0
 800f24a:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	4a37      	ldr	r2, [pc, #220]	@ (800f330 <HAL_SAI_Init+0x280>)
 800f252:	4293      	cmp	r3, r2
 800f254:	d004      	beq.n	800f260 <HAL_SAI_Init+0x1b0>
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	681b      	ldr	r3, [r3, #0]
 800f25a:	4a37      	ldr	r2, [pc, #220]	@ (800f338 <HAL_SAI_Init+0x288>)
 800f25c:	4293      	cmp	r3, r2
 800f25e:	d106      	bne.n	800f26e <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800f260:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800f264:	f04f 0100 	mov.w	r1, #0
 800f268:	f7fe fc2e 	bl	800dac8 <HAL_RCCEx_GetPeriphCLKFreq>
 800f26c:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	4a33      	ldr	r2, [pc, #204]	@ (800f340 <HAL_SAI_Init+0x290>)
 800f274:	4293      	cmp	r3, r2
 800f276:	d004      	beq.n	800f282 <HAL_SAI_Init+0x1d2>
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	4a31      	ldr	r2, [pc, #196]	@ (800f344 <HAL_SAI_Init+0x294>)
 800f27e:	4293      	cmp	r3, r2
 800f280:	d106      	bne.n	800f290 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800f282:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800f286:	f04f 0100 	mov.w	r1, #0
 800f28a:	f7fe fc1d 	bl	800dac8 <HAL_RCCEx_GetPeriphCLKFreq>
 800f28e:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	681b      	ldr	r3, [r3, #0]
 800f294:	4a2d      	ldr	r2, [pc, #180]	@ (800f34c <HAL_SAI_Init+0x29c>)
 800f296:	4293      	cmp	r3, r2
 800f298:	d004      	beq.n	800f2a4 <HAL_SAI_Init+0x1f4>
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	681b      	ldr	r3, [r3, #0]
 800f29e:	4a2c      	ldr	r2, [pc, #176]	@ (800f350 <HAL_SAI_Init+0x2a0>)
 800f2a0:	4293      	cmp	r3, r2
 800f2a2:	d106      	bne.n	800f2b2 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 800f2a4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800f2a8:	f04f 0100 	mov.w	r1, #0
 800f2ac:	f7fe fc0c 	bl	800dac8 <HAL_RCCEx_GetPeriphCLKFreq>
 800f2b0:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	681b      	ldr	r3, [r3, #0]
 800f2b6:	4a1f      	ldr	r2, [pc, #124]	@ (800f334 <HAL_SAI_Init+0x284>)
 800f2b8:	4293      	cmp	r3, r2
 800f2ba:	d106      	bne.n	800f2ca <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 800f2bc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800f2c0:	f04f 0100 	mov.w	r1, #0
 800f2c4:	f7fe fc00 	bl	800dac8 <HAL_RCCEx_GetPeriphCLKFreq>
 800f2c8:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	4a22      	ldr	r2, [pc, #136]	@ (800f358 <HAL_SAI_Init+0x2a8>)
 800f2d0:	4293      	cmp	r3, r2
 800f2d2:	d106      	bne.n	800f2e2 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 800f2d4:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800f2d8:	f04f 0100 	mov.w	r1, #0
 800f2dc:	f7fe fbf4 	bl	800dac8 <HAL_RCCEx_GetPeriphCLKFreq>
 800f2e0:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800f2e2:	687b      	ldr	r3, [r7, #4]
 800f2e4:	699b      	ldr	r3, [r3, #24]
 800f2e6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800f2ea:	d139      	bne.n	800f360 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f2f0:	2b04      	cmp	r3, #4
 800f2f2:	d102      	bne.n	800f2fa <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 800f2f4:	2340      	movs	r3, #64	@ 0x40
 800f2f6:	60fb      	str	r3, [r7, #12]
 800f2f8:	e00a      	b.n	800f310 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f2fe:	2b08      	cmp	r3, #8
 800f300:	d103      	bne.n	800f30a <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800f302:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800f306:	60fb      	str	r3, [r7, #12]
 800f308:	e002      	b.n	800f310 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f30e:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800f310:	697a      	ldr	r2, [r7, #20]
 800f312:	4613      	mov	r3, r2
 800f314:	009b      	lsls	r3, r3, #2
 800f316:	4413      	add	r3, r2
 800f318:	005b      	lsls	r3, r3, #1
 800f31a:	4619      	mov	r1, r3
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	6a1b      	ldr	r3, [r3, #32]
 800f320:	68fa      	ldr	r2, [r7, #12]
 800f322:	fb02 f303 	mul.w	r3, r2, r3
 800f326:	fbb1 f3f3 	udiv	r3, r1, r3
 800f32a:	613b      	str	r3, [r7, #16]
 800f32c:	e030      	b.n	800f390 <HAL_SAI_Init+0x2e0>
 800f32e:	bf00      	nop
 800f330:	40015804 	.word	0x40015804
 800f334:	58005404 	.word	0x58005404
 800f338:	40015824 	.word	0x40015824
 800f33c:	40015800 	.word	0x40015800
 800f340:	40015c04 	.word	0x40015c04
 800f344:	40015c24 	.word	0x40015c24
 800f348:	40015c00 	.word	0x40015c00
 800f34c:	40016004 	.word	0x40016004
 800f350:	40016024 	.word	0x40016024
 800f354:	40016000 	.word	0x40016000
 800f358:	58005424 	.word	0x58005424
 800f35c:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f364:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f368:	d101      	bne.n	800f36e <HAL_SAI_Init+0x2be>
 800f36a:	2302      	movs	r3, #2
 800f36c:	e000      	b.n	800f370 <HAL_SAI_Init+0x2c0>
 800f36e:	2301      	movs	r3, #1
 800f370:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800f372:	697a      	ldr	r2, [r7, #20]
 800f374:	4613      	mov	r3, r2
 800f376:	009b      	lsls	r3, r3, #2
 800f378:	4413      	add	r3, r2
 800f37a:	005b      	lsls	r3, r3, #1
 800f37c:	4619      	mov	r1, r3
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	6a1b      	ldr	r3, [r3, #32]
 800f382:	68ba      	ldr	r2, [r7, #8]
 800f384:	fb02 f303 	mul.w	r3, r2, r3
 800f388:	021b      	lsls	r3, r3, #8
 800f38a:	fbb1 f3f3 	udiv	r3, r1, r3
 800f38e:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800f390:	693b      	ldr	r3, [r7, #16]
 800f392:	4a95      	ldr	r2, [pc, #596]	@ (800f5e8 <HAL_SAI_Init+0x538>)
 800f394:	fba2 2303 	umull	r2, r3, r2, r3
 800f398:	08da      	lsrs	r2, r3, #3
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800f39e:	6939      	ldr	r1, [r7, #16]
 800f3a0:	4b91      	ldr	r3, [pc, #580]	@ (800f5e8 <HAL_SAI_Init+0x538>)
 800f3a2:	fba3 2301 	umull	r2, r3, r3, r1
 800f3a6:	08da      	lsrs	r2, r3, #3
 800f3a8:	4613      	mov	r3, r2
 800f3aa:	009b      	lsls	r3, r3, #2
 800f3ac:	4413      	add	r3, r2
 800f3ae:	005b      	lsls	r3, r3, #1
 800f3b0:	1aca      	subs	r2, r1, r3
 800f3b2:	2a08      	cmp	r2, #8
 800f3b4:	d904      	bls.n	800f3c0 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 800f3b6:	687b      	ldr	r3, [r7, #4]
 800f3b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3ba:	1c5a      	adds	r2, r3, #1
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f3c4:	2b04      	cmp	r3, #4
 800f3c6:	d104      	bne.n	800f3d2 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3cc:	085a      	lsrs	r2, r3, #1
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	685b      	ldr	r3, [r3, #4]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d003      	beq.n	800f3e2 <HAL_SAI_Init+0x332>
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	685b      	ldr	r3, [r3, #4]
 800f3de:	2b02      	cmp	r3, #2
 800f3e0:	d109      	bne.n	800f3f6 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f3e6:	2b01      	cmp	r3, #1
 800f3e8:	d101      	bne.n	800f3ee <HAL_SAI_Init+0x33e>
 800f3ea:	2300      	movs	r3, #0
 800f3ec:	e001      	b.n	800f3f2 <HAL_SAI_Init+0x342>
 800f3ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f3f2:	623b      	str	r3, [r7, #32]
 800f3f4:	e008      	b.n	800f408 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f3fa:	2b01      	cmp	r3, #1
 800f3fc:	d102      	bne.n	800f404 <HAL_SAI_Init+0x354>
 800f3fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f402:	e000      	b.n	800f406 <HAL_SAI_Init+0x356>
 800f404:	2300      	movs	r3, #0
 800f406:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 800f408:	f7f5 fade 	bl	80049c8 <HAL_GetREVID>
 800f40c:	4603      	mov	r3, r0
 800f40e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f412:	d331      	bcc.n	800f478 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	6819      	ldr	r1, [r3, #0]
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	681a      	ldr	r2, [r3, #0]
 800f41e:	4b73      	ldr	r3, [pc, #460]	@ (800f5ec <HAL_SAI_Init+0x53c>)
 800f420:	400b      	ands	r3, r1
 800f422:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	681b      	ldr	r3, [r3, #0]
 800f428:	6819      	ldr	r1, [r3, #0]
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	685a      	ldr	r2, [r3, #4]
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f432:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f438:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f43e:	431a      	orrs	r2, r3
 800f440:	6a3b      	ldr	r3, [r7, #32]
 800f442:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800f444:	69fb      	ldr	r3, [r7, #28]
 800f446:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800f44c:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	695b      	ldr	r3, [r3, #20]
 800f452:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f458:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f45e:	051b      	lsls	r3, r3, #20
 800f460:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f466:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800f468:	687b      	ldr	r3, [r7, #4]
 800f46a:	691b      	ldr	r3, [r3, #16]
 800f46c:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	430a      	orrs	r2, r1
 800f474:	601a      	str	r2, [r3, #0]
 800f476:	e02d      	b.n	800f4d4 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	6819      	ldr	r1, [r3, #0]
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	681a      	ldr	r2, [r3, #0]
 800f482:	4b5b      	ldr	r3, [pc, #364]	@ (800f5f0 <HAL_SAI_Init+0x540>)
 800f484:	400b      	ands	r3, r1
 800f486:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	6819      	ldr	r1, [r3, #0]
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	685a      	ldr	r2, [r3, #4]
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f496:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f49c:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f4a2:	431a      	orrs	r2, r3
 800f4a4:	6a3b      	ldr	r3, [r7, #32]
 800f4a6:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 800f4a8:	69fb      	ldr	r3, [r7, #28]
 800f4aa:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 800f4b0:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	695b      	ldr	r3, [r3, #20]
 800f4b6:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800f4bc:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f4c2:	051b      	lsls	r3, r3, #20
 800f4c4:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 800f4ca:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	430a      	orrs	r2, r1
 800f4d2:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	6859      	ldr	r1, [r3, #4]
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	681a      	ldr	r2, [r3, #0]
 800f4de:	4b45      	ldr	r3, [pc, #276]	@ (800f5f4 <HAL_SAI_Init+0x544>)
 800f4e0:	400b      	ands	r3, r1
 800f4e2:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	6859      	ldr	r1, [r3, #4]
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	69da      	ldr	r2, [r3, #28]
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4f2:	431a      	orrs	r2, r3
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f4f8:	431a      	orrs	r2, r3
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	430a      	orrs	r2, r1
 800f500:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	681b      	ldr	r3, [r3, #0]
 800f506:	6899      	ldr	r1, [r3, #8]
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	681a      	ldr	r2, [r3, #0]
 800f50c:	4b3a      	ldr	r3, [pc, #232]	@ (800f5f8 <HAL_SAI_Init+0x548>)
 800f50e:	400b      	ands	r3, r1
 800f510:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	681b      	ldr	r3, [r3, #0]
 800f516:	6899      	ldr	r1, [r3, #8]
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f51c:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800f522:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 800f528:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 800f52e:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f534:	3b01      	subs	r3, #1
 800f536:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800f538:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	430a      	orrs	r2, r1
 800f540:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	68d9      	ldr	r1, [r3, #12]
 800f548:	687b      	ldr	r3, [r7, #4]
 800f54a:	681a      	ldr	r2, [r3, #0]
 800f54c:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800f550:	400b      	ands	r3, r1
 800f552:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	681b      	ldr	r3, [r3, #0]
 800f558:	68d9      	ldr	r1, [r3, #12]
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f562:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f568:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800f56a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f570:	3b01      	subs	r3, #1
 800f572:	021b      	lsls	r3, r3, #8
 800f574:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	430a      	orrs	r2, r1
 800f57c:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	4a1e      	ldr	r2, [pc, #120]	@ (800f5fc <HAL_SAI_Init+0x54c>)
 800f584:	4293      	cmp	r3, r2
 800f586:	d004      	beq.n	800f592 <HAL_SAI_Init+0x4e2>
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	4a1c      	ldr	r2, [pc, #112]	@ (800f600 <HAL_SAI_Init+0x550>)
 800f58e:	4293      	cmp	r3, r2
 800f590:	d119      	bne.n	800f5c6 <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 800f592:	69bb      	ldr	r3, [r7, #24]
 800f594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f596:	f023 0201 	bic.w	r2, r3, #1
 800f59a:	69bb      	ldr	r3, [r7, #24]
 800f59c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800f5a4:	2b01      	cmp	r3, #1
 800f5a6:	d10e      	bne.n	800f5c6 <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f5b0:	3b01      	subs	r3, #1
 800f5b2:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800f5b4:	431a      	orrs	r2, r3
 800f5b6:	69bb      	ldr	r3, [r7, #24]
 800f5b8:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 800f5ba:	69bb      	ldr	r3, [r7, #24]
 800f5bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f5be:	f043 0201 	orr.w	r2, r3, #1
 800f5c2:	69bb      	ldr	r3, [r7, #24]
 800f5c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	2201      	movs	r2, #1
 800f5d2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	2200      	movs	r2, #0
 800f5da:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800f5de:	2300      	movs	r3, #0
}
 800f5e0:	4618      	mov	r0, r3
 800f5e2:	3728      	adds	r7, #40	@ 0x28
 800f5e4:	46bd      	mov	sp, r7
 800f5e6:	bd80      	pop	{r7, pc}
 800f5e8:	cccccccd 	.word	0xcccccccd
 800f5ec:	f005c010 	.word	0xf005c010
 800f5f0:	f805c010 	.word	0xf805c010
 800f5f4:	ffff1ff0 	.word	0xffff1ff0
 800f5f8:	fff88000 	.word	0xfff88000
 800f5fc:	40015804 	.word	0x40015804
 800f600:	58005404 	.word	0x58005404

0800f604 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 800f604:	b580      	push	{r7, lr}
 800f606:	b084      	sub	sp, #16
 800f608:	af00      	add	r7, sp, #0
 800f60a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f60c:	2300      	movs	r3, #0
 800f60e:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800f616:	2b01      	cmp	r3, #1
 800f618:	d101      	bne.n	800f61e <HAL_SAI_Abort+0x1a>
 800f61a:	2302      	movs	r3, #2
 800f61c:	e07d      	b.n	800f71a <HAL_SAI_Abort+0x116>
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	2201      	movs	r2, #1
 800f622:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800f626:	6878      	ldr	r0, [r7, #4]
 800f628:	f000 fbcc 	bl	800fdc4 <SAI_Disable>
 800f62c:	4603      	mov	r3, r0
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d001      	beq.n	800f636 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 800f632:	2301      	movs	r3, #1
 800f634:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f640:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f644:	d14f      	bne.n	800f6e6 <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	681a      	ldr	r2, [r3, #0]
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	681b      	ldr	r3, [r3, #0]
 800f650:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800f654:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f65c:	b2db      	uxtb	r3, r3
 800f65e:	2b12      	cmp	r3, #18
 800f660:	d11d      	bne.n	800f69e <HAL_SAI_Abort+0x9a>
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d018      	beq.n	800f69e <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f672:	4618      	mov	r0, r3
 800f674:	f7f6 f88a 	bl	800578c <HAL_DMA_Abort>
 800f678:	4603      	mov	r3, r0
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d00f      	beq.n	800f69e <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f684:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f686:	2b80      	cmp	r3, #128	@ 0x80
 800f688:	d009      	beq.n	800f69e <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 800f68a:	2301      	movs	r3, #1
 800f68c:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f694:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f6a4:	b2db      	uxtb	r3, r3
 800f6a6:	2b22      	cmp	r3, #34	@ 0x22
 800f6a8:	d11d      	bne.n	800f6e6 <HAL_SAI_Abort+0xe2>
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d018      	beq.n	800f6e6 <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f6ba:	4618      	mov	r0, r3
 800f6bc:	f7f6 f866 	bl	800578c <HAL_DMA_Abort>
 800f6c0:	4603      	mov	r3, r0
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	d00f      	beq.n	800f6e6 <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f6cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f6ce:	2b80      	cmp	r3, #128	@ 0x80
 800f6d0:	d009      	beq.n	800f6e6 <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 800f6d2:	2301      	movs	r3, #1
 800f6d4:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f6dc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	2200      	movs	r2, #0
 800f6ec:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	f04f 32ff 	mov.w	r2, #4294967295
 800f6f6:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	681b      	ldr	r3, [r3, #0]
 800f6fc:	685a      	ldr	r2, [r3, #4]
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	f042 0208 	orr.w	r2, r2, #8
 800f706:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	2201      	movs	r2, #1
 800f70c:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	2200      	movs	r2, #0
 800f714:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 800f718:	7bfb      	ldrb	r3, [r7, #15]
}
 800f71a:	4618      	mov	r0, r3
 800f71c:	3710      	adds	r7, #16
 800f71e:	46bd      	mov	sp, r7
 800f720:	bd80      	pop	{r7, pc}
	...

0800f724 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800f724:	b580      	push	{r7, lr}
 800f726:	b086      	sub	sp, #24
 800f728:	af00      	add	r7, sp, #0
 800f72a:	60f8      	str	r0, [r7, #12]
 800f72c:	60b9      	str	r1, [r7, #8]
 800f72e:	4613      	mov	r3, r2
 800f730:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800f732:	f7f5 f919 	bl	8004968 <HAL_GetTick>
 800f736:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800f738:	68bb      	ldr	r3, [r7, #8]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d002      	beq.n	800f744 <HAL_SAI_Transmit_DMA+0x20>
 800f73e:	88fb      	ldrh	r3, [r7, #6]
 800f740:	2b00      	cmp	r3, #0
 800f742:	d101      	bne.n	800f748 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800f744:	2301      	movs	r3, #1
 800f746:	e098      	b.n	800f87a <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800f748:	68fb      	ldr	r3, [r7, #12]
 800f74a:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f74e:	b2db      	uxtb	r3, r3
 800f750:	2b01      	cmp	r3, #1
 800f752:	f040 8091 	bne.w	800f878 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800f75c:	2b01      	cmp	r3, #1
 800f75e:	d101      	bne.n	800f764 <HAL_SAI_Transmit_DMA+0x40>
 800f760:	2302      	movs	r3, #2
 800f762:	e08a      	b.n	800f87a <HAL_SAI_Transmit_DMA+0x156>
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	2201      	movs	r2, #1
 800f768:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	68ba      	ldr	r2, [r7, #8]
 800f770:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	88fa      	ldrh	r2, [r7, #6]
 800f776:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	88fa      	ldrh	r2, [r7, #6]
 800f77e:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	2200      	movs	r2, #0
 800f786:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800f78a:	68fb      	ldr	r3, [r7, #12]
 800f78c:	2212      	movs	r2, #18
 800f78e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f798:	4a3a      	ldr	r2, [pc, #232]	@ (800f884 <HAL_SAI_Transmit_DMA+0x160>)
 800f79a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f7a2:	4a39      	ldr	r2, [pc, #228]	@ (800f888 <HAL_SAI_Transmit_DMA+0x164>)
 800f7a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f7ac:	4a37      	ldr	r2, [pc, #220]	@ (800f88c <HAL_SAI_Transmit_DMA+0x168>)
 800f7ae:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f7b6:	2200      	movs	r2, #0
 800f7b8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800f7c0:	68fb      	ldr	r3, [r7, #12]
 800f7c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f7c4:	4619      	mov	r1, r3
 800f7c6:	68fb      	ldr	r3, [r7, #12]
 800f7c8:	681b      	ldr	r3, [r3, #0]
 800f7ca:	331c      	adds	r3, #28
 800f7cc:	461a      	mov	r2, r3
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800f7d4:	f7f5 fd70 	bl	80052b8 <HAL_DMA_Start_IT>
 800f7d8:	4603      	mov	r3, r0
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d005      	beq.n	800f7ea <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	2200      	movs	r2, #0
 800f7e2:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800f7e6:	2301      	movs	r3, #1
 800f7e8:	e047      	b.n	800f87a <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800f7ea:	2100      	movs	r1, #0
 800f7ec:	68f8      	ldr	r0, [r7, #12]
 800f7ee:	f000 fab2 	bl	800fd56 <SAI_InterruptFlag>
 800f7f2:	4601      	mov	r1, r0
 800f7f4:	68fb      	ldr	r3, [r7, #12]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	691a      	ldr	r2, [r3, #16]
 800f7fa:	68fb      	ldr	r3, [r7, #12]
 800f7fc:	681b      	ldr	r3, [r3, #0]
 800f7fe:	430a      	orrs	r2, r1
 800f800:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	681a      	ldr	r2, [r3, #0]
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800f810:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800f812:	e015      	b.n	800f840 <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800f814:	f7f5 f8a8 	bl	8004968 <HAL_GetTick>
 800f818:	4602      	mov	r2, r0
 800f81a:	697b      	ldr	r3, [r7, #20]
 800f81c:	1ad3      	subs	r3, r2, r3
 800f81e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f822:	d90d      	bls.n	800f840 <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800f824:	68fb      	ldr	r3, [r7, #12]
 800f826:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800f82a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	2200      	movs	r2, #0
 800f838:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 800f83c:	2303      	movs	r3, #3
 800f83e:	e01c      	b.n	800f87a <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800f840:	68fb      	ldr	r3, [r7, #12]
 800f842:	681b      	ldr	r3, [r3, #0]
 800f844:	695b      	ldr	r3, [r3, #20]
 800f846:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d0e2      	beq.n	800f814 <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800f84e:	68fb      	ldr	r3, [r7, #12]
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d107      	bne.n	800f86c <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800f85c:	68fb      	ldr	r3, [r7, #12]
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	681a      	ldr	r2, [r3, #0]
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800f86a:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	2200      	movs	r2, #0
 800f870:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800f874:	2300      	movs	r3, #0
 800f876:	e000      	b.n	800f87a <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 800f878:	2302      	movs	r3, #2
  }
}
 800f87a:	4618      	mov	r0, r3
 800f87c:	3718      	adds	r7, #24
 800f87e:	46bd      	mov	sp, r7
 800f880:	bd80      	pop	{r7, pc}
 800f882:	bf00      	nop
 800f884:	0800fe99 	.word	0x0800fe99
 800f888:	0800fe39 	.word	0x0800fe39
 800f88c:	0800ff31 	.word	0x0800ff31

0800f890 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800f890:	b580      	push	{r7, lr}
 800f892:	b084      	sub	sp, #16
 800f894:	af00      	add	r7, sp, #0
 800f896:	60f8      	str	r0, [r7, #12]
 800f898:	60b9      	str	r1, [r7, #8]
 800f89a:	4613      	mov	r3, r2
 800f89c:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 800f89e:	68bb      	ldr	r3, [r7, #8]
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d002      	beq.n	800f8aa <HAL_SAI_Receive_DMA+0x1a>
 800f8a4:	88fb      	ldrh	r3, [r7, #6]
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d101      	bne.n	800f8ae <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800f8aa:	2301      	movs	r3, #1
 800f8ac:	e079      	b.n	800f9a2 <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800f8ae:	68fb      	ldr	r3, [r7, #12]
 800f8b0:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f8b4:	b2db      	uxtb	r3, r3
 800f8b6:	2b01      	cmp	r3, #1
 800f8b8:	d172      	bne.n	800f9a0 <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 800f8c0:	2b01      	cmp	r3, #1
 800f8c2:	d101      	bne.n	800f8c8 <HAL_SAI_Receive_DMA+0x38>
 800f8c4:	2302      	movs	r3, #2
 800f8c6:	e06c      	b.n	800f9a2 <HAL_SAI_Receive_DMA+0x112>
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	2201      	movs	r2, #1
 800f8cc:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	68ba      	ldr	r2, [r7, #8]
 800f8d4:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	88fa      	ldrh	r2, [r7, #6]
 800f8da:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 800f8de:	68fb      	ldr	r3, [r7, #12]
 800f8e0:	88fa      	ldrh	r2, [r7, #6]
 800f8e2:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800f8e6:	68fb      	ldr	r3, [r7, #12]
 800f8e8:	2200      	movs	r2, #0
 800f8ea:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800f8ee:	68fb      	ldr	r3, [r7, #12]
 800f8f0:	2222      	movs	r2, #34	@ 0x22
 800f8f2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800f8f6:	68fb      	ldr	r3, [r7, #12]
 800f8f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f8fc:	4a2b      	ldr	r2, [pc, #172]	@ (800f9ac <HAL_SAI_Receive_DMA+0x11c>)
 800f8fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f906:	4a2a      	ldr	r2, [pc, #168]	@ (800f9b0 <HAL_SAI_Receive_DMA+0x120>)
 800f908:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f910:	4a28      	ldr	r2, [pc, #160]	@ (800f9b4 <HAL_SAI_Receive_DMA+0x124>)
 800f912:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f91a:	2200      	movs	r2, #0
 800f91c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	331c      	adds	r3, #28
 800f92a:	4619      	mov	r1, r3
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f930:	461a      	mov	r2, r3
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 800f938:	f7f5 fcbe 	bl	80052b8 <HAL_DMA_Start_IT>
 800f93c:	4603      	mov	r3, r0
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d005      	beq.n	800f94e <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	2200      	movs	r2, #0
 800f946:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 800f94a:	2301      	movs	r3, #1
 800f94c:	e029      	b.n	800f9a2 <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800f94e:	2100      	movs	r1, #0
 800f950:	68f8      	ldr	r0, [r7, #12]
 800f952:	f000 fa00 	bl	800fd56 <SAI_InterruptFlag>
 800f956:	4601      	mov	r1, r0
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	691a      	ldr	r2, [r3, #16]
 800f95e:	68fb      	ldr	r3, [r7, #12]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	430a      	orrs	r2, r1
 800f964:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	681a      	ldr	r2, [r3, #0]
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800f974:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f980:	2b00      	cmp	r3, #0
 800f982:	d107      	bne.n	800f994 <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	681a      	ldr	r2, [r3, #0]
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	681b      	ldr	r3, [r3, #0]
 800f98e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800f992:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	2200      	movs	r2, #0
 800f998:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 800f99c:	2300      	movs	r3, #0
 800f99e:	e000      	b.n	800f9a2 <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 800f9a0:	2302      	movs	r3, #2
  }
}
 800f9a2:	4618      	mov	r0, r3
 800f9a4:	3710      	adds	r7, #16
 800f9a6:	46bd      	mov	sp, r7
 800f9a8:	bd80      	pop	{r7, pc}
 800f9aa:	bf00      	nop
 800f9ac:	0800ff15 	.word	0x0800ff15
 800f9b0:	0800feb5 	.word	0x0800feb5
 800f9b4:	0800ff31 	.word	0x0800ff31

0800f9b8 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 800f9b8:	b580      	push	{r7, lr}
 800f9ba:	b086      	sub	sp, #24
 800f9bc:	af00      	add	r7, sp, #0
 800f9be:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f9c6:	b2db      	uxtb	r3, r3
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	f000 81a7 	beq.w	800fd1c <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	695b      	ldr	r3, [r3, #20]
 800f9d4:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	691b      	ldr	r3, [r3, #16]
 800f9dc:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 800f9e6:	697b      	ldr	r3, [r7, #20]
 800f9e8:	f003 0308 	and.w	r3, r3, #8
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d00a      	beq.n	800fa06 <HAL_SAI_IRQHandler+0x4e>
 800f9f0:	693b      	ldr	r3, [r7, #16]
 800f9f2:	f003 0308 	and.w	r3, r3, #8
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d005      	beq.n	800fa06 <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fa00:	6878      	ldr	r0, [r7, #4]
 800fa02:	4798      	blx	r3
 800fa04:	e18a      	b.n	800fd1c <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 800fa06:	697b      	ldr	r3, [r7, #20]
 800fa08:	f003 0301 	and.w	r3, r3, #1
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d01e      	beq.n	800fa4e <HAL_SAI_IRQHandler+0x96>
 800fa10:	693b      	ldr	r3, [r7, #16]
 800fa12:	f003 0301 	and.w	r3, r3, #1
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d019      	beq.n	800fa4e <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	2201      	movs	r2, #1
 800fa20:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800fa28:	b2db      	uxtb	r3, r3
 800fa2a:	2b22      	cmp	r3, #34	@ 0x22
 800fa2c:	d101      	bne.n	800fa32 <HAL_SAI_IRQHandler+0x7a>
 800fa2e:	2301      	movs	r3, #1
 800fa30:	e000      	b.n	800fa34 <HAL_SAI_IRQHandler+0x7c>
 800fa32:	2302      	movs	r3, #2
 800fa34:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800fa3c:	68bb      	ldr	r3, [r7, #8]
 800fa3e:	431a      	orrs	r2, r3
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800fa46:	6878      	ldr	r0, [r7, #4]
 800fa48:	f000 f96e 	bl	800fd28 <HAL_SAI_ErrorCallback>
 800fa4c:	e166      	b.n	800fd1c <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 800fa4e:	697b      	ldr	r3, [r7, #20]
 800fa50:	f003 0302 	and.w	r3, r3, #2
 800fa54:	2b00      	cmp	r3, #0
 800fa56:	d013      	beq.n	800fa80 <HAL_SAI_IRQHandler+0xc8>
 800fa58:	693b      	ldr	r3, [r7, #16]
 800fa5a:	f003 0302 	and.w	r3, r3, #2
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d00e      	beq.n	800fa80 <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	2202      	movs	r2, #2
 800fa68:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	f000 8153 	beq.w	800fd1c <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa7c:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 800fa7e:	e14d      	b.n	800fd1c <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 800fa80:	697b      	ldr	r3, [r7, #20]
 800fa82:	f003 0320 	and.w	r3, r3, #32
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d05b      	beq.n	800fb42 <HAL_SAI_IRQHandler+0x18a>
 800fa8a:	693b      	ldr	r3, [r7, #16]
 800fa8c:	f003 0320 	and.w	r3, r3, #32
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d056      	beq.n	800fb42 <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	2220      	movs	r2, #32
 800fa9a:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800faa2:	f043 0204 	orr.w	r2, r3, #4
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800faac:	68fb      	ldr	r3, [r7, #12]
 800faae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d03e      	beq.n	800fb34 <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d018      	beq.n	800faf2 <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fac6:	4a97      	ldr	r2, [pc, #604]	@ (800fd24 <HAL_SAI_IRQHandler+0x36c>)
 800fac8:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fad0:	4618      	mov	r0, r3
 800fad2:	f7f6 f979 	bl	8005dc8 <HAL_DMA_Abort_IT>
 800fad6:	4603      	mov	r3, r0
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d00a      	beq.n	800faf2 <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fae2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800faec:	6878      	ldr	r0, [r7, #4]
 800faee:	f000 f91b 	bl	800fd28 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	f000 810a 	beq.w	800fd12 <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fb04:	4a87      	ldr	r2, [pc, #540]	@ (800fd24 <HAL_SAI_IRQHandler+0x36c>)
 800fb06:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fb0e:	4618      	mov	r0, r3
 800fb10:	f7f6 f95a 	bl	8005dc8 <HAL_DMA_Abort_IT>
 800fb14:	4603      	mov	r3, r0
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	f000 80fb 	beq.w	800fd12 <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fb22:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fb2c:	6878      	ldr	r0, [r7, #4]
 800fb2e:	f000 f8fb 	bl	800fd28 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fb32:	e0ee      	b.n	800fd12 <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800fb34:	6878      	ldr	r0, [r7, #4]
 800fb36:	f7ff fd65 	bl	800f604 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800fb3a:	6878      	ldr	r0, [r7, #4]
 800fb3c:	f000 f8f4 	bl	800fd28 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fb40:	e0e7      	b.n	800fd12 <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800fb42:	697b      	ldr	r3, [r7, #20]
 800fb44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d05b      	beq.n	800fc04 <HAL_SAI_IRQHandler+0x24c>
 800fb4c:	693b      	ldr	r3, [r7, #16]
 800fb4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d056      	beq.n	800fc04 <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	2240      	movs	r2, #64	@ 0x40
 800fb5c:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fb64:	f043 0208 	orr.w	r2, r3, #8
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d03e      	beq.n	800fbf6 <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb7e:	2b00      	cmp	r3, #0
 800fb80:	d018      	beq.n	800fbb4 <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb88:	4a66      	ldr	r2, [pc, #408]	@ (800fd24 <HAL_SAI_IRQHandler+0x36c>)
 800fb8a:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb92:	4618      	mov	r0, r3
 800fb94:	f7f6 f918 	bl	8005dc8 <HAL_DMA_Abort_IT>
 800fb98:	4603      	mov	r3, r0
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d00a      	beq.n	800fbb4 <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fba4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fbae:	6878      	ldr	r0, [r7, #4]
 800fbb0:	f000 f8ba 	bl	800fd28 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	f000 80ab 	beq.w	800fd16 <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fbc6:	4a57      	ldr	r2, [pc, #348]	@ (800fd24 <HAL_SAI_IRQHandler+0x36c>)
 800fbc8:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fbd0:	4618      	mov	r0, r3
 800fbd2:	f7f6 f8f9 	bl	8005dc8 <HAL_DMA_Abort_IT>
 800fbd6:	4603      	mov	r3, r0
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	f000 809c 	beq.w	800fd16 <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fbe4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fbee:	6878      	ldr	r0, [r7, #4]
 800fbf0:	f000 f89a 	bl	800fd28 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fbf4:	e08f      	b.n	800fd16 <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800fbf6:	6878      	ldr	r0, [r7, #4]
 800fbf8:	f7ff fd04 	bl	800f604 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800fbfc:	6878      	ldr	r0, [r7, #4]
 800fbfe:	f000 f893 	bl	800fd28 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fc02:	e088      	b.n	800fd16 <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800fc04:	697b      	ldr	r3, [r7, #20]
 800fc06:	f003 0304 	and.w	r3, r3, #4
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d067      	beq.n	800fcde <HAL_SAI_IRQHandler+0x326>
 800fc0e:	693b      	ldr	r3, [r7, #16]
 800fc10:	f003 0304 	and.w	r3, r3, #4
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d062      	beq.n	800fcde <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	2204      	movs	r2, #4
 800fc1e:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fc26:	f043 0220 	orr.w	r2, r3, #32
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fc30:	68fb      	ldr	r3, [r7, #12]
 800fc32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d03c      	beq.n	800fcb4 <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d018      	beq.n	800fc76 <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fc4a:	4a36      	ldr	r2, [pc, #216]	@ (800fd24 <HAL_SAI_IRQHandler+0x36c>)
 800fc4c:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fc54:	4618      	mov	r0, r3
 800fc56:	f7f6 f8b7 	bl	8005dc8 <HAL_DMA_Abort_IT>
 800fc5a:	4603      	mov	r3, r0
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d00a      	beq.n	800fc76 <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fc66:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fc70:	6878      	ldr	r0, [r7, #4]
 800fc72:	f000 f859 	bl	800fd28 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d04c      	beq.n	800fd1a <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fc86:	4a27      	ldr	r2, [pc, #156]	@ (800fd24 <HAL_SAI_IRQHandler+0x36c>)
 800fc88:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800fc90:	4618      	mov	r0, r3
 800fc92:	f7f6 f899 	bl	8005dc8 <HAL_DMA_Abort_IT>
 800fc96:	4603      	mov	r3, r0
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d03e      	beq.n	800fd1a <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fca2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800fcac:	6878      	ldr	r0, [r7, #4]
 800fcae:	f000 f83b 	bl	800fd28 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fcb2:	e032      	b.n	800fd1a <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	681b      	ldr	r3, [r3, #0]
 800fcb8:	2200      	movs	r2, #0
 800fcba:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	f04f 32ff 	mov.w	r2, #4294967295
 800fcc4:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	2201      	movs	r2, #1
 800fcca:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	2200      	movs	r2, #0
 800fcd2:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800fcd6:	6878      	ldr	r0, [r7, #4]
 800fcd8:	f000 f826 	bl	800fd28 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fcdc:	e01d      	b.n	800fd1a <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800fcde:	697b      	ldr	r3, [r7, #20]
 800fce0:	f003 0310 	and.w	r3, r3, #16
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d019      	beq.n	800fd1c <HAL_SAI_IRQHandler+0x364>
 800fce8:	693b      	ldr	r3, [r7, #16]
 800fcea:	f003 0310 	and.w	r3, r3, #16
 800fcee:	2b00      	cmp	r3, #0
 800fcf0:	d014      	beq.n	800fd1c <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	2210      	movs	r2, #16
 800fcf8:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fd00:	f043 0210 	orr.w	r2, r3, #16
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800fd0a:	6878      	ldr	r0, [r7, #4]
 800fd0c:	f000 f80c 	bl	800fd28 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800fd10:	e004      	b.n	800fd1c <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fd12:	bf00      	nop
 800fd14:	e002      	b.n	800fd1c <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fd16:	bf00      	nop
 800fd18:	e000      	b.n	800fd1c <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800fd1a:	bf00      	nop
}
 800fd1c:	bf00      	nop
 800fd1e:	3718      	adds	r7, #24
 800fd20:	46bd      	mov	sp, r7
 800fd22:	bd80      	pop	{r7, pc}
 800fd24:	0800ff8f 	.word	0x0800ff8f

0800fd28 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800fd28:	b480      	push	{r7}
 800fd2a:	b083      	sub	sp, #12
 800fd2c:	af00      	add	r7, sp, #0
 800fd2e:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800fd30:	bf00      	nop
 800fd32:	370c      	adds	r7, #12
 800fd34:	46bd      	mov	sp, r7
 800fd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd3a:	4770      	bx	lr

0800fd3c <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 800fd3c:	b480      	push	{r7}
 800fd3e:	b083      	sub	sp, #12
 800fd40:	af00      	add	r7, sp, #0
 800fd42:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 800fd4a:	4618      	mov	r0, r3
 800fd4c:	370c      	adds	r7, #12
 800fd4e:	46bd      	mov	sp, r7
 800fd50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd54:	4770      	bx	lr

0800fd56 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800fd56:	b480      	push	{r7}
 800fd58:	b085      	sub	sp, #20
 800fd5a:	af00      	add	r7, sp, #0
 800fd5c:	6078      	str	r0, [r7, #4]
 800fd5e:	460b      	mov	r3, r1
 800fd60:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800fd62:	2301      	movs	r3, #1
 800fd64:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800fd66:	78fb      	ldrb	r3, [r7, #3]
 800fd68:	2b01      	cmp	r3, #1
 800fd6a:	d103      	bne.n	800fd74 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800fd6c:	68fb      	ldr	r3, [r7, #12]
 800fd6e:	f043 0308 	orr.w	r3, r3, #8
 800fd72:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fd78:	2b08      	cmp	r3, #8
 800fd7a:	d10b      	bne.n	800fd94 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800fd80:	2b03      	cmp	r3, #3
 800fd82:	d003      	beq.n	800fd8c <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	685b      	ldr	r3, [r3, #4]
 800fd88:	2b01      	cmp	r3, #1
 800fd8a:	d103      	bne.n	800fd94 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	f043 0310 	orr.w	r3, r3, #16
 800fd92:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	685b      	ldr	r3, [r3, #4]
 800fd98:	2b03      	cmp	r3, #3
 800fd9a:	d003      	beq.n	800fda4 <SAI_InterruptFlag+0x4e>
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	685b      	ldr	r3, [r3, #4]
 800fda0:	2b02      	cmp	r3, #2
 800fda2:	d104      	bne.n	800fdae <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800fda4:	68fb      	ldr	r3, [r7, #12]
 800fda6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800fdaa:	60fb      	str	r3, [r7, #12]
 800fdac:	e003      	b.n	800fdb6 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	f043 0304 	orr.w	r3, r3, #4
 800fdb4:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800fdb6:	68fb      	ldr	r3, [r7, #12]
}
 800fdb8:	4618      	mov	r0, r3
 800fdba:	3714      	adds	r7, #20
 800fdbc:	46bd      	mov	sp, r7
 800fdbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdc2:	4770      	bx	lr

0800fdc4 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800fdc4:	b480      	push	{r7}
 800fdc6:	b085      	sub	sp, #20
 800fdc8:	af00      	add	r7, sp, #0
 800fdca:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800fdcc:	4b18      	ldr	r3, [pc, #96]	@ (800fe30 <SAI_Disable+0x6c>)
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	4a18      	ldr	r2, [pc, #96]	@ (800fe34 <SAI_Disable+0x70>)
 800fdd2:	fba2 2303 	umull	r2, r3, r2, r3
 800fdd6:	0b1b      	lsrs	r3, r3, #12
 800fdd8:	009b      	lsls	r3, r3, #2
 800fdda:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800fddc:	2300      	movs	r3, #0
 800fdde:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	681b      	ldr	r3, [r3, #0]
 800fde4:	681a      	ldr	r2, [r3, #0]
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800fdee:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	2b00      	cmp	r3, #0
 800fdf4:	d10a      	bne.n	800fe0c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800fdfc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800fe06:	2303      	movs	r3, #3
 800fe08:	72fb      	strb	r3, [r7, #11]
      break;
 800fe0a:	e009      	b.n	800fe20 <SAI_Disable+0x5c>
    }
    count--;
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	3b01      	subs	r3, #1
 800fe10:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	681b      	ldr	r3, [r3, #0]
 800fe18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800fe1c:	2b00      	cmp	r3, #0
 800fe1e:	d1e7      	bne.n	800fdf0 <SAI_Disable+0x2c>

  return status;
 800fe20:	7afb      	ldrb	r3, [r7, #11]
}
 800fe22:	4618      	mov	r0, r3
 800fe24:	3714      	adds	r7, #20
 800fe26:	46bd      	mov	sp, r7
 800fe28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe2c:	4770      	bx	lr
 800fe2e:	bf00      	nop
 800fe30:	240000fc 	.word	0x240000fc
 800fe34:	95cbec1b 	.word	0x95cbec1b

0800fe38 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800fe38:	b580      	push	{r7, lr}
 800fe3a:	b084      	sub	sp, #16
 800fe3c:	af00      	add	r7, sp, #0
 800fe3e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fe40:	687b      	ldr	r3, [r7, #4]
 800fe42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe44:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	69db      	ldr	r3, [r3, #28]
 800fe4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fe4e:	d01c      	beq.n	800fe8a <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	2200      	movs	r2, #0
 800fe54:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	681a      	ldr	r2, [r3, #0]
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800fe66:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800fe68:	2100      	movs	r1, #0
 800fe6a:	68f8      	ldr	r0, [r7, #12]
 800fe6c:	f7ff ff73 	bl	800fd56 <SAI_InterruptFlag>
 800fe70:	4603      	mov	r3, r0
 800fe72:	43d9      	mvns	r1, r3
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	691a      	ldr	r2, [r3, #16]
 800fe7a:	68fb      	ldr	r3, [r7, #12]
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	400a      	ands	r2, r1
 800fe80:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	2201      	movs	r2, #1
 800fe86:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800fe8a:	68f8      	ldr	r0, [r7, #12]
 800fe8c:	f007 f99e 	bl	80171cc <HAL_SAI_TxCpltCallback>
#endif
}
 800fe90:	bf00      	nop
 800fe92:	3710      	adds	r7, #16
 800fe94:	46bd      	mov	sp, r7
 800fe96:	bd80      	pop	{r7, pc}

0800fe98 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fe98:	b580      	push	{r7, lr}
 800fe9a:	b084      	sub	sp, #16
 800fe9c:	af00      	add	r7, sp, #0
 800fe9e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fea4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800fea6:	68f8      	ldr	r0, [r7, #12]
 800fea8:	f007 f97e 	bl	80171a8 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800feac:	bf00      	nop
 800feae:	3710      	adds	r7, #16
 800feb0:	46bd      	mov	sp, r7
 800feb2:	bd80      	pop	{r7, pc}

0800feb4 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800feb4:	b580      	push	{r7, lr}
 800feb6:	b084      	sub	sp, #16
 800feb8:	af00      	add	r7, sp, #0
 800feba:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fec0:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	69db      	ldr	r3, [r3, #28]
 800fec6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800feca:	d01c      	beq.n	800ff06 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	681b      	ldr	r3, [r3, #0]
 800fed0:	681a      	ldr	r2, [r3, #0]
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	681b      	ldr	r3, [r3, #0]
 800fed6:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800feda:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800fedc:	68fb      	ldr	r3, [r7, #12]
 800fede:	2200      	movs	r2, #0
 800fee0:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800fee4:	2100      	movs	r1, #0
 800fee6:	68f8      	ldr	r0, [r7, #12]
 800fee8:	f7ff ff35 	bl	800fd56 <SAI_InterruptFlag>
 800feec:	4603      	mov	r3, r0
 800feee:	43d9      	mvns	r1, r3
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	681b      	ldr	r3, [r3, #0]
 800fef4:	691a      	ldr	r2, [r3, #16]
 800fef6:	68fb      	ldr	r3, [r7, #12]
 800fef8:	681b      	ldr	r3, [r3, #0]
 800fefa:	400a      	ands	r2, r1
 800fefc:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800fefe:	68fb      	ldr	r3, [r7, #12]
 800ff00:	2201      	movs	r2, #1
 800ff02:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800ff06:	68f8      	ldr	r0, [r7, #12]
 800ff08:	f007 f984 	bl	8017214 <HAL_SAI_RxCpltCallback>
#endif
}
 800ff0c:	bf00      	nop
 800ff0e:	3710      	adds	r7, #16
 800ff10:	46bd      	mov	sp, r7
 800ff12:	bd80      	pop	{r7, pc}

0800ff14 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ff14:	b580      	push	{r7, lr}
 800ff16:	b084      	sub	sp, #16
 800ff18:	af00      	add	r7, sp, #0
 800ff1a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff20:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800ff22:	68f8      	ldr	r0, [r7, #12]
 800ff24:	f007 f964 	bl	80171f0 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 800ff28:	bf00      	nop
 800ff2a:	3710      	adds	r7, #16
 800ff2c:	46bd      	mov	sp, r7
 800ff2e:	bd80      	pop	{r7, pc}

0800ff30 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800ff30:	b580      	push	{r7, lr}
 800ff32:	b084      	sub	sp, #16
 800ff34:	af00      	add	r7, sp, #0
 800ff36:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff3c:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800ff3e:	6878      	ldr	r0, [r7, #4]
 800ff40:	f7f7 f8b2 	bl	80070a8 <HAL_DMA_GetError>
 800ff44:	4603      	mov	r3, r0
 800ff46:	2b02      	cmp	r3, #2
 800ff48:	d01d      	beq.n	800ff86 <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800ff4a:	68fb      	ldr	r3, [r7, #12]
 800ff4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ff50:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ff54:	68fb      	ldr	r3, [r7, #12]
 800ff56:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	681a      	ldr	r2, [r3, #0]
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800ff68:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800ff6a:	68f8      	ldr	r0, [r7, #12]
 800ff6c:	f7ff ff2a 	bl	800fdc4 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	2201      	movs	r2, #1
 800ff74:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	2200      	movs	r2, #0
 800ff7c:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 800ff80:	68f8      	ldr	r0, [r7, #12]
 800ff82:	f7ff fed1 	bl	800fd28 <HAL_SAI_ErrorCallback>
#endif
  }
}
 800ff86:	bf00      	nop
 800ff88:	3710      	adds	r7, #16
 800ff8a:	46bd      	mov	sp, r7
 800ff8c:	bd80      	pop	{r7, pc}

0800ff8e <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800ff8e:	b580      	push	{r7, lr}
 800ff90:	b084      	sub	sp, #16
 800ff92:	af00      	add	r7, sp, #0
 800ff94:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff9a:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	681b      	ldr	r3, [r3, #0]
 800ffa0:	681a      	ldr	r2, [r3, #0]
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800ffaa:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800ffac:	68fb      	ldr	r3, [r7, #12]
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	2200      	movs	r2, #0
 800ffb2:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800ffb4:	68fb      	ldr	r3, [r7, #12]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	f04f 32ff 	mov.w	r2, #4294967295
 800ffbc:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ffc4:	2b20      	cmp	r3, #32
 800ffc6:	d00a      	beq.n	800ffde <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800ffc8:	68f8      	ldr	r0, [r7, #12]
 800ffca:	f7ff fefb 	bl	800fdc4 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	685a      	ldr	r2, [r3, #4]
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	f042 0208 	orr.w	r2, r2, #8
 800ffdc:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800ffde:	68fb      	ldr	r3, [r7, #12]
 800ffe0:	2201      	movs	r2, #1
 800ffe2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800ffe6:	68fb      	ldr	r3, [r7, #12]
 800ffe8:	2200      	movs	r2, #0
 800ffea:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800ffee:	68f8      	ldr	r0, [r7, #12]
 800fff0:	f7ff fe9a 	bl	800fd28 <HAL_SAI_ErrorCallback>
#endif
}
 800fff4:	bf00      	nop
 800fff6:	3710      	adds	r7, #16
 800fff8:	46bd      	mov	sp, r7
 800fffa:	bd80      	pop	{r7, pc}

0800fffc <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800fffc:	b580      	push	{r7, lr}
 800fffe:	b08a      	sub	sp, #40	@ 0x28
 8010000:	af00      	add	r7, sp, #0
 8010002:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	2b00      	cmp	r3, #0
 8010008:	d101      	bne.n	801000e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 801000a:	2301      	movs	r3, #1
 801000c:	e075      	b.n	80100fa <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010014:	b2db      	uxtb	r3, r3
 8010016:	2b00      	cmp	r3, #0
 8010018:	d105      	bne.n	8010026 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	2200      	movs	r2, #0
 801001e:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8010020:	6878      	ldr	r0, [r7, #4]
 8010022:	f008 fae1 	bl	80185e8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	2204      	movs	r2, #4
 801002a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 801002e:	6878      	ldr	r0, [r7, #4]
 8010030:	f000 f868 	bl	8010104 <HAL_SD_InitCard>
 8010034:	4603      	mov	r3, r0
 8010036:	2b00      	cmp	r3, #0
 8010038:	d001      	beq.n	801003e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 801003a:	2301      	movs	r3, #1
 801003c:	e05d      	b.n	80100fa <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 801003e:	f107 0308 	add.w	r3, r7, #8
 8010042:	4619      	mov	r1, r3
 8010044:	6878      	ldr	r0, [r7, #4]
 8010046:	f000 fc61 	bl	801090c <HAL_SD_GetCardStatus>
 801004a:	4603      	mov	r3, r0
 801004c:	2b00      	cmp	r3, #0
 801004e:	d001      	beq.n	8010054 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8010050:	2301      	movs	r3, #1
 8010052:	e052      	b.n	80100fa <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8010054:	7e3b      	ldrb	r3, [r7, #24]
 8010056:	b2db      	uxtb	r3, r3
 8010058:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 801005a:	7e7b      	ldrb	r3, [r7, #25]
 801005c:	b2db      	uxtb	r3, r3
 801005e:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010064:	2b01      	cmp	r3, #1
 8010066:	d10a      	bne.n	801007e <HAL_SD_Init+0x82>
 8010068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801006a:	2b00      	cmp	r3, #0
 801006c:	d102      	bne.n	8010074 <HAL_SD_Init+0x78>
 801006e:	6a3b      	ldr	r3, [r7, #32]
 8010070:	2b00      	cmp	r3, #0
 8010072:	d004      	beq.n	801007e <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801007a:	659a      	str	r2, [r3, #88]	@ 0x58
 801007c:	e00b      	b.n	8010096 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010082:	2b01      	cmp	r3, #1
 8010084:	d104      	bne.n	8010090 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801008c:	659a      	str	r2, [r3, #88]	@ 0x58
 801008e:	e002      	b.n	8010096 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	2200      	movs	r2, #0
 8010094:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	68db      	ldr	r3, [r3, #12]
 801009a:	4619      	mov	r1, r3
 801009c:	6878      	ldr	r0, [r7, #4]
 801009e:	f000 fd1f 	bl	8010ae0 <HAL_SD_ConfigWideBusOperation>
 80100a2:	4603      	mov	r3, r0
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d001      	beq.n	80100ac <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 80100a8:	2301      	movs	r3, #1
 80100aa:	e026      	b.n	80100fa <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 80100ac:	f7f4 fc5c 	bl	8004968 <HAL_GetTick>
 80100b0:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80100b2:	e011      	b.n	80100d8 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80100b4:	f7f4 fc58 	bl	8004968 <HAL_GetTick>
 80100b8:	4602      	mov	r2, r0
 80100ba:	69fb      	ldr	r3, [r7, #28]
 80100bc:	1ad3      	subs	r3, r2, r3
 80100be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100c2:	d109      	bne.n	80100d8 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80100ca:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	2201      	movs	r2, #1
 80100d0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 80100d4:	2303      	movs	r3, #3
 80100d6:	e010      	b.n	80100fa <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80100d8:	6878      	ldr	r0, [r7, #4]
 80100da:	f000 fe13 	bl	8010d04 <HAL_SD_GetCardState>
 80100de:	4603      	mov	r3, r0
 80100e0:	2b04      	cmp	r3, #4
 80100e2:	d1e7      	bne.n	80100b4 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	2200      	movs	r2, #0
 80100e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	2200      	movs	r2, #0
 80100ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	2201      	movs	r2, #1
 80100f4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80100f8:	2300      	movs	r3, #0
}
 80100fa:	4618      	mov	r0, r3
 80100fc:	3728      	adds	r7, #40	@ 0x28
 80100fe:	46bd      	mov	sp, r7
 8010100:	bd80      	pop	{r7, pc}
	...

08010104 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8010104:	b590      	push	{r4, r7, lr}
 8010106:	b08d      	sub	sp, #52	@ 0x34
 8010108:	af02      	add	r7, sp, #8
 801010a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 801010c:	2300      	movs	r3, #0
 801010e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8010110:	2300      	movs	r3, #0
 8010112:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8010114:	2300      	movs	r3, #0
 8010116:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8010118:	2300      	movs	r3, #0
 801011a:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 801011c:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8010120:	f04f 0100 	mov.w	r1, #0
 8010124:	f7fd fcd0 	bl	800dac8 <HAL_RCCEx_GetPeriphCLKFreq>
 8010128:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 801012a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801012c:	2b00      	cmp	r3, #0
 801012e:	d109      	bne.n	8010144 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	2201      	movs	r2, #1
 8010134:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 801013e:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8010140:	2301      	movs	r3, #1
 8010142:	e070      	b.n	8010226 <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8010144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010146:	0a1b      	lsrs	r3, r3, #8
 8010148:	4a39      	ldr	r2, [pc, #228]	@ (8010230 <HAL_SD_InitCard+0x12c>)
 801014a:	fba2 2303 	umull	r2, r3, r2, r3
 801014e:	091b      	lsrs	r3, r3, #4
 8010150:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	681c      	ldr	r4, [r3, #0]
 8010156:	466a      	mov	r2, sp
 8010158:	f107 0318 	add.w	r3, r7, #24
 801015c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010160:	e882 0003 	stmia.w	r2, {r0, r1}
 8010164:	f107 030c 	add.w	r3, r7, #12
 8010168:	cb0e      	ldmia	r3, {r1, r2, r3}
 801016a:	4620      	mov	r0, r4
 801016c:	f002 fe02 	bl	8012d74 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	4618      	mov	r0, r3
 8010176:	f002 fe45 	bl	8012e04 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 801017a:	69fb      	ldr	r3, [r7, #28]
 801017c:	2b00      	cmp	r3, #0
 801017e:	d005      	beq.n	801018c <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 8010180:	69fb      	ldr	r3, [r7, #28]
 8010182:	005b      	lsls	r3, r3, #1
 8010184:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010186:	fbb2 f3f3 	udiv	r3, r2, r3
 801018a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 801018c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801018e:	2b00      	cmp	r3, #0
 8010190:	d007      	beq.n	80101a2 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 8010192:	4a28      	ldr	r2, [pc, #160]	@ (8010234 <HAL_SD_InitCard+0x130>)
 8010194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010196:	fbb2 f3f3 	udiv	r3, r2, r3
 801019a:	3301      	adds	r3, #1
 801019c:	4618      	mov	r0, r3
 801019e:	f7f4 fbef 	bl	8004980 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80101a2:	6878      	ldr	r0, [r7, #4]
 80101a4:	f000 fe9c 	bl	8010ee0 <SD_PowerON>
 80101a8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80101aa:	6a3b      	ldr	r3, [r7, #32]
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d00b      	beq.n	80101c8 <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	2201      	movs	r2, #1
 80101b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80101bc:	6a3b      	ldr	r3, [r7, #32]
 80101be:	431a      	orrs	r2, r3
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80101c4:	2301      	movs	r3, #1
 80101c6:	e02e      	b.n	8010226 <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80101c8:	6878      	ldr	r0, [r7, #4]
 80101ca:	f000 fdbb 	bl	8010d44 <SD_InitCard>
 80101ce:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80101d0:	6a3b      	ldr	r3, [r7, #32]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d00b      	beq.n	80101ee <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	2201      	movs	r2, #1
 80101da:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 80101de:	687b      	ldr	r3, [r7, #4]
 80101e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80101e2:	6a3b      	ldr	r3, [r7, #32]
 80101e4:	431a      	orrs	r2, r3
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80101ea:	2301      	movs	r3, #1
 80101ec:	e01b      	b.n	8010226 <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80101f6:	4618      	mov	r0, r3
 80101f8:	f002 fe9a 	bl	8012f30 <SDMMC_CmdBlockLength>
 80101fc:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80101fe:	6a3b      	ldr	r3, [r7, #32]
 8010200:	2b00      	cmp	r3, #0
 8010202:	d00f      	beq.n	8010224 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	4a0b      	ldr	r2, [pc, #44]	@ (8010238 <HAL_SD_InitCard+0x134>)
 801020a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010210:	6a3b      	ldr	r3, [r7, #32]
 8010212:	431a      	orrs	r2, r3
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8010218:	687b      	ldr	r3, [r7, #4]
 801021a:	2201      	movs	r2, #1
 801021c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8010220:	2301      	movs	r3, #1
 8010222:	e000      	b.n	8010226 <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8010224:	2300      	movs	r3, #0
}
 8010226:	4618      	mov	r0, r3
 8010228:	372c      	adds	r7, #44	@ 0x2c
 801022a:	46bd      	mov	sp, r7
 801022c:	bd90      	pop	{r4, r7, pc}
 801022e:	bf00      	nop
 8010230:	014f8b59 	.word	0x014f8b59
 8010234:	00012110 	.word	0x00012110
 8010238:	1fe00fff 	.word	0x1fe00fff

0801023c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 801023c:	b580      	push	{r7, lr}
 801023e:	b084      	sub	sp, #16
 8010240:	af00      	add	r7, sp, #0
 8010242:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8010244:	687b      	ldr	r3, [r7, #4]
 8010246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010248:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 801024a:	687b      	ldr	r3, [r7, #4]
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010250:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010254:	2b00      	cmp	r3, #0
 8010256:	d008      	beq.n	801026a <HAL_SD_IRQHandler+0x2e>
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	f003 0308 	and.w	r3, r3, #8
 801025e:	2b00      	cmp	r3, #0
 8010260:	d003      	beq.n	801026a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8010262:	6878      	ldr	r0, [r7, #4]
 8010264:	f001 f928 	bl	80114b8 <SD_Read_IT>
 8010268:	e19a      	b.n	80105a0 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	681b      	ldr	r3, [r3, #0]
 801026e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010270:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010274:	2b00      	cmp	r3, #0
 8010276:	f000 80ac 	beq.w	80103d2 <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 801027a:	687b      	ldr	r3, [r7, #4]
 801027c:	681b      	ldr	r3, [r3, #0]
 801027e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010282:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	681b      	ldr	r3, [r3, #0]
 8010288:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	681a      	ldr	r2, [r3, #0]
 801028e:	4b59      	ldr	r3, [pc, #356]	@ (80103f4 <HAL_SD_IRQHandler+0x1b8>)
 8010290:	400b      	ands	r3, r1
 8010292:	63d3      	str	r3, [r2, #60]	@ 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	681b      	ldr	r3, [r3, #0]
 8010298:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	681b      	ldr	r3, [r3, #0]
 801029e:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 80102a2:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	68da      	ldr	r2, [r3, #12]
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80102b2:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	f003 0308 	and.w	r3, r3, #8
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d038      	beq.n	8010330 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80102be:	68fb      	ldr	r3, [r7, #12]
 80102c0:	f003 0302 	and.w	r3, r3, #2
 80102c4:	2b00      	cmp	r3, #0
 80102c6:	d104      	bne.n	80102d2 <HAL_SD_IRQHandler+0x96>
 80102c8:	68fb      	ldr	r3, [r7, #12]
 80102ca:	f003 0320 	and.w	r3, r3, #32
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d011      	beq.n	80102f6 <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	681b      	ldr	r3, [r3, #0]
 80102d6:	4618      	mov	r0, r3
 80102d8:	f002 fe70 	bl	8012fbc <SDMMC_CmdStopTransfer>
 80102dc:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 80102de:	68bb      	ldr	r3, [r7, #8]
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	d008      	beq.n	80102f6 <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80102e8:	68bb      	ldr	r3, [r7, #8]
 80102ea:	431a      	orrs	r2, r3
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	635a      	str	r2, [r3, #52]	@ 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80102f0:	6878      	ldr	r0, [r7, #4]
 80102f2:	f008 f889 	bl	8018408 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	681b      	ldr	r3, [r3, #0]
 80102fa:	4a3f      	ldr	r2, [pc, #252]	@ (80103f8 <HAL_SD_IRQHandler+0x1bc>)
 80102fc:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	2201      	movs	r2, #1
 8010302:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	2200      	movs	r2, #0
 801030a:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 801030c:	68fb      	ldr	r3, [r7, #12]
 801030e:	f003 0301 	and.w	r3, r3, #1
 8010312:	2b00      	cmp	r3, #0
 8010314:	d104      	bne.n	8010320 <HAL_SD_IRQHandler+0xe4>
 8010316:	68fb      	ldr	r3, [r7, #12]
 8010318:	f003 0302 	and.w	r3, r3, #2
 801031c:	2b00      	cmp	r3, #0
 801031e:	d003      	beq.n	8010328 <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8010320:	6878      	ldr	r0, [r7, #4]
 8010322:	f008 f845 	bl	80183b0 <HAL_SD_RxCpltCallback>
 8010326:	e13b      	b.n	80105a0 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8010328:	6878      	ldr	r0, [r7, #4]
 801032a:	f008 f857 	bl	80183dc <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 801032e:	e137      	b.n	80105a0 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 8010330:	68fb      	ldr	r3, [r7, #12]
 8010332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010336:	2b00      	cmp	r3, #0
 8010338:	f000 8132 	beq.w	80105a0 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	2200      	movs	r2, #0
 8010342:	629a      	str	r2, [r3, #40]	@ 0x28
      hsd->Instance->DCTRL = 0;
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	2200      	movs	r2, #0
 801034a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	2200      	movs	r2, #0
 8010352:	651a      	str	r2, [r3, #80]	@ 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8010354:	68fb      	ldr	r3, [r7, #12]
 8010356:	f003 0302 	and.w	r3, r3, #2
 801035a:	2b00      	cmp	r3, #0
 801035c:	d104      	bne.n	8010368 <HAL_SD_IRQHandler+0x12c>
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	f003 0320 	and.w	r3, r3, #32
 8010364:	2b00      	cmp	r3, #0
 8010366:	d011      	beq.n	801038c <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	681b      	ldr	r3, [r3, #0]
 801036c:	4618      	mov	r0, r3
 801036e:	f002 fe25 	bl	8012fbc <SDMMC_CmdStopTransfer>
 8010372:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 8010374:	68bb      	ldr	r3, [r7, #8]
 8010376:	2b00      	cmp	r3, #0
 8010378:	d008      	beq.n	801038c <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 801037a:	687b      	ldr	r3, [r7, #4]
 801037c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801037e:	68bb      	ldr	r3, [r7, #8]
 8010380:	431a      	orrs	r2, r3
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	635a      	str	r2, [r3, #52]	@ 0x34
          HAL_SD_ErrorCallback(hsd);
 8010386:	6878      	ldr	r0, [r7, #4]
 8010388:	f008 f83e 	bl	8018408 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	2201      	movs	r2, #1
 8010390:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	2200      	movs	r2, #0
 8010398:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	f003 0310 	and.w	r3, r3, #16
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d104      	bne.n	80103ae <HAL_SD_IRQHandler+0x172>
 80103a4:	68fb      	ldr	r3, [r7, #12]
 80103a6:	f003 0320 	and.w	r3, r3, #32
 80103aa:	2b00      	cmp	r3, #0
 80103ac:	d002      	beq.n	80103b4 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 80103ae:	6878      	ldr	r0, [r7, #4]
 80103b0:	f008 f814 	bl	80183dc <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80103b4:	68fb      	ldr	r3, [r7, #12]
 80103b6:	f003 0301 	and.w	r3, r3, #1
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	d105      	bne.n	80103ca <HAL_SD_IRQHandler+0x18e>
 80103be:	68fb      	ldr	r3, [r7, #12]
 80103c0:	f003 0302 	and.w	r3, r3, #2
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	f000 80eb 	beq.w	80105a0 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 80103ca:	6878      	ldr	r0, [r7, #4]
 80103cc:	f007 fff0 	bl	80183b0 <HAL_SD_RxCpltCallback>
}
 80103d0:	e0e6      	b.n	80105a0 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80103d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d00d      	beq.n	80103fc <HAL_SD_IRQHandler+0x1c0>
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	f003 0308 	and.w	r3, r3, #8
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d008      	beq.n	80103fc <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 80103ea:	6878      	ldr	r0, [r7, #4]
 80103ec:	f001 f8aa 	bl	8011544 <SD_Write_IT>
 80103f0:	e0d6      	b.n	80105a0 <HAL_SD_IRQHandler+0x364>
 80103f2:	bf00      	nop
 80103f4:	ffff3ec5 	.word	0xffff3ec5
 80103f8:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010402:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8010406:	2b00      	cmp	r3, #0
 8010408:	f000 809d 	beq.w	8010546 <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	681b      	ldr	r3, [r3, #0]
 8010410:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010412:	f003 0302 	and.w	r3, r3, #2
 8010416:	2b00      	cmp	r3, #0
 8010418:	d005      	beq.n	8010426 <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 801041a:	687b      	ldr	r3, [r7, #4]
 801041c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801041e:	f043 0202 	orr.w	r2, r3, #2
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801042c:	f003 0308 	and.w	r3, r3, #8
 8010430:	2b00      	cmp	r3, #0
 8010432:	d005      	beq.n	8010440 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010438:	f043 0208 	orr.w	r2, r3, #8
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010446:	f003 0320 	and.w	r3, r3, #32
 801044a:	2b00      	cmp	r3, #0
 801044c:	d005      	beq.n	801045a <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010452:	f043 0220 	orr.w	r2, r3, #32
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	635a      	str	r2, [r3, #52]	@ 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 801045a:	687b      	ldr	r3, [r7, #4]
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010460:	f003 0310 	and.w	r3, r3, #16
 8010464:	2b00      	cmp	r3, #0
 8010466:	d005      	beq.n	8010474 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801046c:	f043 0210 	orr.w	r2, r3, #16
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	4a4b      	ldr	r2, [pc, #300]	@ (80105a8 <HAL_SD_IRQHandler+0x36c>)
 801047a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	681b      	ldr	r3, [r3, #0]
 8010480:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	681b      	ldr	r3, [r3, #0]
 8010486:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 801048a:	63da      	str	r2, [r3, #60]	@ 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	68da      	ldr	r2, [r3, #12]
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801049a:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	681b      	ldr	r3, [r3, #0]
 80104a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80104aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	68da      	ldr	r2, [r3, #12]
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	681b      	ldr	r3, [r3, #0]
 80104b6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80104ba:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	4618      	mov	r0, r3
 80104c2:	f002 fd7b 	bl	8012fbc <SDMMC_CmdStopTransfer>
 80104c6:	4602      	mov	r2, r0
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80104cc:	431a      	orrs	r2, r3
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	68da      	ldr	r2, [r3, #12]
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80104e0:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80104ea:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 80104ec:	68fb      	ldr	r3, [r7, #12]
 80104ee:	f003 0308 	and.w	r3, r3, #8
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d00a      	beq.n	801050c <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	2201      	movs	r2, #1
 80104fa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->Context = SD_CONTEXT_NONE;
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	2200      	movs	r2, #0
 8010502:	62da      	str	r2, [r3, #44]	@ 0x2c
      HAL_SD_ErrorCallback(hsd);
 8010504:	6878      	ldr	r0, [r7, #4]
 8010506:	f007 ff7f 	bl	8018408 <HAL_SD_ErrorCallback>
}
 801050a:	e049      	b.n	80105a0 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 801050c:	68fb      	ldr	r3, [r7, #12]
 801050e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010512:	2b00      	cmp	r3, #0
 8010514:	d044      	beq.n	80105a0 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801051a:	2b00      	cmp	r3, #0
 801051c:	d040      	beq.n	80105a0 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 801052c:	63da      	str	r2, [r3, #60]	@ 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	681b      	ldr	r3, [r3, #0]
 8010532:	2200      	movs	r2, #0
 8010534:	651a      	str	r2, [r3, #80]	@ 0x50
        hsd->State = HAL_SD_STATE_READY;
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	2201      	movs	r2, #1
 801053a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        HAL_SD_ErrorCallback(hsd);
 801053e:	6878      	ldr	r0, [r7, #4]
 8010540:	f007 ff62 	bl	8018408 <HAL_SD_ErrorCallback>
}
 8010544:	e02c      	b.n	80105a0 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	681b      	ldr	r3, [r3, #0]
 801054a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801054c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010550:	2b00      	cmp	r3, #0
 8010552:	d025      	beq.n	80105a0 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	681b      	ldr	r3, [r3, #0]
 8010558:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801055c:	639a      	str	r2, [r3, #56]	@ 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	681b      	ldr	r3, [r3, #0]
 8010562:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010564:	f003 0304 	and.w	r3, r3, #4
 8010568:	2b00      	cmp	r3, #0
 801056a:	d10c      	bne.n	8010586 <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 801056c:	68fb      	ldr	r3, [r7, #12]
 801056e:	f003 0320 	and.w	r3, r3, #32
 8010572:	2b00      	cmp	r3, #0
 8010574:	d003      	beq.n	801057e <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 8010576:	6878      	ldr	r0, [r7, #4]
 8010578:	f007 ffe2 	bl	8018540 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 801057c:	e010      	b.n	80105a0 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 801057e:	6878      	ldr	r0, [r7, #4]
 8010580:	f007 ff84 	bl	801848c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 8010584:	e00c      	b.n	80105a0 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8010586:	68fb      	ldr	r3, [r7, #12]
 8010588:	f003 0320 	and.w	r3, r3, #32
 801058c:	2b00      	cmp	r3, #0
 801058e:	d003      	beq.n	8010598 <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 8010590:	6878      	ldr	r0, [r7, #4]
 8010592:	f007 ffa7 	bl	80184e4 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 8010596:	e003      	b.n	80105a0 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 8010598:	6878      	ldr	r0, [r7, #4]
 801059a:	f007 ff4b 	bl	8018434 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 801059e:	e7ff      	b.n	80105a0 <HAL_SD_IRQHandler+0x364>
 80105a0:	bf00      	nop
 80105a2:	3710      	adds	r7, #16
 80105a4:	46bd      	mov	sp, r7
 80105a6:	bd80      	pop	{r7, pc}
 80105a8:	18000f3a 	.word	0x18000f3a

080105ac <HAL_SD_GetError>:
  * @param  hsd : Pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval SD Error Code
  */
uint32_t HAL_SD_GetError(const SD_HandleTypeDef *hsd)
{
 80105ac:	b480      	push	{r7}
 80105ae:	b083      	sub	sp, #12
 80105b0:	af00      	add	r7, sp, #0
 80105b2:	6078      	str	r0, [r7, #4]
  return hsd->ErrorCode;
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 80105b8:	4618      	mov	r0, r3
 80105ba:	370c      	adds	r7, #12
 80105bc:	46bd      	mov	sp, r7
 80105be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105c2:	4770      	bx	lr

080105c4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80105c4:	b480      	push	{r7}
 80105c6:	b083      	sub	sp, #12
 80105c8:	af00      	add	r7, sp, #0
 80105ca:	6078      	str	r0, [r7, #4]
 80105cc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80105d2:	0f9b      	lsrs	r3, r3, #30
 80105d4:	b2da      	uxtb	r2, r3
 80105d6:	683b      	ldr	r3, [r7, #0]
 80105d8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80105de:	0e9b      	lsrs	r3, r3, #26
 80105e0:	b2db      	uxtb	r3, r3
 80105e2:	f003 030f 	and.w	r3, r3, #15
 80105e6:	b2da      	uxtb	r2, r3
 80105e8:	683b      	ldr	r3, [r7, #0]
 80105ea:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80105f0:	0e1b      	lsrs	r3, r3, #24
 80105f2:	b2db      	uxtb	r3, r3
 80105f4:	f003 0303 	and.w	r3, r3, #3
 80105f8:	b2da      	uxtb	r2, r3
 80105fa:	683b      	ldr	r3, [r7, #0]
 80105fc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010602:	0c1b      	lsrs	r3, r3, #16
 8010604:	b2da      	uxtb	r2, r3
 8010606:	683b      	ldr	r3, [r7, #0]
 8010608:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801060e:	0a1b      	lsrs	r3, r3, #8
 8010610:	b2da      	uxtb	r2, r3
 8010612:	683b      	ldr	r3, [r7, #0]
 8010614:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801061a:	b2da      	uxtb	r2, r3
 801061c:	683b      	ldr	r3, [r7, #0]
 801061e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010624:	0d1b      	lsrs	r3, r3, #20
 8010626:	b29a      	uxth	r2, r3
 8010628:	683b      	ldr	r3, [r7, #0]
 801062a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010630:	0c1b      	lsrs	r3, r3, #16
 8010632:	b2db      	uxtb	r3, r3
 8010634:	f003 030f 	and.w	r3, r3, #15
 8010638:	b2da      	uxtb	r2, r3
 801063a:	683b      	ldr	r3, [r7, #0]
 801063c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010642:	0bdb      	lsrs	r3, r3, #15
 8010644:	b2db      	uxtb	r3, r3
 8010646:	f003 0301 	and.w	r3, r3, #1
 801064a:	b2da      	uxtb	r2, r3
 801064c:	683b      	ldr	r3, [r7, #0]
 801064e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010654:	0b9b      	lsrs	r3, r3, #14
 8010656:	b2db      	uxtb	r3, r3
 8010658:	f003 0301 	and.w	r3, r3, #1
 801065c:	b2da      	uxtb	r2, r3
 801065e:	683b      	ldr	r3, [r7, #0]
 8010660:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010666:	0b5b      	lsrs	r3, r3, #13
 8010668:	b2db      	uxtb	r3, r3
 801066a:	f003 0301 	and.w	r3, r3, #1
 801066e:	b2da      	uxtb	r2, r3
 8010670:	683b      	ldr	r3, [r7, #0]
 8010672:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010678:	0b1b      	lsrs	r3, r3, #12
 801067a:	b2db      	uxtb	r3, r3
 801067c:	f003 0301 	and.w	r3, r3, #1
 8010680:	b2da      	uxtb	r2, r3
 8010682:	683b      	ldr	r3, [r7, #0]
 8010684:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8010686:	683b      	ldr	r3, [r7, #0]
 8010688:	2200      	movs	r2, #0
 801068a:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010690:	2b00      	cmp	r3, #0
 8010692:	d163      	bne.n	801075c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010698:	009a      	lsls	r2, r3, #2
 801069a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 801069e:	4013      	ands	r3, r2
 80106a0:	687a      	ldr	r2, [r7, #4]
 80106a2:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 80106a4:	0f92      	lsrs	r2, r2, #30
 80106a6:	431a      	orrs	r2, r3
 80106a8:	683b      	ldr	r3, [r7, #0]
 80106aa:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80106b0:	0edb      	lsrs	r3, r3, #27
 80106b2:	b2db      	uxtb	r3, r3
 80106b4:	f003 0307 	and.w	r3, r3, #7
 80106b8:	b2da      	uxtb	r2, r3
 80106ba:	683b      	ldr	r3, [r7, #0]
 80106bc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80106c2:	0e1b      	lsrs	r3, r3, #24
 80106c4:	b2db      	uxtb	r3, r3
 80106c6:	f003 0307 	and.w	r3, r3, #7
 80106ca:	b2da      	uxtb	r2, r3
 80106cc:	683b      	ldr	r3, [r7, #0]
 80106ce:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80106d4:	0d5b      	lsrs	r3, r3, #21
 80106d6:	b2db      	uxtb	r3, r3
 80106d8:	f003 0307 	and.w	r3, r3, #7
 80106dc:	b2da      	uxtb	r2, r3
 80106de:	683b      	ldr	r3, [r7, #0]
 80106e0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80106e6:	0c9b      	lsrs	r3, r3, #18
 80106e8:	b2db      	uxtb	r3, r3
 80106ea:	f003 0307 	and.w	r3, r3, #7
 80106ee:	b2da      	uxtb	r2, r3
 80106f0:	683b      	ldr	r3, [r7, #0]
 80106f2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80106f8:	0bdb      	lsrs	r3, r3, #15
 80106fa:	b2db      	uxtb	r3, r3
 80106fc:	f003 0307 	and.w	r3, r3, #7
 8010700:	b2da      	uxtb	r2, r3
 8010702:	683b      	ldr	r3, [r7, #0]
 8010704:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8010706:	683b      	ldr	r3, [r7, #0]
 8010708:	691b      	ldr	r3, [r3, #16]
 801070a:	1c5a      	adds	r2, r3, #1
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8010710:	683b      	ldr	r3, [r7, #0]
 8010712:	7e1b      	ldrb	r3, [r3, #24]
 8010714:	b2db      	uxtb	r3, r3
 8010716:	f003 0307 	and.w	r3, r3, #7
 801071a:	3302      	adds	r3, #2
 801071c:	2201      	movs	r2, #1
 801071e:	fa02 f303 	lsl.w	r3, r2, r3
 8010722:	687a      	ldr	r2, [r7, #4]
 8010724:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8010726:	fb03 f202 	mul.w	r2, r3, r2
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 801072e:	683b      	ldr	r3, [r7, #0]
 8010730:	7a1b      	ldrb	r3, [r3, #8]
 8010732:	b2db      	uxtb	r3, r3
 8010734:	f003 030f 	and.w	r3, r3, #15
 8010738:	2201      	movs	r2, #1
 801073a:	409a      	lsls	r2, r3
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010744:	687a      	ldr	r2, [r7, #4]
 8010746:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8010748:	0a52      	lsrs	r2, r2, #9
 801074a:	fb03 f202 	mul.w	r2, r3, r2
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010758:	655a      	str	r2, [r3, #84]	@ 0x54
 801075a:	e031      	b.n	80107c0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010760:	2b01      	cmp	r3, #1
 8010762:	d11d      	bne.n	80107a0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010768:	041b      	lsls	r3, r3, #16
 801076a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010772:	0c1b      	lsrs	r3, r3, #16
 8010774:	431a      	orrs	r2, r3
 8010776:	683b      	ldr	r3, [r7, #0]
 8010778:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 801077a:	683b      	ldr	r3, [r7, #0]
 801077c:	691b      	ldr	r3, [r3, #16]
 801077e:	3301      	adds	r3, #1
 8010780:	029a      	lsls	r2, r3, #10
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010794:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8010796:	687b      	ldr	r3, [r7, #4]
 8010798:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	655a      	str	r2, [r3, #84]	@ 0x54
 801079e:	e00f      	b.n	80107c0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80107a0:	687b      	ldr	r3, [r7, #4]
 80107a2:	681b      	ldr	r3, [r3, #0]
 80107a4:	4a58      	ldr	r2, [pc, #352]	@ (8010908 <HAL_SD_GetCardCSD+0x344>)
 80107a6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80107ac:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	2201      	movs	r2, #1
 80107b8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 80107bc:	2301      	movs	r3, #1
 80107be:	e09d      	b.n	80108fc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80107c4:	0b9b      	lsrs	r3, r3, #14
 80107c6:	b2db      	uxtb	r3, r3
 80107c8:	f003 0301 	and.w	r3, r3, #1
 80107cc:	b2da      	uxtb	r2, r3
 80107ce:	683b      	ldr	r3, [r7, #0]
 80107d0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80107d6:	09db      	lsrs	r3, r3, #7
 80107d8:	b2db      	uxtb	r3, r3
 80107da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80107de:	b2da      	uxtb	r2, r3
 80107e0:	683b      	ldr	r3, [r7, #0]
 80107e2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80107e8:	b2db      	uxtb	r3, r3
 80107ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80107ee:	b2da      	uxtb	r2, r3
 80107f0:	683b      	ldr	r3, [r7, #0]
 80107f2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80107f8:	0fdb      	lsrs	r3, r3, #31
 80107fa:	b2da      	uxtb	r2, r3
 80107fc:	683b      	ldr	r3, [r7, #0]
 80107fe:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010804:	0f5b      	lsrs	r3, r3, #29
 8010806:	b2db      	uxtb	r3, r3
 8010808:	f003 0303 	and.w	r3, r3, #3
 801080c:	b2da      	uxtb	r2, r3
 801080e:	683b      	ldr	r3, [r7, #0]
 8010810:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010816:	0e9b      	lsrs	r3, r3, #26
 8010818:	b2db      	uxtb	r3, r3
 801081a:	f003 0307 	and.w	r3, r3, #7
 801081e:	b2da      	uxtb	r2, r3
 8010820:	683b      	ldr	r3, [r7, #0]
 8010822:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010828:	0d9b      	lsrs	r3, r3, #22
 801082a:	b2db      	uxtb	r3, r3
 801082c:	f003 030f 	and.w	r3, r3, #15
 8010830:	b2da      	uxtb	r2, r3
 8010832:	683b      	ldr	r3, [r7, #0]
 8010834:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801083a:	0d5b      	lsrs	r3, r3, #21
 801083c:	b2db      	uxtb	r3, r3
 801083e:	f003 0301 	and.w	r3, r3, #1
 8010842:	b2da      	uxtb	r2, r3
 8010844:	683b      	ldr	r3, [r7, #0]
 8010846:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 801084a:	683b      	ldr	r3, [r7, #0]
 801084c:	2200      	movs	r2, #0
 801084e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010856:	0c1b      	lsrs	r3, r3, #16
 8010858:	b2db      	uxtb	r3, r3
 801085a:	f003 0301 	and.w	r3, r3, #1
 801085e:	b2da      	uxtb	r2, r3
 8010860:	683b      	ldr	r3, [r7, #0]
 8010862:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801086a:	0bdb      	lsrs	r3, r3, #15
 801086c:	b2db      	uxtb	r3, r3
 801086e:	f003 0301 	and.w	r3, r3, #1
 8010872:	b2da      	uxtb	r2, r3
 8010874:	683b      	ldr	r3, [r7, #0]
 8010876:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801087e:	0b9b      	lsrs	r3, r3, #14
 8010880:	b2db      	uxtb	r3, r3
 8010882:	f003 0301 	and.w	r3, r3, #1
 8010886:	b2da      	uxtb	r2, r3
 8010888:	683b      	ldr	r3, [r7, #0]
 801088a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010892:	0b5b      	lsrs	r3, r3, #13
 8010894:	b2db      	uxtb	r3, r3
 8010896:	f003 0301 	and.w	r3, r3, #1
 801089a:	b2da      	uxtb	r2, r3
 801089c:	683b      	ldr	r3, [r7, #0]
 801089e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80108a6:	0b1b      	lsrs	r3, r3, #12
 80108a8:	b2db      	uxtb	r3, r3
 80108aa:	f003 0301 	and.w	r3, r3, #1
 80108ae:	b2da      	uxtb	r2, r3
 80108b0:	683b      	ldr	r3, [r7, #0]
 80108b2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80108ba:	0a9b      	lsrs	r3, r3, #10
 80108bc:	b2db      	uxtb	r3, r3
 80108be:	f003 0303 	and.w	r3, r3, #3
 80108c2:	b2da      	uxtb	r2, r3
 80108c4:	683b      	ldr	r3, [r7, #0]
 80108c6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80108ce:	0a1b      	lsrs	r3, r3, #8
 80108d0:	b2db      	uxtb	r3, r3
 80108d2:	f003 0303 	and.w	r3, r3, #3
 80108d6:	b2da      	uxtb	r2, r3
 80108d8:	683b      	ldr	r3, [r7, #0]
 80108da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80108e2:	085b      	lsrs	r3, r3, #1
 80108e4:	b2db      	uxtb	r3, r3
 80108e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80108ea:	b2da      	uxtb	r2, r3
 80108ec:	683b      	ldr	r3, [r7, #0]
 80108ee:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80108f2:	683b      	ldr	r3, [r7, #0]
 80108f4:	2201      	movs	r2, #1
 80108f6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80108fa:	2300      	movs	r3, #0
}
 80108fc:	4618      	mov	r0, r3
 80108fe:	370c      	adds	r7, #12
 8010900:	46bd      	mov	sp, r7
 8010902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010906:	4770      	bx	lr
 8010908:	1fe00fff 	.word	0x1fe00fff

0801090c <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 801090c:	b580      	push	{r7, lr}
 801090e:	b094      	sub	sp, #80	@ 0x50
 8010910:	af00      	add	r7, sp, #0
 8010912:	6078      	str	r0, [r7, #4]
 8010914:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8010916:	2300      	movs	r3, #0
 8010918:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8010922:	b2db      	uxtb	r3, r3
 8010924:	2b03      	cmp	r3, #3
 8010926:	d101      	bne.n	801092c <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 8010928:	2301      	movs	r3, #1
 801092a:	e0a7      	b.n	8010a7c <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 801092c:	f107 0308 	add.w	r3, r7, #8
 8010930:	4619      	mov	r1, r3
 8010932:	6878      	ldr	r0, [r7, #4]
 8010934:	f000 fb62 	bl	8010ffc <SD_SendSDStatus>
 8010938:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 801093a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801093c:	2b00      	cmp	r3, #0
 801093e:	d011      	beq.n	8010964 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	4a4f      	ldr	r2, [pc, #316]	@ (8010a84 <HAL_SD_GetCardStatus+0x178>)
 8010946:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801094c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801094e:	431a      	orrs	r2, r3
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	2201      	movs	r2, #1
 8010958:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 801095c:	2301      	movs	r3, #1
 801095e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8010962:	e070      	b.n	8010a46 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8010964:	68bb      	ldr	r3, [r7, #8]
 8010966:	099b      	lsrs	r3, r3, #6
 8010968:	b2db      	uxtb	r3, r3
 801096a:	f003 0303 	and.w	r3, r3, #3
 801096e:	b2da      	uxtb	r2, r3
 8010970:	683b      	ldr	r3, [r7, #0]
 8010972:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8010974:	68bb      	ldr	r3, [r7, #8]
 8010976:	095b      	lsrs	r3, r3, #5
 8010978:	b2db      	uxtb	r3, r3
 801097a:	f003 0301 	and.w	r3, r3, #1
 801097e:	b2da      	uxtb	r2, r3
 8010980:	683b      	ldr	r3, [r7, #0]
 8010982:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8010984:	68bb      	ldr	r3, [r7, #8]
 8010986:	0a1b      	lsrs	r3, r3, #8
 8010988:	b29b      	uxth	r3, r3
 801098a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801098e:	b29a      	uxth	r2, r3
 8010990:	68bb      	ldr	r3, [r7, #8]
 8010992:	0e1b      	lsrs	r3, r3, #24
 8010994:	b29b      	uxth	r3, r3
 8010996:	4313      	orrs	r3, r2
 8010998:	b29a      	uxth	r2, r3
 801099a:	683b      	ldr	r3, [r7, #0]
 801099c:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 801099e:	68fb      	ldr	r3, [r7, #12]
 80109a0:	061a      	lsls	r2, r3, #24
 80109a2:	68fb      	ldr	r3, [r7, #12]
 80109a4:	021b      	lsls	r3, r3, #8
 80109a6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80109aa:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	0a1b      	lsrs	r3, r3, #8
 80109b0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80109b4:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	0e1b      	lsrs	r3, r3, #24
 80109ba:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80109bc:	683b      	ldr	r3, [r7, #0]
 80109be:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 80109c0:	693b      	ldr	r3, [r7, #16]
 80109c2:	b2da      	uxtb	r2, r3
 80109c4:	683b      	ldr	r3, [r7, #0]
 80109c6:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 80109c8:	693b      	ldr	r3, [r7, #16]
 80109ca:	0a1b      	lsrs	r3, r3, #8
 80109cc:	b2da      	uxtb	r2, r3
 80109ce:	683b      	ldr	r3, [r7, #0]
 80109d0:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 80109d2:	693b      	ldr	r3, [r7, #16]
 80109d4:	0d1b      	lsrs	r3, r3, #20
 80109d6:	b2db      	uxtb	r3, r3
 80109d8:	f003 030f 	and.w	r3, r3, #15
 80109dc:	b2da      	uxtb	r2, r3
 80109de:	683b      	ldr	r3, [r7, #0]
 80109e0:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 80109e2:	693b      	ldr	r3, [r7, #16]
 80109e4:	0c1b      	lsrs	r3, r3, #16
 80109e6:	b29b      	uxth	r3, r3
 80109e8:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80109ec:	b29a      	uxth	r2, r3
 80109ee:	697b      	ldr	r3, [r7, #20]
 80109f0:	b29b      	uxth	r3, r3
 80109f2:	b2db      	uxtb	r3, r3
 80109f4:	b29b      	uxth	r3, r3
 80109f6:	4313      	orrs	r3, r2
 80109f8:	b29a      	uxth	r2, r3
 80109fa:	683b      	ldr	r3, [r7, #0]
 80109fc:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 80109fe:	697b      	ldr	r3, [r7, #20]
 8010a00:	0a9b      	lsrs	r3, r3, #10
 8010a02:	b2db      	uxtb	r3, r3
 8010a04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010a08:	b2da      	uxtb	r2, r3
 8010a0a:	683b      	ldr	r3, [r7, #0]
 8010a0c:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8010a0e:	697b      	ldr	r3, [r7, #20]
 8010a10:	0a1b      	lsrs	r3, r3, #8
 8010a12:	b2db      	uxtb	r3, r3
 8010a14:	f003 0303 	and.w	r3, r3, #3
 8010a18:	b2da      	uxtb	r2, r3
 8010a1a:	683b      	ldr	r3, [r7, #0]
 8010a1c:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8010a1e:	697b      	ldr	r3, [r7, #20]
 8010a20:	091b      	lsrs	r3, r3, #4
 8010a22:	b2db      	uxtb	r3, r3
 8010a24:	f003 030f 	and.w	r3, r3, #15
 8010a28:	b2da      	uxtb	r2, r3
 8010a2a:	683b      	ldr	r3, [r7, #0]
 8010a2c:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8010a2e:	697b      	ldr	r3, [r7, #20]
 8010a30:	b2db      	uxtb	r3, r3
 8010a32:	f003 030f 	and.w	r3, r3, #15
 8010a36:	b2da      	uxtb	r2, r3
 8010a38:	683b      	ldr	r3, [r7, #0]
 8010a3a:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8010a3c:	69bb      	ldr	r3, [r7, #24]
 8010a3e:	0e1b      	lsrs	r3, r3, #24
 8010a40:	b2da      	uxtb	r2, r3
 8010a42:	683b      	ldr	r3, [r7, #0]
 8010a44:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	681b      	ldr	r3, [r3, #0]
 8010a4a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8010a4e:	4618      	mov	r0, r3
 8010a50:	f002 fa6e 	bl	8012f30 <SDMMC_CmdBlockLength>
 8010a54:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8010a56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d00d      	beq.n	8010a78 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	4a08      	ldr	r2, [pc, #32]	@ (8010a84 <HAL_SD_GetCardStatus+0x178>)
 8010a62:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010a68:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	2201      	movs	r2, #1
 8010a6e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8010a72:	2301      	movs	r3, #1
 8010a74:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 8010a78:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8010a7c:	4618      	mov	r0, r3
 8010a7e:	3750      	adds	r7, #80	@ 0x50
 8010a80:	46bd      	mov	sp, r7
 8010a82:	bd80      	pop	{r7, pc}
 8010a84:	1fe00fff 	.word	0x1fe00fff

08010a88 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(const SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8010a88:	b480      	push	{r7}
 8010a8a:	b083      	sub	sp, #12
 8010a8c:	af00      	add	r7, sp, #0
 8010a8e:	6078      	str	r0, [r7, #4]
 8010a90:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010a96:	683b      	ldr	r3, [r7, #0]
 8010a98:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010a9e:	683b      	ldr	r3, [r7, #0]
 8010aa0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010aa6:	683b      	ldr	r3, [r7, #0]
 8010aa8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010aae:	683b      	ldr	r3, [r7, #0]
 8010ab0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010ab6:	683b      	ldr	r3, [r7, #0]
 8010ab8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010abe:	683b      	ldr	r3, [r7, #0]
 8010ac0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010ac6:	683b      	ldr	r3, [r7, #0]
 8010ac8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010ace:	683b      	ldr	r3, [r7, #0]
 8010ad0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8010ad2:	2300      	movs	r3, #0
}
 8010ad4:	4618      	mov	r0, r3
 8010ad6:	370c      	adds	r7, #12
 8010ad8:	46bd      	mov	sp, r7
 8010ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ade:	4770      	bx	lr

08010ae0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8010ae0:	b590      	push	{r4, r7, lr}
 8010ae2:	b08d      	sub	sp, #52	@ 0x34
 8010ae4:	af02      	add	r7, sp, #8
 8010ae6:	6078      	str	r0, [r7, #4]
 8010ae8:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 8010aea:	2300      	movs	r3, #0
 8010aec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	2203      	movs	r2, #3
 8010af4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 8010af8:	687b      	ldr	r3, [r7, #4]
 8010afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010afc:	2b03      	cmp	r3, #3
 8010afe:	d02e      	beq.n	8010b5e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8010b00:	683b      	ldr	r3, [r7, #0]
 8010b02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010b06:	d106      	bne.n	8010b16 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010b0c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	635a      	str	r2, [r3, #52]	@ 0x34
 8010b14:	e029      	b.n	8010b6a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8010b16:	683b      	ldr	r3, [r7, #0]
 8010b18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010b1c:	d10a      	bne.n	8010b34 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8010b1e:	6878      	ldr	r0, [r7, #4]
 8010b20:	f000 fb64 	bl	80111ec <SD_WideBus_Enable>
 8010b24:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010b2a:	6a3b      	ldr	r3, [r7, #32]
 8010b2c:	431a      	orrs	r2, r3
 8010b2e:	687b      	ldr	r3, [r7, #4]
 8010b30:	635a      	str	r2, [r3, #52]	@ 0x34
 8010b32:	e01a      	b.n	8010b6a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8010b34:	683b      	ldr	r3, [r7, #0]
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d10a      	bne.n	8010b50 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8010b3a:	6878      	ldr	r0, [r7, #4]
 8010b3c:	f000 fba1 	bl	8011282 <SD_WideBus_Disable>
 8010b40:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010b46:	6a3b      	ldr	r3, [r7, #32]
 8010b48:	431a      	orrs	r2, r3
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	635a      	str	r2, [r3, #52]	@ 0x34
 8010b4e:	e00c      	b.n	8010b6a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010b54:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	635a      	str	r2, [r3, #52]	@ 0x34
 8010b5c:	e005      	b.n	8010b6a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010b62:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010b6e:	2b00      	cmp	r3, #0
 8010b70:	d007      	beq.n	8010b82 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	681b      	ldr	r3, [r3, #0]
 8010b76:	4a5f      	ldr	r2, [pc, #380]	@ (8010cf4 <HAL_SD_ConfigWideBusOperation+0x214>)
 8010b78:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8010b7a:	2301      	movs	r3, #1
 8010b7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010b80:	e096      	b.n	8010cb0 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8010b82:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8010b86:	f04f 0100 	mov.w	r1, #0
 8010b8a:	f7fc ff9d 	bl	800dac8 <HAL_RCCEx_GetPeriphCLKFreq>
 8010b8e:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 8010b90:	69fb      	ldr	r3, [r7, #28]
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	f000 8083 	beq.w	8010c9e <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	685b      	ldr	r3, [r3, #4]
 8010b9c:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	689b      	ldr	r3, [r3, #8]
 8010ba2:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 8010ba4:	683b      	ldr	r3, [r7, #0]
 8010ba6:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	691b      	ldr	r3, [r3, #16]
 8010bac:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	695a      	ldr	r2, [r3, #20]
 8010bb2:	69fb      	ldr	r3, [r7, #28]
 8010bb4:	4950      	ldr	r1, [pc, #320]	@ (8010cf8 <HAL_SD_ConfigWideBusOperation+0x218>)
 8010bb6:	fba1 1303 	umull	r1, r3, r1, r3
 8010bba:	0e1b      	lsrs	r3, r3, #24
 8010bbc:	429a      	cmp	r2, r3
 8010bbe:	d303      	bcc.n	8010bc8 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	695b      	ldr	r3, [r3, #20]
 8010bc4:	61bb      	str	r3, [r7, #24]
 8010bc6:	e05a      	b.n	8010c7e <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8010bc8:	687b      	ldr	r3, [r7, #4]
 8010bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010bcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010bd0:	d103      	bne.n	8010bda <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	695b      	ldr	r3, [r3, #20]
 8010bd6:	61bb      	str	r3, [r7, #24]
 8010bd8:	e051      	b.n	8010c7e <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010bde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010be2:	d126      	bne.n	8010c32 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	695b      	ldr	r3, [r3, #20]
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d10e      	bne.n	8010c0a <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8010bec:	69fb      	ldr	r3, [r7, #28]
 8010bee:	4a43      	ldr	r2, [pc, #268]	@ (8010cfc <HAL_SD_ConfigWideBusOperation+0x21c>)
 8010bf0:	4293      	cmp	r3, r2
 8010bf2:	d906      	bls.n	8010c02 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8010bf4:	69fb      	ldr	r3, [r7, #28]
 8010bf6:	4a40      	ldr	r2, [pc, #256]	@ (8010cf8 <HAL_SD_ConfigWideBusOperation+0x218>)
 8010bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8010bfc:	0e5b      	lsrs	r3, r3, #25
 8010bfe:	61bb      	str	r3, [r7, #24]
 8010c00:	e03d      	b.n	8010c7e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	695b      	ldr	r3, [r3, #20]
 8010c06:	61bb      	str	r3, [r7, #24]
 8010c08:	e039      	b.n	8010c7e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	695b      	ldr	r3, [r3, #20]
 8010c0e:	005b      	lsls	r3, r3, #1
 8010c10:	69fa      	ldr	r2, [r7, #28]
 8010c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8010c16:	4a39      	ldr	r2, [pc, #228]	@ (8010cfc <HAL_SD_ConfigWideBusOperation+0x21c>)
 8010c18:	4293      	cmp	r3, r2
 8010c1a:	d906      	bls.n	8010c2a <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8010c1c:	69fb      	ldr	r3, [r7, #28]
 8010c1e:	4a36      	ldr	r2, [pc, #216]	@ (8010cf8 <HAL_SD_ConfigWideBusOperation+0x218>)
 8010c20:	fba2 2303 	umull	r2, r3, r2, r3
 8010c24:	0e5b      	lsrs	r3, r3, #25
 8010c26:	61bb      	str	r3, [r7, #24]
 8010c28:	e029      	b.n	8010c7e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	695b      	ldr	r3, [r3, #20]
 8010c2e:	61bb      	str	r3, [r7, #24]
 8010c30:	e025      	b.n	8010c7e <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	695b      	ldr	r3, [r3, #20]
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	d10e      	bne.n	8010c58 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 8010c3a:	69fb      	ldr	r3, [r7, #28]
 8010c3c:	4a30      	ldr	r2, [pc, #192]	@ (8010d00 <HAL_SD_ConfigWideBusOperation+0x220>)
 8010c3e:	4293      	cmp	r3, r2
 8010c40:	d906      	bls.n	8010c50 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8010c42:	69fb      	ldr	r3, [r7, #28]
 8010c44:	4a2c      	ldr	r2, [pc, #176]	@ (8010cf8 <HAL_SD_ConfigWideBusOperation+0x218>)
 8010c46:	fba2 2303 	umull	r2, r3, r2, r3
 8010c4a:	0e1b      	lsrs	r3, r3, #24
 8010c4c:	61bb      	str	r3, [r7, #24]
 8010c4e:	e016      	b.n	8010c7e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	695b      	ldr	r3, [r3, #20]
 8010c54:	61bb      	str	r3, [r7, #24]
 8010c56:	e012      	b.n	8010c7e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	695b      	ldr	r3, [r3, #20]
 8010c5c:	005b      	lsls	r3, r3, #1
 8010c5e:	69fa      	ldr	r2, [r7, #28]
 8010c60:	fbb2 f3f3 	udiv	r3, r2, r3
 8010c64:	4a26      	ldr	r2, [pc, #152]	@ (8010d00 <HAL_SD_ConfigWideBusOperation+0x220>)
 8010c66:	4293      	cmp	r3, r2
 8010c68:	d906      	bls.n	8010c78 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8010c6a:	69fb      	ldr	r3, [r7, #28]
 8010c6c:	4a22      	ldr	r2, [pc, #136]	@ (8010cf8 <HAL_SD_ConfigWideBusOperation+0x218>)
 8010c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8010c72:	0e1b      	lsrs	r3, r3, #24
 8010c74:	61bb      	str	r3, [r7, #24]
 8010c76:	e002      	b.n	8010c7e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	695b      	ldr	r3, [r3, #20]
 8010c7c:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	681c      	ldr	r4, [r3, #0]
 8010c82:	466a      	mov	r2, sp
 8010c84:	f107 0314 	add.w	r3, r7, #20
 8010c88:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010c8c:	e882 0003 	stmia.w	r2, {r0, r1}
 8010c90:	f107 0308 	add.w	r3, r7, #8
 8010c94:	cb0e      	ldmia	r3, {r1, r2, r3}
 8010c96:	4620      	mov	r0, r4
 8010c98:	f002 f86c 	bl	8012d74 <SDMMC_Init>
 8010c9c:	e008      	b.n	8010cb0 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010ca2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 8010caa:	2301      	movs	r3, #1
 8010cac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	681b      	ldr	r3, [r3, #0]
 8010cb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8010cb8:	4618      	mov	r0, r3
 8010cba:	f002 f939 	bl	8012f30 <SDMMC_CmdBlockLength>
 8010cbe:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8010cc0:	6a3b      	ldr	r3, [r7, #32]
 8010cc2:	2b00      	cmp	r3, #0
 8010cc4:	d00c      	beq.n	8010ce0 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	681b      	ldr	r3, [r3, #0]
 8010cca:	4a0a      	ldr	r2, [pc, #40]	@ (8010cf4 <HAL_SD_ConfigWideBusOperation+0x214>)
 8010ccc:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8010cce:	687b      	ldr	r3, [r7, #4]
 8010cd0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010cd2:	6a3b      	ldr	r3, [r7, #32]
 8010cd4:	431a      	orrs	r2, r3
 8010cd6:	687b      	ldr	r3, [r7, #4]
 8010cd8:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8010cda:	2301      	movs	r3, #1
 8010cdc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	2201      	movs	r2, #1
 8010ce4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 8010ce8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8010cec:	4618      	mov	r0, r3
 8010cee:	372c      	adds	r7, #44	@ 0x2c
 8010cf0:	46bd      	mov	sp, r7
 8010cf2:	bd90      	pop	{r4, r7, pc}
 8010cf4:	1fe00fff 	.word	0x1fe00fff
 8010cf8:	55e63b89 	.word	0x55e63b89
 8010cfc:	02faf080 	.word	0x02faf080
 8010d00:	017d7840 	.word	0x017d7840

08010d04 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8010d04:	b580      	push	{r7, lr}
 8010d06:	b086      	sub	sp, #24
 8010d08:	af00      	add	r7, sp, #0
 8010d0a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8010d0c:	2300      	movs	r3, #0
 8010d0e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8010d10:	f107 030c 	add.w	r3, r7, #12
 8010d14:	4619      	mov	r1, r3
 8010d16:	6878      	ldr	r0, [r7, #4]
 8010d18:	f000 fa40 	bl	801119c <SD_SendStatus>
 8010d1c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8010d1e:	697b      	ldr	r3, [r7, #20]
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	d005      	beq.n	8010d30 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010d28:	697b      	ldr	r3, [r7, #20]
 8010d2a:	431a      	orrs	r2, r3
 8010d2c:	687b      	ldr	r3, [r7, #4]
 8010d2e:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8010d30:	68fb      	ldr	r3, [r7, #12]
 8010d32:	0a5b      	lsrs	r3, r3, #9
 8010d34:	f003 030f 	and.w	r3, r3, #15
 8010d38:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8010d3a:	693b      	ldr	r3, [r7, #16]
}
 8010d3c:	4618      	mov	r0, r3
 8010d3e:	3718      	adds	r7, #24
 8010d40:	46bd      	mov	sp, r7
 8010d42:	bd80      	pop	{r7, pc}

08010d44 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8010d44:	b580      	push	{r7, lr}
 8010d46:	b090      	sub	sp, #64	@ 0x40
 8010d48:	af00      	add	r7, sp, #0
 8010d4a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8010d4c:	2300      	movs	r3, #0
 8010d4e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 8010d50:	f7f3 fe0a 	bl	8004968 <HAL_GetTick>
 8010d54:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	4618      	mov	r0, r3
 8010d5c:	f002 f863 	bl	8012e26 <SDMMC_GetPowerState>
 8010d60:	4603      	mov	r3, r0
 8010d62:	2b00      	cmp	r3, #0
 8010d64:	d102      	bne.n	8010d6c <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8010d66:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8010d6a:	e0b5      	b.n	8010ed8 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d70:	2b03      	cmp	r3, #3
 8010d72:	d02e      	beq.n	8010dd2 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	4618      	mov	r0, r3
 8010d7a:	f002 fa44 	bl	8013206 <SDMMC_CmdSendCID>
 8010d7e:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8010d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d001      	beq.n	8010d8a <SD_InitCard+0x46>
    {
      return errorstate;
 8010d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d88:	e0a6      	b.n	8010ed8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	2100      	movs	r1, #0
 8010d90:	4618      	mov	r0, r3
 8010d92:	f002 f88e 	bl	8012eb2 <SDMMC_GetResponse>
 8010d96:	4602      	mov	r2, r0
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	681b      	ldr	r3, [r3, #0]
 8010da0:	2104      	movs	r1, #4
 8010da2:	4618      	mov	r0, r3
 8010da4:	f002 f885 	bl	8012eb2 <SDMMC_GetResponse>
 8010da8:	4602      	mov	r2, r0
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	681b      	ldr	r3, [r3, #0]
 8010db2:	2108      	movs	r1, #8
 8010db4:	4618      	mov	r0, r3
 8010db6:	f002 f87c 	bl	8012eb2 <SDMMC_GetResponse>
 8010dba:	4602      	mov	r2, r0
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	681b      	ldr	r3, [r3, #0]
 8010dc4:	210c      	movs	r1, #12
 8010dc6:	4618      	mov	r0, r3
 8010dc8:	f002 f873 	bl	8012eb2 <SDMMC_GetResponse>
 8010dcc:	4602      	mov	r2, r0
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010dd6:	2b03      	cmp	r3, #3
 8010dd8:	d01d      	beq.n	8010e16 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 8010dda:	e019      	b.n	8010e10 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	681b      	ldr	r3, [r3, #0]
 8010de0:	f107 020a 	add.w	r2, r7, #10
 8010de4:	4611      	mov	r1, r2
 8010de6:	4618      	mov	r0, r3
 8010de8:	f002 fa4c 	bl	8013284 <SDMMC_CmdSetRelAdd>
 8010dec:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 8010dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010df0:	2b00      	cmp	r3, #0
 8010df2:	d001      	beq.n	8010df8 <SD_InitCard+0xb4>
      {
        return errorstate;
 8010df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010df6:	e06f      	b.n	8010ed8 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8010df8:	f7f3 fdb6 	bl	8004968 <HAL_GetTick>
 8010dfc:	4602      	mov	r2, r0
 8010dfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010e00:	1ad3      	subs	r3, r2, r3
 8010e02:	f241 3287 	movw	r2, #4999	@ 0x1387
 8010e06:	4293      	cmp	r3, r2
 8010e08:	d902      	bls.n	8010e10 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 8010e0a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010e0e:	e063      	b.n	8010ed8 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8010e10:	897b      	ldrh	r3, [r7, #10]
 8010e12:	2b00      	cmp	r3, #0
 8010e14:	d0e2      	beq.n	8010ddc <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e1a:	2b03      	cmp	r3, #3
 8010e1c:	d036      	beq.n	8010e8c <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8010e1e:	897b      	ldrh	r3, [r7, #10]
 8010e20:	461a      	mov	r2, r3
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	681a      	ldr	r2, [r3, #0]
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010e2e:	041b      	lsls	r3, r3, #16
 8010e30:	4619      	mov	r1, r3
 8010e32:	4610      	mov	r0, r2
 8010e34:	f002 fa06 	bl	8013244 <SDMMC_CmdSendCSD>
 8010e38:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8010e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d001      	beq.n	8010e44 <SD_InitCard+0x100>
    {
      return errorstate;
 8010e40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010e42:	e049      	b.n	8010ed8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	681b      	ldr	r3, [r3, #0]
 8010e48:	2100      	movs	r1, #0
 8010e4a:	4618      	mov	r0, r3
 8010e4c:	f002 f831 	bl	8012eb2 <SDMMC_GetResponse>
 8010e50:	4602      	mov	r2, r0
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	681b      	ldr	r3, [r3, #0]
 8010e5a:	2104      	movs	r1, #4
 8010e5c:	4618      	mov	r0, r3
 8010e5e:	f002 f828 	bl	8012eb2 <SDMMC_GetResponse>
 8010e62:	4602      	mov	r2, r0
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	681b      	ldr	r3, [r3, #0]
 8010e6c:	2108      	movs	r1, #8
 8010e6e:	4618      	mov	r0, r3
 8010e70:	f002 f81f 	bl	8012eb2 <SDMMC_GetResponse>
 8010e74:	4602      	mov	r2, r0
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	210c      	movs	r1, #12
 8010e80:	4618      	mov	r0, r3
 8010e82:	f002 f816 	bl	8012eb2 <SDMMC_GetResponse>
 8010e86:	4602      	mov	r2, r0
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	2104      	movs	r1, #4
 8010e92:	4618      	mov	r0, r3
 8010e94:	f002 f80d 	bl	8012eb2 <SDMMC_GetResponse>
 8010e98:	4603      	mov	r3, r0
 8010e9a:	0d1a      	lsrs	r2, r3, #20
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8010ea0:	f107 030c 	add.w	r3, r7, #12
 8010ea4:	4619      	mov	r1, r3
 8010ea6:	6878      	ldr	r0, [r7, #4]
 8010ea8:	f7ff fb8c 	bl	80105c4 <HAL_SD_GetCardCSD>
 8010eac:	4603      	mov	r3, r0
 8010eae:	2b00      	cmp	r3, #0
 8010eb0:	d002      	beq.n	8010eb8 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010eb2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8010eb6:	e00f      	b.n	8010ed8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	681a      	ldr	r2, [r3, #0]
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010ec0:	041b      	lsls	r3, r3, #16
 8010ec2:	4619      	mov	r1, r3
 8010ec4:	4610      	mov	r0, r2
 8010ec6:	f002 f8b5 	bl	8013034 <SDMMC_CmdSelDesel>
 8010eca:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 8010ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d001      	beq.n	8010ed6 <SD_InitCard+0x192>
  {
    return errorstate;
 8010ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ed4:	e000      	b.n	8010ed8 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8010ed6:	2300      	movs	r3, #0
}
 8010ed8:	4618      	mov	r0, r3
 8010eda:	3740      	adds	r7, #64	@ 0x40
 8010edc:	46bd      	mov	sp, r7
 8010ede:	bd80      	pop	{r7, pc}

08010ee0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8010ee0:	b580      	push	{r7, lr}
 8010ee2:	b086      	sub	sp, #24
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010ee8:	2300      	movs	r3, #0
 8010eea:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8010eec:	2300      	movs	r3, #0
 8010eee:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8010ef0:	2300      	movs	r3, #0
 8010ef2:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	681b      	ldr	r3, [r3, #0]
 8010ef8:	4618      	mov	r0, r3
 8010efa:	f002 f8be 	bl	801307a <SDMMC_CmdGoIdleState>
 8010efe:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	d001      	beq.n	8010f0a <SD_PowerON+0x2a>
  {
    return errorstate;
 8010f06:	68fb      	ldr	r3, [r7, #12]
 8010f08:	e072      	b.n	8010ff0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	4618      	mov	r0, r3
 8010f10:	f002 f8d1 	bl	80130b6 <SDMMC_CmdOperCond>
 8010f14:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 8010f16:	68fb      	ldr	r3, [r7, #12]
 8010f18:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010f1c:	d10d      	bne.n	8010f3a <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8010f1e:	687b      	ldr	r3, [r7, #4]
 8010f20:	2200      	movs	r2, #0
 8010f22:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	4618      	mov	r0, r3
 8010f2a:	f002 f8a6 	bl	801307a <SDMMC_CmdGoIdleState>
 8010f2e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8010f30:	68fb      	ldr	r3, [r7, #12]
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d004      	beq.n	8010f40 <SD_PowerON+0x60>
    {
      return errorstate;
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	e05a      	b.n	8010ff0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8010f3a:	687b      	ldr	r3, [r7, #4]
 8010f3c:	2201      	movs	r2, #1
 8010f3e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010f44:	2b01      	cmp	r3, #1
 8010f46:	d137      	bne.n	8010fb8 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	2100      	movs	r1, #0
 8010f4e:	4618      	mov	r0, r3
 8010f50:	f002 f8d1 	bl	80130f6 <SDMMC_CmdAppCommand>
 8010f54:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8010f56:	68fb      	ldr	r3, [r7, #12]
 8010f58:	2b00      	cmp	r3, #0
 8010f5a:	d02d      	beq.n	8010fb8 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010f5c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8010f60:	e046      	b.n	8010ff0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	2100      	movs	r1, #0
 8010f68:	4618      	mov	r0, r3
 8010f6a:	f002 f8c4 	bl	80130f6 <SDMMC_CmdAppCommand>
 8010f6e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8010f70:	68fb      	ldr	r3, [r7, #12]
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d001      	beq.n	8010f7a <SD_PowerON+0x9a>
    {
      return errorstate;
 8010f76:	68fb      	ldr	r3, [r7, #12]
 8010f78:	e03a      	b.n	8010ff0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	491e      	ldr	r1, [pc, #120]	@ (8010ff8 <SD_PowerON+0x118>)
 8010f80:	4618      	mov	r0, r3
 8010f82:	f002 f8db 	bl	801313c <SDMMC_CmdAppOperCommand>
 8010f86:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 8010f88:	68fb      	ldr	r3, [r7, #12]
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d002      	beq.n	8010f94 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8010f8e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8010f92:	e02d      	b.n	8010ff0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	2100      	movs	r1, #0
 8010f9a:	4618      	mov	r0, r3
 8010f9c:	f001 ff89 	bl	8012eb2 <SDMMC_GetResponse>
 8010fa0:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8010fa2:	697b      	ldr	r3, [r7, #20]
 8010fa4:	0fdb      	lsrs	r3, r3, #31
 8010fa6:	2b01      	cmp	r3, #1
 8010fa8:	d101      	bne.n	8010fae <SD_PowerON+0xce>
 8010faa:	2301      	movs	r3, #1
 8010fac:	e000      	b.n	8010fb0 <SD_PowerON+0xd0>
 8010fae:	2300      	movs	r3, #0
 8010fb0:	613b      	str	r3, [r7, #16]

    count++;
 8010fb2:	68bb      	ldr	r3, [r7, #8]
 8010fb4:	3301      	adds	r3, #1
 8010fb6:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8010fb8:	68bb      	ldr	r3, [r7, #8]
 8010fba:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8010fbe:	4293      	cmp	r3, r2
 8010fc0:	d802      	bhi.n	8010fc8 <SD_PowerON+0xe8>
 8010fc2:	693b      	ldr	r3, [r7, #16]
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d0cc      	beq.n	8010f62 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8010fc8:	68bb      	ldr	r3, [r7, #8]
 8010fca:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8010fce:	4293      	cmp	r3, r2
 8010fd0:	d902      	bls.n	8010fd8 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8010fd2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8010fd6:	e00b      	b.n	8010ff0 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	2200      	movs	r2, #0
 8010fdc:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 8010fde:	697b      	ldr	r3, [r7, #20]
 8010fe0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d002      	beq.n	8010fee <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	2201      	movs	r2, #1
 8010fec:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 8010fee:	2300      	movs	r3, #0
}
 8010ff0:	4618      	mov	r0, r3
 8010ff2:	3718      	adds	r7, #24
 8010ff4:	46bd      	mov	sp, r7
 8010ff6:	bd80      	pop	{r7, pc}
 8010ff8:	c1100000 	.word	0xc1100000

08010ffc <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8010ffc:	b580      	push	{r7, lr}
 8010ffe:	b08c      	sub	sp, #48	@ 0x30
 8011000:	af00      	add	r7, sp, #0
 8011002:	6078      	str	r0, [r7, #4]
 8011004:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8011006:	f7f3 fcaf 	bl	8004968 <HAL_GetTick>
 801100a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 801100c:	683b      	ldr	r3, [r7, #0]
 801100e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	681b      	ldr	r3, [r3, #0]
 8011014:	2100      	movs	r1, #0
 8011016:	4618      	mov	r0, r3
 8011018:	f001 ff4b 	bl	8012eb2 <SDMMC_GetResponse>
 801101c:	4603      	mov	r3, r0
 801101e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8011022:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8011026:	d102      	bne.n	801102e <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8011028:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801102c:	e0b0      	b.n	8011190 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	681b      	ldr	r3, [r3, #0]
 8011032:	2140      	movs	r1, #64	@ 0x40
 8011034:	4618      	mov	r0, r3
 8011036:	f001 ff7b 	bl	8012f30 <SDMMC_CmdBlockLength>
 801103a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 801103c:	6a3b      	ldr	r3, [r7, #32]
 801103e:	2b00      	cmp	r3, #0
 8011040:	d005      	beq.n	801104e <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 801104a:	6a3b      	ldr	r3, [r7, #32]
 801104c:	e0a0      	b.n	8011190 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	681a      	ldr	r2, [r3, #0]
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011056:	041b      	lsls	r3, r3, #16
 8011058:	4619      	mov	r1, r3
 801105a:	4610      	mov	r0, r2
 801105c:	f002 f84b 	bl	80130f6 <SDMMC_CmdAppCommand>
 8011060:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8011062:	6a3b      	ldr	r3, [r7, #32]
 8011064:	2b00      	cmp	r3, #0
 8011066:	d005      	beq.n	8011074 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8011070:	6a3b      	ldr	r3, [r7, #32]
 8011072:	e08d      	b.n	8011190 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8011074:	f04f 33ff 	mov.w	r3, #4294967295
 8011078:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 801107a:	2340      	movs	r3, #64	@ 0x40
 801107c:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 801107e:	2360      	movs	r3, #96	@ 0x60
 8011080:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8011082:	2302      	movs	r3, #2
 8011084:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8011086:	2300      	movs	r3, #0
 8011088:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 801108a:	2301      	movs	r3, #1
 801108c:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	681b      	ldr	r3, [r3, #0]
 8011092:	f107 0208 	add.w	r2, r7, #8
 8011096:	4611      	mov	r1, r2
 8011098:	4618      	mov	r0, r3
 801109a:	f001 ff1d 	bl	8012ed8 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	681b      	ldr	r3, [r3, #0]
 80110a2:	4618      	mov	r0, r3
 80110a4:	f002 f933 	bl	801330e <SDMMC_CmdStatusRegister>
 80110a8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 80110aa:	6a3b      	ldr	r3, [r7, #32]
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d02b      	beq.n	8011108 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 80110b8:	6a3b      	ldr	r3, [r7, #32]
 80110ba:	e069      	b.n	8011190 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 80110bc:	687b      	ldr	r3, [r7, #4]
 80110be:	681b      	ldr	r3, [r3, #0]
 80110c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80110c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d013      	beq.n	80110f2 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 80110ca:	2300      	movs	r3, #0
 80110cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80110ce:	e00d      	b.n	80110ec <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	681b      	ldr	r3, [r3, #0]
 80110d4:	4618      	mov	r0, r3
 80110d6:	f001 fe77 	bl	8012dc8 <SDMMC_ReadFIFO>
 80110da:	4602      	mov	r2, r0
 80110dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110de:	601a      	str	r2, [r3, #0]
        pData++;
 80110e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110e2:	3304      	adds	r3, #4
 80110e4:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 80110e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110e8:	3301      	adds	r3, #1
 80110ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80110ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110ee:	2b07      	cmp	r3, #7
 80110f0:	d9ee      	bls.n	80110d0 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80110f2:	f7f3 fc39 	bl	8004968 <HAL_GetTick>
 80110f6:	4602      	mov	r2, r0
 80110f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110fa:	1ad3      	subs	r3, r2, r3
 80110fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011100:	d102      	bne.n	8011108 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8011102:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011106:	e043      	b.n	8011190 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	681b      	ldr	r3, [r3, #0]
 801110c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801110e:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8011112:	2b00      	cmp	r3, #0
 8011114:	d0d2      	beq.n	80110bc <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	681b      	ldr	r3, [r3, #0]
 801111a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801111c:	f003 0308 	and.w	r3, r3, #8
 8011120:	2b00      	cmp	r3, #0
 8011122:	d001      	beq.n	8011128 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8011124:	2308      	movs	r3, #8
 8011126:	e033      	b.n	8011190 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801112e:	f003 0302 	and.w	r3, r3, #2
 8011132:	2b00      	cmp	r3, #0
 8011134:	d001      	beq.n	801113a <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8011136:	2302      	movs	r3, #2
 8011138:	e02a      	b.n	8011190 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011140:	f003 0320 	and.w	r3, r3, #32
 8011144:	2b00      	cmp	r3, #0
 8011146:	d017      	beq.n	8011178 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8011148:	2320      	movs	r3, #32
 801114a:	e021      	b.n	8011190 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	681b      	ldr	r3, [r3, #0]
 8011150:	4618      	mov	r0, r3
 8011152:	f001 fe39 	bl	8012dc8 <SDMMC_ReadFIFO>
 8011156:	4602      	mov	r2, r0
 8011158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801115a:	601a      	str	r2, [r3, #0]
    pData++;
 801115c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801115e:	3304      	adds	r3, #4
 8011160:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8011162:	f7f3 fc01 	bl	8004968 <HAL_GetTick>
 8011166:	4602      	mov	r2, r0
 8011168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801116a:	1ad3      	subs	r3, r2, r3
 801116c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011170:	d102      	bne.n	8011178 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8011172:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011176:	e00b      	b.n	8011190 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801117e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011182:	2b00      	cmp	r3, #0
 8011184:	d1e2      	bne.n	801114c <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	681b      	ldr	r3, [r3, #0]
 801118a:	4a03      	ldr	r2, [pc, #12]	@ (8011198 <SD_SendSDStatus+0x19c>)
 801118c:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 801118e:	2300      	movs	r3, #0
}
 8011190:	4618      	mov	r0, r3
 8011192:	3730      	adds	r7, #48	@ 0x30
 8011194:	46bd      	mov	sp, r7
 8011196:	bd80      	pop	{r7, pc}
 8011198:	18000f3a 	.word	0x18000f3a

0801119c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 801119c:	b580      	push	{r7, lr}
 801119e:	b084      	sub	sp, #16
 80111a0:	af00      	add	r7, sp, #0
 80111a2:	6078      	str	r0, [r7, #4]
 80111a4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 80111a6:	683b      	ldr	r3, [r7, #0]
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d102      	bne.n	80111b2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80111ac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80111b0:	e018      	b.n	80111e4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	681a      	ldr	r2, [r3, #0]
 80111b6:	687b      	ldr	r3, [r7, #4]
 80111b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80111ba:	041b      	lsls	r3, r3, #16
 80111bc:	4619      	mov	r1, r3
 80111be:	4610      	mov	r0, r2
 80111c0:	f002 f882 	bl	80132c8 <SDMMC_CmdSendStatus>
 80111c4:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	2b00      	cmp	r3, #0
 80111ca:	d001      	beq.n	80111d0 <SD_SendStatus+0x34>
  {
    return errorstate;
 80111cc:	68fb      	ldr	r3, [r7, #12]
 80111ce:	e009      	b.n	80111e4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	2100      	movs	r1, #0
 80111d6:	4618      	mov	r0, r3
 80111d8:	f001 fe6b 	bl	8012eb2 <SDMMC_GetResponse>
 80111dc:	4602      	mov	r2, r0
 80111de:	683b      	ldr	r3, [r7, #0]
 80111e0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80111e2:	2300      	movs	r3, #0
}
 80111e4:	4618      	mov	r0, r3
 80111e6:	3710      	adds	r7, #16
 80111e8:	46bd      	mov	sp, r7
 80111ea:	bd80      	pop	{r7, pc}

080111ec <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80111ec:	b580      	push	{r7, lr}
 80111ee:	b086      	sub	sp, #24
 80111f0:	af00      	add	r7, sp, #0
 80111f2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 80111f4:	2300      	movs	r3, #0
 80111f6:	60fb      	str	r3, [r7, #12]
 80111f8:	2300      	movs	r3, #0
 80111fa:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	681b      	ldr	r3, [r3, #0]
 8011200:	2100      	movs	r1, #0
 8011202:	4618      	mov	r0, r3
 8011204:	f001 fe55 	bl	8012eb2 <SDMMC_GetResponse>
 8011208:	4603      	mov	r3, r0
 801120a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801120e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8011212:	d102      	bne.n	801121a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8011214:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011218:	e02f      	b.n	801127a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 801121a:	f107 030c 	add.w	r3, r7, #12
 801121e:	4619      	mov	r1, r3
 8011220:	6878      	ldr	r0, [r7, #4]
 8011222:	f000 f879 	bl	8011318 <SD_FindSCR>
 8011226:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8011228:	697b      	ldr	r3, [r7, #20]
 801122a:	2b00      	cmp	r3, #0
 801122c:	d001      	beq.n	8011232 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 801122e:	697b      	ldr	r3, [r7, #20]
 8011230:	e023      	b.n	801127a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8011232:	693b      	ldr	r3, [r7, #16]
 8011234:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011238:	2b00      	cmp	r3, #0
 801123a:	d01c      	beq.n	8011276 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 801123c:	687b      	ldr	r3, [r7, #4]
 801123e:	681a      	ldr	r2, [r3, #0]
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011244:	041b      	lsls	r3, r3, #16
 8011246:	4619      	mov	r1, r3
 8011248:	4610      	mov	r0, r2
 801124a:	f001 ff54 	bl	80130f6 <SDMMC_CmdAppCommand>
 801124e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8011250:	697b      	ldr	r3, [r7, #20]
 8011252:	2b00      	cmp	r3, #0
 8011254:	d001      	beq.n	801125a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8011256:	697b      	ldr	r3, [r7, #20]
 8011258:	e00f      	b.n	801127a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	2102      	movs	r1, #2
 8011260:	4618      	mov	r0, r3
 8011262:	f001 ff8b 	bl	801317c <SDMMC_CmdBusWidth>
 8011266:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8011268:	697b      	ldr	r3, [r7, #20]
 801126a:	2b00      	cmp	r3, #0
 801126c:	d001      	beq.n	8011272 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 801126e:	697b      	ldr	r3, [r7, #20]
 8011270:	e003      	b.n	801127a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8011272:	2300      	movs	r3, #0
 8011274:	e001      	b.n	801127a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8011276:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 801127a:	4618      	mov	r0, r3
 801127c:	3718      	adds	r7, #24
 801127e:	46bd      	mov	sp, r7
 8011280:	bd80      	pop	{r7, pc}

08011282 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8011282:	b580      	push	{r7, lr}
 8011284:	b086      	sub	sp, #24
 8011286:	af00      	add	r7, sp, #0
 8011288:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 801128a:	2300      	movs	r3, #0
 801128c:	60fb      	str	r3, [r7, #12]
 801128e:	2300      	movs	r3, #0
 8011290:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8011292:	687b      	ldr	r3, [r7, #4]
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	2100      	movs	r1, #0
 8011298:	4618      	mov	r0, r3
 801129a:	f001 fe0a 	bl	8012eb2 <SDMMC_GetResponse>
 801129e:	4603      	mov	r3, r0
 80112a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80112a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80112a8:	d102      	bne.n	80112b0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80112aa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80112ae:	e02f      	b.n	8011310 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80112b0:	f107 030c 	add.w	r3, r7, #12
 80112b4:	4619      	mov	r1, r3
 80112b6:	6878      	ldr	r0, [r7, #4]
 80112b8:	f000 f82e 	bl	8011318 <SD_FindSCR>
 80112bc:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 80112be:	697b      	ldr	r3, [r7, #20]
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d001      	beq.n	80112c8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80112c4:	697b      	ldr	r3, [r7, #20]
 80112c6:	e023      	b.n	8011310 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80112c8:	693b      	ldr	r3, [r7, #16]
 80112ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80112ce:	2b00      	cmp	r3, #0
 80112d0:	d01c      	beq.n	801130c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	681a      	ldr	r2, [r3, #0]
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80112da:	041b      	lsls	r3, r3, #16
 80112dc:	4619      	mov	r1, r3
 80112de:	4610      	mov	r0, r2
 80112e0:	f001 ff09 	bl	80130f6 <SDMMC_CmdAppCommand>
 80112e4:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 80112e6:	697b      	ldr	r3, [r7, #20]
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d001      	beq.n	80112f0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80112ec:	697b      	ldr	r3, [r7, #20]
 80112ee:	e00f      	b.n	8011310 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	681b      	ldr	r3, [r3, #0]
 80112f4:	2100      	movs	r1, #0
 80112f6:	4618      	mov	r0, r3
 80112f8:	f001 ff40 	bl	801317c <SDMMC_CmdBusWidth>
 80112fc:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 80112fe:	697b      	ldr	r3, [r7, #20]
 8011300:	2b00      	cmp	r3, #0
 8011302:	d001      	beq.n	8011308 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8011304:	697b      	ldr	r3, [r7, #20]
 8011306:	e003      	b.n	8011310 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8011308:	2300      	movs	r3, #0
 801130a:	e001      	b.n	8011310 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 801130c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8011310:	4618      	mov	r0, r3
 8011312:	3718      	adds	r7, #24
 8011314:	46bd      	mov	sp, r7
 8011316:	bd80      	pop	{r7, pc}

08011318 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8011318:	b580      	push	{r7, lr}
 801131a:	b08e      	sub	sp, #56	@ 0x38
 801131c:	af00      	add	r7, sp, #0
 801131e:	6078      	str	r0, [r7, #4]
 8011320:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8011322:	f7f3 fb21 	bl	8004968 <HAL_GetTick>
 8011326:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8011328:	2300      	movs	r3, #0
 801132a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 801132c:	2300      	movs	r3, #0
 801132e:	60bb      	str	r3, [r7, #8]
 8011330:	2300      	movs	r3, #0
 8011332:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8011334:	683b      	ldr	r3, [r7, #0]
 8011336:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	681b      	ldr	r3, [r3, #0]
 801133c:	2108      	movs	r1, #8
 801133e:	4618      	mov	r0, r3
 8011340:	f001 fdf6 	bl	8012f30 <SDMMC_CmdBlockLength>
 8011344:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8011346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011348:	2b00      	cmp	r3, #0
 801134a:	d001      	beq.n	8011350 <SD_FindSCR+0x38>
  {
    return errorstate;
 801134c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801134e:	e0ad      	b.n	80114ac <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	681a      	ldr	r2, [r3, #0]
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011358:	041b      	lsls	r3, r3, #16
 801135a:	4619      	mov	r1, r3
 801135c:	4610      	mov	r0, r2
 801135e:	f001 feca 	bl	80130f6 <SDMMC_CmdAppCommand>
 8011362:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8011364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011366:	2b00      	cmp	r3, #0
 8011368:	d001      	beq.n	801136e <SD_FindSCR+0x56>
  {
    return errorstate;
 801136a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801136c:	e09e      	b.n	80114ac <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 801136e:	f04f 33ff 	mov.w	r3, #4294967295
 8011372:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8011374:	2308      	movs	r3, #8
 8011376:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8011378:	2330      	movs	r3, #48	@ 0x30
 801137a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 801137c:	2302      	movs	r3, #2
 801137e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8011380:	2300      	movs	r3, #0
 8011382:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8011384:	2301      	movs	r3, #1
 8011386:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	681b      	ldr	r3, [r3, #0]
 801138c:	f107 0210 	add.w	r2, r7, #16
 8011390:	4611      	mov	r1, r2
 8011392:	4618      	mov	r0, r3
 8011394:	f001 fda0 	bl	8012ed8 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	681b      	ldr	r3, [r3, #0]
 801139c:	4618      	mov	r0, r3
 801139e:	f001 ff10 	bl	80131c2 <SDMMC_CmdSendSCR>
 80113a2:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 80113a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113a6:	2b00      	cmp	r3, #0
 80113a8:	d027      	beq.n	80113fa <SD_FindSCR+0xe2>
  {
    return errorstate;
 80113aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113ac:	e07e      	b.n	80114ac <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	681b      	ldr	r3, [r3, #0]
 80113b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80113b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d113      	bne.n	80113e4 <SD_FindSCR+0xcc>
 80113bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d110      	bne.n	80113e4 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	4618      	mov	r0, r3
 80113c8:	f001 fcfe 	bl	8012dc8 <SDMMC_ReadFIFO>
 80113cc:	4603      	mov	r3, r0
 80113ce:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	681b      	ldr	r3, [r3, #0]
 80113d4:	4618      	mov	r0, r3
 80113d6:	f001 fcf7 	bl	8012dc8 <SDMMC_ReadFIFO>
 80113da:	4603      	mov	r3, r0
 80113dc:	60fb      	str	r3, [r7, #12]
      index++;
 80113de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113e0:	3301      	adds	r3, #1
 80113e2:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80113e4:	f7f3 fac0 	bl	8004968 <HAL_GetTick>
 80113e8:	4602      	mov	r2, r0
 80113ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113ec:	1ad3      	subs	r3, r2, r3
 80113ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113f2:	d102      	bne.n	80113fa <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80113f4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80113f8:	e058      	b.n	80114ac <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	681b      	ldr	r3, [r3, #0]
 80113fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011400:	f240 532a 	movw	r3, #1322	@ 0x52a
 8011404:	4013      	ands	r3, r2
 8011406:	2b00      	cmp	r3, #0
 8011408:	d0d1      	beq.n	80113ae <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	681b      	ldr	r3, [r3, #0]
 801140e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011410:	f003 0308 	and.w	r3, r3, #8
 8011414:	2b00      	cmp	r3, #0
 8011416:	d005      	beq.n	8011424 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	2208      	movs	r2, #8
 801141e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8011420:	2308      	movs	r3, #8
 8011422:	e043      	b.n	80114ac <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	681b      	ldr	r3, [r3, #0]
 8011428:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801142a:	f003 0302 	and.w	r3, r3, #2
 801142e:	2b00      	cmp	r3, #0
 8011430:	d005      	beq.n	801143e <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	681b      	ldr	r3, [r3, #0]
 8011436:	2202      	movs	r2, #2
 8011438:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 801143a:	2302      	movs	r3, #2
 801143c:	e036      	b.n	80114ac <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	681b      	ldr	r3, [r3, #0]
 8011442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011444:	f003 0320 	and.w	r3, r3, #32
 8011448:	2b00      	cmp	r3, #0
 801144a:	d005      	beq.n	8011458 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	681b      	ldr	r3, [r3, #0]
 8011450:	2220      	movs	r2, #32
 8011452:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8011454:	2320      	movs	r3, #32
 8011456:	e029      	b.n	80114ac <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	4a15      	ldr	r2, [pc, #84]	@ (80114b4 <SD_FindSCR+0x19c>)
 801145e:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8011460:	68fb      	ldr	r3, [r7, #12]
 8011462:	061a      	lsls	r2, r3, #24
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	021b      	lsls	r3, r3, #8
 8011468:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801146c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	0a1b      	lsrs	r3, r3, #8
 8011472:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8011476:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	0e1b      	lsrs	r3, r3, #24
 801147c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 801147e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011480:	601a      	str	r2, [r3, #0]
    scr++;
 8011482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011484:	3304      	adds	r3, #4
 8011486:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8011488:	68bb      	ldr	r3, [r7, #8]
 801148a:	061a      	lsls	r2, r3, #24
 801148c:	68bb      	ldr	r3, [r7, #8]
 801148e:	021b      	lsls	r3, r3, #8
 8011490:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8011494:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8011496:	68bb      	ldr	r3, [r7, #8]
 8011498:	0a1b      	lsrs	r3, r3, #8
 801149a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 801149e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 80114a0:	68bb      	ldr	r3, [r7, #8]
 80114a2:	0e1b      	lsrs	r3, r3, #24
 80114a4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 80114a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114a8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80114aa:	2300      	movs	r3, #0
}
 80114ac:	4618      	mov	r0, r3
 80114ae:	3738      	adds	r7, #56	@ 0x38
 80114b0:	46bd      	mov	sp, r7
 80114b2:	bd80      	pop	{r7, pc}
 80114b4:	18000f3a 	.word	0x18000f3a

080114b8 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80114b8:	b580      	push	{r7, lr}
 80114ba:	b086      	sub	sp, #24
 80114bc:	af00      	add	r7, sp, #0
 80114be:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 80114c0:	687b      	ldr	r3, [r7, #4]
 80114c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114c4:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= SDMMC_FIFO_SIZE)
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80114ca:	2b1f      	cmp	r3, #31
 80114cc:	d936      	bls.n	801153c <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80114ce:	2300      	movs	r3, #0
 80114d0:	617b      	str	r3, [r7, #20]
 80114d2:	e027      	b.n	8011524 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	681b      	ldr	r3, [r3, #0]
 80114d8:	4618      	mov	r0, r3
 80114da:	f001 fc75 	bl	8012dc8 <SDMMC_ReadFIFO>
 80114de:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 80114e0:	68fb      	ldr	r3, [r7, #12]
 80114e2:	b2da      	uxtb	r2, r3
 80114e4:	693b      	ldr	r3, [r7, #16]
 80114e6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80114e8:	693b      	ldr	r3, [r7, #16]
 80114ea:	3301      	adds	r3, #1
 80114ec:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80114ee:	68fb      	ldr	r3, [r7, #12]
 80114f0:	0a1b      	lsrs	r3, r3, #8
 80114f2:	b2da      	uxtb	r2, r3
 80114f4:	693b      	ldr	r3, [r7, #16]
 80114f6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80114f8:	693b      	ldr	r3, [r7, #16]
 80114fa:	3301      	adds	r3, #1
 80114fc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	0c1b      	lsrs	r3, r3, #16
 8011502:	b2da      	uxtb	r2, r3
 8011504:	693b      	ldr	r3, [r7, #16]
 8011506:	701a      	strb	r2, [r3, #0]
      tmp++;
 8011508:	693b      	ldr	r3, [r7, #16]
 801150a:	3301      	adds	r3, #1
 801150c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	0e1b      	lsrs	r3, r3, #24
 8011512:	b2da      	uxtb	r2, r3
 8011514:	693b      	ldr	r3, [r7, #16]
 8011516:	701a      	strb	r2, [r3, #0]
      tmp++;
 8011518:	693b      	ldr	r3, [r7, #16]
 801151a:	3301      	adds	r3, #1
 801151c:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 801151e:	697b      	ldr	r3, [r7, #20]
 8011520:	3301      	adds	r3, #1
 8011522:	617b      	str	r3, [r7, #20]
 8011524:	697b      	ldr	r3, [r7, #20]
 8011526:	2b07      	cmp	r3, #7
 8011528:	d9d4      	bls.n	80114d4 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	693a      	ldr	r2, [r7, #16]
 801152e:	625a      	str	r2, [r3, #36]	@ 0x24
    hsd->RxXferSize -= SDMMC_FIFO_SIZE;
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011534:	f1a3 0220 	sub.w	r2, r3, #32
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	629a      	str	r2, [r3, #40]	@ 0x28
  }
}
 801153c:	bf00      	nop
 801153e:	3718      	adds	r7, #24
 8011540:	46bd      	mov	sp, r7
 8011542:	bd80      	pop	{r7, pc}

08011544 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8011544:	b580      	push	{r7, lr}
 8011546:	b086      	sub	sp, #24
 8011548:	af00      	add	r7, sp, #0
 801154a:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	69db      	ldr	r3, [r3, #28]
 8011550:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= SDMMC_FIFO_SIZE)
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	6a1b      	ldr	r3, [r3, #32]
 8011556:	2b1f      	cmp	r3, #31
 8011558:	d93a      	bls.n	80115d0 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 801155a:	2300      	movs	r3, #0
 801155c:	617b      	str	r3, [r7, #20]
 801155e:	e02b      	b.n	80115b8 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 8011560:	693b      	ldr	r3, [r7, #16]
 8011562:	781b      	ldrb	r3, [r3, #0]
 8011564:	60fb      	str	r3, [r7, #12]
      tmp++;
 8011566:	693b      	ldr	r3, [r7, #16]
 8011568:	3301      	adds	r3, #1
 801156a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 801156c:	693b      	ldr	r3, [r7, #16]
 801156e:	781b      	ldrb	r3, [r3, #0]
 8011570:	021a      	lsls	r2, r3, #8
 8011572:	68fb      	ldr	r3, [r7, #12]
 8011574:	4313      	orrs	r3, r2
 8011576:	60fb      	str	r3, [r7, #12]
      tmp++;
 8011578:	693b      	ldr	r3, [r7, #16]
 801157a:	3301      	adds	r3, #1
 801157c:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 801157e:	693b      	ldr	r3, [r7, #16]
 8011580:	781b      	ldrb	r3, [r3, #0]
 8011582:	041a      	lsls	r2, r3, #16
 8011584:	68fb      	ldr	r3, [r7, #12]
 8011586:	4313      	orrs	r3, r2
 8011588:	60fb      	str	r3, [r7, #12]
      tmp++;
 801158a:	693b      	ldr	r3, [r7, #16]
 801158c:	3301      	adds	r3, #1
 801158e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8011590:	693b      	ldr	r3, [r7, #16]
 8011592:	781b      	ldrb	r3, [r3, #0]
 8011594:	061a      	lsls	r2, r3, #24
 8011596:	68fb      	ldr	r3, [r7, #12]
 8011598:	4313      	orrs	r3, r2
 801159a:	60fb      	str	r3, [r7, #12]
      tmp++;
 801159c:	693b      	ldr	r3, [r7, #16]
 801159e:	3301      	adds	r3, #1
 80115a0:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	f107 020c 	add.w	r2, r7, #12
 80115aa:	4611      	mov	r1, r2
 80115ac:	4618      	mov	r0, r3
 80115ae:	f001 fc18 	bl	8012de2 <SDMMC_WriteFIFO>
    for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80115b2:	697b      	ldr	r3, [r7, #20]
 80115b4:	3301      	adds	r3, #1
 80115b6:	617b      	str	r3, [r7, #20]
 80115b8:	697b      	ldr	r3, [r7, #20]
 80115ba:	2b07      	cmp	r3, #7
 80115bc:	d9d0      	bls.n	8011560 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	693a      	ldr	r2, [r7, #16]
 80115c2:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= SDMMC_FIFO_SIZE;
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	6a1b      	ldr	r3, [r3, #32]
 80115c8:	f1a3 0220 	sub.w	r2, r3, #32
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	621a      	str	r2, [r3, #32]
  }
}
 80115d0:	bf00      	nop
 80115d2:	3718      	adds	r7, #24
 80115d4:	46bd      	mov	sp, r7
 80115d6:	bd80      	pop	{r7, pc}

080115d8 <HAL_SDEx_ConfigDMAMultiBuffer>:
  * @param  BufferSize: Size of Buffer0 in Blocks. Buffer0 and Buffer1 must have the same size.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDEx_ConfigDMAMultiBuffer(SD_HandleTypeDef *hsd, uint32_t *pDataBuffer0, uint32_t *pDataBuffer1,
                                                uint32_t BufferSize)
{
 80115d8:	b480      	push	{r7}
 80115da:	b085      	sub	sp, #20
 80115dc:	af00      	add	r7, sp, #0
 80115de:	60f8      	str	r0, [r7, #12]
 80115e0:	60b9      	str	r1, [r7, #8]
 80115e2:	607a      	str	r2, [r7, #4]
 80115e4:	603b      	str	r3, [r7, #0]
  if (hsd->State == HAL_SD_STATE_READY)
 80115e6:	68fb      	ldr	r3, [r7, #12]
 80115e8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80115ec:	b2db      	uxtb	r3, r3
 80115ee:	2b01      	cmp	r3, #1
 80115f0:	d10e      	bne.n	8011610 <HAL_SDEx_ConfigDMAMultiBuffer+0x38>
  {
    hsd->Instance->IDMABASE0 = (uint32_t) pDataBuffer0;
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	681b      	ldr	r3, [r3, #0]
 80115f6:	68ba      	ldr	r2, [r7, #8]
 80115f8:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->Instance->IDMABASE1 = (uint32_t) pDataBuffer1;
 80115fa:	68fb      	ldr	r3, [r7, #12]
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	687a      	ldr	r2, [r7, #4]
 8011600:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->Instance->IDMABSIZE = (uint32_t)(BLOCKSIZE * BufferSize);
 8011602:	68fb      	ldr	r3, [r7, #12]
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	683a      	ldr	r2, [r7, #0]
 8011608:	0252      	lsls	r2, r2, #9
 801160a:	655a      	str	r2, [r3, #84]	@ 0x54

    return HAL_OK;
 801160c:	2300      	movs	r3, #0
 801160e:	e000      	b.n	8011612 <HAL_SDEx_ConfigDMAMultiBuffer+0x3a>
  }
  else
  {
    return HAL_BUSY;
 8011610:	2302      	movs	r3, #2
  }
}
 8011612:	4618      	mov	r0, r3
 8011614:	3714      	adds	r7, #20
 8011616:	46bd      	mov	sp, r7
 8011618:	f85d 7b04 	ldr.w	r7, [sp], #4
 801161c:	4770      	bx	lr
	...

08011620 <HAL_SDEx_ReadBlocksDMAMultiBuffer>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Total number of blocks to read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDEx_ReadBlocksDMAMultiBuffer(SD_HandleTypeDef *hsd, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8011620:	b580      	push	{r7, lr}
 8011622:	b08e      	sub	sp, #56	@ 0x38
 8011624:	af00      	add	r7, sp, #0
 8011626:	60f8      	str	r0, [r7, #12]
 8011628:	60b9      	str	r1, [r7, #8]
 801162a:	607a      	str	r2, [r7, #4]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t DmaBase0_reg;
  uint32_t DmaBase1_reg;
  uint32_t add = BlockAdd;
 801162c:	68bb      	ldr	r3, [r7, #8]
 801162e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hsd->State == HAL_SD_STATE_READY)
 8011630:	68fb      	ldr	r3, [r7, #12]
 8011632:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011636:	b2db      	uxtb	r3, r3
 8011638:	2b01      	cmp	r3, #1
 801163a:	f040 808b 	bne.w	8011754 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x134>
  {
    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 801163e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	441a      	add	r2, r3
 8011644:	68fb      	ldr	r3, [r7, #12]
 8011646:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011648:	429a      	cmp	r2, r3
 801164a:	d907      	bls.n	801165c <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x3c>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 801164c:	68fb      	ldr	r3, [r7, #12]
 801164e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011650:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8011654:	68fb      	ldr	r3, [r7, #12]
 8011656:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8011658:	2301      	movs	r3, #1
 801165a:	e07c      	b.n	8011756 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
    }

    DmaBase0_reg = hsd->Instance->IDMABASE0;
 801165c:	68fb      	ldr	r3, [r7, #12]
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011662:	633b      	str	r3, [r7, #48]	@ 0x30
    DmaBase1_reg = hsd->Instance->IDMABASE1;
 8011664:	68fb      	ldr	r3, [r7, #12]
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801166a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if ((hsd->Instance->IDMABSIZE == 0U) || (DmaBase0_reg == 0U) || (DmaBase1_reg == 0U))
 801166c:	68fb      	ldr	r3, [r7, #12]
 801166e:	681b      	ldr	r3, [r3, #0]
 8011670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011672:	2b00      	cmp	r3, #0
 8011674:	d005      	beq.n	8011682 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x62>
 8011676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011678:	2b00      	cmp	r3, #0
 801167a:	d002      	beq.n	8011682 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x62>
 801167c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801167e:	2b00      	cmp	r3, #0
 8011680:	d105      	bne.n	801168e <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x6e>
    {
      hsd->ErrorCode = HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8011688:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 801168a:	2301      	movs	r3, #1
 801168c:	e063      	b.n	8011756 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
    }

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0;
 801168e:	68fb      	ldr	r3, [r7, #12]
 8011690:	681b      	ldr	r3, [r3, #0]
 8011692:	2200      	movs	r2, #0
 8011694:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* Clear old Flags*/
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8011696:	68fb      	ldr	r3, [r7, #12]
 8011698:	681b      	ldr	r3, [r3, #0]
 801169a:	4a31      	ldr	r2, [pc, #196]	@ (8011760 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x140>)
 801169c:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	2200      	movs	r2, #0
 80116a2:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_BUSY;
 80116a4:	68fb      	ldr	r3, [r7, #12]
 80116a6:	2203      	movs	r2, #3
 80116a8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80116ac:	68fb      	ldr	r3, [r7, #12]
 80116ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80116b0:	2b01      	cmp	r3, #1
 80116b2:	d002      	beq.n	80116ba <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x9a>
    {
      add *= 512U;
 80116b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116b6:	025b      	lsls	r3, r3, #9
 80116b8:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80116ba:	f04f 33ff 	mov.w	r3, #4294967295
 80116be:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	025b      	lsls	r3, r3, #9
 80116c4:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80116c6:	2390      	movs	r3, #144	@ 0x90
 80116c8:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80116ca:	2302      	movs	r3, #2
 80116cc:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80116ce:	2300      	movs	r3, #0
 80116d0:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 80116d2:	2300      	movs	r3, #0
 80116d4:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80116d6:	68fb      	ldr	r3, [r7, #12]
 80116d8:	681b      	ldr	r3, [r3, #0]
 80116da:	f107 0210 	add.w	r2, r7, #16
 80116de:	4611      	mov	r1, r2
 80116e0:	4618      	mov	r0, r3
 80116e2:	f001 fbf9 	bl	8012ed8 <SDMMC_ConfigData>

    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 80116e6:	68fb      	ldr	r3, [r7, #12]
 80116e8:	681b      	ldr	r3, [r3, #0]
 80116ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80116ec:	68fb      	ldr	r3, [r7, #12]
 80116ee:	681b      	ldr	r3, [r3, #0]
 80116f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80116f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	68da      	ldr	r2, [r3, #12]
 80116fc:	68fb      	ldr	r3, [r7, #12]
 80116fe:	681b      	ldr	r3, [r3, #0]
 8011700:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011704:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMACTRL = SDMMC_ENABLE_IDMA_DOUBLE_BUFF0;
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	681b      	ldr	r3, [r3, #0]
 801170a:	2203      	movs	r2, #3
 801170c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Read Blocks in DMA mode */
    hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 801170e:	68fb      	ldr	r3, [r7, #12]
 8011710:	2282      	movs	r2, #130	@ 0x82
 8011712:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Read Multi Block command */
    errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8011714:	68fb      	ldr	r3, [r7, #12]
 8011716:	681b      	ldr	r3, [r3, #0]
 8011718:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801171a:	4618      	mov	r0, r3
 801171c:	f001 fc2b 	bl	8012f76 <SDMMC_CmdReadMultiBlock>
 8011720:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (errorstate != HAL_SD_ERROR_NONE)
 8011722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011724:	2b00      	cmp	r3, #0
 8011726:	d00b      	beq.n	8011740 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x120>
    {
      hsd->State = HAL_SD_STATE_READY;
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	2201      	movs	r2, #1
 801172c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      hsd->ErrorCode |= errorstate;
 8011730:	68fb      	ldr	r3, [r7, #12]
 8011732:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011736:	431a      	orrs	r2, r3
 8011738:	68fb      	ldr	r3, [r7, #12]
 801173a:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 801173c:	2301      	movs	r3, #1
 801173e:	e00a      	b.n	8011756 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
    }

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND |
 8011740:	68fb      	ldr	r3, [r7, #12]
 8011742:	681b      	ldr	r3, [r3, #0]
 8011744:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8011746:	68fb      	ldr	r3, [r7, #12]
 8011748:	681a      	ldr	r2, [r3, #0]
 801174a:	4b06      	ldr	r3, [pc, #24]	@ (8011764 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x144>)
 801174c:	430b      	orrs	r3, r1
 801174e:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_IDMABTC));

    return HAL_OK;
 8011750:	2300      	movs	r3, #0
 8011752:	e000      	b.n	8011756 <HAL_SDEx_ReadBlocksDMAMultiBuffer+0x136>
  }
  else
  {
    return HAL_BUSY;
 8011754:	2302      	movs	r3, #2
  }

}
 8011756:	4618      	mov	r0, r3
 8011758:	3738      	adds	r7, #56	@ 0x38
 801175a:	46bd      	mov	sp, r7
 801175c:	bd80      	pop	{r7, pc}
 801175e:	bf00      	nop
 8011760:	18000f3a 	.word	0x18000f3a
 8011764:	1000012a 	.word	0x1000012a

08011768 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8011768:	b580      	push	{r7, lr}
 801176a:	b082      	sub	sp, #8
 801176c:	af00      	add	r7, sp, #0
 801176e:	6078      	str	r0, [r7, #4]
 8011770:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	2b00      	cmp	r3, #0
 8011776:	d101      	bne.n	801177c <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8011778:	2301      	movs	r3, #1
 801177a:	e02b      	b.n	80117d4 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8011782:	b2db      	uxtb	r3, r3
 8011784:	2b00      	cmp	r3, #0
 8011786:	d106      	bne.n	8011796 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	2200      	movs	r2, #0
 801178c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8011790:	6878      	ldr	r0, [r7, #4]
 8011792:	f004 fdd5 	bl	8016340 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	2202      	movs	r2, #2
 801179a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	681a      	ldr	r2, [r3, #0]
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	3304      	adds	r3, #4
 80117a6:	4619      	mov	r1, r3
 80117a8:	4610      	mov	r0, r2
 80117aa:	f001 f9e1 	bl	8012b70 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	6818      	ldr	r0, [r3, #0]
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	685b      	ldr	r3, [r3, #4]
 80117b6:	461a      	mov	r2, r3
 80117b8:	6839      	ldr	r1, [r7, #0]
 80117ba:	f001 fa35 	bl	8012c28 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 80117be:	4b07      	ldr	r3, [pc, #28]	@ (80117dc <HAL_SDRAM_Init+0x74>)
 80117c0:	681b      	ldr	r3, [r3, #0]
 80117c2:	4a06      	ldr	r2, [pc, #24]	@ (80117dc <HAL_SDRAM_Init+0x74>)
 80117c4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80117c8:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	2201      	movs	r2, #1
 80117ce:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80117d2:	2300      	movs	r3, #0
}
 80117d4:	4618      	mov	r0, r3
 80117d6:	3708      	adds	r7, #8
 80117d8:	46bd      	mov	sp, r7
 80117da:	bd80      	pop	{r7, pc}
 80117dc:	52004000 	.word	0x52004000

080117e0 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80117e0:	b580      	push	{r7, lr}
 80117e2:	b086      	sub	sp, #24
 80117e4:	af00      	add	r7, sp, #0
 80117e6:	60f8      	str	r0, [r7, #12]
 80117e8:	60b9      	str	r1, [r7, #8]
 80117ea:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80117ec:	68fb      	ldr	r3, [r7, #12]
 80117ee:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80117f2:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80117f4:	7dfb      	ldrb	r3, [r7, #23]
 80117f6:	2b02      	cmp	r3, #2
 80117f8:	d101      	bne.n	80117fe <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80117fa:	2302      	movs	r3, #2
 80117fc:	e021      	b.n	8011842 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80117fe:	7dfb      	ldrb	r3, [r7, #23]
 8011800:	2b01      	cmp	r3, #1
 8011802:	d002      	beq.n	801180a <HAL_SDRAM_SendCommand+0x2a>
 8011804:	7dfb      	ldrb	r3, [r7, #23]
 8011806:	2b05      	cmp	r3, #5
 8011808:	d118      	bne.n	801183c <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 801180a:	68fb      	ldr	r3, [r7, #12]
 801180c:	2202      	movs	r2, #2
 801180e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8011812:	68fb      	ldr	r3, [r7, #12]
 8011814:	681b      	ldr	r3, [r3, #0]
 8011816:	687a      	ldr	r2, [r7, #4]
 8011818:	68b9      	ldr	r1, [r7, #8]
 801181a:	4618      	mov	r0, r3
 801181c:	f001 fa6e 	bl	8012cfc <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8011820:	68bb      	ldr	r3, [r7, #8]
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	2b02      	cmp	r3, #2
 8011826:	d104      	bne.n	8011832 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	2205      	movs	r2, #5
 801182c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8011830:	e006      	b.n	8011840 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 8011832:	68fb      	ldr	r3, [r7, #12]
 8011834:	2201      	movs	r2, #1
 8011836:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 801183a:	e001      	b.n	8011840 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 801183c:	2301      	movs	r3, #1
 801183e:	e000      	b.n	8011842 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 8011840:	2300      	movs	r3, #0
}
 8011842:	4618      	mov	r0, r3
 8011844:	3718      	adds	r7, #24
 8011846:	46bd      	mov	sp, r7
 8011848:	bd80      	pop	{r7, pc}

0801184a <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 801184a:	b580      	push	{r7, lr}
 801184c:	b082      	sub	sp, #8
 801184e:	af00      	add	r7, sp, #0
 8011850:	6078      	str	r0, [r7, #4]
 8011852:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801185a:	b2db      	uxtb	r3, r3
 801185c:	2b02      	cmp	r3, #2
 801185e:	d101      	bne.n	8011864 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8011860:	2302      	movs	r3, #2
 8011862:	e016      	b.n	8011892 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801186a:	b2db      	uxtb	r3, r3
 801186c:	2b01      	cmp	r3, #1
 801186e:	d10f      	bne.n	8011890 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	2202      	movs	r2, #2
 8011874:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	6839      	ldr	r1, [r7, #0]
 801187e:	4618      	mov	r0, r3
 8011880:	f001 fa60 	bl	8012d44 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8011884:	687b      	ldr	r3, [r7, #4]
 8011886:	2201      	movs	r2, #1
 8011888:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 801188c:	2300      	movs	r3, #0
 801188e:	e000      	b.n	8011892 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8011890:	2301      	movs	r3, #1
}
 8011892:	4618      	mov	r0, r3
 8011894:	3708      	adds	r7, #8
 8011896:	46bd      	mov	sp, r7
 8011898:	bd80      	pop	{r7, pc}

0801189a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801189a:	b580      	push	{r7, lr}
 801189c:	b082      	sub	sp, #8
 801189e:	af00      	add	r7, sp, #0
 80118a0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80118a2:	687b      	ldr	r3, [r7, #4]
 80118a4:	2b00      	cmp	r3, #0
 80118a6:	d101      	bne.n	80118ac <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80118a8:	2301      	movs	r3, #1
 80118aa:	e042      	b.n	8011932 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80118b2:	2b00      	cmp	r3, #0
 80118b4:	d106      	bne.n	80118c4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	2200      	movs	r2, #0
 80118ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80118be:	6878      	ldr	r0, [r7, #4]
 80118c0:	f007 fb56 	bl	8018f70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	2224      	movs	r2, #36	@ 0x24
 80118c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	681b      	ldr	r3, [r3, #0]
 80118d0:	681a      	ldr	r2, [r3, #0]
 80118d2:	687b      	ldr	r3, [r7, #4]
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	f022 0201 	bic.w	r2, r2, #1
 80118da:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	d002      	beq.n	80118ea <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80118e4:	6878      	ldr	r0, [r7, #4]
 80118e6:	f000 fe1f 	bl	8012528 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80118ea:	6878      	ldr	r0, [r7, #4]
 80118ec:	f000 f8b4 	bl	8011a58 <UART_SetConfig>
 80118f0:	4603      	mov	r3, r0
 80118f2:	2b01      	cmp	r3, #1
 80118f4:	d101      	bne.n	80118fa <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80118f6:	2301      	movs	r3, #1
 80118f8:	e01b      	b.n	8011932 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	685a      	ldr	r2, [r3, #4]
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	681b      	ldr	r3, [r3, #0]
 8011904:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8011908:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	681b      	ldr	r3, [r3, #0]
 801190e:	689a      	ldr	r2, [r3, #8]
 8011910:	687b      	ldr	r3, [r7, #4]
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8011918:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	681b      	ldr	r3, [r3, #0]
 801191e:	681a      	ldr	r2, [r3, #0]
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	681b      	ldr	r3, [r3, #0]
 8011924:	f042 0201 	orr.w	r2, r2, #1
 8011928:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801192a:	6878      	ldr	r0, [r7, #4]
 801192c:	f000 fe9e 	bl	801266c <UART_CheckIdleState>
 8011930:	4603      	mov	r3, r0
}
 8011932:	4618      	mov	r0, r3
 8011934:	3708      	adds	r7, #8
 8011936:	46bd      	mov	sp, r7
 8011938:	bd80      	pop	{r7, pc}

0801193a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801193a:	b580      	push	{r7, lr}
 801193c:	b08a      	sub	sp, #40	@ 0x28
 801193e:	af02      	add	r7, sp, #8
 8011940:	60f8      	str	r0, [r7, #12]
 8011942:	60b9      	str	r1, [r7, #8]
 8011944:	603b      	str	r3, [r7, #0]
 8011946:	4613      	mov	r3, r2
 8011948:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801194a:	68fb      	ldr	r3, [r7, #12]
 801194c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011950:	2b20      	cmp	r3, #32
 8011952:	d17b      	bne.n	8011a4c <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8011954:	68bb      	ldr	r3, [r7, #8]
 8011956:	2b00      	cmp	r3, #0
 8011958:	d002      	beq.n	8011960 <HAL_UART_Transmit+0x26>
 801195a:	88fb      	ldrh	r3, [r7, #6]
 801195c:	2b00      	cmp	r3, #0
 801195e:	d101      	bne.n	8011964 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8011960:	2301      	movs	r3, #1
 8011962:	e074      	b.n	8011a4e <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011964:	68fb      	ldr	r3, [r7, #12]
 8011966:	2200      	movs	r2, #0
 8011968:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801196c:	68fb      	ldr	r3, [r7, #12]
 801196e:	2221      	movs	r2, #33	@ 0x21
 8011970:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8011974:	f7f2 fff8 	bl	8004968 <HAL_GetTick>
 8011978:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 801197a:	68fb      	ldr	r3, [r7, #12]
 801197c:	88fa      	ldrh	r2, [r7, #6]
 801197e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8011982:	68fb      	ldr	r3, [r7, #12]
 8011984:	88fa      	ldrh	r2, [r7, #6]
 8011986:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801198a:	68fb      	ldr	r3, [r7, #12]
 801198c:	689b      	ldr	r3, [r3, #8]
 801198e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011992:	d108      	bne.n	80119a6 <HAL_UART_Transmit+0x6c>
 8011994:	68fb      	ldr	r3, [r7, #12]
 8011996:	691b      	ldr	r3, [r3, #16]
 8011998:	2b00      	cmp	r3, #0
 801199a:	d104      	bne.n	80119a6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 801199c:	2300      	movs	r3, #0
 801199e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80119a0:	68bb      	ldr	r3, [r7, #8]
 80119a2:	61bb      	str	r3, [r7, #24]
 80119a4:	e003      	b.n	80119ae <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80119a6:	68bb      	ldr	r3, [r7, #8]
 80119a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80119aa:	2300      	movs	r3, #0
 80119ac:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80119ae:	e030      	b.n	8011a12 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80119b0:	683b      	ldr	r3, [r7, #0]
 80119b2:	9300      	str	r3, [sp, #0]
 80119b4:	697b      	ldr	r3, [r7, #20]
 80119b6:	2200      	movs	r2, #0
 80119b8:	2180      	movs	r1, #128	@ 0x80
 80119ba:	68f8      	ldr	r0, [r7, #12]
 80119bc:	f000 ff00 	bl	80127c0 <UART_WaitOnFlagUntilTimeout>
 80119c0:	4603      	mov	r3, r0
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	d005      	beq.n	80119d2 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80119c6:	68fb      	ldr	r3, [r7, #12]
 80119c8:	2220      	movs	r2, #32
 80119ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80119ce:	2303      	movs	r3, #3
 80119d0:	e03d      	b.n	8011a4e <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80119d2:	69fb      	ldr	r3, [r7, #28]
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d10b      	bne.n	80119f0 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80119d8:	69bb      	ldr	r3, [r7, #24]
 80119da:	881b      	ldrh	r3, [r3, #0]
 80119dc:	461a      	mov	r2, r3
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	681b      	ldr	r3, [r3, #0]
 80119e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80119e6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80119e8:	69bb      	ldr	r3, [r7, #24]
 80119ea:	3302      	adds	r3, #2
 80119ec:	61bb      	str	r3, [r7, #24]
 80119ee:	e007      	b.n	8011a00 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80119f0:	69fb      	ldr	r3, [r7, #28]
 80119f2:	781a      	ldrb	r2, [r3, #0]
 80119f4:	68fb      	ldr	r3, [r7, #12]
 80119f6:	681b      	ldr	r3, [r3, #0]
 80119f8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80119fa:	69fb      	ldr	r3, [r7, #28]
 80119fc:	3301      	adds	r3, #1
 80119fe:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8011a00:	68fb      	ldr	r3, [r7, #12]
 8011a02:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8011a06:	b29b      	uxth	r3, r3
 8011a08:	3b01      	subs	r3, #1
 8011a0a:	b29a      	uxth	r2, r3
 8011a0c:	68fb      	ldr	r3, [r7, #12]
 8011a0e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8011a12:	68fb      	ldr	r3, [r7, #12]
 8011a14:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8011a18:	b29b      	uxth	r3, r3
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d1c8      	bne.n	80119b0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8011a1e:	683b      	ldr	r3, [r7, #0]
 8011a20:	9300      	str	r3, [sp, #0]
 8011a22:	697b      	ldr	r3, [r7, #20]
 8011a24:	2200      	movs	r2, #0
 8011a26:	2140      	movs	r1, #64	@ 0x40
 8011a28:	68f8      	ldr	r0, [r7, #12]
 8011a2a:	f000 fec9 	bl	80127c0 <UART_WaitOnFlagUntilTimeout>
 8011a2e:	4603      	mov	r3, r0
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d005      	beq.n	8011a40 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8011a34:	68fb      	ldr	r3, [r7, #12]
 8011a36:	2220      	movs	r2, #32
 8011a38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8011a3c:	2303      	movs	r3, #3
 8011a3e:	e006      	b.n	8011a4e <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8011a40:	68fb      	ldr	r3, [r7, #12]
 8011a42:	2220      	movs	r2, #32
 8011a44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8011a48:	2300      	movs	r3, #0
 8011a4a:	e000      	b.n	8011a4e <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8011a4c:	2302      	movs	r3, #2
  }
}
 8011a4e:	4618      	mov	r0, r3
 8011a50:	3720      	adds	r7, #32
 8011a52:	46bd      	mov	sp, r7
 8011a54:	bd80      	pop	{r7, pc}
	...

08011a58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011a58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011a5c:	b092      	sub	sp, #72	@ 0x48
 8011a5e:	af00      	add	r7, sp, #0
 8011a60:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8011a62:	2300      	movs	r3, #0
 8011a64:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011a68:	697b      	ldr	r3, [r7, #20]
 8011a6a:	689a      	ldr	r2, [r3, #8]
 8011a6c:	697b      	ldr	r3, [r7, #20]
 8011a6e:	691b      	ldr	r3, [r3, #16]
 8011a70:	431a      	orrs	r2, r3
 8011a72:	697b      	ldr	r3, [r7, #20]
 8011a74:	695b      	ldr	r3, [r3, #20]
 8011a76:	431a      	orrs	r2, r3
 8011a78:	697b      	ldr	r3, [r7, #20]
 8011a7a:	69db      	ldr	r3, [r3, #28]
 8011a7c:	4313      	orrs	r3, r2
 8011a7e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011a80:	697b      	ldr	r3, [r7, #20]
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	681a      	ldr	r2, [r3, #0]
 8011a86:	4bbe      	ldr	r3, [pc, #760]	@ (8011d80 <UART_SetConfig+0x328>)
 8011a88:	4013      	ands	r3, r2
 8011a8a:	697a      	ldr	r2, [r7, #20]
 8011a8c:	6812      	ldr	r2, [r2, #0]
 8011a8e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011a90:	430b      	orrs	r3, r1
 8011a92:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011a94:	697b      	ldr	r3, [r7, #20]
 8011a96:	681b      	ldr	r3, [r3, #0]
 8011a98:	685b      	ldr	r3, [r3, #4]
 8011a9a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8011a9e:	697b      	ldr	r3, [r7, #20]
 8011aa0:	68da      	ldr	r2, [r3, #12]
 8011aa2:	697b      	ldr	r3, [r7, #20]
 8011aa4:	681b      	ldr	r3, [r3, #0]
 8011aa6:	430a      	orrs	r2, r1
 8011aa8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011aaa:	697b      	ldr	r3, [r7, #20]
 8011aac:	699b      	ldr	r3, [r3, #24]
 8011aae:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011ab0:	697b      	ldr	r3, [r7, #20]
 8011ab2:	681b      	ldr	r3, [r3, #0]
 8011ab4:	4ab3      	ldr	r2, [pc, #716]	@ (8011d84 <UART_SetConfig+0x32c>)
 8011ab6:	4293      	cmp	r3, r2
 8011ab8:	d004      	beq.n	8011ac4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8011aba:	697b      	ldr	r3, [r7, #20]
 8011abc:	6a1b      	ldr	r3, [r3, #32]
 8011abe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011ac0:	4313      	orrs	r3, r2
 8011ac2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011ac4:	697b      	ldr	r3, [r7, #20]
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	689a      	ldr	r2, [r3, #8]
 8011aca:	4baf      	ldr	r3, [pc, #700]	@ (8011d88 <UART_SetConfig+0x330>)
 8011acc:	4013      	ands	r3, r2
 8011ace:	697a      	ldr	r2, [r7, #20]
 8011ad0:	6812      	ldr	r2, [r2, #0]
 8011ad2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8011ad4:	430b      	orrs	r3, r1
 8011ad6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011ad8:	697b      	ldr	r3, [r7, #20]
 8011ada:	681b      	ldr	r3, [r3, #0]
 8011adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ade:	f023 010f 	bic.w	r1, r3, #15
 8011ae2:	697b      	ldr	r3, [r7, #20]
 8011ae4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011ae6:	697b      	ldr	r3, [r7, #20]
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	430a      	orrs	r2, r1
 8011aec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011aee:	697b      	ldr	r3, [r7, #20]
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	4aa6      	ldr	r2, [pc, #664]	@ (8011d8c <UART_SetConfig+0x334>)
 8011af4:	4293      	cmp	r3, r2
 8011af6:	d177      	bne.n	8011be8 <UART_SetConfig+0x190>
 8011af8:	4ba5      	ldr	r3, [pc, #660]	@ (8011d90 <UART_SetConfig+0x338>)
 8011afa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011afc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011b00:	2b28      	cmp	r3, #40	@ 0x28
 8011b02:	d86d      	bhi.n	8011be0 <UART_SetConfig+0x188>
 8011b04:	a201      	add	r2, pc, #4	@ (adr r2, 8011b0c <UART_SetConfig+0xb4>)
 8011b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b0a:	bf00      	nop
 8011b0c:	08011bb1 	.word	0x08011bb1
 8011b10:	08011be1 	.word	0x08011be1
 8011b14:	08011be1 	.word	0x08011be1
 8011b18:	08011be1 	.word	0x08011be1
 8011b1c:	08011be1 	.word	0x08011be1
 8011b20:	08011be1 	.word	0x08011be1
 8011b24:	08011be1 	.word	0x08011be1
 8011b28:	08011be1 	.word	0x08011be1
 8011b2c:	08011bb9 	.word	0x08011bb9
 8011b30:	08011be1 	.word	0x08011be1
 8011b34:	08011be1 	.word	0x08011be1
 8011b38:	08011be1 	.word	0x08011be1
 8011b3c:	08011be1 	.word	0x08011be1
 8011b40:	08011be1 	.word	0x08011be1
 8011b44:	08011be1 	.word	0x08011be1
 8011b48:	08011be1 	.word	0x08011be1
 8011b4c:	08011bc1 	.word	0x08011bc1
 8011b50:	08011be1 	.word	0x08011be1
 8011b54:	08011be1 	.word	0x08011be1
 8011b58:	08011be1 	.word	0x08011be1
 8011b5c:	08011be1 	.word	0x08011be1
 8011b60:	08011be1 	.word	0x08011be1
 8011b64:	08011be1 	.word	0x08011be1
 8011b68:	08011be1 	.word	0x08011be1
 8011b6c:	08011bc9 	.word	0x08011bc9
 8011b70:	08011be1 	.word	0x08011be1
 8011b74:	08011be1 	.word	0x08011be1
 8011b78:	08011be1 	.word	0x08011be1
 8011b7c:	08011be1 	.word	0x08011be1
 8011b80:	08011be1 	.word	0x08011be1
 8011b84:	08011be1 	.word	0x08011be1
 8011b88:	08011be1 	.word	0x08011be1
 8011b8c:	08011bd1 	.word	0x08011bd1
 8011b90:	08011be1 	.word	0x08011be1
 8011b94:	08011be1 	.word	0x08011be1
 8011b98:	08011be1 	.word	0x08011be1
 8011b9c:	08011be1 	.word	0x08011be1
 8011ba0:	08011be1 	.word	0x08011be1
 8011ba4:	08011be1 	.word	0x08011be1
 8011ba8:	08011be1 	.word	0x08011be1
 8011bac:	08011bd9 	.word	0x08011bd9
 8011bb0:	2301      	movs	r3, #1
 8011bb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011bb6:	e222      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011bb8:	2304      	movs	r3, #4
 8011bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011bbe:	e21e      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011bc0:	2308      	movs	r3, #8
 8011bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011bc6:	e21a      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011bc8:	2310      	movs	r3, #16
 8011bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011bce:	e216      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011bd0:	2320      	movs	r3, #32
 8011bd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011bd6:	e212      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011bd8:	2340      	movs	r3, #64	@ 0x40
 8011bda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011bde:	e20e      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011be0:	2380      	movs	r3, #128	@ 0x80
 8011be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011be6:	e20a      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011be8:	697b      	ldr	r3, [r7, #20]
 8011bea:	681b      	ldr	r3, [r3, #0]
 8011bec:	4a69      	ldr	r2, [pc, #420]	@ (8011d94 <UART_SetConfig+0x33c>)
 8011bee:	4293      	cmp	r3, r2
 8011bf0:	d130      	bne.n	8011c54 <UART_SetConfig+0x1fc>
 8011bf2:	4b67      	ldr	r3, [pc, #412]	@ (8011d90 <UART_SetConfig+0x338>)
 8011bf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011bf6:	f003 0307 	and.w	r3, r3, #7
 8011bfa:	2b05      	cmp	r3, #5
 8011bfc:	d826      	bhi.n	8011c4c <UART_SetConfig+0x1f4>
 8011bfe:	a201      	add	r2, pc, #4	@ (adr r2, 8011c04 <UART_SetConfig+0x1ac>)
 8011c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c04:	08011c1d 	.word	0x08011c1d
 8011c08:	08011c25 	.word	0x08011c25
 8011c0c:	08011c2d 	.word	0x08011c2d
 8011c10:	08011c35 	.word	0x08011c35
 8011c14:	08011c3d 	.word	0x08011c3d
 8011c18:	08011c45 	.word	0x08011c45
 8011c1c:	2300      	movs	r3, #0
 8011c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c22:	e1ec      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011c24:	2304      	movs	r3, #4
 8011c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c2a:	e1e8      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011c2c:	2308      	movs	r3, #8
 8011c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c32:	e1e4      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011c34:	2310      	movs	r3, #16
 8011c36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c3a:	e1e0      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011c3c:	2320      	movs	r3, #32
 8011c3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c42:	e1dc      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011c44:	2340      	movs	r3, #64	@ 0x40
 8011c46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c4a:	e1d8      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011c4c:	2380      	movs	r3, #128	@ 0x80
 8011c4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c52:	e1d4      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011c54:	697b      	ldr	r3, [r7, #20]
 8011c56:	681b      	ldr	r3, [r3, #0]
 8011c58:	4a4f      	ldr	r2, [pc, #316]	@ (8011d98 <UART_SetConfig+0x340>)
 8011c5a:	4293      	cmp	r3, r2
 8011c5c:	d130      	bne.n	8011cc0 <UART_SetConfig+0x268>
 8011c5e:	4b4c      	ldr	r3, [pc, #304]	@ (8011d90 <UART_SetConfig+0x338>)
 8011c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011c62:	f003 0307 	and.w	r3, r3, #7
 8011c66:	2b05      	cmp	r3, #5
 8011c68:	d826      	bhi.n	8011cb8 <UART_SetConfig+0x260>
 8011c6a:	a201      	add	r2, pc, #4	@ (adr r2, 8011c70 <UART_SetConfig+0x218>)
 8011c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011c70:	08011c89 	.word	0x08011c89
 8011c74:	08011c91 	.word	0x08011c91
 8011c78:	08011c99 	.word	0x08011c99
 8011c7c:	08011ca1 	.word	0x08011ca1
 8011c80:	08011ca9 	.word	0x08011ca9
 8011c84:	08011cb1 	.word	0x08011cb1
 8011c88:	2300      	movs	r3, #0
 8011c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c8e:	e1b6      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011c90:	2304      	movs	r3, #4
 8011c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c96:	e1b2      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011c98:	2308      	movs	r3, #8
 8011c9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011c9e:	e1ae      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011ca0:	2310      	movs	r3, #16
 8011ca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ca6:	e1aa      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011ca8:	2320      	movs	r3, #32
 8011caa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011cae:	e1a6      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011cb0:	2340      	movs	r3, #64	@ 0x40
 8011cb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011cb6:	e1a2      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011cb8:	2380      	movs	r3, #128	@ 0x80
 8011cba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011cbe:	e19e      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011cc0:	697b      	ldr	r3, [r7, #20]
 8011cc2:	681b      	ldr	r3, [r3, #0]
 8011cc4:	4a35      	ldr	r2, [pc, #212]	@ (8011d9c <UART_SetConfig+0x344>)
 8011cc6:	4293      	cmp	r3, r2
 8011cc8:	d130      	bne.n	8011d2c <UART_SetConfig+0x2d4>
 8011cca:	4b31      	ldr	r3, [pc, #196]	@ (8011d90 <UART_SetConfig+0x338>)
 8011ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011cce:	f003 0307 	and.w	r3, r3, #7
 8011cd2:	2b05      	cmp	r3, #5
 8011cd4:	d826      	bhi.n	8011d24 <UART_SetConfig+0x2cc>
 8011cd6:	a201      	add	r2, pc, #4	@ (adr r2, 8011cdc <UART_SetConfig+0x284>)
 8011cd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011cdc:	08011cf5 	.word	0x08011cf5
 8011ce0:	08011cfd 	.word	0x08011cfd
 8011ce4:	08011d05 	.word	0x08011d05
 8011ce8:	08011d0d 	.word	0x08011d0d
 8011cec:	08011d15 	.word	0x08011d15
 8011cf0:	08011d1d 	.word	0x08011d1d
 8011cf4:	2300      	movs	r3, #0
 8011cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011cfa:	e180      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011cfc:	2304      	movs	r3, #4
 8011cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d02:	e17c      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011d04:	2308      	movs	r3, #8
 8011d06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d0a:	e178      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011d0c:	2310      	movs	r3, #16
 8011d0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d12:	e174      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011d14:	2320      	movs	r3, #32
 8011d16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d1a:	e170      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011d1c:	2340      	movs	r3, #64	@ 0x40
 8011d1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d22:	e16c      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011d24:	2380      	movs	r3, #128	@ 0x80
 8011d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d2a:	e168      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011d2c:	697b      	ldr	r3, [r7, #20]
 8011d2e:	681b      	ldr	r3, [r3, #0]
 8011d30:	4a1b      	ldr	r2, [pc, #108]	@ (8011da0 <UART_SetConfig+0x348>)
 8011d32:	4293      	cmp	r3, r2
 8011d34:	d142      	bne.n	8011dbc <UART_SetConfig+0x364>
 8011d36:	4b16      	ldr	r3, [pc, #88]	@ (8011d90 <UART_SetConfig+0x338>)
 8011d38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011d3a:	f003 0307 	and.w	r3, r3, #7
 8011d3e:	2b05      	cmp	r3, #5
 8011d40:	d838      	bhi.n	8011db4 <UART_SetConfig+0x35c>
 8011d42:	a201      	add	r2, pc, #4	@ (adr r2, 8011d48 <UART_SetConfig+0x2f0>)
 8011d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d48:	08011d61 	.word	0x08011d61
 8011d4c:	08011d69 	.word	0x08011d69
 8011d50:	08011d71 	.word	0x08011d71
 8011d54:	08011d79 	.word	0x08011d79
 8011d58:	08011da5 	.word	0x08011da5
 8011d5c:	08011dad 	.word	0x08011dad
 8011d60:	2300      	movs	r3, #0
 8011d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d66:	e14a      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011d68:	2304      	movs	r3, #4
 8011d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d6e:	e146      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011d70:	2308      	movs	r3, #8
 8011d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d76:	e142      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011d78:	2310      	movs	r3, #16
 8011d7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011d7e:	e13e      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011d80:	cfff69f3 	.word	0xcfff69f3
 8011d84:	58000c00 	.word	0x58000c00
 8011d88:	11fff4ff 	.word	0x11fff4ff
 8011d8c:	40011000 	.word	0x40011000
 8011d90:	58024400 	.word	0x58024400
 8011d94:	40004400 	.word	0x40004400
 8011d98:	40004800 	.word	0x40004800
 8011d9c:	40004c00 	.word	0x40004c00
 8011da0:	40005000 	.word	0x40005000
 8011da4:	2320      	movs	r3, #32
 8011da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011daa:	e128      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011dac:	2340      	movs	r3, #64	@ 0x40
 8011dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011db2:	e124      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011db4:	2380      	movs	r3, #128	@ 0x80
 8011db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011dba:	e120      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011dbc:	697b      	ldr	r3, [r7, #20]
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	4acb      	ldr	r2, [pc, #812]	@ (80120f0 <UART_SetConfig+0x698>)
 8011dc2:	4293      	cmp	r3, r2
 8011dc4:	d176      	bne.n	8011eb4 <UART_SetConfig+0x45c>
 8011dc6:	4bcb      	ldr	r3, [pc, #812]	@ (80120f4 <UART_SetConfig+0x69c>)
 8011dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011dca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8011dce:	2b28      	cmp	r3, #40	@ 0x28
 8011dd0:	d86c      	bhi.n	8011eac <UART_SetConfig+0x454>
 8011dd2:	a201      	add	r2, pc, #4	@ (adr r2, 8011dd8 <UART_SetConfig+0x380>)
 8011dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011dd8:	08011e7d 	.word	0x08011e7d
 8011ddc:	08011ead 	.word	0x08011ead
 8011de0:	08011ead 	.word	0x08011ead
 8011de4:	08011ead 	.word	0x08011ead
 8011de8:	08011ead 	.word	0x08011ead
 8011dec:	08011ead 	.word	0x08011ead
 8011df0:	08011ead 	.word	0x08011ead
 8011df4:	08011ead 	.word	0x08011ead
 8011df8:	08011e85 	.word	0x08011e85
 8011dfc:	08011ead 	.word	0x08011ead
 8011e00:	08011ead 	.word	0x08011ead
 8011e04:	08011ead 	.word	0x08011ead
 8011e08:	08011ead 	.word	0x08011ead
 8011e0c:	08011ead 	.word	0x08011ead
 8011e10:	08011ead 	.word	0x08011ead
 8011e14:	08011ead 	.word	0x08011ead
 8011e18:	08011e8d 	.word	0x08011e8d
 8011e1c:	08011ead 	.word	0x08011ead
 8011e20:	08011ead 	.word	0x08011ead
 8011e24:	08011ead 	.word	0x08011ead
 8011e28:	08011ead 	.word	0x08011ead
 8011e2c:	08011ead 	.word	0x08011ead
 8011e30:	08011ead 	.word	0x08011ead
 8011e34:	08011ead 	.word	0x08011ead
 8011e38:	08011e95 	.word	0x08011e95
 8011e3c:	08011ead 	.word	0x08011ead
 8011e40:	08011ead 	.word	0x08011ead
 8011e44:	08011ead 	.word	0x08011ead
 8011e48:	08011ead 	.word	0x08011ead
 8011e4c:	08011ead 	.word	0x08011ead
 8011e50:	08011ead 	.word	0x08011ead
 8011e54:	08011ead 	.word	0x08011ead
 8011e58:	08011e9d 	.word	0x08011e9d
 8011e5c:	08011ead 	.word	0x08011ead
 8011e60:	08011ead 	.word	0x08011ead
 8011e64:	08011ead 	.word	0x08011ead
 8011e68:	08011ead 	.word	0x08011ead
 8011e6c:	08011ead 	.word	0x08011ead
 8011e70:	08011ead 	.word	0x08011ead
 8011e74:	08011ead 	.word	0x08011ead
 8011e78:	08011ea5 	.word	0x08011ea5
 8011e7c:	2301      	movs	r3, #1
 8011e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e82:	e0bc      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011e84:	2304      	movs	r3, #4
 8011e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e8a:	e0b8      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011e8c:	2308      	movs	r3, #8
 8011e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e92:	e0b4      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011e94:	2310      	movs	r3, #16
 8011e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011e9a:	e0b0      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011e9c:	2320      	movs	r3, #32
 8011e9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ea2:	e0ac      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011ea4:	2340      	movs	r3, #64	@ 0x40
 8011ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011eaa:	e0a8      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011eac:	2380      	movs	r3, #128	@ 0x80
 8011eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011eb2:	e0a4      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011eb4:	697b      	ldr	r3, [r7, #20]
 8011eb6:	681b      	ldr	r3, [r3, #0]
 8011eb8:	4a8f      	ldr	r2, [pc, #572]	@ (80120f8 <UART_SetConfig+0x6a0>)
 8011eba:	4293      	cmp	r3, r2
 8011ebc:	d130      	bne.n	8011f20 <UART_SetConfig+0x4c8>
 8011ebe:	4b8d      	ldr	r3, [pc, #564]	@ (80120f4 <UART_SetConfig+0x69c>)
 8011ec0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011ec2:	f003 0307 	and.w	r3, r3, #7
 8011ec6:	2b05      	cmp	r3, #5
 8011ec8:	d826      	bhi.n	8011f18 <UART_SetConfig+0x4c0>
 8011eca:	a201      	add	r2, pc, #4	@ (adr r2, 8011ed0 <UART_SetConfig+0x478>)
 8011ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011ed0:	08011ee9 	.word	0x08011ee9
 8011ed4:	08011ef1 	.word	0x08011ef1
 8011ed8:	08011ef9 	.word	0x08011ef9
 8011edc:	08011f01 	.word	0x08011f01
 8011ee0:	08011f09 	.word	0x08011f09
 8011ee4:	08011f11 	.word	0x08011f11
 8011ee8:	2300      	movs	r3, #0
 8011eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011eee:	e086      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011ef0:	2304      	movs	r3, #4
 8011ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ef6:	e082      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011ef8:	2308      	movs	r3, #8
 8011efa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011efe:	e07e      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011f00:	2310      	movs	r3, #16
 8011f02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f06:	e07a      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011f08:	2320      	movs	r3, #32
 8011f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f0e:	e076      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011f10:	2340      	movs	r3, #64	@ 0x40
 8011f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f16:	e072      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011f18:	2380      	movs	r3, #128	@ 0x80
 8011f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f1e:	e06e      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011f20:	697b      	ldr	r3, [r7, #20]
 8011f22:	681b      	ldr	r3, [r3, #0]
 8011f24:	4a75      	ldr	r2, [pc, #468]	@ (80120fc <UART_SetConfig+0x6a4>)
 8011f26:	4293      	cmp	r3, r2
 8011f28:	d130      	bne.n	8011f8c <UART_SetConfig+0x534>
 8011f2a:	4b72      	ldr	r3, [pc, #456]	@ (80120f4 <UART_SetConfig+0x69c>)
 8011f2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8011f2e:	f003 0307 	and.w	r3, r3, #7
 8011f32:	2b05      	cmp	r3, #5
 8011f34:	d826      	bhi.n	8011f84 <UART_SetConfig+0x52c>
 8011f36:	a201      	add	r2, pc, #4	@ (adr r2, 8011f3c <UART_SetConfig+0x4e4>)
 8011f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011f3c:	08011f55 	.word	0x08011f55
 8011f40:	08011f5d 	.word	0x08011f5d
 8011f44:	08011f65 	.word	0x08011f65
 8011f48:	08011f6d 	.word	0x08011f6d
 8011f4c:	08011f75 	.word	0x08011f75
 8011f50:	08011f7d 	.word	0x08011f7d
 8011f54:	2300      	movs	r3, #0
 8011f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f5a:	e050      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011f5c:	2304      	movs	r3, #4
 8011f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f62:	e04c      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011f64:	2308      	movs	r3, #8
 8011f66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f6a:	e048      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011f6c:	2310      	movs	r3, #16
 8011f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f72:	e044      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011f74:	2320      	movs	r3, #32
 8011f76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f7a:	e040      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011f7c:	2340      	movs	r3, #64	@ 0x40
 8011f7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f82:	e03c      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011f84:	2380      	movs	r3, #128	@ 0x80
 8011f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011f8a:	e038      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011f8c:	697b      	ldr	r3, [r7, #20]
 8011f8e:	681b      	ldr	r3, [r3, #0]
 8011f90:	4a5b      	ldr	r2, [pc, #364]	@ (8012100 <UART_SetConfig+0x6a8>)
 8011f92:	4293      	cmp	r3, r2
 8011f94:	d130      	bne.n	8011ff8 <UART_SetConfig+0x5a0>
 8011f96:	4b57      	ldr	r3, [pc, #348]	@ (80120f4 <UART_SetConfig+0x69c>)
 8011f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011f9a:	f003 0307 	and.w	r3, r3, #7
 8011f9e:	2b05      	cmp	r3, #5
 8011fa0:	d826      	bhi.n	8011ff0 <UART_SetConfig+0x598>
 8011fa2:	a201      	add	r2, pc, #4	@ (adr r2, 8011fa8 <UART_SetConfig+0x550>)
 8011fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fa8:	08011fc1 	.word	0x08011fc1
 8011fac:	08011fc9 	.word	0x08011fc9
 8011fb0:	08011fd1 	.word	0x08011fd1
 8011fb4:	08011fd9 	.word	0x08011fd9
 8011fb8:	08011fe1 	.word	0x08011fe1
 8011fbc:	08011fe9 	.word	0x08011fe9
 8011fc0:	2302      	movs	r3, #2
 8011fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fc6:	e01a      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011fc8:	2304      	movs	r3, #4
 8011fca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fce:	e016      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011fd0:	2308      	movs	r3, #8
 8011fd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fd6:	e012      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011fd8:	2310      	movs	r3, #16
 8011fda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fde:	e00e      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011fe0:	2320      	movs	r3, #32
 8011fe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fe6:	e00a      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011fe8:	2340      	movs	r3, #64	@ 0x40
 8011fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011fee:	e006      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011ff0:	2380      	movs	r3, #128	@ 0x80
 8011ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011ff6:	e002      	b.n	8011ffe <UART_SetConfig+0x5a6>
 8011ff8:	2380      	movs	r3, #128	@ 0x80
 8011ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8011ffe:	697b      	ldr	r3, [r7, #20]
 8012000:	681b      	ldr	r3, [r3, #0]
 8012002:	4a3f      	ldr	r2, [pc, #252]	@ (8012100 <UART_SetConfig+0x6a8>)
 8012004:	4293      	cmp	r3, r2
 8012006:	f040 80f8 	bne.w	80121fa <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801200a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801200e:	2b20      	cmp	r3, #32
 8012010:	dc46      	bgt.n	80120a0 <UART_SetConfig+0x648>
 8012012:	2b02      	cmp	r3, #2
 8012014:	f2c0 8082 	blt.w	801211c <UART_SetConfig+0x6c4>
 8012018:	3b02      	subs	r3, #2
 801201a:	2b1e      	cmp	r3, #30
 801201c:	d87e      	bhi.n	801211c <UART_SetConfig+0x6c4>
 801201e:	a201      	add	r2, pc, #4	@ (adr r2, 8012024 <UART_SetConfig+0x5cc>)
 8012020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012024:	080120a7 	.word	0x080120a7
 8012028:	0801211d 	.word	0x0801211d
 801202c:	080120af 	.word	0x080120af
 8012030:	0801211d 	.word	0x0801211d
 8012034:	0801211d 	.word	0x0801211d
 8012038:	0801211d 	.word	0x0801211d
 801203c:	080120bf 	.word	0x080120bf
 8012040:	0801211d 	.word	0x0801211d
 8012044:	0801211d 	.word	0x0801211d
 8012048:	0801211d 	.word	0x0801211d
 801204c:	0801211d 	.word	0x0801211d
 8012050:	0801211d 	.word	0x0801211d
 8012054:	0801211d 	.word	0x0801211d
 8012058:	0801211d 	.word	0x0801211d
 801205c:	080120cf 	.word	0x080120cf
 8012060:	0801211d 	.word	0x0801211d
 8012064:	0801211d 	.word	0x0801211d
 8012068:	0801211d 	.word	0x0801211d
 801206c:	0801211d 	.word	0x0801211d
 8012070:	0801211d 	.word	0x0801211d
 8012074:	0801211d 	.word	0x0801211d
 8012078:	0801211d 	.word	0x0801211d
 801207c:	0801211d 	.word	0x0801211d
 8012080:	0801211d 	.word	0x0801211d
 8012084:	0801211d 	.word	0x0801211d
 8012088:	0801211d 	.word	0x0801211d
 801208c:	0801211d 	.word	0x0801211d
 8012090:	0801211d 	.word	0x0801211d
 8012094:	0801211d 	.word	0x0801211d
 8012098:	0801211d 	.word	0x0801211d
 801209c:	0801210f 	.word	0x0801210f
 80120a0:	2b40      	cmp	r3, #64	@ 0x40
 80120a2:	d037      	beq.n	8012114 <UART_SetConfig+0x6bc>
 80120a4:	e03a      	b.n	801211c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80120a6:	f7fc fa8f 	bl	800e5c8 <HAL_RCCEx_GetD3PCLK1Freq>
 80120aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80120ac:	e03c      	b.n	8012128 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80120ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80120b2:	4618      	mov	r0, r3
 80120b4:	f7fc fa9e 	bl	800e5f4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80120b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80120ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80120bc:	e034      	b.n	8012128 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80120be:	f107 0318 	add.w	r3, r7, #24
 80120c2:	4618      	mov	r0, r3
 80120c4:	f7fc fbea 	bl	800e89c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80120c8:	69fb      	ldr	r3, [r7, #28]
 80120ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80120cc:	e02c      	b.n	8012128 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80120ce:	4b09      	ldr	r3, [pc, #36]	@ (80120f4 <UART_SetConfig+0x69c>)
 80120d0:	681b      	ldr	r3, [r3, #0]
 80120d2:	f003 0320 	and.w	r3, r3, #32
 80120d6:	2b00      	cmp	r3, #0
 80120d8:	d016      	beq.n	8012108 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80120da:	4b06      	ldr	r3, [pc, #24]	@ (80120f4 <UART_SetConfig+0x69c>)
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	08db      	lsrs	r3, r3, #3
 80120e0:	f003 0303 	and.w	r3, r3, #3
 80120e4:	4a07      	ldr	r2, [pc, #28]	@ (8012104 <UART_SetConfig+0x6ac>)
 80120e6:	fa22 f303 	lsr.w	r3, r2, r3
 80120ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80120ec:	e01c      	b.n	8012128 <UART_SetConfig+0x6d0>
 80120ee:	bf00      	nop
 80120f0:	40011400 	.word	0x40011400
 80120f4:	58024400 	.word	0x58024400
 80120f8:	40007800 	.word	0x40007800
 80120fc:	40007c00 	.word	0x40007c00
 8012100:	58000c00 	.word	0x58000c00
 8012104:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8012108:	4b9d      	ldr	r3, [pc, #628]	@ (8012380 <UART_SetConfig+0x928>)
 801210a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801210c:	e00c      	b.n	8012128 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801210e:	4b9d      	ldr	r3, [pc, #628]	@ (8012384 <UART_SetConfig+0x92c>)
 8012110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012112:	e009      	b.n	8012128 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012114:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012118:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801211a:	e005      	b.n	8012128 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 801211c:	2300      	movs	r3, #0
 801211e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8012120:	2301      	movs	r3, #1
 8012122:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012126:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8012128:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801212a:	2b00      	cmp	r3, #0
 801212c:	f000 81de 	beq.w	80124ec <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8012130:	697b      	ldr	r3, [r7, #20]
 8012132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012134:	4a94      	ldr	r2, [pc, #592]	@ (8012388 <UART_SetConfig+0x930>)
 8012136:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801213a:	461a      	mov	r2, r3
 801213c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801213e:	fbb3 f3f2 	udiv	r3, r3, r2
 8012142:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8012144:	697b      	ldr	r3, [r7, #20]
 8012146:	685a      	ldr	r2, [r3, #4]
 8012148:	4613      	mov	r3, r2
 801214a:	005b      	lsls	r3, r3, #1
 801214c:	4413      	add	r3, r2
 801214e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012150:	429a      	cmp	r2, r3
 8012152:	d305      	bcc.n	8012160 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8012154:	697b      	ldr	r3, [r7, #20]
 8012156:	685b      	ldr	r3, [r3, #4]
 8012158:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801215a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801215c:	429a      	cmp	r2, r3
 801215e:	d903      	bls.n	8012168 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8012160:	2301      	movs	r3, #1
 8012162:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8012166:	e1c1      	b.n	80124ec <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012168:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801216a:	2200      	movs	r2, #0
 801216c:	60bb      	str	r3, [r7, #8]
 801216e:	60fa      	str	r2, [r7, #12]
 8012170:	697b      	ldr	r3, [r7, #20]
 8012172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012174:	4a84      	ldr	r2, [pc, #528]	@ (8012388 <UART_SetConfig+0x930>)
 8012176:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801217a:	b29b      	uxth	r3, r3
 801217c:	2200      	movs	r2, #0
 801217e:	603b      	str	r3, [r7, #0]
 8012180:	607a      	str	r2, [r7, #4]
 8012182:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012186:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801218a:	f7ee f911 	bl	80003b0 <__aeabi_uldivmod>
 801218e:	4602      	mov	r2, r0
 8012190:	460b      	mov	r3, r1
 8012192:	4610      	mov	r0, r2
 8012194:	4619      	mov	r1, r3
 8012196:	f04f 0200 	mov.w	r2, #0
 801219a:	f04f 0300 	mov.w	r3, #0
 801219e:	020b      	lsls	r3, r1, #8
 80121a0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80121a4:	0202      	lsls	r2, r0, #8
 80121a6:	6979      	ldr	r1, [r7, #20]
 80121a8:	6849      	ldr	r1, [r1, #4]
 80121aa:	0849      	lsrs	r1, r1, #1
 80121ac:	2000      	movs	r0, #0
 80121ae:	460c      	mov	r4, r1
 80121b0:	4605      	mov	r5, r0
 80121b2:	eb12 0804 	adds.w	r8, r2, r4
 80121b6:	eb43 0905 	adc.w	r9, r3, r5
 80121ba:	697b      	ldr	r3, [r7, #20]
 80121bc:	685b      	ldr	r3, [r3, #4]
 80121be:	2200      	movs	r2, #0
 80121c0:	469a      	mov	sl, r3
 80121c2:	4693      	mov	fp, r2
 80121c4:	4652      	mov	r2, sl
 80121c6:	465b      	mov	r3, fp
 80121c8:	4640      	mov	r0, r8
 80121ca:	4649      	mov	r1, r9
 80121cc:	f7ee f8f0 	bl	80003b0 <__aeabi_uldivmod>
 80121d0:	4602      	mov	r2, r0
 80121d2:	460b      	mov	r3, r1
 80121d4:	4613      	mov	r3, r2
 80121d6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80121d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80121da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80121de:	d308      	bcc.n	80121f2 <UART_SetConfig+0x79a>
 80121e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80121e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80121e6:	d204      	bcs.n	80121f2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80121e8:	697b      	ldr	r3, [r7, #20]
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80121ee:	60da      	str	r2, [r3, #12]
 80121f0:	e17c      	b.n	80124ec <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80121f2:	2301      	movs	r3, #1
 80121f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80121f8:	e178      	b.n	80124ec <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80121fa:	697b      	ldr	r3, [r7, #20]
 80121fc:	69db      	ldr	r3, [r3, #28]
 80121fe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012202:	f040 80c5 	bne.w	8012390 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8012206:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801220a:	2b20      	cmp	r3, #32
 801220c:	dc48      	bgt.n	80122a0 <UART_SetConfig+0x848>
 801220e:	2b00      	cmp	r3, #0
 8012210:	db7b      	blt.n	801230a <UART_SetConfig+0x8b2>
 8012212:	2b20      	cmp	r3, #32
 8012214:	d879      	bhi.n	801230a <UART_SetConfig+0x8b2>
 8012216:	a201      	add	r2, pc, #4	@ (adr r2, 801221c <UART_SetConfig+0x7c4>)
 8012218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801221c:	080122a7 	.word	0x080122a7
 8012220:	080122af 	.word	0x080122af
 8012224:	0801230b 	.word	0x0801230b
 8012228:	0801230b 	.word	0x0801230b
 801222c:	080122b7 	.word	0x080122b7
 8012230:	0801230b 	.word	0x0801230b
 8012234:	0801230b 	.word	0x0801230b
 8012238:	0801230b 	.word	0x0801230b
 801223c:	080122c7 	.word	0x080122c7
 8012240:	0801230b 	.word	0x0801230b
 8012244:	0801230b 	.word	0x0801230b
 8012248:	0801230b 	.word	0x0801230b
 801224c:	0801230b 	.word	0x0801230b
 8012250:	0801230b 	.word	0x0801230b
 8012254:	0801230b 	.word	0x0801230b
 8012258:	0801230b 	.word	0x0801230b
 801225c:	080122d7 	.word	0x080122d7
 8012260:	0801230b 	.word	0x0801230b
 8012264:	0801230b 	.word	0x0801230b
 8012268:	0801230b 	.word	0x0801230b
 801226c:	0801230b 	.word	0x0801230b
 8012270:	0801230b 	.word	0x0801230b
 8012274:	0801230b 	.word	0x0801230b
 8012278:	0801230b 	.word	0x0801230b
 801227c:	0801230b 	.word	0x0801230b
 8012280:	0801230b 	.word	0x0801230b
 8012284:	0801230b 	.word	0x0801230b
 8012288:	0801230b 	.word	0x0801230b
 801228c:	0801230b 	.word	0x0801230b
 8012290:	0801230b 	.word	0x0801230b
 8012294:	0801230b 	.word	0x0801230b
 8012298:	0801230b 	.word	0x0801230b
 801229c:	080122fd 	.word	0x080122fd
 80122a0:	2b40      	cmp	r3, #64	@ 0x40
 80122a2:	d02e      	beq.n	8012302 <UART_SetConfig+0x8aa>
 80122a4:	e031      	b.n	801230a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80122a6:	f7fa f9d9 	bl	800c65c <HAL_RCC_GetPCLK1Freq>
 80122aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80122ac:	e033      	b.n	8012316 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80122ae:	f7fa f9eb 	bl	800c688 <HAL_RCC_GetPCLK2Freq>
 80122b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80122b4:	e02f      	b.n	8012316 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80122b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80122ba:	4618      	mov	r0, r3
 80122bc:	f7fc f99a 	bl	800e5f4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80122c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80122c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80122c4:	e027      	b.n	8012316 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80122c6:	f107 0318 	add.w	r3, r7, #24
 80122ca:	4618      	mov	r0, r3
 80122cc:	f7fc fae6 	bl	800e89c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80122d0:	69fb      	ldr	r3, [r7, #28]
 80122d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80122d4:	e01f      	b.n	8012316 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80122d6:	4b2d      	ldr	r3, [pc, #180]	@ (801238c <UART_SetConfig+0x934>)
 80122d8:	681b      	ldr	r3, [r3, #0]
 80122da:	f003 0320 	and.w	r3, r3, #32
 80122de:	2b00      	cmp	r3, #0
 80122e0:	d009      	beq.n	80122f6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80122e2:	4b2a      	ldr	r3, [pc, #168]	@ (801238c <UART_SetConfig+0x934>)
 80122e4:	681b      	ldr	r3, [r3, #0]
 80122e6:	08db      	lsrs	r3, r3, #3
 80122e8:	f003 0303 	and.w	r3, r3, #3
 80122ec:	4a24      	ldr	r2, [pc, #144]	@ (8012380 <UART_SetConfig+0x928>)
 80122ee:	fa22 f303 	lsr.w	r3, r2, r3
 80122f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80122f4:	e00f      	b.n	8012316 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80122f6:	4b22      	ldr	r3, [pc, #136]	@ (8012380 <UART_SetConfig+0x928>)
 80122f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80122fa:	e00c      	b.n	8012316 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80122fc:	4b21      	ldr	r3, [pc, #132]	@ (8012384 <UART_SetConfig+0x92c>)
 80122fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012300:	e009      	b.n	8012316 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012302:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012308:	e005      	b.n	8012316 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801230a:	2300      	movs	r3, #0
 801230c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801230e:	2301      	movs	r3, #1
 8012310:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012314:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8012316:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012318:	2b00      	cmp	r3, #0
 801231a:	f000 80e7 	beq.w	80124ec <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801231e:	697b      	ldr	r3, [r7, #20]
 8012320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012322:	4a19      	ldr	r2, [pc, #100]	@ (8012388 <UART_SetConfig+0x930>)
 8012324:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012328:	461a      	mov	r2, r3
 801232a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801232c:	fbb3 f3f2 	udiv	r3, r3, r2
 8012330:	005a      	lsls	r2, r3, #1
 8012332:	697b      	ldr	r3, [r7, #20]
 8012334:	685b      	ldr	r3, [r3, #4]
 8012336:	085b      	lsrs	r3, r3, #1
 8012338:	441a      	add	r2, r3
 801233a:	697b      	ldr	r3, [r7, #20]
 801233c:	685b      	ldr	r3, [r3, #4]
 801233e:	fbb2 f3f3 	udiv	r3, r2, r3
 8012342:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012346:	2b0f      	cmp	r3, #15
 8012348:	d916      	bls.n	8012378 <UART_SetConfig+0x920>
 801234a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801234c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012350:	d212      	bcs.n	8012378 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8012352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012354:	b29b      	uxth	r3, r3
 8012356:	f023 030f 	bic.w	r3, r3, #15
 801235a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801235c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801235e:	085b      	lsrs	r3, r3, #1
 8012360:	b29b      	uxth	r3, r3
 8012362:	f003 0307 	and.w	r3, r3, #7
 8012366:	b29a      	uxth	r2, r3
 8012368:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801236a:	4313      	orrs	r3, r2
 801236c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 801236e:	697b      	ldr	r3, [r7, #20]
 8012370:	681b      	ldr	r3, [r3, #0]
 8012372:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8012374:	60da      	str	r2, [r3, #12]
 8012376:	e0b9      	b.n	80124ec <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8012378:	2301      	movs	r3, #1
 801237a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801237e:	e0b5      	b.n	80124ec <UART_SetConfig+0xa94>
 8012380:	03d09000 	.word	0x03d09000
 8012384:	003d0900 	.word	0x003d0900
 8012388:	0801aa9c 	.word	0x0801aa9c
 801238c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8012390:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012394:	2b20      	cmp	r3, #32
 8012396:	dc49      	bgt.n	801242c <UART_SetConfig+0x9d4>
 8012398:	2b00      	cmp	r3, #0
 801239a:	db7c      	blt.n	8012496 <UART_SetConfig+0xa3e>
 801239c:	2b20      	cmp	r3, #32
 801239e:	d87a      	bhi.n	8012496 <UART_SetConfig+0xa3e>
 80123a0:	a201      	add	r2, pc, #4	@ (adr r2, 80123a8 <UART_SetConfig+0x950>)
 80123a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123a6:	bf00      	nop
 80123a8:	08012433 	.word	0x08012433
 80123ac:	0801243b 	.word	0x0801243b
 80123b0:	08012497 	.word	0x08012497
 80123b4:	08012497 	.word	0x08012497
 80123b8:	08012443 	.word	0x08012443
 80123bc:	08012497 	.word	0x08012497
 80123c0:	08012497 	.word	0x08012497
 80123c4:	08012497 	.word	0x08012497
 80123c8:	08012453 	.word	0x08012453
 80123cc:	08012497 	.word	0x08012497
 80123d0:	08012497 	.word	0x08012497
 80123d4:	08012497 	.word	0x08012497
 80123d8:	08012497 	.word	0x08012497
 80123dc:	08012497 	.word	0x08012497
 80123e0:	08012497 	.word	0x08012497
 80123e4:	08012497 	.word	0x08012497
 80123e8:	08012463 	.word	0x08012463
 80123ec:	08012497 	.word	0x08012497
 80123f0:	08012497 	.word	0x08012497
 80123f4:	08012497 	.word	0x08012497
 80123f8:	08012497 	.word	0x08012497
 80123fc:	08012497 	.word	0x08012497
 8012400:	08012497 	.word	0x08012497
 8012404:	08012497 	.word	0x08012497
 8012408:	08012497 	.word	0x08012497
 801240c:	08012497 	.word	0x08012497
 8012410:	08012497 	.word	0x08012497
 8012414:	08012497 	.word	0x08012497
 8012418:	08012497 	.word	0x08012497
 801241c:	08012497 	.word	0x08012497
 8012420:	08012497 	.word	0x08012497
 8012424:	08012497 	.word	0x08012497
 8012428:	08012489 	.word	0x08012489
 801242c:	2b40      	cmp	r3, #64	@ 0x40
 801242e:	d02e      	beq.n	801248e <UART_SetConfig+0xa36>
 8012430:	e031      	b.n	8012496 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012432:	f7fa f913 	bl	800c65c <HAL_RCC_GetPCLK1Freq>
 8012436:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012438:	e033      	b.n	80124a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801243a:	f7fa f925 	bl	800c688 <HAL_RCC_GetPCLK2Freq>
 801243e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012440:	e02f      	b.n	80124a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012442:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012446:	4618      	mov	r0, r3
 8012448:	f7fc f8d4 	bl	800e5f4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801244c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801244e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012450:	e027      	b.n	80124a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012452:	f107 0318 	add.w	r3, r7, #24
 8012456:	4618      	mov	r0, r3
 8012458:	f7fc fa20 	bl	800e89c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801245c:	69fb      	ldr	r3, [r7, #28]
 801245e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012460:	e01f      	b.n	80124a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012462:	4b2d      	ldr	r3, [pc, #180]	@ (8012518 <UART_SetConfig+0xac0>)
 8012464:	681b      	ldr	r3, [r3, #0]
 8012466:	f003 0320 	and.w	r3, r3, #32
 801246a:	2b00      	cmp	r3, #0
 801246c:	d009      	beq.n	8012482 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801246e:	4b2a      	ldr	r3, [pc, #168]	@ (8012518 <UART_SetConfig+0xac0>)
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	08db      	lsrs	r3, r3, #3
 8012474:	f003 0303 	and.w	r3, r3, #3
 8012478:	4a28      	ldr	r2, [pc, #160]	@ (801251c <UART_SetConfig+0xac4>)
 801247a:	fa22 f303 	lsr.w	r3, r2, r3
 801247e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012480:	e00f      	b.n	80124a2 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8012482:	4b26      	ldr	r3, [pc, #152]	@ (801251c <UART_SetConfig+0xac4>)
 8012484:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012486:	e00c      	b.n	80124a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012488:	4b25      	ldr	r3, [pc, #148]	@ (8012520 <UART_SetConfig+0xac8>)
 801248a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801248c:	e009      	b.n	80124a2 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801248e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012494:	e005      	b.n	80124a2 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8012496:	2300      	movs	r3, #0
 8012498:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801249a:	2301      	movs	r3, #1
 801249c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80124a0:	bf00      	nop
    }

    if (pclk != 0U)
 80124a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80124a4:	2b00      	cmp	r3, #0
 80124a6:	d021      	beq.n	80124ec <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80124a8:	697b      	ldr	r3, [r7, #20]
 80124aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80124ac:	4a1d      	ldr	r2, [pc, #116]	@ (8012524 <UART_SetConfig+0xacc>)
 80124ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80124b2:	461a      	mov	r2, r3
 80124b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80124b6:	fbb3 f2f2 	udiv	r2, r3, r2
 80124ba:	697b      	ldr	r3, [r7, #20]
 80124bc:	685b      	ldr	r3, [r3, #4]
 80124be:	085b      	lsrs	r3, r3, #1
 80124c0:	441a      	add	r2, r3
 80124c2:	697b      	ldr	r3, [r7, #20]
 80124c4:	685b      	ldr	r3, [r3, #4]
 80124c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80124ca:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80124cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80124ce:	2b0f      	cmp	r3, #15
 80124d0:	d909      	bls.n	80124e6 <UART_SetConfig+0xa8e>
 80124d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80124d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80124d8:	d205      	bcs.n	80124e6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80124da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80124dc:	b29a      	uxth	r2, r3
 80124de:	697b      	ldr	r3, [r7, #20]
 80124e0:	681b      	ldr	r3, [r3, #0]
 80124e2:	60da      	str	r2, [r3, #12]
 80124e4:	e002      	b.n	80124ec <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80124e6:	2301      	movs	r3, #1
 80124e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80124ec:	697b      	ldr	r3, [r7, #20]
 80124ee:	2201      	movs	r2, #1
 80124f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80124f4:	697b      	ldr	r3, [r7, #20]
 80124f6:	2201      	movs	r2, #1
 80124f8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80124fc:	697b      	ldr	r3, [r7, #20]
 80124fe:	2200      	movs	r2, #0
 8012500:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8012502:	697b      	ldr	r3, [r7, #20]
 8012504:	2200      	movs	r2, #0
 8012506:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8012508:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 801250c:	4618      	mov	r0, r3
 801250e:	3748      	adds	r7, #72	@ 0x48
 8012510:	46bd      	mov	sp, r7
 8012512:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012516:	bf00      	nop
 8012518:	58024400 	.word	0x58024400
 801251c:	03d09000 	.word	0x03d09000
 8012520:	003d0900 	.word	0x003d0900
 8012524:	0801aa9c 	.word	0x0801aa9c

08012528 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8012528:	b480      	push	{r7}
 801252a:	b083      	sub	sp, #12
 801252c:	af00      	add	r7, sp, #0
 801252e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012534:	f003 0308 	and.w	r3, r3, #8
 8012538:	2b00      	cmp	r3, #0
 801253a:	d00a      	beq.n	8012552 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801253c:	687b      	ldr	r3, [r7, #4]
 801253e:	681b      	ldr	r3, [r3, #0]
 8012540:	685b      	ldr	r3, [r3, #4]
 8012542:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	681b      	ldr	r3, [r3, #0]
 801254e:	430a      	orrs	r2, r1
 8012550:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012556:	f003 0301 	and.w	r3, r3, #1
 801255a:	2b00      	cmp	r3, #0
 801255c:	d00a      	beq.n	8012574 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	681b      	ldr	r3, [r3, #0]
 8012562:	685b      	ldr	r3, [r3, #4]
 8012564:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	681b      	ldr	r3, [r3, #0]
 8012570:	430a      	orrs	r2, r1
 8012572:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012578:	f003 0302 	and.w	r3, r3, #2
 801257c:	2b00      	cmp	r3, #0
 801257e:	d00a      	beq.n	8012596 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	681b      	ldr	r3, [r3, #0]
 8012584:	685b      	ldr	r3, [r3, #4]
 8012586:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	681b      	ldr	r3, [r3, #0]
 8012592:	430a      	orrs	r2, r1
 8012594:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8012596:	687b      	ldr	r3, [r7, #4]
 8012598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801259a:	f003 0304 	and.w	r3, r3, #4
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d00a      	beq.n	80125b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	681b      	ldr	r3, [r3, #0]
 80125a6:	685b      	ldr	r3, [r3, #4]
 80125a8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80125ac:	687b      	ldr	r3, [r7, #4]
 80125ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80125b0:	687b      	ldr	r3, [r7, #4]
 80125b2:	681b      	ldr	r3, [r3, #0]
 80125b4:	430a      	orrs	r2, r1
 80125b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80125bc:	f003 0310 	and.w	r3, r3, #16
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	d00a      	beq.n	80125da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80125c4:	687b      	ldr	r3, [r7, #4]
 80125c6:	681b      	ldr	r3, [r3, #0]
 80125c8:	689b      	ldr	r3, [r3, #8]
 80125ca:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80125ce:	687b      	ldr	r3, [r7, #4]
 80125d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	681b      	ldr	r3, [r3, #0]
 80125d6:	430a      	orrs	r2, r1
 80125d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80125de:	f003 0320 	and.w	r3, r3, #32
 80125e2:	2b00      	cmp	r3, #0
 80125e4:	d00a      	beq.n	80125fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80125e6:	687b      	ldr	r3, [r7, #4]
 80125e8:	681b      	ldr	r3, [r3, #0]
 80125ea:	689b      	ldr	r3, [r3, #8]
 80125ec:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80125f0:	687b      	ldr	r3, [r7, #4]
 80125f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80125f4:	687b      	ldr	r3, [r7, #4]
 80125f6:	681b      	ldr	r3, [r3, #0]
 80125f8:	430a      	orrs	r2, r1
 80125fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012604:	2b00      	cmp	r3, #0
 8012606:	d01a      	beq.n	801263e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	685b      	ldr	r3, [r3, #4]
 801260e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8012612:	687b      	ldr	r3, [r7, #4]
 8012614:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	681b      	ldr	r3, [r3, #0]
 801261a:	430a      	orrs	r2, r1
 801261c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012622:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012626:	d10a      	bne.n	801263e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	681b      	ldr	r3, [r3, #0]
 801262c:	685b      	ldr	r3, [r3, #4]
 801262e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	681b      	ldr	r3, [r3, #0]
 801263a:	430a      	orrs	r2, r1
 801263c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012646:	2b00      	cmp	r3, #0
 8012648:	d00a      	beq.n	8012660 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	681b      	ldr	r3, [r3, #0]
 801264e:	685b      	ldr	r3, [r3, #4]
 8012650:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	681b      	ldr	r3, [r3, #0]
 801265c:	430a      	orrs	r2, r1
 801265e:	605a      	str	r2, [r3, #4]
  }
}
 8012660:	bf00      	nop
 8012662:	370c      	adds	r7, #12
 8012664:	46bd      	mov	sp, r7
 8012666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801266a:	4770      	bx	lr

0801266c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801266c:	b580      	push	{r7, lr}
 801266e:	b098      	sub	sp, #96	@ 0x60
 8012670:	af02      	add	r7, sp, #8
 8012672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012674:	687b      	ldr	r3, [r7, #4]
 8012676:	2200      	movs	r2, #0
 8012678:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801267c:	f7f2 f974 	bl	8004968 <HAL_GetTick>
 8012680:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	681b      	ldr	r3, [r3, #0]
 8012686:	681b      	ldr	r3, [r3, #0]
 8012688:	f003 0308 	and.w	r3, r3, #8
 801268c:	2b08      	cmp	r3, #8
 801268e:	d12f      	bne.n	80126f0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012690:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012694:	9300      	str	r3, [sp, #0]
 8012696:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012698:	2200      	movs	r2, #0
 801269a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801269e:	6878      	ldr	r0, [r7, #4]
 80126a0:	f000 f88e 	bl	80127c0 <UART_WaitOnFlagUntilTimeout>
 80126a4:	4603      	mov	r3, r0
 80126a6:	2b00      	cmp	r3, #0
 80126a8:	d022      	beq.n	80126f0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	681b      	ldr	r3, [r3, #0]
 80126ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80126b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80126b2:	e853 3f00 	ldrex	r3, [r3]
 80126b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80126b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80126ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80126be:	653b      	str	r3, [r7, #80]	@ 0x50
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	681b      	ldr	r3, [r3, #0]
 80126c4:	461a      	mov	r2, r3
 80126c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80126c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80126ca:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80126cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80126ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80126d0:	e841 2300 	strex	r3, r2, [r1]
 80126d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80126d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d1e6      	bne.n	80126aa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	2220      	movs	r2, #32
 80126e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	2200      	movs	r2, #0
 80126e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80126ec:	2303      	movs	r3, #3
 80126ee:	e063      	b.n	80127b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	681b      	ldr	r3, [r3, #0]
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	f003 0304 	and.w	r3, r3, #4
 80126fa:	2b04      	cmp	r3, #4
 80126fc:	d149      	bne.n	8012792 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80126fe:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012702:	9300      	str	r3, [sp, #0]
 8012704:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012706:	2200      	movs	r2, #0
 8012708:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801270c:	6878      	ldr	r0, [r7, #4]
 801270e:	f000 f857 	bl	80127c0 <UART_WaitOnFlagUntilTimeout>
 8012712:	4603      	mov	r3, r0
 8012714:	2b00      	cmp	r3, #0
 8012716:	d03c      	beq.n	8012792 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	681b      	ldr	r3, [r3, #0]
 801271c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801271e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012720:	e853 3f00 	ldrex	r3, [r3]
 8012724:	623b      	str	r3, [r7, #32]
   return(result);
 8012726:	6a3b      	ldr	r3, [r7, #32]
 8012728:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801272c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	681b      	ldr	r3, [r3, #0]
 8012732:	461a      	mov	r2, r3
 8012734:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012736:	633b      	str	r3, [r7, #48]	@ 0x30
 8012738:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801273a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801273c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801273e:	e841 2300 	strex	r3, r2, [r1]
 8012742:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012746:	2b00      	cmp	r3, #0
 8012748:	d1e6      	bne.n	8012718 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	3308      	adds	r3, #8
 8012750:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012752:	693b      	ldr	r3, [r7, #16]
 8012754:	e853 3f00 	ldrex	r3, [r3]
 8012758:	60fb      	str	r3, [r7, #12]
   return(result);
 801275a:	68fb      	ldr	r3, [r7, #12]
 801275c:	f023 0301 	bic.w	r3, r3, #1
 8012760:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	681b      	ldr	r3, [r3, #0]
 8012766:	3308      	adds	r3, #8
 8012768:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801276a:	61fa      	str	r2, [r7, #28]
 801276c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801276e:	69b9      	ldr	r1, [r7, #24]
 8012770:	69fa      	ldr	r2, [r7, #28]
 8012772:	e841 2300 	strex	r3, r2, [r1]
 8012776:	617b      	str	r3, [r7, #20]
   return(result);
 8012778:	697b      	ldr	r3, [r7, #20]
 801277a:	2b00      	cmp	r3, #0
 801277c:	d1e5      	bne.n	801274a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	2220      	movs	r2, #32
 8012782:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	2200      	movs	r2, #0
 801278a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801278e:	2303      	movs	r3, #3
 8012790:	e012      	b.n	80127b8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	2220      	movs	r2, #32
 8012796:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	2220      	movs	r2, #32
 801279e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	2200      	movs	r2, #0
 80127a6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	2200      	movs	r2, #0
 80127ac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	2200      	movs	r2, #0
 80127b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80127b6:	2300      	movs	r3, #0
}
 80127b8:	4618      	mov	r0, r3
 80127ba:	3758      	adds	r7, #88	@ 0x58
 80127bc:	46bd      	mov	sp, r7
 80127be:	bd80      	pop	{r7, pc}

080127c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80127c0:	b580      	push	{r7, lr}
 80127c2:	b084      	sub	sp, #16
 80127c4:	af00      	add	r7, sp, #0
 80127c6:	60f8      	str	r0, [r7, #12]
 80127c8:	60b9      	str	r1, [r7, #8]
 80127ca:	603b      	str	r3, [r7, #0]
 80127cc:	4613      	mov	r3, r2
 80127ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80127d0:	e04f      	b.n	8012872 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80127d2:	69bb      	ldr	r3, [r7, #24]
 80127d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80127d8:	d04b      	beq.n	8012872 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80127da:	f7f2 f8c5 	bl	8004968 <HAL_GetTick>
 80127de:	4602      	mov	r2, r0
 80127e0:	683b      	ldr	r3, [r7, #0]
 80127e2:	1ad3      	subs	r3, r2, r3
 80127e4:	69ba      	ldr	r2, [r7, #24]
 80127e6:	429a      	cmp	r2, r3
 80127e8:	d302      	bcc.n	80127f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80127ea:	69bb      	ldr	r3, [r7, #24]
 80127ec:	2b00      	cmp	r3, #0
 80127ee:	d101      	bne.n	80127f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80127f0:	2303      	movs	r3, #3
 80127f2:	e04e      	b.n	8012892 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80127f4:	68fb      	ldr	r3, [r7, #12]
 80127f6:	681b      	ldr	r3, [r3, #0]
 80127f8:	681b      	ldr	r3, [r3, #0]
 80127fa:	f003 0304 	and.w	r3, r3, #4
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d037      	beq.n	8012872 <UART_WaitOnFlagUntilTimeout+0xb2>
 8012802:	68bb      	ldr	r3, [r7, #8]
 8012804:	2b80      	cmp	r3, #128	@ 0x80
 8012806:	d034      	beq.n	8012872 <UART_WaitOnFlagUntilTimeout+0xb2>
 8012808:	68bb      	ldr	r3, [r7, #8]
 801280a:	2b40      	cmp	r3, #64	@ 0x40
 801280c:	d031      	beq.n	8012872 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	681b      	ldr	r3, [r3, #0]
 8012812:	69db      	ldr	r3, [r3, #28]
 8012814:	f003 0308 	and.w	r3, r3, #8
 8012818:	2b08      	cmp	r3, #8
 801281a:	d110      	bne.n	801283e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	681b      	ldr	r3, [r3, #0]
 8012820:	2208      	movs	r2, #8
 8012822:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012824:	68f8      	ldr	r0, [r7, #12]
 8012826:	f000 f839 	bl	801289c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801282a:	68fb      	ldr	r3, [r7, #12]
 801282c:	2208      	movs	r2, #8
 801282e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012832:	68fb      	ldr	r3, [r7, #12]
 8012834:	2200      	movs	r2, #0
 8012836:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801283a:	2301      	movs	r3, #1
 801283c:	e029      	b.n	8012892 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801283e:	68fb      	ldr	r3, [r7, #12]
 8012840:	681b      	ldr	r3, [r3, #0]
 8012842:	69db      	ldr	r3, [r3, #28]
 8012844:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8012848:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801284c:	d111      	bne.n	8012872 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801284e:	68fb      	ldr	r3, [r7, #12]
 8012850:	681b      	ldr	r3, [r3, #0]
 8012852:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012856:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012858:	68f8      	ldr	r0, [r7, #12]
 801285a:	f000 f81f 	bl	801289c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801285e:	68fb      	ldr	r3, [r7, #12]
 8012860:	2220      	movs	r2, #32
 8012862:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012866:	68fb      	ldr	r3, [r7, #12]
 8012868:	2200      	movs	r2, #0
 801286a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801286e:	2303      	movs	r3, #3
 8012870:	e00f      	b.n	8012892 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012872:	68fb      	ldr	r3, [r7, #12]
 8012874:	681b      	ldr	r3, [r3, #0]
 8012876:	69da      	ldr	r2, [r3, #28]
 8012878:	68bb      	ldr	r3, [r7, #8]
 801287a:	4013      	ands	r3, r2
 801287c:	68ba      	ldr	r2, [r7, #8]
 801287e:	429a      	cmp	r2, r3
 8012880:	bf0c      	ite	eq
 8012882:	2301      	moveq	r3, #1
 8012884:	2300      	movne	r3, #0
 8012886:	b2db      	uxtb	r3, r3
 8012888:	461a      	mov	r2, r3
 801288a:	79fb      	ldrb	r3, [r7, #7]
 801288c:	429a      	cmp	r2, r3
 801288e:	d0a0      	beq.n	80127d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8012890:	2300      	movs	r3, #0
}
 8012892:	4618      	mov	r0, r3
 8012894:	3710      	adds	r7, #16
 8012896:	46bd      	mov	sp, r7
 8012898:	bd80      	pop	{r7, pc}
	...

0801289c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801289c:	b480      	push	{r7}
 801289e:	b095      	sub	sp, #84	@ 0x54
 80128a0:	af00      	add	r7, sp, #0
 80128a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80128a4:	687b      	ldr	r3, [r7, #4]
 80128a6:	681b      	ldr	r3, [r3, #0]
 80128a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80128aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80128ac:	e853 3f00 	ldrex	r3, [r3]
 80128b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80128b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80128b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80128ba:	687b      	ldr	r3, [r7, #4]
 80128bc:	681b      	ldr	r3, [r3, #0]
 80128be:	461a      	mov	r2, r3
 80128c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80128c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80128c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80128c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80128c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80128ca:	e841 2300 	strex	r3, r2, [r1]
 80128ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80128d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d1e6      	bne.n	80128a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	3308      	adds	r3, #8
 80128dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80128de:	6a3b      	ldr	r3, [r7, #32]
 80128e0:	e853 3f00 	ldrex	r3, [r3]
 80128e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80128e6:	69fa      	ldr	r2, [r7, #28]
 80128e8:	4b1e      	ldr	r3, [pc, #120]	@ (8012964 <UART_EndRxTransfer+0xc8>)
 80128ea:	4013      	ands	r3, r2
 80128ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	681b      	ldr	r3, [r3, #0]
 80128f2:	3308      	adds	r3, #8
 80128f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80128f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80128f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80128fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80128fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80128fe:	e841 2300 	strex	r3, r2, [r1]
 8012902:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8012904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012906:	2b00      	cmp	r3, #0
 8012908:	d1e5      	bne.n	80128d6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801290a:	687b      	ldr	r3, [r7, #4]
 801290c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801290e:	2b01      	cmp	r3, #1
 8012910:	d118      	bne.n	8012944 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	681b      	ldr	r3, [r3, #0]
 8012916:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012918:	68fb      	ldr	r3, [r7, #12]
 801291a:	e853 3f00 	ldrex	r3, [r3]
 801291e:	60bb      	str	r3, [r7, #8]
   return(result);
 8012920:	68bb      	ldr	r3, [r7, #8]
 8012922:	f023 0310 	bic.w	r3, r3, #16
 8012926:	647b      	str	r3, [r7, #68]	@ 0x44
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	681b      	ldr	r3, [r3, #0]
 801292c:	461a      	mov	r2, r3
 801292e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012930:	61bb      	str	r3, [r7, #24]
 8012932:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012934:	6979      	ldr	r1, [r7, #20]
 8012936:	69ba      	ldr	r2, [r7, #24]
 8012938:	e841 2300 	strex	r3, r2, [r1]
 801293c:	613b      	str	r3, [r7, #16]
   return(result);
 801293e:	693b      	ldr	r3, [r7, #16]
 8012940:	2b00      	cmp	r3, #0
 8012942:	d1e6      	bne.n	8012912 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	2220      	movs	r2, #32
 8012948:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	2200      	movs	r2, #0
 8012950:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8012952:	687b      	ldr	r3, [r7, #4]
 8012954:	2200      	movs	r2, #0
 8012956:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8012958:	bf00      	nop
 801295a:	3754      	adds	r7, #84	@ 0x54
 801295c:	46bd      	mov	sp, r7
 801295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012962:	4770      	bx	lr
 8012964:	effffffe 	.word	0xeffffffe

08012968 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8012968:	b480      	push	{r7}
 801296a:	b085      	sub	sp, #20
 801296c:	af00      	add	r7, sp, #0
 801296e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012970:	687b      	ldr	r3, [r7, #4]
 8012972:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012976:	2b01      	cmp	r3, #1
 8012978:	d101      	bne.n	801297e <HAL_UARTEx_DisableFifoMode+0x16>
 801297a:	2302      	movs	r3, #2
 801297c:	e027      	b.n	80129ce <HAL_UARTEx_DisableFifoMode+0x66>
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	2201      	movs	r2, #1
 8012982:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	2224      	movs	r2, #36	@ 0x24
 801298a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	681b      	ldr	r3, [r3, #0]
 8012992:	681b      	ldr	r3, [r3, #0]
 8012994:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	681b      	ldr	r3, [r3, #0]
 801299a:	681a      	ldr	r2, [r3, #0]
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	681b      	ldr	r3, [r3, #0]
 80129a0:	f022 0201 	bic.w	r2, r2, #1
 80129a4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80129a6:	68fb      	ldr	r3, [r7, #12]
 80129a8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80129ac:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	2200      	movs	r2, #0
 80129b2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	68fa      	ldr	r2, [r7, #12]
 80129ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	2220      	movs	r2, #32
 80129c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	2200      	movs	r2, #0
 80129c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80129cc:	2300      	movs	r3, #0
}
 80129ce:	4618      	mov	r0, r3
 80129d0:	3714      	adds	r7, #20
 80129d2:	46bd      	mov	sp, r7
 80129d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129d8:	4770      	bx	lr

080129da <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80129da:	b580      	push	{r7, lr}
 80129dc:	b084      	sub	sp, #16
 80129de:	af00      	add	r7, sp, #0
 80129e0:	6078      	str	r0, [r7, #4]
 80129e2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80129ea:	2b01      	cmp	r3, #1
 80129ec:	d101      	bne.n	80129f2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80129ee:	2302      	movs	r3, #2
 80129f0:	e02d      	b.n	8012a4e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80129f2:	687b      	ldr	r3, [r7, #4]
 80129f4:	2201      	movs	r2, #1
 80129f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	2224      	movs	r2, #36	@ 0x24
 80129fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	681b      	ldr	r3, [r3, #0]
 8012a06:	681b      	ldr	r3, [r3, #0]
 8012a08:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012a0a:	687b      	ldr	r3, [r7, #4]
 8012a0c:	681b      	ldr	r3, [r3, #0]
 8012a0e:	681a      	ldr	r2, [r3, #0]
 8012a10:	687b      	ldr	r3, [r7, #4]
 8012a12:	681b      	ldr	r3, [r3, #0]
 8012a14:	f022 0201 	bic.w	r2, r2, #1
 8012a18:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	681b      	ldr	r3, [r3, #0]
 8012a1e:	689b      	ldr	r3, [r3, #8]
 8012a20:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	681b      	ldr	r3, [r3, #0]
 8012a28:	683a      	ldr	r2, [r7, #0]
 8012a2a:	430a      	orrs	r2, r1
 8012a2c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012a2e:	6878      	ldr	r0, [r7, #4]
 8012a30:	f000 f850 	bl	8012ad4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012a34:	687b      	ldr	r3, [r7, #4]
 8012a36:	681b      	ldr	r3, [r3, #0]
 8012a38:	68fa      	ldr	r2, [r7, #12]
 8012a3a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012a3c:	687b      	ldr	r3, [r7, #4]
 8012a3e:	2220      	movs	r2, #32
 8012a40:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	2200      	movs	r2, #0
 8012a48:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012a4c:	2300      	movs	r3, #0
}
 8012a4e:	4618      	mov	r0, r3
 8012a50:	3710      	adds	r7, #16
 8012a52:	46bd      	mov	sp, r7
 8012a54:	bd80      	pop	{r7, pc}

08012a56 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8012a56:	b580      	push	{r7, lr}
 8012a58:	b084      	sub	sp, #16
 8012a5a:	af00      	add	r7, sp, #0
 8012a5c:	6078      	str	r0, [r7, #4]
 8012a5e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8012a66:	2b01      	cmp	r3, #1
 8012a68:	d101      	bne.n	8012a6e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8012a6a:	2302      	movs	r3, #2
 8012a6c:	e02d      	b.n	8012aca <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	2201      	movs	r2, #1
 8012a72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	2224      	movs	r2, #36	@ 0x24
 8012a7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	681b      	ldr	r3, [r3, #0]
 8012a84:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8012a86:	687b      	ldr	r3, [r7, #4]
 8012a88:	681b      	ldr	r3, [r3, #0]
 8012a8a:	681a      	ldr	r2, [r3, #0]
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	681b      	ldr	r3, [r3, #0]
 8012a90:	f022 0201 	bic.w	r2, r2, #1
 8012a94:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	681b      	ldr	r3, [r3, #0]
 8012a9a:	689b      	ldr	r3, [r3, #8]
 8012a9c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	681b      	ldr	r3, [r3, #0]
 8012aa4:	683a      	ldr	r2, [r7, #0]
 8012aa6:	430a      	orrs	r2, r1
 8012aa8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012aaa:	6878      	ldr	r0, [r7, #4]
 8012aac:	f000 f812 	bl	8012ad4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	68fa      	ldr	r2, [r7, #12]
 8012ab6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	2220      	movs	r2, #32
 8012abc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012ac0:	687b      	ldr	r3, [r7, #4]
 8012ac2:	2200      	movs	r2, #0
 8012ac4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012ac8:	2300      	movs	r3, #0
}
 8012aca:	4618      	mov	r0, r3
 8012acc:	3710      	adds	r7, #16
 8012ace:	46bd      	mov	sp, r7
 8012ad0:	bd80      	pop	{r7, pc}
	...

08012ad4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8012ad4:	b480      	push	{r7}
 8012ad6:	b085      	sub	sp, #20
 8012ad8:	af00      	add	r7, sp, #0
 8012ada:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012ae0:	2b00      	cmp	r3, #0
 8012ae2:	d108      	bne.n	8012af6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	2201      	movs	r2, #1
 8012ae8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8012aec:	687b      	ldr	r3, [r7, #4]
 8012aee:	2201      	movs	r2, #1
 8012af0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012af4:	e031      	b.n	8012b5a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8012af6:	2310      	movs	r3, #16
 8012af8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8012afa:	2310      	movs	r3, #16
 8012afc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012afe:	687b      	ldr	r3, [r7, #4]
 8012b00:	681b      	ldr	r3, [r3, #0]
 8012b02:	689b      	ldr	r3, [r3, #8]
 8012b04:	0e5b      	lsrs	r3, r3, #25
 8012b06:	b2db      	uxtb	r3, r3
 8012b08:	f003 0307 	and.w	r3, r3, #7
 8012b0c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	681b      	ldr	r3, [r3, #0]
 8012b12:	689b      	ldr	r3, [r3, #8]
 8012b14:	0f5b      	lsrs	r3, r3, #29
 8012b16:	b2db      	uxtb	r3, r3
 8012b18:	f003 0307 	and.w	r3, r3, #7
 8012b1c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012b1e:	7bbb      	ldrb	r3, [r7, #14]
 8012b20:	7b3a      	ldrb	r2, [r7, #12]
 8012b22:	4911      	ldr	r1, [pc, #68]	@ (8012b68 <UARTEx_SetNbDataToProcess+0x94>)
 8012b24:	5c8a      	ldrb	r2, [r1, r2]
 8012b26:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8012b2a:	7b3a      	ldrb	r2, [r7, #12]
 8012b2c:	490f      	ldr	r1, [pc, #60]	@ (8012b6c <UARTEx_SetNbDataToProcess+0x98>)
 8012b2e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012b30:	fb93 f3f2 	sdiv	r3, r3, r2
 8012b34:	b29a      	uxth	r2, r3
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012b3c:	7bfb      	ldrb	r3, [r7, #15]
 8012b3e:	7b7a      	ldrb	r2, [r7, #13]
 8012b40:	4909      	ldr	r1, [pc, #36]	@ (8012b68 <UARTEx_SetNbDataToProcess+0x94>)
 8012b42:	5c8a      	ldrb	r2, [r1, r2]
 8012b44:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8012b48:	7b7a      	ldrb	r2, [r7, #13]
 8012b4a:	4908      	ldr	r1, [pc, #32]	@ (8012b6c <UARTEx_SetNbDataToProcess+0x98>)
 8012b4c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012b4e:	fb93 f3f2 	sdiv	r3, r3, r2
 8012b52:	b29a      	uxth	r2, r3
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8012b5a:	bf00      	nop
 8012b5c:	3714      	adds	r7, #20
 8012b5e:	46bd      	mov	sp, r7
 8012b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b64:	4770      	bx	lr
 8012b66:	bf00      	nop
 8012b68:	0801aab4 	.word	0x0801aab4
 8012b6c:	0801aabc 	.word	0x0801aabc

08012b70 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8012b70:	b480      	push	{r7}
 8012b72:	b083      	sub	sp, #12
 8012b74:	af00      	add	r7, sp, #0
 8012b76:	6078      	str	r0, [r7, #4]
 8012b78:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8012b7a:	683b      	ldr	r3, [r7, #0]
 8012b7c:	681b      	ldr	r3, [r3, #0]
 8012b7e:	2b00      	cmp	r3, #0
 8012b80:	d121      	bne.n	8012bc6 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	681a      	ldr	r2, [r3, #0]
 8012b86:	4b27      	ldr	r3, [pc, #156]	@ (8012c24 <FMC_SDRAM_Init+0xb4>)
 8012b88:	4013      	ands	r3, r2
 8012b8a:	683a      	ldr	r2, [r7, #0]
 8012b8c:	6851      	ldr	r1, [r2, #4]
 8012b8e:	683a      	ldr	r2, [r7, #0]
 8012b90:	6892      	ldr	r2, [r2, #8]
 8012b92:	4311      	orrs	r1, r2
 8012b94:	683a      	ldr	r2, [r7, #0]
 8012b96:	68d2      	ldr	r2, [r2, #12]
 8012b98:	4311      	orrs	r1, r2
 8012b9a:	683a      	ldr	r2, [r7, #0]
 8012b9c:	6912      	ldr	r2, [r2, #16]
 8012b9e:	4311      	orrs	r1, r2
 8012ba0:	683a      	ldr	r2, [r7, #0]
 8012ba2:	6952      	ldr	r2, [r2, #20]
 8012ba4:	4311      	orrs	r1, r2
 8012ba6:	683a      	ldr	r2, [r7, #0]
 8012ba8:	6992      	ldr	r2, [r2, #24]
 8012baa:	4311      	orrs	r1, r2
 8012bac:	683a      	ldr	r2, [r7, #0]
 8012bae:	69d2      	ldr	r2, [r2, #28]
 8012bb0:	4311      	orrs	r1, r2
 8012bb2:	683a      	ldr	r2, [r7, #0]
 8012bb4:	6a12      	ldr	r2, [r2, #32]
 8012bb6:	4311      	orrs	r1, r2
 8012bb8:	683a      	ldr	r2, [r7, #0]
 8012bba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8012bbc:	430a      	orrs	r2, r1
 8012bbe:	431a      	orrs	r2, r3
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	601a      	str	r2, [r3, #0]
 8012bc4:	e026      	b.n	8012c14 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	681b      	ldr	r3, [r3, #0]
 8012bca:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8012bce:	683b      	ldr	r3, [r7, #0]
 8012bd0:	69d9      	ldr	r1, [r3, #28]
 8012bd2:	683b      	ldr	r3, [r7, #0]
 8012bd4:	6a1b      	ldr	r3, [r3, #32]
 8012bd6:	4319      	orrs	r1, r3
 8012bd8:	683b      	ldr	r3, [r7, #0]
 8012bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012bdc:	430b      	orrs	r3, r1
 8012bde:	431a      	orrs	r2, r3
 8012be0:	687b      	ldr	r3, [r7, #4]
 8012be2:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8012be4:	687b      	ldr	r3, [r7, #4]
 8012be6:	685a      	ldr	r2, [r3, #4]
 8012be8:	4b0e      	ldr	r3, [pc, #56]	@ (8012c24 <FMC_SDRAM_Init+0xb4>)
 8012bea:	4013      	ands	r3, r2
 8012bec:	683a      	ldr	r2, [r7, #0]
 8012bee:	6851      	ldr	r1, [r2, #4]
 8012bf0:	683a      	ldr	r2, [r7, #0]
 8012bf2:	6892      	ldr	r2, [r2, #8]
 8012bf4:	4311      	orrs	r1, r2
 8012bf6:	683a      	ldr	r2, [r7, #0]
 8012bf8:	68d2      	ldr	r2, [r2, #12]
 8012bfa:	4311      	orrs	r1, r2
 8012bfc:	683a      	ldr	r2, [r7, #0]
 8012bfe:	6912      	ldr	r2, [r2, #16]
 8012c00:	4311      	orrs	r1, r2
 8012c02:	683a      	ldr	r2, [r7, #0]
 8012c04:	6952      	ldr	r2, [r2, #20]
 8012c06:	4311      	orrs	r1, r2
 8012c08:	683a      	ldr	r2, [r7, #0]
 8012c0a:	6992      	ldr	r2, [r2, #24]
 8012c0c:	430a      	orrs	r2, r1
 8012c0e:	431a      	orrs	r2, r3
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8012c14:	2300      	movs	r3, #0
}
 8012c16:	4618      	mov	r0, r3
 8012c18:	370c      	adds	r7, #12
 8012c1a:	46bd      	mov	sp, r7
 8012c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c20:	4770      	bx	lr
 8012c22:	bf00      	nop
 8012c24:	ffff8000 	.word	0xffff8000

08012c28 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8012c28:	b480      	push	{r7}
 8012c2a:	b085      	sub	sp, #20
 8012c2c:	af00      	add	r7, sp, #0
 8012c2e:	60f8      	str	r0, [r7, #12]
 8012c30:	60b9      	str	r1, [r7, #8]
 8012c32:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d128      	bne.n	8012c8c <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8012c3a:	68fb      	ldr	r3, [r7, #12]
 8012c3c:	689b      	ldr	r3, [r3, #8]
 8012c3e:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8012c42:	68bb      	ldr	r3, [r7, #8]
 8012c44:	681b      	ldr	r3, [r3, #0]
 8012c46:	1e59      	subs	r1, r3, #1
 8012c48:	68bb      	ldr	r3, [r7, #8]
 8012c4a:	685b      	ldr	r3, [r3, #4]
 8012c4c:	3b01      	subs	r3, #1
 8012c4e:	011b      	lsls	r3, r3, #4
 8012c50:	4319      	orrs	r1, r3
 8012c52:	68bb      	ldr	r3, [r7, #8]
 8012c54:	689b      	ldr	r3, [r3, #8]
 8012c56:	3b01      	subs	r3, #1
 8012c58:	021b      	lsls	r3, r3, #8
 8012c5a:	4319      	orrs	r1, r3
 8012c5c:	68bb      	ldr	r3, [r7, #8]
 8012c5e:	68db      	ldr	r3, [r3, #12]
 8012c60:	3b01      	subs	r3, #1
 8012c62:	031b      	lsls	r3, r3, #12
 8012c64:	4319      	orrs	r1, r3
 8012c66:	68bb      	ldr	r3, [r7, #8]
 8012c68:	691b      	ldr	r3, [r3, #16]
 8012c6a:	3b01      	subs	r3, #1
 8012c6c:	041b      	lsls	r3, r3, #16
 8012c6e:	4319      	orrs	r1, r3
 8012c70:	68bb      	ldr	r3, [r7, #8]
 8012c72:	695b      	ldr	r3, [r3, #20]
 8012c74:	3b01      	subs	r3, #1
 8012c76:	051b      	lsls	r3, r3, #20
 8012c78:	4319      	orrs	r1, r3
 8012c7a:	68bb      	ldr	r3, [r7, #8]
 8012c7c:	699b      	ldr	r3, [r3, #24]
 8012c7e:	3b01      	subs	r3, #1
 8012c80:	061b      	lsls	r3, r3, #24
 8012c82:	430b      	orrs	r3, r1
 8012c84:	431a      	orrs	r2, r3
 8012c86:	68fb      	ldr	r3, [r7, #12]
 8012c88:	609a      	str	r2, [r3, #8]
 8012c8a:	e02d      	b.n	8012ce8 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8012c8c:	68fb      	ldr	r3, [r7, #12]
 8012c8e:	689a      	ldr	r2, [r3, #8]
 8012c90:	4b19      	ldr	r3, [pc, #100]	@ (8012cf8 <FMC_SDRAM_Timing_Init+0xd0>)
 8012c92:	4013      	ands	r3, r2
 8012c94:	68ba      	ldr	r2, [r7, #8]
 8012c96:	68d2      	ldr	r2, [r2, #12]
 8012c98:	3a01      	subs	r2, #1
 8012c9a:	0311      	lsls	r1, r2, #12
 8012c9c:	68ba      	ldr	r2, [r7, #8]
 8012c9e:	6952      	ldr	r2, [r2, #20]
 8012ca0:	3a01      	subs	r2, #1
 8012ca2:	0512      	lsls	r2, r2, #20
 8012ca4:	430a      	orrs	r2, r1
 8012ca6:	431a      	orrs	r2, r3
 8012ca8:	68fb      	ldr	r3, [r7, #12]
 8012caa:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8012cac:	68fb      	ldr	r3, [r7, #12]
 8012cae:	68db      	ldr	r3, [r3, #12]
 8012cb0:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8012cb4:	68bb      	ldr	r3, [r7, #8]
 8012cb6:	681b      	ldr	r3, [r3, #0]
 8012cb8:	1e59      	subs	r1, r3, #1
 8012cba:	68bb      	ldr	r3, [r7, #8]
 8012cbc:	685b      	ldr	r3, [r3, #4]
 8012cbe:	3b01      	subs	r3, #1
 8012cc0:	011b      	lsls	r3, r3, #4
 8012cc2:	4319      	orrs	r1, r3
 8012cc4:	68bb      	ldr	r3, [r7, #8]
 8012cc6:	689b      	ldr	r3, [r3, #8]
 8012cc8:	3b01      	subs	r3, #1
 8012cca:	021b      	lsls	r3, r3, #8
 8012ccc:	4319      	orrs	r1, r3
 8012cce:	68bb      	ldr	r3, [r7, #8]
 8012cd0:	691b      	ldr	r3, [r3, #16]
 8012cd2:	3b01      	subs	r3, #1
 8012cd4:	041b      	lsls	r3, r3, #16
 8012cd6:	4319      	orrs	r1, r3
 8012cd8:	68bb      	ldr	r3, [r7, #8]
 8012cda:	699b      	ldr	r3, [r3, #24]
 8012cdc:	3b01      	subs	r3, #1
 8012cde:	061b      	lsls	r3, r3, #24
 8012ce0:	430b      	orrs	r3, r1
 8012ce2:	431a      	orrs	r2, r3
 8012ce4:	68fb      	ldr	r3, [r7, #12]
 8012ce6:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 8012ce8:	2300      	movs	r3, #0
}
 8012cea:	4618      	mov	r0, r3
 8012cec:	3714      	adds	r7, #20
 8012cee:	46bd      	mov	sp, r7
 8012cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cf4:	4770      	bx	lr
 8012cf6:	bf00      	nop
 8012cf8:	ff0f0fff 	.word	0xff0f0fff

08012cfc <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8012cfc:	b480      	push	{r7}
 8012cfe:	b085      	sub	sp, #20
 8012d00:	af00      	add	r7, sp, #0
 8012d02:	60f8      	str	r0, [r7, #12]
 8012d04:	60b9      	str	r1, [r7, #8]
 8012d06:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8012d08:	68fb      	ldr	r3, [r7, #12]
 8012d0a:	691a      	ldr	r2, [r3, #16]
 8012d0c:	4b0c      	ldr	r3, [pc, #48]	@ (8012d40 <FMC_SDRAM_SendCommand+0x44>)
 8012d0e:	4013      	ands	r3, r2
 8012d10:	68ba      	ldr	r2, [r7, #8]
 8012d12:	6811      	ldr	r1, [r2, #0]
 8012d14:	68ba      	ldr	r2, [r7, #8]
 8012d16:	6852      	ldr	r2, [r2, #4]
 8012d18:	4311      	orrs	r1, r2
 8012d1a:	68ba      	ldr	r2, [r7, #8]
 8012d1c:	6892      	ldr	r2, [r2, #8]
 8012d1e:	3a01      	subs	r2, #1
 8012d20:	0152      	lsls	r2, r2, #5
 8012d22:	4311      	orrs	r1, r2
 8012d24:	68ba      	ldr	r2, [r7, #8]
 8012d26:	68d2      	ldr	r2, [r2, #12]
 8012d28:	0252      	lsls	r2, r2, #9
 8012d2a:	430a      	orrs	r2, r1
 8012d2c:	431a      	orrs	r2, r3
 8012d2e:	68fb      	ldr	r3, [r7, #12]
 8012d30:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8012d32:	2300      	movs	r3, #0
}
 8012d34:	4618      	mov	r0, r3
 8012d36:	3714      	adds	r7, #20
 8012d38:	46bd      	mov	sp, r7
 8012d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d3e:	4770      	bx	lr
 8012d40:	ffc00000 	.word	0xffc00000

08012d44 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8012d44:	b480      	push	{r7}
 8012d46:	b083      	sub	sp, #12
 8012d48:	af00      	add	r7, sp, #0
 8012d4a:	6078      	str	r0, [r7, #4]
 8012d4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	695a      	ldr	r2, [r3, #20]
 8012d52:	4b07      	ldr	r3, [pc, #28]	@ (8012d70 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8012d54:	4013      	ands	r3, r2
 8012d56:	683a      	ldr	r2, [r7, #0]
 8012d58:	0052      	lsls	r2, r2, #1
 8012d5a:	431a      	orrs	r2, r3
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8012d60:	2300      	movs	r3, #0
}
 8012d62:	4618      	mov	r0, r3
 8012d64:	370c      	adds	r7, #12
 8012d66:	46bd      	mov	sp, r7
 8012d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d6c:	4770      	bx	lr
 8012d6e:	bf00      	nop
 8012d70:	ffffc001 	.word	0xffffc001

08012d74 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8012d74:	b084      	sub	sp, #16
 8012d76:	b480      	push	{r7}
 8012d78:	b085      	sub	sp, #20
 8012d7a:	af00      	add	r7, sp, #0
 8012d7c:	6078      	str	r0, [r7, #4]
 8012d7e:	f107 001c 	add.w	r0, r7, #28
 8012d82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8012d86:	2300      	movs	r3, #0
 8012d88:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8012d8a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8012d8c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8012d8e:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8012d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 8012d92:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8012d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 8012d96:	431a      	orrs	r2, r3
             Init.ClockDiv
 8012d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 8012d9a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8012d9c:	68fa      	ldr	r2, [r7, #12]
 8012d9e:	4313      	orrs	r3, r2
 8012da0:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8012da2:	687b      	ldr	r3, [r7, #4]
 8012da4:	685a      	ldr	r2, [r3, #4]
 8012da6:	4b07      	ldr	r3, [pc, #28]	@ (8012dc4 <SDMMC_Init+0x50>)
 8012da8:	4013      	ands	r3, r2
 8012daa:	68fa      	ldr	r2, [r7, #12]
 8012dac:	431a      	orrs	r2, r3
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8012db2:	2300      	movs	r3, #0
}
 8012db4:	4618      	mov	r0, r3
 8012db6:	3714      	adds	r7, #20
 8012db8:	46bd      	mov	sp, r7
 8012dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dbe:	b004      	add	sp, #16
 8012dc0:	4770      	bx	lr
 8012dc2:	bf00      	nop
 8012dc4:	ffc02c00 	.word	0xffc02c00

08012dc8 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 8012dc8:	b480      	push	{r7}
 8012dca:	b083      	sub	sp, #12
 8012dcc:	af00      	add	r7, sp, #0
 8012dce:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8012dd6:	4618      	mov	r0, r3
 8012dd8:	370c      	adds	r7, #12
 8012dda:	46bd      	mov	sp, r7
 8012ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012de0:	4770      	bx	lr

08012de2 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8012de2:	b480      	push	{r7}
 8012de4:	b083      	sub	sp, #12
 8012de6:	af00      	add	r7, sp, #0
 8012de8:	6078      	str	r0, [r7, #4]
 8012dea:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8012dec:	683b      	ldr	r3, [r7, #0]
 8012dee:	681a      	ldr	r2, [r3, #0]
 8012df0:	687b      	ldr	r3, [r7, #4]
 8012df2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8012df6:	2300      	movs	r3, #0
}
 8012df8:	4618      	mov	r0, r3
 8012dfa:	370c      	adds	r7, #12
 8012dfc:	46bd      	mov	sp, r7
 8012dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e02:	4770      	bx	lr

08012e04 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8012e04:	b480      	push	{r7}
 8012e06:	b083      	sub	sp, #12
 8012e08:	af00      	add	r7, sp, #0
 8012e0a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	681b      	ldr	r3, [r3, #0]
 8012e10:	f043 0203 	orr.w	r2, r3, #3
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8012e18:	2300      	movs	r3, #0
}
 8012e1a:	4618      	mov	r0, r3
 8012e1c:	370c      	adds	r7, #12
 8012e1e:	46bd      	mov	sp, r7
 8012e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e24:	4770      	bx	lr

08012e26 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 8012e26:	b480      	push	{r7}
 8012e28:	b083      	sub	sp, #12
 8012e2a:	af00      	add	r7, sp, #0
 8012e2c:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8012e2e:	687b      	ldr	r3, [r7, #4]
 8012e30:	681b      	ldr	r3, [r3, #0]
 8012e32:	f003 0303 	and.w	r3, r3, #3
}
 8012e36:	4618      	mov	r0, r3
 8012e38:	370c      	adds	r7, #12
 8012e3a:	46bd      	mov	sp, r7
 8012e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e40:	4770      	bx	lr
	...

08012e44 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 8012e44:	b480      	push	{r7}
 8012e46:	b085      	sub	sp, #20
 8012e48:	af00      	add	r7, sp, #0
 8012e4a:	6078      	str	r0, [r7, #4]
 8012e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012e4e:	2300      	movs	r3, #0
 8012e50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8012e52:	683b      	ldr	r3, [r7, #0]
 8012e54:	681a      	ldr	r2, [r3, #0]
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012e5a:	683b      	ldr	r3, [r7, #0]
 8012e5c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8012e5e:	683b      	ldr	r3, [r7, #0]
 8012e60:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012e62:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8012e64:	683b      	ldr	r3, [r7, #0]
 8012e66:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8012e68:	431a      	orrs	r2, r3
                       Command->CPSM);
 8012e6a:	683b      	ldr	r3, [r7, #0]
 8012e6c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8012e6e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012e70:	68fa      	ldr	r2, [r7, #12]
 8012e72:	4313      	orrs	r3, r2
 8012e74:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	68da      	ldr	r2, [r3, #12]
 8012e7a:	4b06      	ldr	r3, [pc, #24]	@ (8012e94 <SDMMC_SendCommand+0x50>)
 8012e7c:	4013      	ands	r3, r2
 8012e7e:	68fa      	ldr	r2, [r7, #12]
 8012e80:	431a      	orrs	r2, r3
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8012e86:	2300      	movs	r3, #0
}
 8012e88:	4618      	mov	r0, r3
 8012e8a:	3714      	adds	r7, #20
 8012e8c:	46bd      	mov	sp, r7
 8012e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e92:	4770      	bx	lr
 8012e94:	fffee0c0 	.word	0xfffee0c0

08012e98 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 8012e98:	b480      	push	{r7}
 8012e9a:	b083      	sub	sp, #12
 8012e9c:	af00      	add	r7, sp, #0
 8012e9e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	691b      	ldr	r3, [r3, #16]
 8012ea4:	b2db      	uxtb	r3, r3
}
 8012ea6:	4618      	mov	r0, r3
 8012ea8:	370c      	adds	r7, #12
 8012eaa:	46bd      	mov	sp, r7
 8012eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eb0:	4770      	bx	lr

08012eb2 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8012eb2:	b480      	push	{r7}
 8012eb4:	b085      	sub	sp, #20
 8012eb6:	af00      	add	r7, sp, #0
 8012eb8:	6078      	str	r0, [r7, #4]
 8012eba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	3314      	adds	r3, #20
 8012ec0:	461a      	mov	r2, r3
 8012ec2:	683b      	ldr	r3, [r7, #0]
 8012ec4:	4413      	add	r3, r2
 8012ec6:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8012ec8:	68fb      	ldr	r3, [r7, #12]
 8012eca:	681b      	ldr	r3, [r3, #0]
}
 8012ecc:	4618      	mov	r0, r3
 8012ece:	3714      	adds	r7, #20
 8012ed0:	46bd      	mov	sp, r7
 8012ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ed6:	4770      	bx	lr

08012ed8 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 8012ed8:	b480      	push	{r7}
 8012eda:	b085      	sub	sp, #20
 8012edc:	af00      	add	r7, sp, #0
 8012ede:	6078      	str	r0, [r7, #4]
 8012ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012ee2:	2300      	movs	r3, #0
 8012ee4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8012ee6:	683b      	ldr	r3, [r7, #0]
 8012ee8:	681a      	ldr	r2, [r3, #0]
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8012eee:	683b      	ldr	r3, [r7, #0]
 8012ef0:	685a      	ldr	r2, [r3, #4]
 8012ef2:	687b      	ldr	r3, [r7, #4]
 8012ef4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012ef6:	683b      	ldr	r3, [r7, #0]
 8012ef8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8012efa:	683b      	ldr	r3, [r7, #0]
 8012efc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012efe:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8012f00:	683b      	ldr	r3, [r7, #0]
 8012f02:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8012f04:	431a      	orrs	r2, r3
                       Data->DPSM);
 8012f06:	683b      	ldr	r3, [r7, #0]
 8012f08:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8012f0a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8012f0c:	68fa      	ldr	r2, [r7, #12]
 8012f0e:	4313      	orrs	r3, r2
 8012f10:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f16:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8012f1a:	68fb      	ldr	r3, [r7, #12]
 8012f1c:	431a      	orrs	r2, r3
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8012f22:	2300      	movs	r3, #0

}
 8012f24:	4618      	mov	r0, r3
 8012f26:	3714      	adds	r7, #20
 8012f28:	46bd      	mov	sp, r7
 8012f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f2e:	4770      	bx	lr

08012f30 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8012f30:	b580      	push	{r7, lr}
 8012f32:	b088      	sub	sp, #32
 8012f34:	af00      	add	r7, sp, #0
 8012f36:	6078      	str	r0, [r7, #4]
 8012f38:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8012f3a:	683b      	ldr	r3, [r7, #0]
 8012f3c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8012f3e:	2310      	movs	r3, #16
 8012f40:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012f42:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012f46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012f48:	2300      	movs	r3, #0
 8012f4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012f4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8012f50:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012f52:	f107 0308 	add.w	r3, r7, #8
 8012f56:	4619      	mov	r1, r3
 8012f58:	6878      	ldr	r0, [r7, #4]
 8012f5a:	f7ff ff73 	bl	8012e44 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8012f5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012f62:	2110      	movs	r1, #16
 8012f64:	6878      	ldr	r0, [r7, #4]
 8012f66:	f000 f9f5 	bl	8013354 <SDMMC_GetCmdResp1>
 8012f6a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012f6c:	69fb      	ldr	r3, [r7, #28]
}
 8012f6e:	4618      	mov	r0, r3
 8012f70:	3720      	adds	r7, #32
 8012f72:	46bd      	mov	sp, r7
 8012f74:	bd80      	pop	{r7, pc}

08012f76 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8012f76:	b580      	push	{r7, lr}
 8012f78:	b088      	sub	sp, #32
 8012f7a:	af00      	add	r7, sp, #0
 8012f7c:	6078      	str	r0, [r7, #4]
 8012f7e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8012f80:	683b      	ldr	r3, [r7, #0]
 8012f82:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8012f84:	2312      	movs	r3, #18
 8012f86:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012f88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012f8c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012f8e:	2300      	movs	r3, #0
 8012f90:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012f92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8012f96:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012f98:	f107 0308 	add.w	r3, r7, #8
 8012f9c:	4619      	mov	r1, r3
 8012f9e:	6878      	ldr	r0, [r7, #4]
 8012fa0:	f7ff ff50 	bl	8012e44 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8012fa4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8012fa8:	2112      	movs	r1, #18
 8012faa:	6878      	ldr	r0, [r7, #4]
 8012fac:	f000 f9d2 	bl	8013354 <SDMMC_GetCmdResp1>
 8012fb0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012fb2:	69fb      	ldr	r3, [r7, #28]
}
 8012fb4:	4618      	mov	r0, r3
 8012fb6:	3720      	adds	r7, #32
 8012fb8:	46bd      	mov	sp, r7
 8012fba:	bd80      	pop	{r7, pc}

08012fbc <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8012fbc:	b580      	push	{r7, lr}
 8012fbe:	b088      	sub	sp, #32
 8012fc0:	af00      	add	r7, sp, #0
 8012fc2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8012fc4:	2300      	movs	r3, #0
 8012fc6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8012fc8:	230c      	movs	r3, #12
 8012fca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012fcc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8012fd0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012fd2:	2300      	movs	r3, #0
 8012fd4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012fd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8012fda:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8012fdc:	687b      	ldr	r3, [r7, #4]
 8012fde:	68db      	ldr	r3, [r3, #12]
 8012fe0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8012fe4:	687b      	ldr	r3, [r7, #4]
 8012fe6:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	68db      	ldr	r3, [r3, #12]
 8012fec:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8012ff0:	687b      	ldr	r3, [r7, #4]
 8012ff2:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012ff4:	f107 0308 	add.w	r3, r7, #8
 8012ff8:	4619      	mov	r1, r3
 8012ffa:	6878      	ldr	r0, [r7, #4]
 8012ffc:	f7ff ff22 	bl	8012e44 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8013000:	4a0b      	ldr	r2, [pc, #44]	@ (8013030 <SDMMC_CmdStopTransfer+0x74>)
 8013002:	210c      	movs	r1, #12
 8013004:	6878      	ldr	r0, [r7, #4]
 8013006:	f000 f9a5 	bl	8013354 <SDMMC_GetCmdResp1>
 801300a:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 801300c:	687b      	ldr	r3, [r7, #4]
 801300e:	68db      	ldr	r3, [r3, #12]
 8013010:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8013018:	69fb      	ldr	r3, [r7, #28]
 801301a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801301e:	d101      	bne.n	8013024 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8013020:	2300      	movs	r3, #0
 8013022:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8013024:	69fb      	ldr	r3, [r7, #28]
}
 8013026:	4618      	mov	r0, r3
 8013028:	3720      	adds	r7, #32
 801302a:	46bd      	mov	sp, r7
 801302c:	bd80      	pop	{r7, pc}
 801302e:	bf00      	nop
 8013030:	05f5e100 	.word	0x05f5e100

08013034 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8013034:	b580      	push	{r7, lr}
 8013036:	b088      	sub	sp, #32
 8013038:	af00      	add	r7, sp, #0
 801303a:	6078      	str	r0, [r7, #4]
 801303c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 801303e:	683b      	ldr	r3, [r7, #0]
 8013040:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8013042:	2307      	movs	r3, #7
 8013044:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013046:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801304a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801304c:	2300      	movs	r3, #0
 801304e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013050:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013054:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013056:	f107 0308 	add.w	r3, r7, #8
 801305a:	4619      	mov	r1, r3
 801305c:	6878      	ldr	r0, [r7, #4]
 801305e:	f7ff fef1 	bl	8012e44 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8013062:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013066:	2107      	movs	r1, #7
 8013068:	6878      	ldr	r0, [r7, #4]
 801306a:	f000 f973 	bl	8013354 <SDMMC_GetCmdResp1>
 801306e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013070:	69fb      	ldr	r3, [r7, #28]
}
 8013072:	4618      	mov	r0, r3
 8013074:	3720      	adds	r7, #32
 8013076:	46bd      	mov	sp, r7
 8013078:	bd80      	pop	{r7, pc}

0801307a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 801307a:	b580      	push	{r7, lr}
 801307c:	b088      	sub	sp, #32
 801307e:	af00      	add	r7, sp, #0
 8013080:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8013082:	2300      	movs	r3, #0
 8013084:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8013086:	2300      	movs	r3, #0
 8013088:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 801308a:	2300      	movs	r3, #0
 801308c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801308e:	2300      	movs	r3, #0
 8013090:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013092:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013096:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013098:	f107 0308 	add.w	r3, r7, #8
 801309c:	4619      	mov	r1, r3
 801309e:	6878      	ldr	r0, [r7, #4]
 80130a0:	f7ff fed0 	bl	8012e44 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 80130a4:	6878      	ldr	r0, [r7, #4]
 80130a6:	f000 fb97 	bl	80137d8 <SDMMC_GetCmdError>
 80130aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80130ac:	69fb      	ldr	r3, [r7, #28]
}
 80130ae:	4618      	mov	r0, r3
 80130b0:	3720      	adds	r7, #32
 80130b2:	46bd      	mov	sp, r7
 80130b4:	bd80      	pop	{r7, pc}

080130b6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 80130b6:	b580      	push	{r7, lr}
 80130b8:	b088      	sub	sp, #32
 80130ba:	af00      	add	r7, sp, #0
 80130bc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80130be:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80130c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80130c4:	2308      	movs	r3, #8
 80130c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80130c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80130cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80130ce:	2300      	movs	r3, #0
 80130d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80130d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80130d6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80130d8:	f107 0308 	add.w	r3, r7, #8
 80130dc:	4619      	mov	r1, r3
 80130de:	6878      	ldr	r0, [r7, #4]
 80130e0:	f7ff feb0 	bl	8012e44 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 80130e4:	6878      	ldr	r0, [r7, #4]
 80130e6:	f000 fb29 	bl	801373c <SDMMC_GetCmdResp7>
 80130ea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80130ec:	69fb      	ldr	r3, [r7, #28]
}
 80130ee:	4618      	mov	r0, r3
 80130f0:	3720      	adds	r7, #32
 80130f2:	46bd      	mov	sp, r7
 80130f4:	bd80      	pop	{r7, pc}

080130f6 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80130f6:	b580      	push	{r7, lr}
 80130f8:	b088      	sub	sp, #32
 80130fa:	af00      	add	r7, sp, #0
 80130fc:	6078      	str	r0, [r7, #4]
 80130fe:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8013100:	683b      	ldr	r3, [r7, #0]
 8013102:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8013104:	2337      	movs	r3, #55	@ 0x37
 8013106:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013108:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801310c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801310e:	2300      	movs	r3, #0
 8013110:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013112:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013116:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013118:	f107 0308 	add.w	r3, r7, #8
 801311c:	4619      	mov	r1, r3
 801311e:	6878      	ldr	r0, [r7, #4]
 8013120:	f7ff fe90 	bl	8012e44 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8013124:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013128:	2137      	movs	r1, #55	@ 0x37
 801312a:	6878      	ldr	r0, [r7, #4]
 801312c:	f000 f912 	bl	8013354 <SDMMC_GetCmdResp1>
 8013130:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013132:	69fb      	ldr	r3, [r7, #28]
}
 8013134:	4618      	mov	r0, r3
 8013136:	3720      	adds	r7, #32
 8013138:	46bd      	mov	sp, r7
 801313a:	bd80      	pop	{r7, pc}

0801313c <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 801313c:	b580      	push	{r7, lr}
 801313e:	b088      	sub	sp, #32
 8013140:	af00      	add	r7, sp, #0
 8013142:	6078      	str	r0, [r7, #4]
 8013144:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8013146:	683b      	ldr	r3, [r7, #0]
 8013148:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 801314a:	2329      	movs	r3, #41	@ 0x29
 801314c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801314e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013152:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013154:	2300      	movs	r3, #0
 8013156:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013158:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801315c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801315e:	f107 0308 	add.w	r3, r7, #8
 8013162:	4619      	mov	r1, r3
 8013164:	6878      	ldr	r0, [r7, #4]
 8013166:	f7ff fe6d 	bl	8012e44 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 801316a:	6878      	ldr	r0, [r7, #4]
 801316c:	f000 fa2e 	bl	80135cc <SDMMC_GetCmdResp3>
 8013170:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013172:	69fb      	ldr	r3, [r7, #28]
}
 8013174:	4618      	mov	r0, r3
 8013176:	3720      	adds	r7, #32
 8013178:	46bd      	mov	sp, r7
 801317a:	bd80      	pop	{r7, pc}

0801317c <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 801317c:	b580      	push	{r7, lr}
 801317e:	b088      	sub	sp, #32
 8013180:	af00      	add	r7, sp, #0
 8013182:	6078      	str	r0, [r7, #4]
 8013184:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8013186:	683b      	ldr	r3, [r7, #0]
 8013188:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 801318a:	2306      	movs	r3, #6
 801318c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801318e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013192:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013194:	2300      	movs	r3, #0
 8013196:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013198:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801319c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801319e:	f107 0308 	add.w	r3, r7, #8
 80131a2:	4619      	mov	r1, r3
 80131a4:	6878      	ldr	r0, [r7, #4]
 80131a6:	f7ff fe4d 	bl	8012e44 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 80131aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80131ae:	2106      	movs	r1, #6
 80131b0:	6878      	ldr	r0, [r7, #4]
 80131b2:	f000 f8cf 	bl	8013354 <SDMMC_GetCmdResp1>
 80131b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80131b8:	69fb      	ldr	r3, [r7, #28]
}
 80131ba:	4618      	mov	r0, r3
 80131bc:	3720      	adds	r7, #32
 80131be:	46bd      	mov	sp, r7
 80131c0:	bd80      	pop	{r7, pc}

080131c2 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 80131c2:	b580      	push	{r7, lr}
 80131c4:	b088      	sub	sp, #32
 80131c6:	af00      	add	r7, sp, #0
 80131c8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80131ca:	2300      	movs	r3, #0
 80131cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80131ce:	2333      	movs	r3, #51	@ 0x33
 80131d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80131d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80131d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80131d8:	2300      	movs	r3, #0
 80131da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80131dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80131e0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80131e2:	f107 0308 	add.w	r3, r7, #8
 80131e6:	4619      	mov	r1, r3
 80131e8:	6878      	ldr	r0, [r7, #4]
 80131ea:	f7ff fe2b 	bl	8012e44 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 80131ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80131f2:	2133      	movs	r1, #51	@ 0x33
 80131f4:	6878      	ldr	r0, [r7, #4]
 80131f6:	f000 f8ad 	bl	8013354 <SDMMC_GetCmdResp1>
 80131fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80131fc:	69fb      	ldr	r3, [r7, #28]
}
 80131fe:	4618      	mov	r0, r3
 8013200:	3720      	adds	r7, #32
 8013202:	46bd      	mov	sp, r7
 8013204:	bd80      	pop	{r7, pc}

08013206 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8013206:	b580      	push	{r7, lr}
 8013208:	b088      	sub	sp, #32
 801320a:	af00      	add	r7, sp, #0
 801320c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 801320e:	2300      	movs	r3, #0
 8013210:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8013212:	2302      	movs	r3, #2
 8013214:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8013216:	f44f 7340 	mov.w	r3, #768	@ 0x300
 801321a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801321c:	2300      	movs	r3, #0
 801321e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013220:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013224:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013226:	f107 0308 	add.w	r3, r7, #8
 801322a:	4619      	mov	r1, r3
 801322c:	6878      	ldr	r0, [r7, #4]
 801322e:	f7ff fe09 	bl	8012e44 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8013232:	6878      	ldr	r0, [r7, #4]
 8013234:	f000 f980 	bl	8013538 <SDMMC_GetCmdResp2>
 8013238:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801323a:	69fb      	ldr	r3, [r7, #28]
}
 801323c:	4618      	mov	r0, r3
 801323e:	3720      	adds	r7, #32
 8013240:	46bd      	mov	sp, r7
 8013242:	bd80      	pop	{r7, pc}

08013244 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8013244:	b580      	push	{r7, lr}
 8013246:	b088      	sub	sp, #32
 8013248:	af00      	add	r7, sp, #0
 801324a:	6078      	str	r0, [r7, #4]
 801324c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 801324e:	683b      	ldr	r3, [r7, #0]
 8013250:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8013252:	2309      	movs	r3, #9
 8013254:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8013256:	f44f 7340 	mov.w	r3, #768	@ 0x300
 801325a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801325c:	2300      	movs	r3, #0
 801325e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013260:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013264:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8013266:	f107 0308 	add.w	r3, r7, #8
 801326a:	4619      	mov	r1, r3
 801326c:	6878      	ldr	r0, [r7, #4]
 801326e:	f7ff fde9 	bl	8012e44 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8013272:	6878      	ldr	r0, [r7, #4]
 8013274:	f000 f960 	bl	8013538 <SDMMC_GetCmdResp2>
 8013278:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801327a:	69fb      	ldr	r3, [r7, #28]
}
 801327c:	4618      	mov	r0, r3
 801327e:	3720      	adds	r7, #32
 8013280:	46bd      	mov	sp, r7
 8013282:	bd80      	pop	{r7, pc}

08013284 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8013284:	b580      	push	{r7, lr}
 8013286:	b088      	sub	sp, #32
 8013288:	af00      	add	r7, sp, #0
 801328a:	6078      	str	r0, [r7, #4]
 801328c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 801328e:	2300      	movs	r3, #0
 8013290:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8013292:	2303      	movs	r3, #3
 8013294:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8013296:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801329a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801329c:	2300      	movs	r3, #0
 801329e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80132a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80132a4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80132a6:	f107 0308 	add.w	r3, r7, #8
 80132aa:	4619      	mov	r1, r3
 80132ac:	6878      	ldr	r0, [r7, #4]
 80132ae:	f7ff fdc9 	bl	8012e44 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80132b2:	683a      	ldr	r2, [r7, #0]
 80132b4:	2103      	movs	r1, #3
 80132b6:	6878      	ldr	r0, [r7, #4]
 80132b8:	f000 f9c8 	bl	801364c <SDMMC_GetCmdResp6>
 80132bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80132be:	69fb      	ldr	r3, [r7, #28]
}
 80132c0:	4618      	mov	r0, r3
 80132c2:	3720      	adds	r7, #32
 80132c4:	46bd      	mov	sp, r7
 80132c6:	bd80      	pop	{r7, pc}

080132c8 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80132c8:	b580      	push	{r7, lr}
 80132ca:	b088      	sub	sp, #32
 80132cc:	af00      	add	r7, sp, #0
 80132ce:	6078      	str	r0, [r7, #4]
 80132d0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80132d2:	683b      	ldr	r3, [r7, #0]
 80132d4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80132d6:	230d      	movs	r3, #13
 80132d8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80132da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80132de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80132e0:	2300      	movs	r3, #0
 80132e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80132e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80132e8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80132ea:	f107 0308 	add.w	r3, r7, #8
 80132ee:	4619      	mov	r1, r3
 80132f0:	6878      	ldr	r0, [r7, #4]
 80132f2:	f7ff fda7 	bl	8012e44 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 80132f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80132fa:	210d      	movs	r1, #13
 80132fc:	6878      	ldr	r0, [r7, #4]
 80132fe:	f000 f829 	bl	8013354 <SDMMC_GetCmdResp1>
 8013302:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013304:	69fb      	ldr	r3, [r7, #28]
}
 8013306:	4618      	mov	r0, r3
 8013308:	3720      	adds	r7, #32
 801330a:	46bd      	mov	sp, r7
 801330c:	bd80      	pop	{r7, pc}

0801330e <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 801330e:	b580      	push	{r7, lr}
 8013310:	b088      	sub	sp, #32
 8013312:	af00      	add	r7, sp, #0
 8013314:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8013316:	2300      	movs	r3, #0
 8013318:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 801331a:	230d      	movs	r3, #13
 801331c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801331e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013322:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8013324:	2300      	movs	r3, #0
 8013326:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8013328:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801332c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801332e:	f107 0308 	add.w	r3, r7, #8
 8013332:	4619      	mov	r1, r3
 8013334:	6878      	ldr	r0, [r7, #4]
 8013336:	f7ff fd85 	bl	8012e44 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 801333a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801333e:	210d      	movs	r1, #13
 8013340:	6878      	ldr	r0, [r7, #4]
 8013342:	f000 f807 	bl	8013354 <SDMMC_GetCmdResp1>
 8013346:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8013348:	69fb      	ldr	r3, [r7, #28]
}
 801334a:	4618      	mov	r0, r3
 801334c:	3720      	adds	r7, #32
 801334e:	46bd      	mov	sp, r7
 8013350:	bd80      	pop	{r7, pc}
	...

08013354 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8013354:	b580      	push	{r7, lr}
 8013356:	b088      	sub	sp, #32
 8013358:	af00      	add	r7, sp, #0
 801335a:	60f8      	str	r0, [r7, #12]
 801335c:	460b      	mov	r3, r1
 801335e:	607a      	str	r2, [r7, #4]
 8013360:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8013362:	4b70      	ldr	r3, [pc, #448]	@ (8013524 <SDMMC_GetCmdResp1+0x1d0>)
 8013364:	681b      	ldr	r3, [r3, #0]
 8013366:	4a70      	ldr	r2, [pc, #448]	@ (8013528 <SDMMC_GetCmdResp1+0x1d4>)
 8013368:	fba2 2303 	umull	r2, r3, r2, r3
 801336c:	0a5a      	lsrs	r2, r3, #9
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	fb02 f303 	mul.w	r3, r2, r3
 8013374:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8013376:	69fb      	ldr	r3, [r7, #28]
 8013378:	1e5a      	subs	r2, r3, #1
 801337a:	61fa      	str	r2, [r7, #28]
 801337c:	2b00      	cmp	r3, #0
 801337e:	d102      	bne.n	8013386 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013380:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013384:	e0c9      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8013386:	68fb      	ldr	r3, [r7, #12]
 8013388:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801338a:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 801338c:	69ba      	ldr	r2, [r7, #24]
 801338e:	4b67      	ldr	r3, [pc, #412]	@ (801352c <SDMMC_GetCmdResp1+0x1d8>)
 8013390:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013392:	2b00      	cmp	r3, #0
 8013394:	d0ef      	beq.n	8013376 <SDMMC_GetCmdResp1+0x22>
 8013396:	69bb      	ldr	r3, [r7, #24]
 8013398:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801339c:	2b00      	cmp	r3, #0
 801339e:	d1ea      	bne.n	8013376 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80133a0:	68fb      	ldr	r3, [r7, #12]
 80133a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80133a4:	f003 0304 	and.w	r3, r3, #4
 80133a8:	2b00      	cmp	r3, #0
 80133aa:	d004      	beq.n	80133b6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80133ac:	68fb      	ldr	r3, [r7, #12]
 80133ae:	2204      	movs	r2, #4
 80133b0:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80133b2:	2304      	movs	r3, #4
 80133b4:	e0b1      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80133b6:	68fb      	ldr	r3, [r7, #12]
 80133b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80133ba:	f003 0301 	and.w	r3, r3, #1
 80133be:	2b00      	cmp	r3, #0
 80133c0:	d004      	beq.n	80133cc <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80133c2:	68fb      	ldr	r3, [r7, #12]
 80133c4:	2201      	movs	r2, #1
 80133c6:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80133c8:	2301      	movs	r3, #1
 80133ca:	e0a6      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80133cc:	68fb      	ldr	r3, [r7, #12]
 80133ce:	4a58      	ldr	r2, [pc, #352]	@ (8013530 <SDMMC_GetCmdResp1+0x1dc>)
 80133d0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80133d2:	68f8      	ldr	r0, [r7, #12]
 80133d4:	f7ff fd60 	bl	8012e98 <SDMMC_GetCommandResponse>
 80133d8:	4603      	mov	r3, r0
 80133da:	461a      	mov	r2, r3
 80133dc:	7afb      	ldrb	r3, [r7, #11]
 80133de:	4293      	cmp	r3, r2
 80133e0:	d001      	beq.n	80133e6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80133e2:	2301      	movs	r3, #1
 80133e4:	e099      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80133e6:	2100      	movs	r1, #0
 80133e8:	68f8      	ldr	r0, [r7, #12]
 80133ea:	f7ff fd62 	bl	8012eb2 <SDMMC_GetResponse>
 80133ee:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80133f0:	697a      	ldr	r2, [r7, #20]
 80133f2:	4b50      	ldr	r3, [pc, #320]	@ (8013534 <SDMMC_GetCmdResp1+0x1e0>)
 80133f4:	4013      	ands	r3, r2
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	d101      	bne.n	80133fe <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80133fa:	2300      	movs	r3, #0
 80133fc:	e08d      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80133fe:	697b      	ldr	r3, [r7, #20]
 8013400:	2b00      	cmp	r3, #0
 8013402:	da02      	bge.n	801340a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8013404:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8013408:	e087      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 801340a:	697b      	ldr	r3, [r7, #20]
 801340c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8013410:	2b00      	cmp	r3, #0
 8013412:	d001      	beq.n	8013418 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8013414:	2340      	movs	r3, #64	@ 0x40
 8013416:	e080      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8013418:	697b      	ldr	r3, [r7, #20]
 801341a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801341e:	2b00      	cmp	r3, #0
 8013420:	d001      	beq.n	8013426 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8013422:	2380      	movs	r3, #128	@ 0x80
 8013424:	e079      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8013426:	697b      	ldr	r3, [r7, #20]
 8013428:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801342c:	2b00      	cmp	r3, #0
 801342e:	d002      	beq.n	8013436 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8013430:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013434:	e071      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8013436:	697b      	ldr	r3, [r7, #20]
 8013438:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801343c:	2b00      	cmp	r3, #0
 801343e:	d002      	beq.n	8013446 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8013440:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8013444:	e069      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8013446:	697b      	ldr	r3, [r7, #20]
 8013448:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 801344c:	2b00      	cmp	r3, #0
 801344e:	d002      	beq.n	8013456 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8013450:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013454:	e061      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8013456:	697b      	ldr	r3, [r7, #20]
 8013458:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 801345c:	2b00      	cmp	r3, #0
 801345e:	d002      	beq.n	8013466 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8013460:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013464:	e059      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8013466:	697b      	ldr	r3, [r7, #20]
 8013468:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801346c:	2b00      	cmp	r3, #0
 801346e:	d002      	beq.n	8013476 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8013470:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013474:	e051      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8013476:	697b      	ldr	r3, [r7, #20]
 8013478:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801347c:	2b00      	cmp	r3, #0
 801347e:	d002      	beq.n	8013486 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8013480:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8013484:	e049      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8013486:	697b      	ldr	r3, [r7, #20]
 8013488:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 801348c:	2b00      	cmp	r3, #0
 801348e:	d002      	beq.n	8013496 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8013490:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8013494:	e041      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8013496:	697b      	ldr	r3, [r7, #20]
 8013498:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801349c:	2b00      	cmp	r3, #0
 801349e:	d002      	beq.n	80134a6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80134a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80134a4:	e039      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80134a6:	697b      	ldr	r3, [r7, #20]
 80134a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	d002      	beq.n	80134b6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80134b0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80134b4:	e031      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80134b6:	697b      	ldr	r3, [r7, #20]
 80134b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80134bc:	2b00      	cmp	r3, #0
 80134be:	d002      	beq.n	80134c6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80134c0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80134c4:	e029      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80134c6:	697b      	ldr	r3, [r7, #20]
 80134c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80134cc:	2b00      	cmp	r3, #0
 80134ce:	d002      	beq.n	80134d6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80134d0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80134d4:	e021      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80134d6:	697b      	ldr	r3, [r7, #20]
 80134d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80134dc:	2b00      	cmp	r3, #0
 80134de:	d002      	beq.n	80134e6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80134e0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80134e4:	e019      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80134e6:	697b      	ldr	r3, [r7, #20]
 80134e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80134ec:	2b00      	cmp	r3, #0
 80134ee:	d002      	beq.n	80134f6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80134f0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80134f4:	e011      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80134f6:	697b      	ldr	r3, [r7, #20]
 80134f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d002      	beq.n	8013506 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8013500:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8013504:	e009      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8013506:	697b      	ldr	r3, [r7, #20]
 8013508:	f003 0308 	and.w	r3, r3, #8
 801350c:	2b00      	cmp	r3, #0
 801350e:	d002      	beq.n	8013516 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8013510:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8013514:	e001      	b.n	801351a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8013516:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801351a:	4618      	mov	r0, r3
 801351c:	3720      	adds	r7, #32
 801351e:	46bd      	mov	sp, r7
 8013520:	bd80      	pop	{r7, pc}
 8013522:	bf00      	nop
 8013524:	240000fc 	.word	0x240000fc
 8013528:	10624dd3 	.word	0x10624dd3
 801352c:	00200045 	.word	0x00200045
 8013530:	002000c5 	.word	0x002000c5
 8013534:	fdffe008 	.word	0xfdffe008

08013538 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8013538:	b480      	push	{r7}
 801353a:	b085      	sub	sp, #20
 801353c:	af00      	add	r7, sp, #0
 801353e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013540:	4b1f      	ldr	r3, [pc, #124]	@ (80135c0 <SDMMC_GetCmdResp2+0x88>)
 8013542:	681b      	ldr	r3, [r3, #0]
 8013544:	4a1f      	ldr	r2, [pc, #124]	@ (80135c4 <SDMMC_GetCmdResp2+0x8c>)
 8013546:	fba2 2303 	umull	r2, r3, r2, r3
 801354a:	0a5b      	lsrs	r3, r3, #9
 801354c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013550:	fb02 f303 	mul.w	r3, r2, r3
 8013554:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8013556:	68fb      	ldr	r3, [r7, #12]
 8013558:	1e5a      	subs	r2, r3, #1
 801355a:	60fa      	str	r2, [r7, #12]
 801355c:	2b00      	cmp	r3, #0
 801355e:	d102      	bne.n	8013566 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013560:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013564:	e026      	b.n	80135b4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801356a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801356c:	68bb      	ldr	r3, [r7, #8]
 801356e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8013572:	2b00      	cmp	r3, #0
 8013574:	d0ef      	beq.n	8013556 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013576:	68bb      	ldr	r3, [r7, #8]
 8013578:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801357c:	2b00      	cmp	r3, #0
 801357e:	d1ea      	bne.n	8013556 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013580:	687b      	ldr	r3, [r7, #4]
 8013582:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013584:	f003 0304 	and.w	r3, r3, #4
 8013588:	2b00      	cmp	r3, #0
 801358a:	d004      	beq.n	8013596 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	2204      	movs	r2, #4
 8013590:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013592:	2304      	movs	r3, #4
 8013594:	e00e      	b.n	80135b4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8013596:	687b      	ldr	r3, [r7, #4]
 8013598:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801359a:	f003 0301 	and.w	r3, r3, #1
 801359e:	2b00      	cmp	r3, #0
 80135a0:	d004      	beq.n	80135ac <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	2201      	movs	r2, #1
 80135a6:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80135a8:	2301      	movs	r3, #1
 80135aa:	e003      	b.n	80135b4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	4a06      	ldr	r2, [pc, #24]	@ (80135c8 <SDMMC_GetCmdResp2+0x90>)
 80135b0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80135b2:	2300      	movs	r3, #0
}
 80135b4:	4618      	mov	r0, r3
 80135b6:	3714      	adds	r7, #20
 80135b8:	46bd      	mov	sp, r7
 80135ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135be:	4770      	bx	lr
 80135c0:	240000fc 	.word	0x240000fc
 80135c4:	10624dd3 	.word	0x10624dd3
 80135c8:	002000c5 	.word	0x002000c5

080135cc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80135cc:	b480      	push	{r7}
 80135ce:	b085      	sub	sp, #20
 80135d0:	af00      	add	r7, sp, #0
 80135d2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80135d4:	4b1a      	ldr	r3, [pc, #104]	@ (8013640 <SDMMC_GetCmdResp3+0x74>)
 80135d6:	681b      	ldr	r3, [r3, #0]
 80135d8:	4a1a      	ldr	r2, [pc, #104]	@ (8013644 <SDMMC_GetCmdResp3+0x78>)
 80135da:	fba2 2303 	umull	r2, r3, r2, r3
 80135de:	0a5b      	lsrs	r3, r3, #9
 80135e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80135e4:	fb02 f303 	mul.w	r3, r2, r3
 80135e8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80135ea:	68fb      	ldr	r3, [r7, #12]
 80135ec:	1e5a      	subs	r2, r3, #1
 80135ee:	60fa      	str	r2, [r7, #12]
 80135f0:	2b00      	cmp	r3, #0
 80135f2:	d102      	bne.n	80135fa <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80135f4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80135f8:	e01b      	b.n	8013632 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80135fe:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013600:	68bb      	ldr	r3, [r7, #8]
 8013602:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8013606:	2b00      	cmp	r3, #0
 8013608:	d0ef      	beq.n	80135ea <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801360a:	68bb      	ldr	r3, [r7, #8]
 801360c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013610:	2b00      	cmp	r3, #0
 8013612:	d1ea      	bne.n	80135ea <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013618:	f003 0304 	and.w	r3, r3, #4
 801361c:	2b00      	cmp	r3, #0
 801361e:	d004      	beq.n	801362a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013620:	687b      	ldr	r3, [r7, #4]
 8013622:	2204      	movs	r2, #4
 8013624:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013626:	2304      	movs	r3, #4
 8013628:	e003      	b.n	8013632 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	4a06      	ldr	r2, [pc, #24]	@ (8013648 <SDMMC_GetCmdResp3+0x7c>)
 801362e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8013630:	2300      	movs	r3, #0
}
 8013632:	4618      	mov	r0, r3
 8013634:	3714      	adds	r7, #20
 8013636:	46bd      	mov	sp, r7
 8013638:	f85d 7b04 	ldr.w	r7, [sp], #4
 801363c:	4770      	bx	lr
 801363e:	bf00      	nop
 8013640:	240000fc 	.word	0x240000fc
 8013644:	10624dd3 	.word	0x10624dd3
 8013648:	002000c5 	.word	0x002000c5

0801364c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 801364c:	b580      	push	{r7, lr}
 801364e:	b088      	sub	sp, #32
 8013650:	af00      	add	r7, sp, #0
 8013652:	60f8      	str	r0, [r7, #12]
 8013654:	460b      	mov	r3, r1
 8013656:	607a      	str	r2, [r7, #4]
 8013658:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 801365a:	4b35      	ldr	r3, [pc, #212]	@ (8013730 <SDMMC_GetCmdResp6+0xe4>)
 801365c:	681b      	ldr	r3, [r3, #0]
 801365e:	4a35      	ldr	r2, [pc, #212]	@ (8013734 <SDMMC_GetCmdResp6+0xe8>)
 8013660:	fba2 2303 	umull	r2, r3, r2, r3
 8013664:	0a5b      	lsrs	r3, r3, #9
 8013666:	f241 3288 	movw	r2, #5000	@ 0x1388
 801366a:	fb02 f303 	mul.w	r3, r2, r3
 801366e:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8013670:	69fb      	ldr	r3, [r7, #28]
 8013672:	1e5a      	subs	r2, r3, #1
 8013674:	61fa      	str	r2, [r7, #28]
 8013676:	2b00      	cmp	r3, #0
 8013678:	d102      	bne.n	8013680 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 801367a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801367e:	e052      	b.n	8013726 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8013680:	68fb      	ldr	r3, [r7, #12]
 8013682:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013684:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013686:	69bb      	ldr	r3, [r7, #24]
 8013688:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801368c:	2b00      	cmp	r3, #0
 801368e:	d0ef      	beq.n	8013670 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8013690:	69bb      	ldr	r3, [r7, #24]
 8013692:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013696:	2b00      	cmp	r3, #0
 8013698:	d1ea      	bne.n	8013670 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801369a:	68fb      	ldr	r3, [r7, #12]
 801369c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801369e:	f003 0304 	and.w	r3, r3, #4
 80136a2:	2b00      	cmp	r3, #0
 80136a4:	d004      	beq.n	80136b0 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80136a6:	68fb      	ldr	r3, [r7, #12]
 80136a8:	2204      	movs	r2, #4
 80136aa:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80136ac:	2304      	movs	r3, #4
 80136ae:	e03a      	b.n	8013726 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80136b0:	68fb      	ldr	r3, [r7, #12]
 80136b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80136b4:	f003 0301 	and.w	r3, r3, #1
 80136b8:	2b00      	cmp	r3, #0
 80136ba:	d004      	beq.n	80136c6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80136bc:	68fb      	ldr	r3, [r7, #12]
 80136be:	2201      	movs	r2, #1
 80136c0:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80136c2:	2301      	movs	r3, #1
 80136c4:	e02f      	b.n	8013726 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80136c6:	68f8      	ldr	r0, [r7, #12]
 80136c8:	f7ff fbe6 	bl	8012e98 <SDMMC_GetCommandResponse>
 80136cc:	4603      	mov	r3, r0
 80136ce:	461a      	mov	r2, r3
 80136d0:	7afb      	ldrb	r3, [r7, #11]
 80136d2:	4293      	cmp	r3, r2
 80136d4:	d001      	beq.n	80136da <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80136d6:	2301      	movs	r3, #1
 80136d8:	e025      	b.n	8013726 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80136da:	68fb      	ldr	r3, [r7, #12]
 80136dc:	4a16      	ldr	r2, [pc, #88]	@ (8013738 <SDMMC_GetCmdResp6+0xec>)
 80136de:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80136e0:	2100      	movs	r1, #0
 80136e2:	68f8      	ldr	r0, [r7, #12]
 80136e4:	f7ff fbe5 	bl	8012eb2 <SDMMC_GetResponse>
 80136e8:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 80136ea:	697b      	ldr	r3, [r7, #20]
 80136ec:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80136f0:	2b00      	cmp	r3, #0
 80136f2:	d106      	bne.n	8013702 <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 80136f4:	697b      	ldr	r3, [r7, #20]
 80136f6:	0c1b      	lsrs	r3, r3, #16
 80136f8:	b29a      	uxth	r2, r3
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 80136fe:	2300      	movs	r3, #0
 8013700:	e011      	b.n	8013726 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8013702:	697b      	ldr	r3, [r7, #20]
 8013704:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8013708:	2b00      	cmp	r3, #0
 801370a:	d002      	beq.n	8013712 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 801370c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8013710:	e009      	b.n	8013726 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8013712:	697b      	ldr	r3, [r7, #20]
 8013714:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013718:	2b00      	cmp	r3, #0
 801371a:	d002      	beq.n	8013722 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 801371c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8013720:	e001      	b.n	8013726 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8013722:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8013726:	4618      	mov	r0, r3
 8013728:	3720      	adds	r7, #32
 801372a:	46bd      	mov	sp, r7
 801372c:	bd80      	pop	{r7, pc}
 801372e:	bf00      	nop
 8013730:	240000fc 	.word	0x240000fc
 8013734:	10624dd3 	.word	0x10624dd3
 8013738:	002000c5 	.word	0x002000c5

0801373c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 801373c:	b480      	push	{r7}
 801373e:	b085      	sub	sp, #20
 8013740:	af00      	add	r7, sp, #0
 8013742:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8013744:	4b22      	ldr	r3, [pc, #136]	@ (80137d0 <SDMMC_GetCmdResp7+0x94>)
 8013746:	681b      	ldr	r3, [r3, #0]
 8013748:	4a22      	ldr	r2, [pc, #136]	@ (80137d4 <SDMMC_GetCmdResp7+0x98>)
 801374a:	fba2 2303 	umull	r2, r3, r2, r3
 801374e:	0a5b      	lsrs	r3, r3, #9
 8013750:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013754:	fb02 f303 	mul.w	r3, r2, r3
 8013758:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 801375a:	68fb      	ldr	r3, [r7, #12]
 801375c:	1e5a      	subs	r2, r3, #1
 801375e:	60fa      	str	r2, [r7, #12]
 8013760:	2b00      	cmp	r3, #0
 8013762:	d102      	bne.n	801376a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013764:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013768:	e02c      	b.n	80137c4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801376e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013770:	68bb      	ldr	r3, [r7, #8]
 8013772:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8013776:	2b00      	cmp	r3, #0
 8013778:	d0ef      	beq.n	801375a <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801377a:	68bb      	ldr	r3, [r7, #8]
 801377c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8013780:	2b00      	cmp	r3, #0
 8013782:	d1ea      	bne.n	801375a <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8013784:	687b      	ldr	r3, [r7, #4]
 8013786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013788:	f003 0304 	and.w	r3, r3, #4
 801378c:	2b00      	cmp	r3, #0
 801378e:	d004      	beq.n	801379a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	2204      	movs	r2, #4
 8013794:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8013796:	2304      	movs	r3, #4
 8013798:	e014      	b.n	80137c4 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801379e:	f003 0301 	and.w	r3, r3, #1
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	d004      	beq.n	80137b0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	2201      	movs	r2, #1
 80137aa:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 80137ac:	2301      	movs	r3, #1
 80137ae:	e009      	b.n	80137c4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80137b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d002      	beq.n	80137c2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	2240      	movs	r2, #64	@ 0x40
 80137c0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80137c2:	2300      	movs	r3, #0

}
 80137c4:	4618      	mov	r0, r3
 80137c6:	3714      	adds	r7, #20
 80137c8:	46bd      	mov	sp, r7
 80137ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137ce:	4770      	bx	lr
 80137d0:	240000fc 	.word	0x240000fc
 80137d4:	10624dd3 	.word	0x10624dd3

080137d8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80137d8:	b480      	push	{r7}
 80137da:	b085      	sub	sp, #20
 80137dc:	af00      	add	r7, sp, #0
 80137de:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80137e0:	4b11      	ldr	r3, [pc, #68]	@ (8013828 <SDMMC_GetCmdError+0x50>)
 80137e2:	681b      	ldr	r3, [r3, #0]
 80137e4:	4a11      	ldr	r2, [pc, #68]	@ (801382c <SDMMC_GetCmdError+0x54>)
 80137e6:	fba2 2303 	umull	r2, r3, r2, r3
 80137ea:	0a5b      	lsrs	r3, r3, #9
 80137ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80137f0:	fb02 f303 	mul.w	r3, r2, r3
 80137f4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80137f6:	68fb      	ldr	r3, [r7, #12]
 80137f8:	1e5a      	subs	r2, r3, #1
 80137fa:	60fa      	str	r2, [r7, #12]
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	d102      	bne.n	8013806 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8013800:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8013804:	e009      	b.n	801381a <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8013806:	687b      	ldr	r3, [r7, #4]
 8013808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801380a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801380e:	2b00      	cmp	r3, #0
 8013810:	d0f1      	beq.n	80137f6 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	4a06      	ldr	r2, [pc, #24]	@ (8013830 <SDMMC_GetCmdError+0x58>)
 8013816:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8013818:	2300      	movs	r3, #0
}
 801381a:	4618      	mov	r0, r3
 801381c:	3714      	adds	r7, #20
 801381e:	46bd      	mov	sp, r7
 8013820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013824:	4770      	bx	lr
 8013826:	bf00      	nop
 8013828:	240000fc 	.word	0x240000fc
 801382c:	10624dd3 	.word	0x10624dd3
 8013830:	002000c5 	.word	0x002000c5

08013834 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013834:	b084      	sub	sp, #16
 8013836:	b580      	push	{r7, lr}
 8013838:	b084      	sub	sp, #16
 801383a:	af00      	add	r7, sp, #0
 801383c:	6078      	str	r0, [r7, #4]
 801383e:	f107 001c 	add.w	r0, r7, #28
 8013842:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013846:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801384a:	2b01      	cmp	r3, #1
 801384c:	d121      	bne.n	8013892 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013852:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8013856:	687b      	ldr	r3, [r7, #4]
 8013858:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	68da      	ldr	r2, [r3, #12]
 801385e:	4b2c      	ldr	r3, [pc, #176]	@ (8013910 <USB_CoreInit+0xdc>)
 8013860:	4013      	ands	r3, r2
 8013862:	687a      	ldr	r2, [r7, #4]
 8013864:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8013866:	687b      	ldr	r3, [r7, #4]
 8013868:	68db      	ldr	r3, [r3, #12]
 801386a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8013872:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8013876:	2b01      	cmp	r3, #1
 8013878:	d105      	bne.n	8013886 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	68db      	ldr	r3, [r3, #12]
 801387e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8013886:	6878      	ldr	r0, [r7, #4]
 8013888:	f001 fb1a 	bl	8014ec0 <USB_CoreReset>
 801388c:	4603      	mov	r3, r0
 801388e:	73fb      	strb	r3, [r7, #15]
 8013890:	e01b      	b.n	80138ca <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	68db      	ldr	r3, [r3, #12]
 8013896:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801389e:	6878      	ldr	r0, [r7, #4]
 80138a0:	f001 fb0e 	bl	8014ec0 <USB_CoreReset>
 80138a4:	4603      	mov	r3, r0
 80138a6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80138a8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d106      	bne.n	80138be <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80138b4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	639a      	str	r2, [r3, #56]	@ 0x38
 80138bc:	e005      	b.n	80138ca <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80138c2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80138ca:	7fbb      	ldrb	r3, [r7, #30]
 80138cc:	2b01      	cmp	r3, #1
 80138ce:	d116      	bne.n	80138fe <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80138d4:	b29a      	uxth	r2, r3
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80138de:	4b0d      	ldr	r3, [pc, #52]	@ (8013914 <USB_CoreInit+0xe0>)
 80138e0:	4313      	orrs	r3, r2
 80138e2:	687a      	ldr	r2, [r7, #4]
 80138e4:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	689b      	ldr	r3, [r3, #8]
 80138ea:	f043 0206 	orr.w	r2, r3, #6
 80138ee:	687b      	ldr	r3, [r7, #4]
 80138f0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	689b      	ldr	r3, [r3, #8]
 80138f6:	f043 0220 	orr.w	r2, r3, #32
 80138fa:	687b      	ldr	r3, [r7, #4]
 80138fc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80138fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8013900:	4618      	mov	r0, r3
 8013902:	3710      	adds	r7, #16
 8013904:	46bd      	mov	sp, r7
 8013906:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801390a:	b004      	add	sp, #16
 801390c:	4770      	bx	lr
 801390e:	bf00      	nop
 8013910:	ffbdffbf 	.word	0xffbdffbf
 8013914:	03ee0000 	.word	0x03ee0000

08013918 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8013918:	b480      	push	{r7}
 801391a:	b087      	sub	sp, #28
 801391c:	af00      	add	r7, sp, #0
 801391e:	60f8      	str	r0, [r7, #12]
 8013920:	60b9      	str	r1, [r7, #8]
 8013922:	4613      	mov	r3, r2
 8013924:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8013926:	79fb      	ldrb	r3, [r7, #7]
 8013928:	2b02      	cmp	r3, #2
 801392a:	d165      	bne.n	80139f8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 801392c:	68bb      	ldr	r3, [r7, #8]
 801392e:	4a41      	ldr	r2, [pc, #260]	@ (8013a34 <USB_SetTurnaroundTime+0x11c>)
 8013930:	4293      	cmp	r3, r2
 8013932:	d906      	bls.n	8013942 <USB_SetTurnaroundTime+0x2a>
 8013934:	68bb      	ldr	r3, [r7, #8]
 8013936:	4a40      	ldr	r2, [pc, #256]	@ (8013a38 <USB_SetTurnaroundTime+0x120>)
 8013938:	4293      	cmp	r3, r2
 801393a:	d202      	bcs.n	8013942 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 801393c:	230f      	movs	r3, #15
 801393e:	617b      	str	r3, [r7, #20]
 8013940:	e062      	b.n	8013a08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8013942:	68bb      	ldr	r3, [r7, #8]
 8013944:	4a3c      	ldr	r2, [pc, #240]	@ (8013a38 <USB_SetTurnaroundTime+0x120>)
 8013946:	4293      	cmp	r3, r2
 8013948:	d306      	bcc.n	8013958 <USB_SetTurnaroundTime+0x40>
 801394a:	68bb      	ldr	r3, [r7, #8]
 801394c:	4a3b      	ldr	r2, [pc, #236]	@ (8013a3c <USB_SetTurnaroundTime+0x124>)
 801394e:	4293      	cmp	r3, r2
 8013950:	d202      	bcs.n	8013958 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8013952:	230e      	movs	r3, #14
 8013954:	617b      	str	r3, [r7, #20]
 8013956:	e057      	b.n	8013a08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8013958:	68bb      	ldr	r3, [r7, #8]
 801395a:	4a38      	ldr	r2, [pc, #224]	@ (8013a3c <USB_SetTurnaroundTime+0x124>)
 801395c:	4293      	cmp	r3, r2
 801395e:	d306      	bcc.n	801396e <USB_SetTurnaroundTime+0x56>
 8013960:	68bb      	ldr	r3, [r7, #8]
 8013962:	4a37      	ldr	r2, [pc, #220]	@ (8013a40 <USB_SetTurnaroundTime+0x128>)
 8013964:	4293      	cmp	r3, r2
 8013966:	d202      	bcs.n	801396e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8013968:	230d      	movs	r3, #13
 801396a:	617b      	str	r3, [r7, #20]
 801396c:	e04c      	b.n	8013a08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 801396e:	68bb      	ldr	r3, [r7, #8]
 8013970:	4a33      	ldr	r2, [pc, #204]	@ (8013a40 <USB_SetTurnaroundTime+0x128>)
 8013972:	4293      	cmp	r3, r2
 8013974:	d306      	bcc.n	8013984 <USB_SetTurnaroundTime+0x6c>
 8013976:	68bb      	ldr	r3, [r7, #8]
 8013978:	4a32      	ldr	r2, [pc, #200]	@ (8013a44 <USB_SetTurnaroundTime+0x12c>)
 801397a:	4293      	cmp	r3, r2
 801397c:	d802      	bhi.n	8013984 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 801397e:	230c      	movs	r3, #12
 8013980:	617b      	str	r3, [r7, #20]
 8013982:	e041      	b.n	8013a08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8013984:	68bb      	ldr	r3, [r7, #8]
 8013986:	4a2f      	ldr	r2, [pc, #188]	@ (8013a44 <USB_SetTurnaroundTime+0x12c>)
 8013988:	4293      	cmp	r3, r2
 801398a:	d906      	bls.n	801399a <USB_SetTurnaroundTime+0x82>
 801398c:	68bb      	ldr	r3, [r7, #8]
 801398e:	4a2e      	ldr	r2, [pc, #184]	@ (8013a48 <USB_SetTurnaroundTime+0x130>)
 8013990:	4293      	cmp	r3, r2
 8013992:	d802      	bhi.n	801399a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8013994:	230b      	movs	r3, #11
 8013996:	617b      	str	r3, [r7, #20]
 8013998:	e036      	b.n	8013a08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 801399a:	68bb      	ldr	r3, [r7, #8]
 801399c:	4a2a      	ldr	r2, [pc, #168]	@ (8013a48 <USB_SetTurnaroundTime+0x130>)
 801399e:	4293      	cmp	r3, r2
 80139a0:	d906      	bls.n	80139b0 <USB_SetTurnaroundTime+0x98>
 80139a2:	68bb      	ldr	r3, [r7, #8]
 80139a4:	4a29      	ldr	r2, [pc, #164]	@ (8013a4c <USB_SetTurnaroundTime+0x134>)
 80139a6:	4293      	cmp	r3, r2
 80139a8:	d802      	bhi.n	80139b0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80139aa:	230a      	movs	r3, #10
 80139ac:	617b      	str	r3, [r7, #20]
 80139ae:	e02b      	b.n	8013a08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80139b0:	68bb      	ldr	r3, [r7, #8]
 80139b2:	4a26      	ldr	r2, [pc, #152]	@ (8013a4c <USB_SetTurnaroundTime+0x134>)
 80139b4:	4293      	cmp	r3, r2
 80139b6:	d906      	bls.n	80139c6 <USB_SetTurnaroundTime+0xae>
 80139b8:	68bb      	ldr	r3, [r7, #8]
 80139ba:	4a25      	ldr	r2, [pc, #148]	@ (8013a50 <USB_SetTurnaroundTime+0x138>)
 80139bc:	4293      	cmp	r3, r2
 80139be:	d202      	bcs.n	80139c6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80139c0:	2309      	movs	r3, #9
 80139c2:	617b      	str	r3, [r7, #20]
 80139c4:	e020      	b.n	8013a08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80139c6:	68bb      	ldr	r3, [r7, #8]
 80139c8:	4a21      	ldr	r2, [pc, #132]	@ (8013a50 <USB_SetTurnaroundTime+0x138>)
 80139ca:	4293      	cmp	r3, r2
 80139cc:	d306      	bcc.n	80139dc <USB_SetTurnaroundTime+0xc4>
 80139ce:	68bb      	ldr	r3, [r7, #8]
 80139d0:	4a20      	ldr	r2, [pc, #128]	@ (8013a54 <USB_SetTurnaroundTime+0x13c>)
 80139d2:	4293      	cmp	r3, r2
 80139d4:	d802      	bhi.n	80139dc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80139d6:	2308      	movs	r3, #8
 80139d8:	617b      	str	r3, [r7, #20]
 80139da:	e015      	b.n	8013a08 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80139dc:	68bb      	ldr	r3, [r7, #8]
 80139de:	4a1d      	ldr	r2, [pc, #116]	@ (8013a54 <USB_SetTurnaroundTime+0x13c>)
 80139e0:	4293      	cmp	r3, r2
 80139e2:	d906      	bls.n	80139f2 <USB_SetTurnaroundTime+0xda>
 80139e4:	68bb      	ldr	r3, [r7, #8]
 80139e6:	4a1c      	ldr	r2, [pc, #112]	@ (8013a58 <USB_SetTurnaroundTime+0x140>)
 80139e8:	4293      	cmp	r3, r2
 80139ea:	d202      	bcs.n	80139f2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80139ec:	2307      	movs	r3, #7
 80139ee:	617b      	str	r3, [r7, #20]
 80139f0:	e00a      	b.n	8013a08 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80139f2:	2306      	movs	r3, #6
 80139f4:	617b      	str	r3, [r7, #20]
 80139f6:	e007      	b.n	8013a08 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80139f8:	79fb      	ldrb	r3, [r7, #7]
 80139fa:	2b00      	cmp	r3, #0
 80139fc:	d102      	bne.n	8013a04 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80139fe:	2309      	movs	r3, #9
 8013a00:	617b      	str	r3, [r7, #20]
 8013a02:	e001      	b.n	8013a08 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8013a04:	2309      	movs	r3, #9
 8013a06:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8013a08:	68fb      	ldr	r3, [r7, #12]
 8013a0a:	68db      	ldr	r3, [r3, #12]
 8013a0c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8013a10:	68fb      	ldr	r3, [r7, #12]
 8013a12:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8013a14:	68fb      	ldr	r3, [r7, #12]
 8013a16:	68da      	ldr	r2, [r3, #12]
 8013a18:	697b      	ldr	r3, [r7, #20]
 8013a1a:	029b      	lsls	r3, r3, #10
 8013a1c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8013a20:	431a      	orrs	r2, r3
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8013a26:	2300      	movs	r3, #0
}
 8013a28:	4618      	mov	r0, r3
 8013a2a:	371c      	adds	r7, #28
 8013a2c:	46bd      	mov	sp, r7
 8013a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a32:	4770      	bx	lr
 8013a34:	00d8acbf 	.word	0x00d8acbf
 8013a38:	00e4e1c0 	.word	0x00e4e1c0
 8013a3c:	00f42400 	.word	0x00f42400
 8013a40:	01067380 	.word	0x01067380
 8013a44:	011a499f 	.word	0x011a499f
 8013a48:	01312cff 	.word	0x01312cff
 8013a4c:	014ca43f 	.word	0x014ca43f
 8013a50:	016e3600 	.word	0x016e3600
 8013a54:	01a6ab1f 	.word	0x01a6ab1f
 8013a58:	01e84800 	.word	0x01e84800

08013a5c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013a5c:	b480      	push	{r7}
 8013a5e:	b083      	sub	sp, #12
 8013a60:	af00      	add	r7, sp, #0
 8013a62:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8013a64:	687b      	ldr	r3, [r7, #4]
 8013a66:	689b      	ldr	r3, [r3, #8]
 8013a68:	f043 0201 	orr.w	r2, r3, #1
 8013a6c:	687b      	ldr	r3, [r7, #4]
 8013a6e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013a70:	2300      	movs	r3, #0
}
 8013a72:	4618      	mov	r0, r3
 8013a74:	370c      	adds	r7, #12
 8013a76:	46bd      	mov	sp, r7
 8013a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a7c:	4770      	bx	lr

08013a7e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8013a7e:	b480      	push	{r7}
 8013a80:	b083      	sub	sp, #12
 8013a82:	af00      	add	r7, sp, #0
 8013a84:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8013a86:	687b      	ldr	r3, [r7, #4]
 8013a88:	689b      	ldr	r3, [r3, #8]
 8013a8a:	f023 0201 	bic.w	r2, r3, #1
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8013a92:	2300      	movs	r3, #0
}
 8013a94:	4618      	mov	r0, r3
 8013a96:	370c      	adds	r7, #12
 8013a98:	46bd      	mov	sp, r7
 8013a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a9e:	4770      	bx	lr

08013aa0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8013aa0:	b580      	push	{r7, lr}
 8013aa2:	b084      	sub	sp, #16
 8013aa4:	af00      	add	r7, sp, #0
 8013aa6:	6078      	str	r0, [r7, #4]
 8013aa8:	460b      	mov	r3, r1
 8013aaa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8013aac:	2300      	movs	r3, #0
 8013aae:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8013ab0:	687b      	ldr	r3, [r7, #4]
 8013ab2:	68db      	ldr	r3, [r3, #12]
 8013ab4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8013abc:	78fb      	ldrb	r3, [r7, #3]
 8013abe:	2b01      	cmp	r3, #1
 8013ac0:	d115      	bne.n	8013aee <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8013ac2:	687b      	ldr	r3, [r7, #4]
 8013ac4:	68db      	ldr	r3, [r3, #12]
 8013ac6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013ace:	200a      	movs	r0, #10
 8013ad0:	f7f0 ff56 	bl	8004980 <HAL_Delay>
      ms += 10U;
 8013ad4:	68fb      	ldr	r3, [r7, #12]
 8013ad6:	330a      	adds	r3, #10
 8013ad8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013ada:	6878      	ldr	r0, [r7, #4]
 8013adc:	f001 f960 	bl	8014da0 <USB_GetMode>
 8013ae0:	4603      	mov	r3, r0
 8013ae2:	2b01      	cmp	r3, #1
 8013ae4:	d01e      	beq.n	8013b24 <USB_SetCurrentMode+0x84>
 8013ae6:	68fb      	ldr	r3, [r7, #12]
 8013ae8:	2bc7      	cmp	r3, #199	@ 0xc7
 8013aea:	d9f0      	bls.n	8013ace <USB_SetCurrentMode+0x2e>
 8013aec:	e01a      	b.n	8013b24 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8013aee:	78fb      	ldrb	r3, [r7, #3]
 8013af0:	2b00      	cmp	r3, #0
 8013af2:	d115      	bne.n	8013b20 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	68db      	ldr	r3, [r3, #12]
 8013af8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8013afc:	687b      	ldr	r3, [r7, #4]
 8013afe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8013b00:	200a      	movs	r0, #10
 8013b02:	f7f0 ff3d 	bl	8004980 <HAL_Delay>
      ms += 10U;
 8013b06:	68fb      	ldr	r3, [r7, #12]
 8013b08:	330a      	adds	r3, #10
 8013b0a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8013b0c:	6878      	ldr	r0, [r7, #4]
 8013b0e:	f001 f947 	bl	8014da0 <USB_GetMode>
 8013b12:	4603      	mov	r3, r0
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d005      	beq.n	8013b24 <USB_SetCurrentMode+0x84>
 8013b18:	68fb      	ldr	r3, [r7, #12]
 8013b1a:	2bc7      	cmp	r3, #199	@ 0xc7
 8013b1c:	d9f0      	bls.n	8013b00 <USB_SetCurrentMode+0x60>
 8013b1e:	e001      	b.n	8013b24 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8013b20:	2301      	movs	r3, #1
 8013b22:	e005      	b.n	8013b30 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8013b24:	68fb      	ldr	r3, [r7, #12]
 8013b26:	2bc8      	cmp	r3, #200	@ 0xc8
 8013b28:	d101      	bne.n	8013b2e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8013b2a:	2301      	movs	r3, #1
 8013b2c:	e000      	b.n	8013b30 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8013b2e:	2300      	movs	r3, #0
}
 8013b30:	4618      	mov	r0, r3
 8013b32:	3710      	adds	r7, #16
 8013b34:	46bd      	mov	sp, r7
 8013b36:	bd80      	pop	{r7, pc}

08013b38 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8013b38:	b084      	sub	sp, #16
 8013b3a:	b580      	push	{r7, lr}
 8013b3c:	b086      	sub	sp, #24
 8013b3e:	af00      	add	r7, sp, #0
 8013b40:	6078      	str	r0, [r7, #4]
 8013b42:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8013b46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8013b4a:	2300      	movs	r3, #0
 8013b4c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8013b52:	2300      	movs	r3, #0
 8013b54:	613b      	str	r3, [r7, #16]
 8013b56:	e009      	b.n	8013b6c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8013b58:	687a      	ldr	r2, [r7, #4]
 8013b5a:	693b      	ldr	r3, [r7, #16]
 8013b5c:	3340      	adds	r3, #64	@ 0x40
 8013b5e:	009b      	lsls	r3, r3, #2
 8013b60:	4413      	add	r3, r2
 8013b62:	2200      	movs	r2, #0
 8013b64:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8013b66:	693b      	ldr	r3, [r7, #16]
 8013b68:	3301      	adds	r3, #1
 8013b6a:	613b      	str	r3, [r7, #16]
 8013b6c:	693b      	ldr	r3, [r7, #16]
 8013b6e:	2b0e      	cmp	r3, #14
 8013b70:	d9f2      	bls.n	8013b58 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8013b72:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8013b76:	2b00      	cmp	r3, #0
 8013b78:	d11c      	bne.n	8013bb4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013b7a:	68fb      	ldr	r3, [r7, #12]
 8013b7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013b80:	685b      	ldr	r3, [r3, #4]
 8013b82:	68fa      	ldr	r2, [r7, #12]
 8013b84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013b88:	f043 0302 	orr.w	r3, r3, #2
 8013b8c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013b92:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8013b96:	687b      	ldr	r3, [r7, #4]
 8013b98:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	681b      	ldr	r3, [r3, #0]
 8013b9e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8013ba2:	687b      	ldr	r3, [r7, #4]
 8013ba4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	681b      	ldr	r3, [r3, #0]
 8013baa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8013bae:	687b      	ldr	r3, [r7, #4]
 8013bb0:	601a      	str	r2, [r3, #0]
 8013bb2:	e005      	b.n	8013bc0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013bb8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8013bbc:	687b      	ldr	r3, [r7, #4]
 8013bbe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8013bc0:	68fb      	ldr	r3, [r7, #12]
 8013bc2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8013bc6:	461a      	mov	r2, r3
 8013bc8:	2300      	movs	r3, #0
 8013bca:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8013bcc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8013bd0:	2b01      	cmp	r3, #1
 8013bd2:	d10d      	bne.n	8013bf0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8013bd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	d104      	bne.n	8013be6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8013bdc:	2100      	movs	r1, #0
 8013bde:	6878      	ldr	r0, [r7, #4]
 8013be0:	f000 f968 	bl	8013eb4 <USB_SetDevSpeed>
 8013be4:	e008      	b.n	8013bf8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8013be6:	2101      	movs	r1, #1
 8013be8:	6878      	ldr	r0, [r7, #4]
 8013bea:	f000 f963 	bl	8013eb4 <USB_SetDevSpeed>
 8013bee:	e003      	b.n	8013bf8 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8013bf0:	2103      	movs	r1, #3
 8013bf2:	6878      	ldr	r0, [r7, #4]
 8013bf4:	f000 f95e 	bl	8013eb4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8013bf8:	2110      	movs	r1, #16
 8013bfa:	6878      	ldr	r0, [r7, #4]
 8013bfc:	f000 f8fa 	bl	8013df4 <USB_FlushTxFifo>
 8013c00:	4603      	mov	r3, r0
 8013c02:	2b00      	cmp	r3, #0
 8013c04:	d001      	beq.n	8013c0a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8013c06:	2301      	movs	r3, #1
 8013c08:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8013c0a:	6878      	ldr	r0, [r7, #4]
 8013c0c:	f000 f924 	bl	8013e58 <USB_FlushRxFifo>
 8013c10:	4603      	mov	r3, r0
 8013c12:	2b00      	cmp	r3, #0
 8013c14:	d001      	beq.n	8013c1a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8013c16:	2301      	movs	r3, #1
 8013c18:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8013c1a:	68fb      	ldr	r3, [r7, #12]
 8013c1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013c20:	461a      	mov	r2, r3
 8013c22:	2300      	movs	r3, #0
 8013c24:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8013c26:	68fb      	ldr	r3, [r7, #12]
 8013c28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013c2c:	461a      	mov	r2, r3
 8013c2e:	2300      	movs	r3, #0
 8013c30:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8013c32:	68fb      	ldr	r3, [r7, #12]
 8013c34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013c38:	461a      	mov	r2, r3
 8013c3a:	2300      	movs	r3, #0
 8013c3c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013c3e:	2300      	movs	r3, #0
 8013c40:	613b      	str	r3, [r7, #16]
 8013c42:	e043      	b.n	8013ccc <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8013c44:	693b      	ldr	r3, [r7, #16]
 8013c46:	015a      	lsls	r2, r3, #5
 8013c48:	68fb      	ldr	r3, [r7, #12]
 8013c4a:	4413      	add	r3, r2
 8013c4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013c50:	681b      	ldr	r3, [r3, #0]
 8013c52:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013c56:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013c5a:	d118      	bne.n	8013c8e <USB_DevInit+0x156>
    {
      if (i == 0U)
 8013c5c:	693b      	ldr	r3, [r7, #16]
 8013c5e:	2b00      	cmp	r3, #0
 8013c60:	d10a      	bne.n	8013c78 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8013c62:	693b      	ldr	r3, [r7, #16]
 8013c64:	015a      	lsls	r2, r3, #5
 8013c66:	68fb      	ldr	r3, [r7, #12]
 8013c68:	4413      	add	r3, r2
 8013c6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013c6e:	461a      	mov	r2, r3
 8013c70:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8013c74:	6013      	str	r3, [r2, #0]
 8013c76:	e013      	b.n	8013ca0 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8013c78:	693b      	ldr	r3, [r7, #16]
 8013c7a:	015a      	lsls	r2, r3, #5
 8013c7c:	68fb      	ldr	r3, [r7, #12]
 8013c7e:	4413      	add	r3, r2
 8013c80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013c84:	461a      	mov	r2, r3
 8013c86:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8013c8a:	6013      	str	r3, [r2, #0]
 8013c8c:	e008      	b.n	8013ca0 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8013c8e:	693b      	ldr	r3, [r7, #16]
 8013c90:	015a      	lsls	r2, r3, #5
 8013c92:	68fb      	ldr	r3, [r7, #12]
 8013c94:	4413      	add	r3, r2
 8013c96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013c9a:	461a      	mov	r2, r3
 8013c9c:	2300      	movs	r3, #0
 8013c9e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8013ca0:	693b      	ldr	r3, [r7, #16]
 8013ca2:	015a      	lsls	r2, r3, #5
 8013ca4:	68fb      	ldr	r3, [r7, #12]
 8013ca6:	4413      	add	r3, r2
 8013ca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013cac:	461a      	mov	r2, r3
 8013cae:	2300      	movs	r3, #0
 8013cb0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8013cb2:	693b      	ldr	r3, [r7, #16]
 8013cb4:	015a      	lsls	r2, r3, #5
 8013cb6:	68fb      	ldr	r3, [r7, #12]
 8013cb8:	4413      	add	r3, r2
 8013cba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013cbe:	461a      	mov	r2, r3
 8013cc0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8013cc4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013cc6:	693b      	ldr	r3, [r7, #16]
 8013cc8:	3301      	adds	r3, #1
 8013cca:	613b      	str	r3, [r7, #16]
 8013ccc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013cd0:	461a      	mov	r2, r3
 8013cd2:	693b      	ldr	r3, [r7, #16]
 8013cd4:	4293      	cmp	r3, r2
 8013cd6:	d3b5      	bcc.n	8013c44 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013cd8:	2300      	movs	r3, #0
 8013cda:	613b      	str	r3, [r7, #16]
 8013cdc:	e043      	b.n	8013d66 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013cde:	693b      	ldr	r3, [r7, #16]
 8013ce0:	015a      	lsls	r2, r3, #5
 8013ce2:	68fb      	ldr	r3, [r7, #12]
 8013ce4:	4413      	add	r3, r2
 8013ce6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013cea:	681b      	ldr	r3, [r3, #0]
 8013cec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013cf0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013cf4:	d118      	bne.n	8013d28 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8013cf6:	693b      	ldr	r3, [r7, #16]
 8013cf8:	2b00      	cmp	r3, #0
 8013cfa:	d10a      	bne.n	8013d12 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8013cfc:	693b      	ldr	r3, [r7, #16]
 8013cfe:	015a      	lsls	r2, r3, #5
 8013d00:	68fb      	ldr	r3, [r7, #12]
 8013d02:	4413      	add	r3, r2
 8013d04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013d08:	461a      	mov	r2, r3
 8013d0a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8013d0e:	6013      	str	r3, [r2, #0]
 8013d10:	e013      	b.n	8013d3a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8013d12:	693b      	ldr	r3, [r7, #16]
 8013d14:	015a      	lsls	r2, r3, #5
 8013d16:	68fb      	ldr	r3, [r7, #12]
 8013d18:	4413      	add	r3, r2
 8013d1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013d1e:	461a      	mov	r2, r3
 8013d20:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8013d24:	6013      	str	r3, [r2, #0]
 8013d26:	e008      	b.n	8013d3a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8013d28:	693b      	ldr	r3, [r7, #16]
 8013d2a:	015a      	lsls	r2, r3, #5
 8013d2c:	68fb      	ldr	r3, [r7, #12]
 8013d2e:	4413      	add	r3, r2
 8013d30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013d34:	461a      	mov	r2, r3
 8013d36:	2300      	movs	r3, #0
 8013d38:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8013d3a:	693b      	ldr	r3, [r7, #16]
 8013d3c:	015a      	lsls	r2, r3, #5
 8013d3e:	68fb      	ldr	r3, [r7, #12]
 8013d40:	4413      	add	r3, r2
 8013d42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013d46:	461a      	mov	r2, r3
 8013d48:	2300      	movs	r3, #0
 8013d4a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8013d4c:	693b      	ldr	r3, [r7, #16]
 8013d4e:	015a      	lsls	r2, r3, #5
 8013d50:	68fb      	ldr	r3, [r7, #12]
 8013d52:	4413      	add	r3, r2
 8013d54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013d58:	461a      	mov	r2, r3
 8013d5a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8013d5e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8013d60:	693b      	ldr	r3, [r7, #16]
 8013d62:	3301      	adds	r3, #1
 8013d64:	613b      	str	r3, [r7, #16]
 8013d66:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013d6a:	461a      	mov	r2, r3
 8013d6c:	693b      	ldr	r3, [r7, #16]
 8013d6e:	4293      	cmp	r3, r2
 8013d70:	d3b5      	bcc.n	8013cde <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8013d72:	68fb      	ldr	r3, [r7, #12]
 8013d74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013d78:	691b      	ldr	r3, [r3, #16]
 8013d7a:	68fa      	ldr	r2, [r7, #12]
 8013d7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013d80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013d84:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8013d86:	687b      	ldr	r3, [r7, #4]
 8013d88:	2200      	movs	r2, #0
 8013d8a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8013d92:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8013d94:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8013d98:	2b00      	cmp	r3, #0
 8013d9a:	d105      	bne.n	8013da8 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	699b      	ldr	r3, [r3, #24]
 8013da0:	f043 0210 	orr.w	r2, r3, #16
 8013da4:	687b      	ldr	r3, [r7, #4]
 8013da6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8013da8:	687b      	ldr	r3, [r7, #4]
 8013daa:	699a      	ldr	r2, [r3, #24]
 8013dac:	4b0f      	ldr	r3, [pc, #60]	@ (8013dec <USB_DevInit+0x2b4>)
 8013dae:	4313      	orrs	r3, r2
 8013db0:	687a      	ldr	r2, [r7, #4]
 8013db2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8013db4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8013db8:	2b00      	cmp	r3, #0
 8013dba:	d005      	beq.n	8013dc8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8013dbc:	687b      	ldr	r3, [r7, #4]
 8013dbe:	699b      	ldr	r3, [r3, #24]
 8013dc0:	f043 0208 	orr.w	r2, r3, #8
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8013dc8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8013dcc:	2b01      	cmp	r3, #1
 8013dce:	d105      	bne.n	8013ddc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	699a      	ldr	r2, [r3, #24]
 8013dd4:	4b06      	ldr	r3, [pc, #24]	@ (8013df0 <USB_DevInit+0x2b8>)
 8013dd6:	4313      	orrs	r3, r2
 8013dd8:	687a      	ldr	r2, [r7, #4]
 8013dda:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8013ddc:	7dfb      	ldrb	r3, [r7, #23]
}
 8013dde:	4618      	mov	r0, r3
 8013de0:	3718      	adds	r7, #24
 8013de2:	46bd      	mov	sp, r7
 8013de4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013de8:	b004      	add	sp, #16
 8013dea:	4770      	bx	lr
 8013dec:	803c3800 	.word	0x803c3800
 8013df0:	40000004 	.word	0x40000004

08013df4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8013df4:	b480      	push	{r7}
 8013df6:	b085      	sub	sp, #20
 8013df8:	af00      	add	r7, sp, #0
 8013dfa:	6078      	str	r0, [r7, #4]
 8013dfc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8013dfe:	2300      	movs	r3, #0
 8013e00:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013e02:	68fb      	ldr	r3, [r7, #12]
 8013e04:	3301      	adds	r3, #1
 8013e06:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8013e08:	68fb      	ldr	r3, [r7, #12]
 8013e0a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8013e0e:	d901      	bls.n	8013e14 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8013e10:	2303      	movs	r3, #3
 8013e12:	e01b      	b.n	8013e4c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	691b      	ldr	r3, [r3, #16]
 8013e18:	2b00      	cmp	r3, #0
 8013e1a:	daf2      	bge.n	8013e02 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8013e1c:	2300      	movs	r3, #0
 8013e1e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8013e20:	683b      	ldr	r3, [r7, #0]
 8013e22:	019b      	lsls	r3, r3, #6
 8013e24:	f043 0220 	orr.w	r2, r3, #32
 8013e28:	687b      	ldr	r3, [r7, #4]
 8013e2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013e2c:	68fb      	ldr	r3, [r7, #12]
 8013e2e:	3301      	adds	r3, #1
 8013e30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8013e32:	68fb      	ldr	r3, [r7, #12]
 8013e34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8013e38:	d901      	bls.n	8013e3e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8013e3a:	2303      	movs	r3, #3
 8013e3c:	e006      	b.n	8013e4c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	691b      	ldr	r3, [r3, #16]
 8013e42:	f003 0320 	and.w	r3, r3, #32
 8013e46:	2b20      	cmp	r3, #32
 8013e48:	d0f0      	beq.n	8013e2c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8013e4a:	2300      	movs	r3, #0
}
 8013e4c:	4618      	mov	r0, r3
 8013e4e:	3714      	adds	r7, #20
 8013e50:	46bd      	mov	sp, r7
 8013e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e56:	4770      	bx	lr

08013e58 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8013e58:	b480      	push	{r7}
 8013e5a:	b085      	sub	sp, #20
 8013e5c:	af00      	add	r7, sp, #0
 8013e5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8013e60:	2300      	movs	r3, #0
 8013e62:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013e64:	68fb      	ldr	r3, [r7, #12]
 8013e66:	3301      	adds	r3, #1
 8013e68:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8013e6a:	68fb      	ldr	r3, [r7, #12]
 8013e6c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8013e70:	d901      	bls.n	8013e76 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8013e72:	2303      	movs	r3, #3
 8013e74:	e018      	b.n	8013ea8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	691b      	ldr	r3, [r3, #16]
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	daf2      	bge.n	8013e64 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8013e7e:	2300      	movs	r3, #0
 8013e80:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	2210      	movs	r2, #16
 8013e86:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013e88:	68fb      	ldr	r3, [r7, #12]
 8013e8a:	3301      	adds	r3, #1
 8013e8c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8013e8e:	68fb      	ldr	r3, [r7, #12]
 8013e90:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8013e94:	d901      	bls.n	8013e9a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8013e96:	2303      	movs	r3, #3
 8013e98:	e006      	b.n	8013ea8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8013e9a:	687b      	ldr	r3, [r7, #4]
 8013e9c:	691b      	ldr	r3, [r3, #16]
 8013e9e:	f003 0310 	and.w	r3, r3, #16
 8013ea2:	2b10      	cmp	r3, #16
 8013ea4:	d0f0      	beq.n	8013e88 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8013ea6:	2300      	movs	r3, #0
}
 8013ea8:	4618      	mov	r0, r3
 8013eaa:	3714      	adds	r7, #20
 8013eac:	46bd      	mov	sp, r7
 8013eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eb2:	4770      	bx	lr

08013eb4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8013eb4:	b480      	push	{r7}
 8013eb6:	b085      	sub	sp, #20
 8013eb8:	af00      	add	r7, sp, #0
 8013eba:	6078      	str	r0, [r7, #4]
 8013ebc:	460b      	mov	r3, r1
 8013ebe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8013ec4:	68fb      	ldr	r3, [r7, #12]
 8013ec6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013eca:	681a      	ldr	r2, [r3, #0]
 8013ecc:	78fb      	ldrb	r3, [r7, #3]
 8013ece:	68f9      	ldr	r1, [r7, #12]
 8013ed0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8013ed4:	4313      	orrs	r3, r2
 8013ed6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8013ed8:	2300      	movs	r3, #0
}
 8013eda:	4618      	mov	r0, r3
 8013edc:	3714      	adds	r7, #20
 8013ede:	46bd      	mov	sp, r7
 8013ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ee4:	4770      	bx	lr

08013ee6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8013ee6:	b480      	push	{r7}
 8013ee8:	b087      	sub	sp, #28
 8013eea:	af00      	add	r7, sp, #0
 8013eec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013eee:	687b      	ldr	r3, [r7, #4]
 8013ef0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8013ef2:	693b      	ldr	r3, [r7, #16]
 8013ef4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013ef8:	689b      	ldr	r3, [r3, #8]
 8013efa:	f003 0306 	and.w	r3, r3, #6
 8013efe:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8013f00:	68fb      	ldr	r3, [r7, #12]
 8013f02:	2b00      	cmp	r3, #0
 8013f04:	d102      	bne.n	8013f0c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8013f06:	2300      	movs	r3, #0
 8013f08:	75fb      	strb	r3, [r7, #23]
 8013f0a:	e00a      	b.n	8013f22 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8013f0c:	68fb      	ldr	r3, [r7, #12]
 8013f0e:	2b02      	cmp	r3, #2
 8013f10:	d002      	beq.n	8013f18 <USB_GetDevSpeed+0x32>
 8013f12:	68fb      	ldr	r3, [r7, #12]
 8013f14:	2b06      	cmp	r3, #6
 8013f16:	d102      	bne.n	8013f1e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8013f18:	2302      	movs	r3, #2
 8013f1a:	75fb      	strb	r3, [r7, #23]
 8013f1c:	e001      	b.n	8013f22 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8013f1e:	230f      	movs	r3, #15
 8013f20:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8013f22:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f24:	4618      	mov	r0, r3
 8013f26:	371c      	adds	r7, #28
 8013f28:	46bd      	mov	sp, r7
 8013f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f2e:	4770      	bx	lr

08013f30 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8013f30:	b480      	push	{r7}
 8013f32:	b085      	sub	sp, #20
 8013f34:	af00      	add	r7, sp, #0
 8013f36:	6078      	str	r0, [r7, #4]
 8013f38:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8013f3e:	683b      	ldr	r3, [r7, #0]
 8013f40:	781b      	ldrb	r3, [r3, #0]
 8013f42:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8013f44:	683b      	ldr	r3, [r7, #0]
 8013f46:	785b      	ldrb	r3, [r3, #1]
 8013f48:	2b01      	cmp	r3, #1
 8013f4a:	d139      	bne.n	8013fc0 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8013f4c:	68fb      	ldr	r3, [r7, #12]
 8013f4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013f52:	69da      	ldr	r2, [r3, #28]
 8013f54:	683b      	ldr	r3, [r7, #0]
 8013f56:	781b      	ldrb	r3, [r3, #0]
 8013f58:	f003 030f 	and.w	r3, r3, #15
 8013f5c:	2101      	movs	r1, #1
 8013f5e:	fa01 f303 	lsl.w	r3, r1, r3
 8013f62:	b29b      	uxth	r3, r3
 8013f64:	68f9      	ldr	r1, [r7, #12]
 8013f66:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8013f6a:	4313      	orrs	r3, r2
 8013f6c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8013f6e:	68bb      	ldr	r3, [r7, #8]
 8013f70:	015a      	lsls	r2, r3, #5
 8013f72:	68fb      	ldr	r3, [r7, #12]
 8013f74:	4413      	add	r3, r2
 8013f76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013f7a:	681b      	ldr	r3, [r3, #0]
 8013f7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	d153      	bne.n	801402c <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8013f84:	68bb      	ldr	r3, [r7, #8]
 8013f86:	015a      	lsls	r2, r3, #5
 8013f88:	68fb      	ldr	r3, [r7, #12]
 8013f8a:	4413      	add	r3, r2
 8013f8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013f90:	681a      	ldr	r2, [r3, #0]
 8013f92:	683b      	ldr	r3, [r7, #0]
 8013f94:	689b      	ldr	r3, [r3, #8]
 8013f96:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8013f9a:	683b      	ldr	r3, [r7, #0]
 8013f9c:	791b      	ldrb	r3, [r3, #4]
 8013f9e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8013fa0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8013fa2:	68bb      	ldr	r3, [r7, #8]
 8013fa4:	059b      	lsls	r3, r3, #22
 8013fa6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8013fa8:	431a      	orrs	r2, r3
 8013faa:	68bb      	ldr	r3, [r7, #8]
 8013fac:	0159      	lsls	r1, r3, #5
 8013fae:	68fb      	ldr	r3, [r7, #12]
 8013fb0:	440b      	add	r3, r1
 8013fb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013fb6:	4619      	mov	r1, r3
 8013fb8:	4b20      	ldr	r3, [pc, #128]	@ (801403c <USB_ActivateEndpoint+0x10c>)
 8013fba:	4313      	orrs	r3, r2
 8013fbc:	600b      	str	r3, [r1, #0]
 8013fbe:	e035      	b.n	801402c <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8013fc0:	68fb      	ldr	r3, [r7, #12]
 8013fc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013fc6:	69da      	ldr	r2, [r3, #28]
 8013fc8:	683b      	ldr	r3, [r7, #0]
 8013fca:	781b      	ldrb	r3, [r3, #0]
 8013fcc:	f003 030f 	and.w	r3, r3, #15
 8013fd0:	2101      	movs	r1, #1
 8013fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8013fd6:	041b      	lsls	r3, r3, #16
 8013fd8:	68f9      	ldr	r1, [r7, #12]
 8013fda:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8013fde:	4313      	orrs	r3, r2
 8013fe0:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8013fe2:	68bb      	ldr	r3, [r7, #8]
 8013fe4:	015a      	lsls	r2, r3, #5
 8013fe6:	68fb      	ldr	r3, [r7, #12]
 8013fe8:	4413      	add	r3, r2
 8013fea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013fee:	681b      	ldr	r3, [r3, #0]
 8013ff0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013ff4:	2b00      	cmp	r3, #0
 8013ff6:	d119      	bne.n	801402c <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8013ff8:	68bb      	ldr	r3, [r7, #8]
 8013ffa:	015a      	lsls	r2, r3, #5
 8013ffc:	68fb      	ldr	r3, [r7, #12]
 8013ffe:	4413      	add	r3, r2
 8014000:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014004:	681a      	ldr	r2, [r3, #0]
 8014006:	683b      	ldr	r3, [r7, #0]
 8014008:	689b      	ldr	r3, [r3, #8]
 801400a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 801400e:	683b      	ldr	r3, [r7, #0]
 8014010:	791b      	ldrb	r3, [r3, #4]
 8014012:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014014:	430b      	orrs	r3, r1
 8014016:	431a      	orrs	r2, r3
 8014018:	68bb      	ldr	r3, [r7, #8]
 801401a:	0159      	lsls	r1, r3, #5
 801401c:	68fb      	ldr	r3, [r7, #12]
 801401e:	440b      	add	r3, r1
 8014020:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014024:	4619      	mov	r1, r3
 8014026:	4b05      	ldr	r3, [pc, #20]	@ (801403c <USB_ActivateEndpoint+0x10c>)
 8014028:	4313      	orrs	r3, r2
 801402a:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 801402c:	2300      	movs	r3, #0
}
 801402e:	4618      	mov	r0, r3
 8014030:	3714      	adds	r7, #20
 8014032:	46bd      	mov	sp, r7
 8014034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014038:	4770      	bx	lr
 801403a:	bf00      	nop
 801403c:	10008000 	.word	0x10008000

08014040 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014040:	b480      	push	{r7}
 8014042:	b085      	sub	sp, #20
 8014044:	af00      	add	r7, sp, #0
 8014046:	6078      	str	r0, [r7, #4]
 8014048:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801404e:	683b      	ldr	r3, [r7, #0]
 8014050:	781b      	ldrb	r3, [r3, #0]
 8014052:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8014054:	683b      	ldr	r3, [r7, #0]
 8014056:	785b      	ldrb	r3, [r3, #1]
 8014058:	2b01      	cmp	r3, #1
 801405a:	d161      	bne.n	8014120 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801405c:	68bb      	ldr	r3, [r7, #8]
 801405e:	015a      	lsls	r2, r3, #5
 8014060:	68fb      	ldr	r3, [r7, #12]
 8014062:	4413      	add	r3, r2
 8014064:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014068:	681b      	ldr	r3, [r3, #0]
 801406a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801406e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014072:	d11f      	bne.n	80140b4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8014074:	68bb      	ldr	r3, [r7, #8]
 8014076:	015a      	lsls	r2, r3, #5
 8014078:	68fb      	ldr	r3, [r7, #12]
 801407a:	4413      	add	r3, r2
 801407c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014080:	681b      	ldr	r3, [r3, #0]
 8014082:	68ba      	ldr	r2, [r7, #8]
 8014084:	0151      	lsls	r1, r2, #5
 8014086:	68fa      	ldr	r2, [r7, #12]
 8014088:	440a      	add	r2, r1
 801408a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801408e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014092:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8014094:	68bb      	ldr	r3, [r7, #8]
 8014096:	015a      	lsls	r2, r3, #5
 8014098:	68fb      	ldr	r3, [r7, #12]
 801409a:	4413      	add	r3, r2
 801409c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80140a0:	681b      	ldr	r3, [r3, #0]
 80140a2:	68ba      	ldr	r2, [r7, #8]
 80140a4:	0151      	lsls	r1, r2, #5
 80140a6:	68fa      	ldr	r2, [r7, #12]
 80140a8:	440a      	add	r2, r1
 80140aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80140ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80140b2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80140b4:	68fb      	ldr	r3, [r7, #12]
 80140b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80140ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80140bc:	683b      	ldr	r3, [r7, #0]
 80140be:	781b      	ldrb	r3, [r3, #0]
 80140c0:	f003 030f 	and.w	r3, r3, #15
 80140c4:	2101      	movs	r1, #1
 80140c6:	fa01 f303 	lsl.w	r3, r1, r3
 80140ca:	b29b      	uxth	r3, r3
 80140cc:	43db      	mvns	r3, r3
 80140ce:	68f9      	ldr	r1, [r7, #12]
 80140d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80140d4:	4013      	ands	r3, r2
 80140d6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80140d8:	68fb      	ldr	r3, [r7, #12]
 80140da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80140de:	69da      	ldr	r2, [r3, #28]
 80140e0:	683b      	ldr	r3, [r7, #0]
 80140e2:	781b      	ldrb	r3, [r3, #0]
 80140e4:	f003 030f 	and.w	r3, r3, #15
 80140e8:	2101      	movs	r1, #1
 80140ea:	fa01 f303 	lsl.w	r3, r1, r3
 80140ee:	b29b      	uxth	r3, r3
 80140f0:	43db      	mvns	r3, r3
 80140f2:	68f9      	ldr	r1, [r7, #12]
 80140f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80140f8:	4013      	ands	r3, r2
 80140fa:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80140fc:	68bb      	ldr	r3, [r7, #8]
 80140fe:	015a      	lsls	r2, r3, #5
 8014100:	68fb      	ldr	r3, [r7, #12]
 8014102:	4413      	add	r3, r2
 8014104:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014108:	681a      	ldr	r2, [r3, #0]
 801410a:	68bb      	ldr	r3, [r7, #8]
 801410c:	0159      	lsls	r1, r3, #5
 801410e:	68fb      	ldr	r3, [r7, #12]
 8014110:	440b      	add	r3, r1
 8014112:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014116:	4619      	mov	r1, r3
 8014118:	4b35      	ldr	r3, [pc, #212]	@ (80141f0 <USB_DeactivateEndpoint+0x1b0>)
 801411a:	4013      	ands	r3, r2
 801411c:	600b      	str	r3, [r1, #0]
 801411e:	e060      	b.n	80141e2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014120:	68bb      	ldr	r3, [r7, #8]
 8014122:	015a      	lsls	r2, r3, #5
 8014124:	68fb      	ldr	r3, [r7, #12]
 8014126:	4413      	add	r3, r2
 8014128:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801412c:	681b      	ldr	r3, [r3, #0]
 801412e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014132:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014136:	d11f      	bne.n	8014178 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8014138:	68bb      	ldr	r3, [r7, #8]
 801413a:	015a      	lsls	r2, r3, #5
 801413c:	68fb      	ldr	r3, [r7, #12]
 801413e:	4413      	add	r3, r2
 8014140:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014144:	681b      	ldr	r3, [r3, #0]
 8014146:	68ba      	ldr	r2, [r7, #8]
 8014148:	0151      	lsls	r1, r2, #5
 801414a:	68fa      	ldr	r2, [r7, #12]
 801414c:	440a      	add	r2, r1
 801414e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014152:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014156:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8014158:	68bb      	ldr	r3, [r7, #8]
 801415a:	015a      	lsls	r2, r3, #5
 801415c:	68fb      	ldr	r3, [r7, #12]
 801415e:	4413      	add	r3, r2
 8014160:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014164:	681b      	ldr	r3, [r3, #0]
 8014166:	68ba      	ldr	r2, [r7, #8]
 8014168:	0151      	lsls	r1, r2, #5
 801416a:	68fa      	ldr	r2, [r7, #12]
 801416c:	440a      	add	r2, r1
 801416e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014172:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014176:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8014178:	68fb      	ldr	r3, [r7, #12]
 801417a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801417e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014180:	683b      	ldr	r3, [r7, #0]
 8014182:	781b      	ldrb	r3, [r3, #0]
 8014184:	f003 030f 	and.w	r3, r3, #15
 8014188:	2101      	movs	r1, #1
 801418a:	fa01 f303 	lsl.w	r3, r1, r3
 801418e:	041b      	lsls	r3, r3, #16
 8014190:	43db      	mvns	r3, r3
 8014192:	68f9      	ldr	r1, [r7, #12]
 8014194:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014198:	4013      	ands	r3, r2
 801419a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801419c:	68fb      	ldr	r3, [r7, #12]
 801419e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80141a2:	69da      	ldr	r2, [r3, #28]
 80141a4:	683b      	ldr	r3, [r7, #0]
 80141a6:	781b      	ldrb	r3, [r3, #0]
 80141a8:	f003 030f 	and.w	r3, r3, #15
 80141ac:	2101      	movs	r1, #1
 80141ae:	fa01 f303 	lsl.w	r3, r1, r3
 80141b2:	041b      	lsls	r3, r3, #16
 80141b4:	43db      	mvns	r3, r3
 80141b6:	68f9      	ldr	r1, [r7, #12]
 80141b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80141bc:	4013      	ands	r3, r2
 80141be:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80141c0:	68bb      	ldr	r3, [r7, #8]
 80141c2:	015a      	lsls	r2, r3, #5
 80141c4:	68fb      	ldr	r3, [r7, #12]
 80141c6:	4413      	add	r3, r2
 80141c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80141cc:	681a      	ldr	r2, [r3, #0]
 80141ce:	68bb      	ldr	r3, [r7, #8]
 80141d0:	0159      	lsls	r1, r3, #5
 80141d2:	68fb      	ldr	r3, [r7, #12]
 80141d4:	440b      	add	r3, r1
 80141d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80141da:	4619      	mov	r1, r3
 80141dc:	4b05      	ldr	r3, [pc, #20]	@ (80141f4 <USB_DeactivateEndpoint+0x1b4>)
 80141de:	4013      	ands	r3, r2
 80141e0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80141e2:	2300      	movs	r3, #0
}
 80141e4:	4618      	mov	r0, r3
 80141e6:	3714      	adds	r7, #20
 80141e8:	46bd      	mov	sp, r7
 80141ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141ee:	4770      	bx	lr
 80141f0:	ec337800 	.word	0xec337800
 80141f4:	eff37800 	.word	0xeff37800

080141f8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80141f8:	b580      	push	{r7, lr}
 80141fa:	b08a      	sub	sp, #40	@ 0x28
 80141fc:	af02      	add	r7, sp, #8
 80141fe:	60f8      	str	r0, [r7, #12]
 8014200:	60b9      	str	r1, [r7, #8]
 8014202:	4613      	mov	r3, r2
 8014204:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014206:	68fb      	ldr	r3, [r7, #12]
 8014208:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 801420a:	68bb      	ldr	r3, [r7, #8]
 801420c:	781b      	ldrb	r3, [r3, #0]
 801420e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014210:	68bb      	ldr	r3, [r7, #8]
 8014212:	785b      	ldrb	r3, [r3, #1]
 8014214:	2b01      	cmp	r3, #1
 8014216:	f040 8185 	bne.w	8014524 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801421a:	68bb      	ldr	r3, [r7, #8]
 801421c:	691b      	ldr	r3, [r3, #16]
 801421e:	2b00      	cmp	r3, #0
 8014220:	d132      	bne.n	8014288 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014222:	69bb      	ldr	r3, [r7, #24]
 8014224:	015a      	lsls	r2, r3, #5
 8014226:	69fb      	ldr	r3, [r7, #28]
 8014228:	4413      	add	r3, r2
 801422a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801422e:	691a      	ldr	r2, [r3, #16]
 8014230:	69bb      	ldr	r3, [r7, #24]
 8014232:	0159      	lsls	r1, r3, #5
 8014234:	69fb      	ldr	r3, [r7, #28]
 8014236:	440b      	add	r3, r1
 8014238:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801423c:	4619      	mov	r1, r3
 801423e:	4ba7      	ldr	r3, [pc, #668]	@ (80144dc <USB_EPStartXfer+0x2e4>)
 8014240:	4013      	ands	r3, r2
 8014242:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014244:	69bb      	ldr	r3, [r7, #24]
 8014246:	015a      	lsls	r2, r3, #5
 8014248:	69fb      	ldr	r3, [r7, #28]
 801424a:	4413      	add	r3, r2
 801424c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014250:	691b      	ldr	r3, [r3, #16]
 8014252:	69ba      	ldr	r2, [r7, #24]
 8014254:	0151      	lsls	r1, r2, #5
 8014256:	69fa      	ldr	r2, [r7, #28]
 8014258:	440a      	add	r2, r1
 801425a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801425e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014262:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014264:	69bb      	ldr	r3, [r7, #24]
 8014266:	015a      	lsls	r2, r3, #5
 8014268:	69fb      	ldr	r3, [r7, #28]
 801426a:	4413      	add	r3, r2
 801426c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014270:	691a      	ldr	r2, [r3, #16]
 8014272:	69bb      	ldr	r3, [r7, #24]
 8014274:	0159      	lsls	r1, r3, #5
 8014276:	69fb      	ldr	r3, [r7, #28]
 8014278:	440b      	add	r3, r1
 801427a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801427e:	4619      	mov	r1, r3
 8014280:	4b97      	ldr	r3, [pc, #604]	@ (80144e0 <USB_EPStartXfer+0x2e8>)
 8014282:	4013      	ands	r3, r2
 8014284:	610b      	str	r3, [r1, #16]
 8014286:	e097      	b.n	80143b8 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014288:	69bb      	ldr	r3, [r7, #24]
 801428a:	015a      	lsls	r2, r3, #5
 801428c:	69fb      	ldr	r3, [r7, #28]
 801428e:	4413      	add	r3, r2
 8014290:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014294:	691a      	ldr	r2, [r3, #16]
 8014296:	69bb      	ldr	r3, [r7, #24]
 8014298:	0159      	lsls	r1, r3, #5
 801429a:	69fb      	ldr	r3, [r7, #28]
 801429c:	440b      	add	r3, r1
 801429e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80142a2:	4619      	mov	r1, r3
 80142a4:	4b8e      	ldr	r3, [pc, #568]	@ (80144e0 <USB_EPStartXfer+0x2e8>)
 80142a6:	4013      	ands	r3, r2
 80142a8:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80142aa:	69bb      	ldr	r3, [r7, #24]
 80142ac:	015a      	lsls	r2, r3, #5
 80142ae:	69fb      	ldr	r3, [r7, #28]
 80142b0:	4413      	add	r3, r2
 80142b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80142b6:	691a      	ldr	r2, [r3, #16]
 80142b8:	69bb      	ldr	r3, [r7, #24]
 80142ba:	0159      	lsls	r1, r3, #5
 80142bc:	69fb      	ldr	r3, [r7, #28]
 80142be:	440b      	add	r3, r1
 80142c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80142c4:	4619      	mov	r1, r3
 80142c6:	4b85      	ldr	r3, [pc, #532]	@ (80144dc <USB_EPStartXfer+0x2e4>)
 80142c8:	4013      	ands	r3, r2
 80142ca:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80142cc:	69bb      	ldr	r3, [r7, #24]
 80142ce:	2b00      	cmp	r3, #0
 80142d0:	d11a      	bne.n	8014308 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80142d2:	68bb      	ldr	r3, [r7, #8]
 80142d4:	691a      	ldr	r2, [r3, #16]
 80142d6:	68bb      	ldr	r3, [r7, #8]
 80142d8:	689b      	ldr	r3, [r3, #8]
 80142da:	429a      	cmp	r2, r3
 80142dc:	d903      	bls.n	80142e6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80142de:	68bb      	ldr	r3, [r7, #8]
 80142e0:	689a      	ldr	r2, [r3, #8]
 80142e2:	68bb      	ldr	r3, [r7, #8]
 80142e4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80142e6:	69bb      	ldr	r3, [r7, #24]
 80142e8:	015a      	lsls	r2, r3, #5
 80142ea:	69fb      	ldr	r3, [r7, #28]
 80142ec:	4413      	add	r3, r2
 80142ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80142f2:	691b      	ldr	r3, [r3, #16]
 80142f4:	69ba      	ldr	r2, [r7, #24]
 80142f6:	0151      	lsls	r1, r2, #5
 80142f8:	69fa      	ldr	r2, [r7, #28]
 80142fa:	440a      	add	r2, r1
 80142fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014300:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014304:	6113      	str	r3, [r2, #16]
 8014306:	e044      	b.n	8014392 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8014308:	68bb      	ldr	r3, [r7, #8]
 801430a:	691a      	ldr	r2, [r3, #16]
 801430c:	68bb      	ldr	r3, [r7, #8]
 801430e:	689b      	ldr	r3, [r3, #8]
 8014310:	4413      	add	r3, r2
 8014312:	1e5a      	subs	r2, r3, #1
 8014314:	68bb      	ldr	r3, [r7, #8]
 8014316:	689b      	ldr	r3, [r3, #8]
 8014318:	fbb2 f3f3 	udiv	r3, r2, r3
 801431c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 801431e:	69bb      	ldr	r3, [r7, #24]
 8014320:	015a      	lsls	r2, r3, #5
 8014322:	69fb      	ldr	r3, [r7, #28]
 8014324:	4413      	add	r3, r2
 8014326:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801432a:	691a      	ldr	r2, [r3, #16]
 801432c:	8afb      	ldrh	r3, [r7, #22]
 801432e:	04d9      	lsls	r1, r3, #19
 8014330:	4b6c      	ldr	r3, [pc, #432]	@ (80144e4 <USB_EPStartXfer+0x2ec>)
 8014332:	400b      	ands	r3, r1
 8014334:	69b9      	ldr	r1, [r7, #24]
 8014336:	0148      	lsls	r0, r1, #5
 8014338:	69f9      	ldr	r1, [r7, #28]
 801433a:	4401      	add	r1, r0
 801433c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8014340:	4313      	orrs	r3, r2
 8014342:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8014344:	68bb      	ldr	r3, [r7, #8]
 8014346:	791b      	ldrb	r3, [r3, #4]
 8014348:	2b01      	cmp	r3, #1
 801434a:	d122      	bne.n	8014392 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801434c:	69bb      	ldr	r3, [r7, #24]
 801434e:	015a      	lsls	r2, r3, #5
 8014350:	69fb      	ldr	r3, [r7, #28]
 8014352:	4413      	add	r3, r2
 8014354:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014358:	691b      	ldr	r3, [r3, #16]
 801435a:	69ba      	ldr	r2, [r7, #24]
 801435c:	0151      	lsls	r1, r2, #5
 801435e:	69fa      	ldr	r2, [r7, #28]
 8014360:	440a      	add	r2, r1
 8014362:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014366:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 801436a:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 801436c:	69bb      	ldr	r3, [r7, #24]
 801436e:	015a      	lsls	r2, r3, #5
 8014370:	69fb      	ldr	r3, [r7, #28]
 8014372:	4413      	add	r3, r2
 8014374:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014378:	691a      	ldr	r2, [r3, #16]
 801437a:	8afb      	ldrh	r3, [r7, #22]
 801437c:	075b      	lsls	r3, r3, #29
 801437e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8014382:	69b9      	ldr	r1, [r7, #24]
 8014384:	0148      	lsls	r0, r1, #5
 8014386:	69f9      	ldr	r1, [r7, #28]
 8014388:	4401      	add	r1, r0
 801438a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801438e:	4313      	orrs	r3, r2
 8014390:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8014392:	69bb      	ldr	r3, [r7, #24]
 8014394:	015a      	lsls	r2, r3, #5
 8014396:	69fb      	ldr	r3, [r7, #28]
 8014398:	4413      	add	r3, r2
 801439a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801439e:	691a      	ldr	r2, [r3, #16]
 80143a0:	68bb      	ldr	r3, [r7, #8]
 80143a2:	691b      	ldr	r3, [r3, #16]
 80143a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80143a8:	69b9      	ldr	r1, [r7, #24]
 80143aa:	0148      	lsls	r0, r1, #5
 80143ac:	69f9      	ldr	r1, [r7, #28]
 80143ae:	4401      	add	r1, r0
 80143b0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80143b4:	4313      	orrs	r3, r2
 80143b6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80143b8:	79fb      	ldrb	r3, [r7, #7]
 80143ba:	2b01      	cmp	r3, #1
 80143bc:	d14b      	bne.n	8014456 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80143be:	68bb      	ldr	r3, [r7, #8]
 80143c0:	69db      	ldr	r3, [r3, #28]
 80143c2:	2b00      	cmp	r3, #0
 80143c4:	d009      	beq.n	80143da <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80143c6:	69bb      	ldr	r3, [r7, #24]
 80143c8:	015a      	lsls	r2, r3, #5
 80143ca:	69fb      	ldr	r3, [r7, #28]
 80143cc:	4413      	add	r3, r2
 80143ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80143d2:	461a      	mov	r2, r3
 80143d4:	68bb      	ldr	r3, [r7, #8]
 80143d6:	69db      	ldr	r3, [r3, #28]
 80143d8:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80143da:	68bb      	ldr	r3, [r7, #8]
 80143dc:	791b      	ldrb	r3, [r3, #4]
 80143de:	2b01      	cmp	r3, #1
 80143e0:	d128      	bne.n	8014434 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80143e2:	69fb      	ldr	r3, [r7, #28]
 80143e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80143e8:	689b      	ldr	r3, [r3, #8]
 80143ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	d110      	bne.n	8014414 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80143f2:	69bb      	ldr	r3, [r7, #24]
 80143f4:	015a      	lsls	r2, r3, #5
 80143f6:	69fb      	ldr	r3, [r7, #28]
 80143f8:	4413      	add	r3, r2
 80143fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80143fe:	681b      	ldr	r3, [r3, #0]
 8014400:	69ba      	ldr	r2, [r7, #24]
 8014402:	0151      	lsls	r1, r2, #5
 8014404:	69fa      	ldr	r2, [r7, #28]
 8014406:	440a      	add	r2, r1
 8014408:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801440c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014410:	6013      	str	r3, [r2, #0]
 8014412:	e00f      	b.n	8014434 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8014414:	69bb      	ldr	r3, [r7, #24]
 8014416:	015a      	lsls	r2, r3, #5
 8014418:	69fb      	ldr	r3, [r7, #28]
 801441a:	4413      	add	r3, r2
 801441c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014420:	681b      	ldr	r3, [r3, #0]
 8014422:	69ba      	ldr	r2, [r7, #24]
 8014424:	0151      	lsls	r1, r2, #5
 8014426:	69fa      	ldr	r2, [r7, #28]
 8014428:	440a      	add	r2, r1
 801442a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801442e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014432:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014434:	69bb      	ldr	r3, [r7, #24]
 8014436:	015a      	lsls	r2, r3, #5
 8014438:	69fb      	ldr	r3, [r7, #28]
 801443a:	4413      	add	r3, r2
 801443c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014440:	681b      	ldr	r3, [r3, #0]
 8014442:	69ba      	ldr	r2, [r7, #24]
 8014444:	0151      	lsls	r1, r2, #5
 8014446:	69fa      	ldr	r2, [r7, #28]
 8014448:	440a      	add	r2, r1
 801444a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801444e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014452:	6013      	str	r3, [r2, #0]
 8014454:	e169      	b.n	801472a <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014456:	69bb      	ldr	r3, [r7, #24]
 8014458:	015a      	lsls	r2, r3, #5
 801445a:	69fb      	ldr	r3, [r7, #28]
 801445c:	4413      	add	r3, r2
 801445e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014462:	681b      	ldr	r3, [r3, #0]
 8014464:	69ba      	ldr	r2, [r7, #24]
 8014466:	0151      	lsls	r1, r2, #5
 8014468:	69fa      	ldr	r2, [r7, #28]
 801446a:	440a      	add	r2, r1
 801446c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014470:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014474:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8014476:	68bb      	ldr	r3, [r7, #8]
 8014478:	791b      	ldrb	r3, [r3, #4]
 801447a:	2b01      	cmp	r3, #1
 801447c:	d015      	beq.n	80144aa <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 801447e:	68bb      	ldr	r3, [r7, #8]
 8014480:	691b      	ldr	r3, [r3, #16]
 8014482:	2b00      	cmp	r3, #0
 8014484:	f000 8151 	beq.w	801472a <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8014488:	69fb      	ldr	r3, [r7, #28]
 801448a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801448e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014490:	68bb      	ldr	r3, [r7, #8]
 8014492:	781b      	ldrb	r3, [r3, #0]
 8014494:	f003 030f 	and.w	r3, r3, #15
 8014498:	2101      	movs	r1, #1
 801449a:	fa01 f303 	lsl.w	r3, r1, r3
 801449e:	69f9      	ldr	r1, [r7, #28]
 80144a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80144a4:	4313      	orrs	r3, r2
 80144a6:	634b      	str	r3, [r1, #52]	@ 0x34
 80144a8:	e13f      	b.n	801472a <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80144aa:	69fb      	ldr	r3, [r7, #28]
 80144ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80144b0:	689b      	ldr	r3, [r3, #8]
 80144b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80144b6:	2b00      	cmp	r3, #0
 80144b8:	d116      	bne.n	80144e8 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80144ba:	69bb      	ldr	r3, [r7, #24]
 80144bc:	015a      	lsls	r2, r3, #5
 80144be:	69fb      	ldr	r3, [r7, #28]
 80144c0:	4413      	add	r3, r2
 80144c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144c6:	681b      	ldr	r3, [r3, #0]
 80144c8:	69ba      	ldr	r2, [r7, #24]
 80144ca:	0151      	lsls	r1, r2, #5
 80144cc:	69fa      	ldr	r2, [r7, #28]
 80144ce:	440a      	add	r2, r1
 80144d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80144d4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80144d8:	6013      	str	r3, [r2, #0]
 80144da:	e015      	b.n	8014508 <USB_EPStartXfer+0x310>
 80144dc:	e007ffff 	.word	0xe007ffff
 80144e0:	fff80000 	.word	0xfff80000
 80144e4:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80144e8:	69bb      	ldr	r3, [r7, #24]
 80144ea:	015a      	lsls	r2, r3, #5
 80144ec:	69fb      	ldr	r3, [r7, #28]
 80144ee:	4413      	add	r3, r2
 80144f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144f4:	681b      	ldr	r3, [r3, #0]
 80144f6:	69ba      	ldr	r2, [r7, #24]
 80144f8:	0151      	lsls	r1, r2, #5
 80144fa:	69fa      	ldr	r2, [r7, #28]
 80144fc:	440a      	add	r2, r1
 80144fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014502:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014506:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8014508:	68bb      	ldr	r3, [r7, #8]
 801450a:	68d9      	ldr	r1, [r3, #12]
 801450c:	68bb      	ldr	r3, [r7, #8]
 801450e:	781a      	ldrb	r2, [r3, #0]
 8014510:	68bb      	ldr	r3, [r7, #8]
 8014512:	691b      	ldr	r3, [r3, #16]
 8014514:	b298      	uxth	r0, r3
 8014516:	79fb      	ldrb	r3, [r7, #7]
 8014518:	9300      	str	r3, [sp, #0]
 801451a:	4603      	mov	r3, r0
 801451c:	68f8      	ldr	r0, [r7, #12]
 801451e:	f000 f9b9 	bl	8014894 <USB_WritePacket>
 8014522:	e102      	b.n	801472a <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8014524:	69bb      	ldr	r3, [r7, #24]
 8014526:	015a      	lsls	r2, r3, #5
 8014528:	69fb      	ldr	r3, [r7, #28]
 801452a:	4413      	add	r3, r2
 801452c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014530:	691a      	ldr	r2, [r3, #16]
 8014532:	69bb      	ldr	r3, [r7, #24]
 8014534:	0159      	lsls	r1, r3, #5
 8014536:	69fb      	ldr	r3, [r7, #28]
 8014538:	440b      	add	r3, r1
 801453a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801453e:	4619      	mov	r1, r3
 8014540:	4b7c      	ldr	r3, [pc, #496]	@ (8014734 <USB_EPStartXfer+0x53c>)
 8014542:	4013      	ands	r3, r2
 8014544:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8014546:	69bb      	ldr	r3, [r7, #24]
 8014548:	015a      	lsls	r2, r3, #5
 801454a:	69fb      	ldr	r3, [r7, #28]
 801454c:	4413      	add	r3, r2
 801454e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014552:	691a      	ldr	r2, [r3, #16]
 8014554:	69bb      	ldr	r3, [r7, #24]
 8014556:	0159      	lsls	r1, r3, #5
 8014558:	69fb      	ldr	r3, [r7, #28]
 801455a:	440b      	add	r3, r1
 801455c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014560:	4619      	mov	r1, r3
 8014562:	4b75      	ldr	r3, [pc, #468]	@ (8014738 <USB_EPStartXfer+0x540>)
 8014564:	4013      	ands	r3, r2
 8014566:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8014568:	69bb      	ldr	r3, [r7, #24]
 801456a:	2b00      	cmp	r3, #0
 801456c:	d12f      	bne.n	80145ce <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 801456e:	68bb      	ldr	r3, [r7, #8]
 8014570:	691b      	ldr	r3, [r3, #16]
 8014572:	2b00      	cmp	r3, #0
 8014574:	d003      	beq.n	801457e <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8014576:	68bb      	ldr	r3, [r7, #8]
 8014578:	689a      	ldr	r2, [r3, #8]
 801457a:	68bb      	ldr	r3, [r7, #8]
 801457c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 801457e:	68bb      	ldr	r3, [r7, #8]
 8014580:	689a      	ldr	r2, [r3, #8]
 8014582:	68bb      	ldr	r3, [r7, #8]
 8014584:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8014586:	69bb      	ldr	r3, [r7, #24]
 8014588:	015a      	lsls	r2, r3, #5
 801458a:	69fb      	ldr	r3, [r7, #28]
 801458c:	4413      	add	r3, r2
 801458e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014592:	691a      	ldr	r2, [r3, #16]
 8014594:	68bb      	ldr	r3, [r7, #8]
 8014596:	6a1b      	ldr	r3, [r3, #32]
 8014598:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801459c:	69b9      	ldr	r1, [r7, #24]
 801459e:	0148      	lsls	r0, r1, #5
 80145a0:	69f9      	ldr	r1, [r7, #28]
 80145a2:	4401      	add	r1, r0
 80145a4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80145a8:	4313      	orrs	r3, r2
 80145aa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80145ac:	69bb      	ldr	r3, [r7, #24]
 80145ae:	015a      	lsls	r2, r3, #5
 80145b0:	69fb      	ldr	r3, [r7, #28]
 80145b2:	4413      	add	r3, r2
 80145b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80145b8:	691b      	ldr	r3, [r3, #16]
 80145ba:	69ba      	ldr	r2, [r7, #24]
 80145bc:	0151      	lsls	r1, r2, #5
 80145be:	69fa      	ldr	r2, [r7, #28]
 80145c0:	440a      	add	r2, r1
 80145c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80145c6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80145ca:	6113      	str	r3, [r2, #16]
 80145cc:	e05f      	b.n	801468e <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80145ce:	68bb      	ldr	r3, [r7, #8]
 80145d0:	691b      	ldr	r3, [r3, #16]
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	d123      	bne.n	801461e <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80145d6:	69bb      	ldr	r3, [r7, #24]
 80145d8:	015a      	lsls	r2, r3, #5
 80145da:	69fb      	ldr	r3, [r7, #28]
 80145dc:	4413      	add	r3, r2
 80145de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80145e2:	691a      	ldr	r2, [r3, #16]
 80145e4:	68bb      	ldr	r3, [r7, #8]
 80145e6:	689b      	ldr	r3, [r3, #8]
 80145e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80145ec:	69b9      	ldr	r1, [r7, #24]
 80145ee:	0148      	lsls	r0, r1, #5
 80145f0:	69f9      	ldr	r1, [r7, #28]
 80145f2:	4401      	add	r1, r0
 80145f4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80145f8:	4313      	orrs	r3, r2
 80145fa:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80145fc:	69bb      	ldr	r3, [r7, #24]
 80145fe:	015a      	lsls	r2, r3, #5
 8014600:	69fb      	ldr	r3, [r7, #28]
 8014602:	4413      	add	r3, r2
 8014604:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014608:	691b      	ldr	r3, [r3, #16]
 801460a:	69ba      	ldr	r2, [r7, #24]
 801460c:	0151      	lsls	r1, r2, #5
 801460e:	69fa      	ldr	r2, [r7, #28]
 8014610:	440a      	add	r2, r1
 8014612:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014616:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801461a:	6113      	str	r3, [r2, #16]
 801461c:	e037      	b.n	801468e <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801461e:	68bb      	ldr	r3, [r7, #8]
 8014620:	691a      	ldr	r2, [r3, #16]
 8014622:	68bb      	ldr	r3, [r7, #8]
 8014624:	689b      	ldr	r3, [r3, #8]
 8014626:	4413      	add	r3, r2
 8014628:	1e5a      	subs	r2, r3, #1
 801462a:	68bb      	ldr	r3, [r7, #8]
 801462c:	689b      	ldr	r3, [r3, #8]
 801462e:	fbb2 f3f3 	udiv	r3, r2, r3
 8014632:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8014634:	68bb      	ldr	r3, [r7, #8]
 8014636:	689b      	ldr	r3, [r3, #8]
 8014638:	8afa      	ldrh	r2, [r7, #22]
 801463a:	fb03 f202 	mul.w	r2, r3, r2
 801463e:	68bb      	ldr	r3, [r7, #8]
 8014640:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8014642:	69bb      	ldr	r3, [r7, #24]
 8014644:	015a      	lsls	r2, r3, #5
 8014646:	69fb      	ldr	r3, [r7, #28]
 8014648:	4413      	add	r3, r2
 801464a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801464e:	691a      	ldr	r2, [r3, #16]
 8014650:	8afb      	ldrh	r3, [r7, #22]
 8014652:	04d9      	lsls	r1, r3, #19
 8014654:	4b39      	ldr	r3, [pc, #228]	@ (801473c <USB_EPStartXfer+0x544>)
 8014656:	400b      	ands	r3, r1
 8014658:	69b9      	ldr	r1, [r7, #24]
 801465a:	0148      	lsls	r0, r1, #5
 801465c:	69f9      	ldr	r1, [r7, #28]
 801465e:	4401      	add	r1, r0
 8014660:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014664:	4313      	orrs	r3, r2
 8014666:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8014668:	69bb      	ldr	r3, [r7, #24]
 801466a:	015a      	lsls	r2, r3, #5
 801466c:	69fb      	ldr	r3, [r7, #28]
 801466e:	4413      	add	r3, r2
 8014670:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014674:	691a      	ldr	r2, [r3, #16]
 8014676:	68bb      	ldr	r3, [r7, #8]
 8014678:	6a1b      	ldr	r3, [r3, #32]
 801467a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801467e:	69b9      	ldr	r1, [r7, #24]
 8014680:	0148      	lsls	r0, r1, #5
 8014682:	69f9      	ldr	r1, [r7, #28]
 8014684:	4401      	add	r1, r0
 8014686:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801468a:	4313      	orrs	r3, r2
 801468c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 801468e:	79fb      	ldrb	r3, [r7, #7]
 8014690:	2b01      	cmp	r3, #1
 8014692:	d10d      	bne.n	80146b0 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8014694:	68bb      	ldr	r3, [r7, #8]
 8014696:	68db      	ldr	r3, [r3, #12]
 8014698:	2b00      	cmp	r3, #0
 801469a:	d009      	beq.n	80146b0 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801469c:	68bb      	ldr	r3, [r7, #8]
 801469e:	68d9      	ldr	r1, [r3, #12]
 80146a0:	69bb      	ldr	r3, [r7, #24]
 80146a2:	015a      	lsls	r2, r3, #5
 80146a4:	69fb      	ldr	r3, [r7, #28]
 80146a6:	4413      	add	r3, r2
 80146a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80146ac:	460a      	mov	r2, r1
 80146ae:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80146b0:	68bb      	ldr	r3, [r7, #8]
 80146b2:	791b      	ldrb	r3, [r3, #4]
 80146b4:	2b01      	cmp	r3, #1
 80146b6:	d128      	bne.n	801470a <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80146b8:	69fb      	ldr	r3, [r7, #28]
 80146ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80146be:	689b      	ldr	r3, [r3, #8]
 80146c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80146c4:	2b00      	cmp	r3, #0
 80146c6:	d110      	bne.n	80146ea <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80146c8:	69bb      	ldr	r3, [r7, #24]
 80146ca:	015a      	lsls	r2, r3, #5
 80146cc:	69fb      	ldr	r3, [r7, #28]
 80146ce:	4413      	add	r3, r2
 80146d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80146d4:	681b      	ldr	r3, [r3, #0]
 80146d6:	69ba      	ldr	r2, [r7, #24]
 80146d8:	0151      	lsls	r1, r2, #5
 80146da:	69fa      	ldr	r2, [r7, #28]
 80146dc:	440a      	add	r2, r1
 80146de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80146e2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80146e6:	6013      	str	r3, [r2, #0]
 80146e8:	e00f      	b.n	801470a <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80146ea:	69bb      	ldr	r3, [r7, #24]
 80146ec:	015a      	lsls	r2, r3, #5
 80146ee:	69fb      	ldr	r3, [r7, #28]
 80146f0:	4413      	add	r3, r2
 80146f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80146f6:	681b      	ldr	r3, [r3, #0]
 80146f8:	69ba      	ldr	r2, [r7, #24]
 80146fa:	0151      	lsls	r1, r2, #5
 80146fc:	69fa      	ldr	r2, [r7, #28]
 80146fe:	440a      	add	r2, r1
 8014700:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014704:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014708:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801470a:	69bb      	ldr	r3, [r7, #24]
 801470c:	015a      	lsls	r2, r3, #5
 801470e:	69fb      	ldr	r3, [r7, #28]
 8014710:	4413      	add	r3, r2
 8014712:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014716:	681b      	ldr	r3, [r3, #0]
 8014718:	69ba      	ldr	r2, [r7, #24]
 801471a:	0151      	lsls	r1, r2, #5
 801471c:	69fa      	ldr	r2, [r7, #28]
 801471e:	440a      	add	r2, r1
 8014720:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014724:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014728:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801472a:	2300      	movs	r3, #0
}
 801472c:	4618      	mov	r0, r3
 801472e:	3720      	adds	r7, #32
 8014730:	46bd      	mov	sp, r7
 8014732:	bd80      	pop	{r7, pc}
 8014734:	fff80000 	.word	0xfff80000
 8014738:	e007ffff 	.word	0xe007ffff
 801473c:	1ff80000 	.word	0x1ff80000

08014740 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014740:	b480      	push	{r7}
 8014742:	b087      	sub	sp, #28
 8014744:	af00      	add	r7, sp, #0
 8014746:	6078      	str	r0, [r7, #4]
 8014748:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801474a:	2300      	movs	r3, #0
 801474c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 801474e:	2300      	movs	r3, #0
 8014750:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014752:	687b      	ldr	r3, [r7, #4]
 8014754:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014756:	683b      	ldr	r3, [r7, #0]
 8014758:	785b      	ldrb	r3, [r3, #1]
 801475a:	2b01      	cmp	r3, #1
 801475c:	d14a      	bne.n	80147f4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801475e:	683b      	ldr	r3, [r7, #0]
 8014760:	781b      	ldrb	r3, [r3, #0]
 8014762:	015a      	lsls	r2, r3, #5
 8014764:	693b      	ldr	r3, [r7, #16]
 8014766:	4413      	add	r3, r2
 8014768:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801476c:	681b      	ldr	r3, [r3, #0]
 801476e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014772:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014776:	f040 8086 	bne.w	8014886 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801477a:	683b      	ldr	r3, [r7, #0]
 801477c:	781b      	ldrb	r3, [r3, #0]
 801477e:	015a      	lsls	r2, r3, #5
 8014780:	693b      	ldr	r3, [r7, #16]
 8014782:	4413      	add	r3, r2
 8014784:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014788:	681b      	ldr	r3, [r3, #0]
 801478a:	683a      	ldr	r2, [r7, #0]
 801478c:	7812      	ldrb	r2, [r2, #0]
 801478e:	0151      	lsls	r1, r2, #5
 8014790:	693a      	ldr	r2, [r7, #16]
 8014792:	440a      	add	r2, r1
 8014794:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014798:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801479c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801479e:	683b      	ldr	r3, [r7, #0]
 80147a0:	781b      	ldrb	r3, [r3, #0]
 80147a2:	015a      	lsls	r2, r3, #5
 80147a4:	693b      	ldr	r3, [r7, #16]
 80147a6:	4413      	add	r3, r2
 80147a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80147ac:	681b      	ldr	r3, [r3, #0]
 80147ae:	683a      	ldr	r2, [r7, #0]
 80147b0:	7812      	ldrb	r2, [r2, #0]
 80147b2:	0151      	lsls	r1, r2, #5
 80147b4:	693a      	ldr	r2, [r7, #16]
 80147b6:	440a      	add	r2, r1
 80147b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80147bc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80147c0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80147c2:	68fb      	ldr	r3, [r7, #12]
 80147c4:	3301      	adds	r3, #1
 80147c6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80147c8:	68fb      	ldr	r3, [r7, #12]
 80147ca:	f242 7210 	movw	r2, #10000	@ 0x2710
 80147ce:	4293      	cmp	r3, r2
 80147d0:	d902      	bls.n	80147d8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80147d2:	2301      	movs	r3, #1
 80147d4:	75fb      	strb	r3, [r7, #23]
          break;
 80147d6:	e056      	b.n	8014886 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80147d8:	683b      	ldr	r3, [r7, #0]
 80147da:	781b      	ldrb	r3, [r3, #0]
 80147dc:	015a      	lsls	r2, r3, #5
 80147de:	693b      	ldr	r3, [r7, #16]
 80147e0:	4413      	add	r3, r2
 80147e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80147e6:	681b      	ldr	r3, [r3, #0]
 80147e8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80147ec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80147f0:	d0e7      	beq.n	80147c2 <USB_EPStopXfer+0x82>
 80147f2:	e048      	b.n	8014886 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80147f4:	683b      	ldr	r3, [r7, #0]
 80147f6:	781b      	ldrb	r3, [r3, #0]
 80147f8:	015a      	lsls	r2, r3, #5
 80147fa:	693b      	ldr	r3, [r7, #16]
 80147fc:	4413      	add	r3, r2
 80147fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014802:	681b      	ldr	r3, [r3, #0]
 8014804:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014808:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801480c:	d13b      	bne.n	8014886 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 801480e:	683b      	ldr	r3, [r7, #0]
 8014810:	781b      	ldrb	r3, [r3, #0]
 8014812:	015a      	lsls	r2, r3, #5
 8014814:	693b      	ldr	r3, [r7, #16]
 8014816:	4413      	add	r3, r2
 8014818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801481c:	681b      	ldr	r3, [r3, #0]
 801481e:	683a      	ldr	r2, [r7, #0]
 8014820:	7812      	ldrb	r2, [r2, #0]
 8014822:	0151      	lsls	r1, r2, #5
 8014824:	693a      	ldr	r2, [r7, #16]
 8014826:	440a      	add	r2, r1
 8014828:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801482c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014830:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8014832:	683b      	ldr	r3, [r7, #0]
 8014834:	781b      	ldrb	r3, [r3, #0]
 8014836:	015a      	lsls	r2, r3, #5
 8014838:	693b      	ldr	r3, [r7, #16]
 801483a:	4413      	add	r3, r2
 801483c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014840:	681b      	ldr	r3, [r3, #0]
 8014842:	683a      	ldr	r2, [r7, #0]
 8014844:	7812      	ldrb	r2, [r2, #0]
 8014846:	0151      	lsls	r1, r2, #5
 8014848:	693a      	ldr	r2, [r7, #16]
 801484a:	440a      	add	r2, r1
 801484c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014850:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014854:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014856:	68fb      	ldr	r3, [r7, #12]
 8014858:	3301      	adds	r3, #1
 801485a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801485c:	68fb      	ldr	r3, [r7, #12]
 801485e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014862:	4293      	cmp	r3, r2
 8014864:	d902      	bls.n	801486c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8014866:	2301      	movs	r3, #1
 8014868:	75fb      	strb	r3, [r7, #23]
          break;
 801486a:	e00c      	b.n	8014886 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 801486c:	683b      	ldr	r3, [r7, #0]
 801486e:	781b      	ldrb	r3, [r3, #0]
 8014870:	015a      	lsls	r2, r3, #5
 8014872:	693b      	ldr	r3, [r7, #16]
 8014874:	4413      	add	r3, r2
 8014876:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801487a:	681b      	ldr	r3, [r3, #0]
 801487c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014880:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014884:	d0e7      	beq.n	8014856 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8014886:	7dfb      	ldrb	r3, [r7, #23]
}
 8014888:	4618      	mov	r0, r3
 801488a:	371c      	adds	r7, #28
 801488c:	46bd      	mov	sp, r7
 801488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014892:	4770      	bx	lr

08014894 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8014894:	b480      	push	{r7}
 8014896:	b089      	sub	sp, #36	@ 0x24
 8014898:	af00      	add	r7, sp, #0
 801489a:	60f8      	str	r0, [r7, #12]
 801489c:	60b9      	str	r1, [r7, #8]
 801489e:	4611      	mov	r1, r2
 80148a0:	461a      	mov	r2, r3
 80148a2:	460b      	mov	r3, r1
 80148a4:	71fb      	strb	r3, [r7, #7]
 80148a6:	4613      	mov	r3, r2
 80148a8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80148aa:	68fb      	ldr	r3, [r7, #12]
 80148ac:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80148ae:	68bb      	ldr	r3, [r7, #8]
 80148b0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80148b2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80148b6:	2b00      	cmp	r3, #0
 80148b8:	d123      	bne.n	8014902 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80148ba:	88bb      	ldrh	r3, [r7, #4]
 80148bc:	3303      	adds	r3, #3
 80148be:	089b      	lsrs	r3, r3, #2
 80148c0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80148c2:	2300      	movs	r3, #0
 80148c4:	61bb      	str	r3, [r7, #24]
 80148c6:	e018      	b.n	80148fa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80148c8:	79fb      	ldrb	r3, [r7, #7]
 80148ca:	031a      	lsls	r2, r3, #12
 80148cc:	697b      	ldr	r3, [r7, #20]
 80148ce:	4413      	add	r3, r2
 80148d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80148d4:	461a      	mov	r2, r3
 80148d6:	69fb      	ldr	r3, [r7, #28]
 80148d8:	681b      	ldr	r3, [r3, #0]
 80148da:	6013      	str	r3, [r2, #0]
      pSrc++;
 80148dc:	69fb      	ldr	r3, [r7, #28]
 80148de:	3301      	adds	r3, #1
 80148e0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80148e2:	69fb      	ldr	r3, [r7, #28]
 80148e4:	3301      	adds	r3, #1
 80148e6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80148e8:	69fb      	ldr	r3, [r7, #28]
 80148ea:	3301      	adds	r3, #1
 80148ec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80148ee:	69fb      	ldr	r3, [r7, #28]
 80148f0:	3301      	adds	r3, #1
 80148f2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80148f4:	69bb      	ldr	r3, [r7, #24]
 80148f6:	3301      	adds	r3, #1
 80148f8:	61bb      	str	r3, [r7, #24]
 80148fa:	69ba      	ldr	r2, [r7, #24]
 80148fc:	693b      	ldr	r3, [r7, #16]
 80148fe:	429a      	cmp	r2, r3
 8014900:	d3e2      	bcc.n	80148c8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8014902:	2300      	movs	r3, #0
}
 8014904:	4618      	mov	r0, r3
 8014906:	3724      	adds	r7, #36	@ 0x24
 8014908:	46bd      	mov	sp, r7
 801490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801490e:	4770      	bx	lr

08014910 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8014910:	b480      	push	{r7}
 8014912:	b08b      	sub	sp, #44	@ 0x2c
 8014914:	af00      	add	r7, sp, #0
 8014916:	60f8      	str	r0, [r7, #12]
 8014918:	60b9      	str	r1, [r7, #8]
 801491a:	4613      	mov	r3, r2
 801491c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801491e:	68fb      	ldr	r3, [r7, #12]
 8014920:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8014922:	68bb      	ldr	r3, [r7, #8]
 8014924:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8014926:	88fb      	ldrh	r3, [r7, #6]
 8014928:	089b      	lsrs	r3, r3, #2
 801492a:	b29b      	uxth	r3, r3
 801492c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 801492e:	88fb      	ldrh	r3, [r7, #6]
 8014930:	f003 0303 	and.w	r3, r3, #3
 8014934:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8014936:	2300      	movs	r3, #0
 8014938:	623b      	str	r3, [r7, #32]
 801493a:	e014      	b.n	8014966 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 801493c:	69bb      	ldr	r3, [r7, #24]
 801493e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014942:	681a      	ldr	r2, [r3, #0]
 8014944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014946:	601a      	str	r2, [r3, #0]
    pDest++;
 8014948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801494a:	3301      	adds	r3, #1
 801494c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801494e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014950:	3301      	adds	r3, #1
 8014952:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8014954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014956:	3301      	adds	r3, #1
 8014958:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801495a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801495c:	3301      	adds	r3, #1
 801495e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8014960:	6a3b      	ldr	r3, [r7, #32]
 8014962:	3301      	adds	r3, #1
 8014964:	623b      	str	r3, [r7, #32]
 8014966:	6a3a      	ldr	r2, [r7, #32]
 8014968:	697b      	ldr	r3, [r7, #20]
 801496a:	429a      	cmp	r2, r3
 801496c:	d3e6      	bcc.n	801493c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801496e:	8bfb      	ldrh	r3, [r7, #30]
 8014970:	2b00      	cmp	r3, #0
 8014972:	d01e      	beq.n	80149b2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8014974:	2300      	movs	r3, #0
 8014976:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8014978:	69bb      	ldr	r3, [r7, #24]
 801497a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801497e:	461a      	mov	r2, r3
 8014980:	f107 0310 	add.w	r3, r7, #16
 8014984:	6812      	ldr	r2, [r2, #0]
 8014986:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8014988:	693a      	ldr	r2, [r7, #16]
 801498a:	6a3b      	ldr	r3, [r7, #32]
 801498c:	b2db      	uxtb	r3, r3
 801498e:	00db      	lsls	r3, r3, #3
 8014990:	fa22 f303 	lsr.w	r3, r2, r3
 8014994:	b2da      	uxtb	r2, r3
 8014996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014998:	701a      	strb	r2, [r3, #0]
      i++;
 801499a:	6a3b      	ldr	r3, [r7, #32]
 801499c:	3301      	adds	r3, #1
 801499e:	623b      	str	r3, [r7, #32]
      pDest++;
 80149a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80149a2:	3301      	adds	r3, #1
 80149a4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80149a6:	8bfb      	ldrh	r3, [r7, #30]
 80149a8:	3b01      	subs	r3, #1
 80149aa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80149ac:	8bfb      	ldrh	r3, [r7, #30]
 80149ae:	2b00      	cmp	r3, #0
 80149b0:	d1ea      	bne.n	8014988 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80149b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80149b4:	4618      	mov	r0, r3
 80149b6:	372c      	adds	r7, #44	@ 0x2c
 80149b8:	46bd      	mov	sp, r7
 80149ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149be:	4770      	bx	lr

080149c0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80149c0:	b480      	push	{r7}
 80149c2:	b085      	sub	sp, #20
 80149c4:	af00      	add	r7, sp, #0
 80149c6:	6078      	str	r0, [r7, #4]
 80149c8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80149ca:	687b      	ldr	r3, [r7, #4]
 80149cc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80149ce:	683b      	ldr	r3, [r7, #0]
 80149d0:	781b      	ldrb	r3, [r3, #0]
 80149d2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80149d4:	683b      	ldr	r3, [r7, #0]
 80149d6:	785b      	ldrb	r3, [r3, #1]
 80149d8:	2b01      	cmp	r3, #1
 80149da:	d12c      	bne.n	8014a36 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80149dc:	68bb      	ldr	r3, [r7, #8]
 80149de:	015a      	lsls	r2, r3, #5
 80149e0:	68fb      	ldr	r3, [r7, #12]
 80149e2:	4413      	add	r3, r2
 80149e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80149e8:	681b      	ldr	r3, [r3, #0]
 80149ea:	2b00      	cmp	r3, #0
 80149ec:	db12      	blt.n	8014a14 <USB_EPSetStall+0x54>
 80149ee:	68bb      	ldr	r3, [r7, #8]
 80149f0:	2b00      	cmp	r3, #0
 80149f2:	d00f      	beq.n	8014a14 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80149f4:	68bb      	ldr	r3, [r7, #8]
 80149f6:	015a      	lsls	r2, r3, #5
 80149f8:	68fb      	ldr	r3, [r7, #12]
 80149fa:	4413      	add	r3, r2
 80149fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014a00:	681b      	ldr	r3, [r3, #0]
 8014a02:	68ba      	ldr	r2, [r7, #8]
 8014a04:	0151      	lsls	r1, r2, #5
 8014a06:	68fa      	ldr	r2, [r7, #12]
 8014a08:	440a      	add	r2, r1
 8014a0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014a0e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8014a12:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8014a14:	68bb      	ldr	r3, [r7, #8]
 8014a16:	015a      	lsls	r2, r3, #5
 8014a18:	68fb      	ldr	r3, [r7, #12]
 8014a1a:	4413      	add	r3, r2
 8014a1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014a20:	681b      	ldr	r3, [r3, #0]
 8014a22:	68ba      	ldr	r2, [r7, #8]
 8014a24:	0151      	lsls	r1, r2, #5
 8014a26:	68fa      	ldr	r2, [r7, #12]
 8014a28:	440a      	add	r2, r1
 8014a2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014a2e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8014a32:	6013      	str	r3, [r2, #0]
 8014a34:	e02b      	b.n	8014a8e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8014a36:	68bb      	ldr	r3, [r7, #8]
 8014a38:	015a      	lsls	r2, r3, #5
 8014a3a:	68fb      	ldr	r3, [r7, #12]
 8014a3c:	4413      	add	r3, r2
 8014a3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a42:	681b      	ldr	r3, [r3, #0]
 8014a44:	2b00      	cmp	r3, #0
 8014a46:	db12      	blt.n	8014a6e <USB_EPSetStall+0xae>
 8014a48:	68bb      	ldr	r3, [r7, #8]
 8014a4a:	2b00      	cmp	r3, #0
 8014a4c:	d00f      	beq.n	8014a6e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8014a4e:	68bb      	ldr	r3, [r7, #8]
 8014a50:	015a      	lsls	r2, r3, #5
 8014a52:	68fb      	ldr	r3, [r7, #12]
 8014a54:	4413      	add	r3, r2
 8014a56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a5a:	681b      	ldr	r3, [r3, #0]
 8014a5c:	68ba      	ldr	r2, [r7, #8]
 8014a5e:	0151      	lsls	r1, r2, #5
 8014a60:	68fa      	ldr	r2, [r7, #12]
 8014a62:	440a      	add	r2, r1
 8014a64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014a68:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8014a6c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8014a6e:	68bb      	ldr	r3, [r7, #8]
 8014a70:	015a      	lsls	r2, r3, #5
 8014a72:	68fb      	ldr	r3, [r7, #12]
 8014a74:	4413      	add	r3, r2
 8014a76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a7a:	681b      	ldr	r3, [r3, #0]
 8014a7c:	68ba      	ldr	r2, [r7, #8]
 8014a7e:	0151      	lsls	r1, r2, #5
 8014a80:	68fa      	ldr	r2, [r7, #12]
 8014a82:	440a      	add	r2, r1
 8014a84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014a88:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8014a8c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014a8e:	2300      	movs	r3, #0
}
 8014a90:	4618      	mov	r0, r3
 8014a92:	3714      	adds	r7, #20
 8014a94:	46bd      	mov	sp, r7
 8014a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a9a:	4770      	bx	lr

08014a9c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014a9c:	b480      	push	{r7}
 8014a9e:	b085      	sub	sp, #20
 8014aa0:	af00      	add	r7, sp, #0
 8014aa2:	6078      	str	r0, [r7, #4]
 8014aa4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014aaa:	683b      	ldr	r3, [r7, #0]
 8014aac:	781b      	ldrb	r3, [r3, #0]
 8014aae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014ab0:	683b      	ldr	r3, [r7, #0]
 8014ab2:	785b      	ldrb	r3, [r3, #1]
 8014ab4:	2b01      	cmp	r3, #1
 8014ab6:	d128      	bne.n	8014b0a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8014ab8:	68bb      	ldr	r3, [r7, #8]
 8014aba:	015a      	lsls	r2, r3, #5
 8014abc:	68fb      	ldr	r3, [r7, #12]
 8014abe:	4413      	add	r3, r2
 8014ac0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ac4:	681b      	ldr	r3, [r3, #0]
 8014ac6:	68ba      	ldr	r2, [r7, #8]
 8014ac8:	0151      	lsls	r1, r2, #5
 8014aca:	68fa      	ldr	r2, [r7, #12]
 8014acc:	440a      	add	r2, r1
 8014ace:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014ad2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8014ad6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014ad8:	683b      	ldr	r3, [r7, #0]
 8014ada:	791b      	ldrb	r3, [r3, #4]
 8014adc:	2b03      	cmp	r3, #3
 8014ade:	d003      	beq.n	8014ae8 <USB_EPClearStall+0x4c>
 8014ae0:	683b      	ldr	r3, [r7, #0]
 8014ae2:	791b      	ldrb	r3, [r3, #4]
 8014ae4:	2b02      	cmp	r3, #2
 8014ae6:	d138      	bne.n	8014b5a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014ae8:	68bb      	ldr	r3, [r7, #8]
 8014aea:	015a      	lsls	r2, r3, #5
 8014aec:	68fb      	ldr	r3, [r7, #12]
 8014aee:	4413      	add	r3, r2
 8014af0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014af4:	681b      	ldr	r3, [r3, #0]
 8014af6:	68ba      	ldr	r2, [r7, #8]
 8014af8:	0151      	lsls	r1, r2, #5
 8014afa:	68fa      	ldr	r2, [r7, #12]
 8014afc:	440a      	add	r2, r1
 8014afe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014b02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014b06:	6013      	str	r3, [r2, #0]
 8014b08:	e027      	b.n	8014b5a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8014b0a:	68bb      	ldr	r3, [r7, #8]
 8014b0c:	015a      	lsls	r2, r3, #5
 8014b0e:	68fb      	ldr	r3, [r7, #12]
 8014b10:	4413      	add	r3, r2
 8014b12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b16:	681b      	ldr	r3, [r3, #0]
 8014b18:	68ba      	ldr	r2, [r7, #8]
 8014b1a:	0151      	lsls	r1, r2, #5
 8014b1c:	68fa      	ldr	r2, [r7, #12]
 8014b1e:	440a      	add	r2, r1
 8014b20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014b24:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8014b28:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8014b2a:	683b      	ldr	r3, [r7, #0]
 8014b2c:	791b      	ldrb	r3, [r3, #4]
 8014b2e:	2b03      	cmp	r3, #3
 8014b30:	d003      	beq.n	8014b3a <USB_EPClearStall+0x9e>
 8014b32:	683b      	ldr	r3, [r7, #0]
 8014b34:	791b      	ldrb	r3, [r3, #4]
 8014b36:	2b02      	cmp	r3, #2
 8014b38:	d10f      	bne.n	8014b5a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8014b3a:	68bb      	ldr	r3, [r7, #8]
 8014b3c:	015a      	lsls	r2, r3, #5
 8014b3e:	68fb      	ldr	r3, [r7, #12]
 8014b40:	4413      	add	r3, r2
 8014b42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014b46:	681b      	ldr	r3, [r3, #0]
 8014b48:	68ba      	ldr	r2, [r7, #8]
 8014b4a:	0151      	lsls	r1, r2, #5
 8014b4c:	68fa      	ldr	r2, [r7, #12]
 8014b4e:	440a      	add	r2, r1
 8014b50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014b54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014b58:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8014b5a:	2300      	movs	r3, #0
}
 8014b5c:	4618      	mov	r0, r3
 8014b5e:	3714      	adds	r7, #20
 8014b60:	46bd      	mov	sp, r7
 8014b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b66:	4770      	bx	lr

08014b68 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8014b68:	b480      	push	{r7}
 8014b6a:	b085      	sub	sp, #20
 8014b6c:	af00      	add	r7, sp, #0
 8014b6e:	6078      	str	r0, [r7, #4]
 8014b70:	460b      	mov	r3, r1
 8014b72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8014b78:	68fb      	ldr	r3, [r7, #12]
 8014b7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b7e:	681b      	ldr	r3, [r3, #0]
 8014b80:	68fa      	ldr	r2, [r7, #12]
 8014b82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014b86:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8014b8a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8014b8c:	68fb      	ldr	r3, [r7, #12]
 8014b8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b92:	681a      	ldr	r2, [r3, #0]
 8014b94:	78fb      	ldrb	r3, [r7, #3]
 8014b96:	011b      	lsls	r3, r3, #4
 8014b98:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8014b9c:	68f9      	ldr	r1, [r7, #12]
 8014b9e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014ba2:	4313      	orrs	r3, r2
 8014ba4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8014ba6:	2300      	movs	r3, #0
}
 8014ba8:	4618      	mov	r0, r3
 8014baa:	3714      	adds	r7, #20
 8014bac:	46bd      	mov	sp, r7
 8014bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bb2:	4770      	bx	lr

08014bb4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8014bb4:	b480      	push	{r7}
 8014bb6:	b085      	sub	sp, #20
 8014bb8:	af00      	add	r7, sp, #0
 8014bba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014bbc:	687b      	ldr	r3, [r7, #4]
 8014bbe:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014bc0:	68fb      	ldr	r3, [r7, #12]
 8014bc2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014bc6:	681b      	ldr	r3, [r3, #0]
 8014bc8:	68fa      	ldr	r2, [r7, #12]
 8014bca:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8014bce:	f023 0303 	bic.w	r3, r3, #3
 8014bd2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8014bd4:	68fb      	ldr	r3, [r7, #12]
 8014bd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014bda:	685b      	ldr	r3, [r3, #4]
 8014bdc:	68fa      	ldr	r2, [r7, #12]
 8014bde:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014be2:	f023 0302 	bic.w	r3, r3, #2
 8014be6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014be8:	2300      	movs	r3, #0
}
 8014bea:	4618      	mov	r0, r3
 8014bec:	3714      	adds	r7, #20
 8014bee:	46bd      	mov	sp, r7
 8014bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014bf4:	4770      	bx	lr

08014bf6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8014bf6:	b480      	push	{r7}
 8014bf8:	b085      	sub	sp, #20
 8014bfa:	af00      	add	r7, sp, #0
 8014bfc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014bfe:	687b      	ldr	r3, [r7, #4]
 8014c00:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8014c02:	68fb      	ldr	r3, [r7, #12]
 8014c04:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014c08:	681b      	ldr	r3, [r3, #0]
 8014c0a:	68fa      	ldr	r2, [r7, #12]
 8014c0c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8014c10:	f023 0303 	bic.w	r3, r3, #3
 8014c14:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014c16:	68fb      	ldr	r3, [r7, #12]
 8014c18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014c1c:	685b      	ldr	r3, [r3, #4]
 8014c1e:	68fa      	ldr	r2, [r7, #12]
 8014c20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014c24:	f043 0302 	orr.w	r3, r3, #2
 8014c28:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014c2a:	2300      	movs	r3, #0
}
 8014c2c:	4618      	mov	r0, r3
 8014c2e:	3714      	adds	r7, #20
 8014c30:	46bd      	mov	sp, r7
 8014c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c36:	4770      	bx	lr

08014c38 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8014c38:	b480      	push	{r7}
 8014c3a:	b085      	sub	sp, #20
 8014c3c:	af00      	add	r7, sp, #0
 8014c3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8014c40:	687b      	ldr	r3, [r7, #4]
 8014c42:	695b      	ldr	r3, [r3, #20]
 8014c44:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8014c46:	687b      	ldr	r3, [r7, #4]
 8014c48:	699b      	ldr	r3, [r3, #24]
 8014c4a:	68fa      	ldr	r2, [r7, #12]
 8014c4c:	4013      	ands	r3, r2
 8014c4e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8014c50:	68fb      	ldr	r3, [r7, #12]
}
 8014c52:	4618      	mov	r0, r3
 8014c54:	3714      	adds	r7, #20
 8014c56:	46bd      	mov	sp, r7
 8014c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c5c:	4770      	bx	lr

08014c5e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8014c5e:	b480      	push	{r7}
 8014c60:	b085      	sub	sp, #20
 8014c62:	af00      	add	r7, sp, #0
 8014c64:	6078      	str	r0, [r7, #4]
 8014c66:	460b      	mov	r3, r1
 8014c68:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8014c6e:	78fb      	ldrb	r3, [r7, #3]
 8014c70:	015a      	lsls	r2, r3, #5
 8014c72:	68fb      	ldr	r3, [r7, #12]
 8014c74:	4413      	add	r3, r2
 8014c76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014c7a:	689b      	ldr	r3, [r3, #8]
 8014c7c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8014c7e:	78fb      	ldrb	r3, [r7, #3]
 8014c80:	015a      	lsls	r2, r3, #5
 8014c82:	68fb      	ldr	r3, [r7, #12]
 8014c84:	4413      	add	r3, r2
 8014c86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014c8a:	68db      	ldr	r3, [r3, #12]
 8014c8c:	68ba      	ldr	r2, [r7, #8]
 8014c8e:	4013      	ands	r3, r2
 8014c90:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014c92:	68bb      	ldr	r3, [r7, #8]
}
 8014c94:	4618      	mov	r0, r3
 8014c96:	3714      	adds	r7, #20
 8014c98:	46bd      	mov	sp, r7
 8014c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c9e:	4770      	bx	lr

08014ca0 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8014ca0:	b480      	push	{r7}
 8014ca2:	b085      	sub	sp, #20
 8014ca4:	af00      	add	r7, sp, #0
 8014ca6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014ca8:	687b      	ldr	r3, [r7, #4]
 8014caa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8014cac:	68fb      	ldr	r3, [r7, #12]
 8014cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014cb2:	699b      	ldr	r3, [r3, #24]
 8014cb4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8014cb6:	68fb      	ldr	r3, [r7, #12]
 8014cb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014cbc:	69db      	ldr	r3, [r3, #28]
 8014cbe:	68ba      	ldr	r2, [r7, #8]
 8014cc0:	4013      	ands	r3, r2
 8014cc2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8014cc4:	68bb      	ldr	r3, [r7, #8]
 8014cc6:	0c1b      	lsrs	r3, r3, #16
}
 8014cc8:	4618      	mov	r0, r3
 8014cca:	3714      	adds	r7, #20
 8014ccc:	46bd      	mov	sp, r7
 8014cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014cd2:	4770      	bx	lr

08014cd4 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8014cd4:	b480      	push	{r7}
 8014cd6:	b085      	sub	sp, #20
 8014cd8:	af00      	add	r7, sp, #0
 8014cda:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8014ce0:	68fb      	ldr	r3, [r7, #12]
 8014ce2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ce6:	699b      	ldr	r3, [r3, #24]
 8014ce8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8014cea:	68fb      	ldr	r3, [r7, #12]
 8014cec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014cf0:	69db      	ldr	r3, [r3, #28]
 8014cf2:	68ba      	ldr	r2, [r7, #8]
 8014cf4:	4013      	ands	r3, r2
 8014cf6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8014cf8:	68bb      	ldr	r3, [r7, #8]
 8014cfa:	b29b      	uxth	r3, r3
}
 8014cfc:	4618      	mov	r0, r3
 8014cfe:	3714      	adds	r7, #20
 8014d00:	46bd      	mov	sp, r7
 8014d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d06:	4770      	bx	lr

08014d08 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8014d08:	b480      	push	{r7}
 8014d0a:	b085      	sub	sp, #20
 8014d0c:	af00      	add	r7, sp, #0
 8014d0e:	6078      	str	r0, [r7, #4]
 8014d10:	460b      	mov	r3, r1
 8014d12:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8014d18:	78fb      	ldrb	r3, [r7, #3]
 8014d1a:	015a      	lsls	r2, r3, #5
 8014d1c:	68fb      	ldr	r3, [r7, #12]
 8014d1e:	4413      	add	r3, r2
 8014d20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d24:	689b      	ldr	r3, [r3, #8]
 8014d26:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8014d28:	68fb      	ldr	r3, [r7, #12]
 8014d2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014d2e:	695b      	ldr	r3, [r3, #20]
 8014d30:	68ba      	ldr	r2, [r7, #8]
 8014d32:	4013      	ands	r3, r2
 8014d34:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014d36:	68bb      	ldr	r3, [r7, #8]
}
 8014d38:	4618      	mov	r0, r3
 8014d3a:	3714      	adds	r7, #20
 8014d3c:	46bd      	mov	sp, r7
 8014d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d42:	4770      	bx	lr

08014d44 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8014d44:	b480      	push	{r7}
 8014d46:	b087      	sub	sp, #28
 8014d48:	af00      	add	r7, sp, #0
 8014d4a:	6078      	str	r0, [r7, #4]
 8014d4c:	460b      	mov	r3, r1
 8014d4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8014d54:	697b      	ldr	r3, [r7, #20]
 8014d56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014d5a:	691b      	ldr	r3, [r3, #16]
 8014d5c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8014d5e:	697b      	ldr	r3, [r7, #20]
 8014d60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014d66:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8014d68:	78fb      	ldrb	r3, [r7, #3]
 8014d6a:	f003 030f 	and.w	r3, r3, #15
 8014d6e:	68fa      	ldr	r2, [r7, #12]
 8014d70:	fa22 f303 	lsr.w	r3, r2, r3
 8014d74:	01db      	lsls	r3, r3, #7
 8014d76:	b2db      	uxtb	r3, r3
 8014d78:	693a      	ldr	r2, [r7, #16]
 8014d7a:	4313      	orrs	r3, r2
 8014d7c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8014d7e:	78fb      	ldrb	r3, [r7, #3]
 8014d80:	015a      	lsls	r2, r3, #5
 8014d82:	697b      	ldr	r3, [r7, #20]
 8014d84:	4413      	add	r3, r2
 8014d86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014d8a:	689b      	ldr	r3, [r3, #8]
 8014d8c:	693a      	ldr	r2, [r7, #16]
 8014d8e:	4013      	ands	r3, r2
 8014d90:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8014d92:	68bb      	ldr	r3, [r7, #8]
}
 8014d94:	4618      	mov	r0, r3
 8014d96:	371c      	adds	r7, #28
 8014d98:	46bd      	mov	sp, r7
 8014d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d9e:	4770      	bx	lr

08014da0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8014da0:	b480      	push	{r7}
 8014da2:	b083      	sub	sp, #12
 8014da4:	af00      	add	r7, sp, #0
 8014da6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	695b      	ldr	r3, [r3, #20]
 8014dac:	f003 0301 	and.w	r3, r3, #1
}
 8014db0:	4618      	mov	r0, r3
 8014db2:	370c      	adds	r7, #12
 8014db4:	46bd      	mov	sp, r7
 8014db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dba:	4770      	bx	lr

08014dbc <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8014dbc:	b480      	push	{r7}
 8014dbe:	b085      	sub	sp, #20
 8014dc0:	af00      	add	r7, sp, #0
 8014dc2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8014dc8:	68fb      	ldr	r3, [r7, #12]
 8014dca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014dce:	681a      	ldr	r2, [r3, #0]
 8014dd0:	68fb      	ldr	r3, [r7, #12]
 8014dd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014dd6:	4619      	mov	r1, r3
 8014dd8:	4b09      	ldr	r3, [pc, #36]	@ (8014e00 <USB_ActivateSetup+0x44>)
 8014dda:	4013      	ands	r3, r2
 8014ddc:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8014dde:	68fb      	ldr	r3, [r7, #12]
 8014de0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014de4:	685b      	ldr	r3, [r3, #4]
 8014de6:	68fa      	ldr	r2, [r7, #12]
 8014de8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014dec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8014df0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014df2:	2300      	movs	r3, #0
}
 8014df4:	4618      	mov	r0, r3
 8014df6:	3714      	adds	r7, #20
 8014df8:	46bd      	mov	sp, r7
 8014dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dfe:	4770      	bx	lr
 8014e00:	fffff800 	.word	0xfffff800

08014e04 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8014e04:	b480      	push	{r7}
 8014e06:	b087      	sub	sp, #28
 8014e08:	af00      	add	r7, sp, #0
 8014e0a:	60f8      	str	r0, [r7, #12]
 8014e0c:	460b      	mov	r3, r1
 8014e0e:	607a      	str	r2, [r7, #4]
 8014e10:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e12:	68fb      	ldr	r3, [r7, #12]
 8014e14:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8014e16:	68fb      	ldr	r3, [r7, #12]
 8014e18:	333c      	adds	r3, #60	@ 0x3c
 8014e1a:	3304      	adds	r3, #4
 8014e1c:	681b      	ldr	r3, [r3, #0]
 8014e1e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8014e20:	693b      	ldr	r3, [r7, #16]
 8014e22:	4a26      	ldr	r2, [pc, #152]	@ (8014ebc <USB_EP0_OutStart+0xb8>)
 8014e24:	4293      	cmp	r3, r2
 8014e26:	d90a      	bls.n	8014e3e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014e28:	697b      	ldr	r3, [r7, #20]
 8014e2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e2e:	681b      	ldr	r3, [r3, #0]
 8014e30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014e34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014e38:	d101      	bne.n	8014e3e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8014e3a:	2300      	movs	r3, #0
 8014e3c:	e037      	b.n	8014eae <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8014e3e:	697b      	ldr	r3, [r7, #20]
 8014e40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e44:	461a      	mov	r2, r3
 8014e46:	2300      	movs	r3, #0
 8014e48:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014e4a:	697b      	ldr	r3, [r7, #20]
 8014e4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e50:	691b      	ldr	r3, [r3, #16]
 8014e52:	697a      	ldr	r2, [r7, #20]
 8014e54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014e58:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014e5c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8014e5e:	697b      	ldr	r3, [r7, #20]
 8014e60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e64:	691b      	ldr	r3, [r3, #16]
 8014e66:	697a      	ldr	r2, [r7, #20]
 8014e68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014e6c:	f043 0318 	orr.w	r3, r3, #24
 8014e70:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8014e72:	697b      	ldr	r3, [r7, #20]
 8014e74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e78:	691b      	ldr	r3, [r3, #16]
 8014e7a:	697a      	ldr	r2, [r7, #20]
 8014e7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014e80:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8014e84:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8014e86:	7afb      	ldrb	r3, [r7, #11]
 8014e88:	2b01      	cmp	r3, #1
 8014e8a:	d10f      	bne.n	8014eac <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8014e8c:	697b      	ldr	r3, [r7, #20]
 8014e8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e92:	461a      	mov	r2, r3
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8014e98:	697b      	ldr	r3, [r7, #20]
 8014e9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e9e:	681b      	ldr	r3, [r3, #0]
 8014ea0:	697a      	ldr	r2, [r7, #20]
 8014ea2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014ea6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8014eaa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014eac:	2300      	movs	r3, #0
}
 8014eae:	4618      	mov	r0, r3
 8014eb0:	371c      	adds	r7, #28
 8014eb2:	46bd      	mov	sp, r7
 8014eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014eb8:	4770      	bx	lr
 8014eba:	bf00      	nop
 8014ebc:	4f54300a 	.word	0x4f54300a

08014ec0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8014ec0:	b480      	push	{r7}
 8014ec2:	b085      	sub	sp, #20
 8014ec4:	af00      	add	r7, sp, #0
 8014ec6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014ec8:	2300      	movs	r3, #0
 8014eca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014ecc:	68fb      	ldr	r3, [r7, #12]
 8014ece:	3301      	adds	r3, #1
 8014ed0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014ed2:	68fb      	ldr	r3, [r7, #12]
 8014ed4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014ed8:	d901      	bls.n	8014ede <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8014eda:	2303      	movs	r3, #3
 8014edc:	e01b      	b.n	8014f16 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014ede:	687b      	ldr	r3, [r7, #4]
 8014ee0:	691b      	ldr	r3, [r3, #16]
 8014ee2:	2b00      	cmp	r3, #0
 8014ee4:	daf2      	bge.n	8014ecc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8014ee6:	2300      	movs	r3, #0
 8014ee8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	691b      	ldr	r3, [r3, #16]
 8014eee:	f043 0201 	orr.w	r2, r3, #1
 8014ef2:	687b      	ldr	r3, [r7, #4]
 8014ef4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014ef6:	68fb      	ldr	r3, [r7, #12]
 8014ef8:	3301      	adds	r3, #1
 8014efa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014efc:	68fb      	ldr	r3, [r7, #12]
 8014efe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014f02:	d901      	bls.n	8014f08 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8014f04:	2303      	movs	r3, #3
 8014f06:	e006      	b.n	8014f16 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8014f08:	687b      	ldr	r3, [r7, #4]
 8014f0a:	691b      	ldr	r3, [r3, #16]
 8014f0c:	f003 0301 	and.w	r3, r3, #1
 8014f10:	2b01      	cmp	r3, #1
 8014f12:	d0f0      	beq.n	8014ef6 <USB_CoreReset+0x36>

  return HAL_OK;
 8014f14:	2300      	movs	r3, #0
}
 8014f16:	4618      	mov	r0, r3
 8014f18:	3714      	adds	r7, #20
 8014f1a:	46bd      	mov	sp, r7
 8014f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f20:	4770      	bx	lr
	...

08014f24 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014f24:	b084      	sub	sp, #16
 8014f26:	b580      	push	{r7, lr}
 8014f28:	b086      	sub	sp, #24
 8014f2a:	af00      	add	r7, sp, #0
 8014f2c:	6078      	str	r0, [r7, #4]
 8014f2e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8014f32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8014f36:	2300      	movs	r3, #0
 8014f38:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8014f3e:	68fb      	ldr	r3, [r7, #12]
 8014f40:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014f44:	461a      	mov	r2, r3
 8014f46:	2300      	movs	r3, #0
 8014f48:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8014f4a:	687b      	ldr	r3, [r7, #4]
 8014f4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014f4e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 8014f56:	687b      	ldr	r3, [r7, #4]
 8014f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014f5a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8014f5e:	687b      	ldr	r3, [r7, #4]
 8014f60:	639a      	str	r2, [r3, #56]	@ 0x38


  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8014f62:	687b      	ldr	r3, [r7, #4]
 8014f64:	68db      	ldr	r3, [r3, #12]
 8014f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014f6a:	2b00      	cmp	r3, #0
 8014f6c:	d119      	bne.n	8014fa2 <USB_HostInit+0x7e>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8014f6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014f72:	2b01      	cmp	r3, #1
 8014f74:	d10a      	bne.n	8014f8c <USB_HostInit+0x68>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8014f76:	68fb      	ldr	r3, [r7, #12]
 8014f78:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8014f7c:	681b      	ldr	r3, [r3, #0]
 8014f7e:	68fa      	ldr	r2, [r7, #12]
 8014f80:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8014f84:	f043 0304 	orr.w	r3, r3, #4
 8014f88:	6013      	str	r3, [r2, #0]
 8014f8a:	e014      	b.n	8014fb6 <USB_HostInit+0x92>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8014f8c:	68fb      	ldr	r3, [r7, #12]
 8014f8e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8014f92:	681b      	ldr	r3, [r3, #0]
 8014f94:	68fa      	ldr	r2, [r7, #12]
 8014f96:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8014f9a:	f023 0304 	bic.w	r3, r3, #4
 8014f9e:	6013      	str	r3, [r2, #0]
 8014fa0:	e009      	b.n	8014fb6 <USB_HostInit+0x92>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8014fa2:	68fb      	ldr	r3, [r7, #12]
 8014fa4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8014fa8:	681b      	ldr	r3, [r3, #0]
 8014faa:	68fa      	ldr	r2, [r7, #12]
 8014fac:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8014fb0:	f023 0304 	bic.w	r3, r3, #4
 8014fb4:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8014fb6:	2110      	movs	r1, #16
 8014fb8:	6878      	ldr	r0, [r7, #4]
 8014fba:	f7fe ff1b 	bl	8013df4 <USB_FlushTxFifo>
 8014fbe:	4603      	mov	r3, r0
 8014fc0:	2b00      	cmp	r3, #0
 8014fc2:	d001      	beq.n	8014fc8 <USB_HostInit+0xa4>
  {
    ret = HAL_ERROR;
 8014fc4:	2301      	movs	r3, #1
 8014fc6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8014fc8:	6878      	ldr	r0, [r7, #4]
 8014fca:	f7fe ff45 	bl	8013e58 <USB_FlushRxFifo>
 8014fce:	4603      	mov	r3, r0
 8014fd0:	2b00      	cmp	r3, #0
 8014fd2:	d001      	beq.n	8014fd8 <USB_HostInit+0xb4>
  {
    ret = HAL_ERROR;
 8014fd4:	2301      	movs	r3, #1
 8014fd6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8014fd8:	2300      	movs	r3, #0
 8014fda:	613b      	str	r3, [r7, #16]
 8014fdc:	e015      	b.n	801500a <USB_HostInit+0xe6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8014fde:	693b      	ldr	r3, [r7, #16]
 8014fe0:	015a      	lsls	r2, r3, #5
 8014fe2:	68fb      	ldr	r3, [r7, #12]
 8014fe4:	4413      	add	r3, r2
 8014fe6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014fea:	461a      	mov	r2, r3
 8014fec:	f04f 33ff 	mov.w	r3, #4294967295
 8014ff0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8014ff2:	693b      	ldr	r3, [r7, #16]
 8014ff4:	015a      	lsls	r2, r3, #5
 8014ff6:	68fb      	ldr	r3, [r7, #12]
 8014ff8:	4413      	add	r3, r2
 8014ffa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8014ffe:	461a      	mov	r2, r3
 8015000:	2300      	movs	r3, #0
 8015002:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8015004:	693b      	ldr	r3, [r7, #16]
 8015006:	3301      	adds	r3, #1
 8015008:	613b      	str	r3, [r7, #16]
 801500a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801500e:	461a      	mov	r2, r3
 8015010:	693b      	ldr	r3, [r7, #16]
 8015012:	4293      	cmp	r3, r2
 8015014:	d3e3      	bcc.n	8014fde <USB_HostInit+0xba>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8015016:	687b      	ldr	r3, [r7, #4]
 8015018:	2200      	movs	r2, #0
 801501a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 801501c:	687b      	ldr	r3, [r7, #4]
 801501e:	f04f 32ff 	mov.w	r2, #4294967295
 8015022:	615a      	str	r2, [r3, #20]
  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x200U;
 8015024:	687b      	ldr	r3, [r7, #4]
 8015026:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801502a:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 801502c:	687b      	ldr	r3, [r7, #4]
 801502e:	4a0f      	ldr	r2, [pc, #60]	@ (801506c <USB_HostInit+0x148>)
 8015030:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8015032:	687b      	ldr	r3, [r7, #4]
 8015034:	4a0e      	ldr	r2, [pc, #56]	@ (8015070 <USB_HostInit+0x14c>)
 8015036:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 801503a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801503e:	2b00      	cmp	r3, #0
 8015040:	d105      	bne.n	801504e <USB_HostInit+0x12a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8015042:	687b      	ldr	r3, [r7, #4]
 8015044:	699b      	ldr	r3, [r3, #24]
 8015046:	f043 0210 	orr.w	r2, r3, #16
 801504a:	687b      	ldr	r3, [r7, #4]
 801504c:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 801504e:	687b      	ldr	r3, [r7, #4]
 8015050:	699a      	ldr	r2, [r3, #24]
 8015052:	4b08      	ldr	r3, [pc, #32]	@ (8015074 <USB_HostInit+0x150>)
 8015054:	4313      	orrs	r3, r2
 8015056:	687a      	ldr	r2, [r7, #4]
 8015058:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 801505a:	7dfb      	ldrb	r3, [r7, #23]
}
 801505c:	4618      	mov	r0, r3
 801505e:	3718      	adds	r7, #24
 8015060:	46bd      	mov	sp, r7
 8015062:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8015066:	b004      	add	sp, #16
 8015068:	4770      	bx	lr
 801506a:	bf00      	nop
 801506c:	01000200 	.word	0x01000200
 8015070:	00e00300 	.word	0x00e00300
 8015074:	a3200008 	.word	0xa3200008

08015078 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8015078:	b480      	push	{r7}
 801507a:	b085      	sub	sp, #20
 801507c:	af00      	add	r7, sp, #0
 801507e:	6078      	str	r0, [r7, #4]
 8015080:	460b      	mov	r3, r1
 8015082:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015084:	687b      	ldr	r3, [r7, #4]
 8015086:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8015088:	68fb      	ldr	r3, [r7, #12]
 801508a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801508e:	681b      	ldr	r3, [r3, #0]
 8015090:	68fa      	ldr	r2, [r7, #12]
 8015092:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8015096:	f023 0303 	bic.w	r3, r3, #3
 801509a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 801509c:	68fb      	ldr	r3, [r7, #12]
 801509e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80150a2:	681a      	ldr	r2, [r3, #0]
 80150a4:	78fb      	ldrb	r3, [r7, #3]
 80150a6:	f003 0303 	and.w	r3, r3, #3
 80150aa:	68f9      	ldr	r1, [r7, #12]
 80150ac:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80150b0:	4313      	orrs	r3, r2
 80150b2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80150b4:	78fb      	ldrb	r3, [r7, #3]
 80150b6:	2b01      	cmp	r3, #1
 80150b8:	d107      	bne.n	80150ca <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80150ba:	68fb      	ldr	r3, [r7, #12]
 80150bc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80150c0:	461a      	mov	r2, r3
 80150c2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80150c6:	6053      	str	r3, [r2, #4]
 80150c8:	e00c      	b.n	80150e4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80150ca:	78fb      	ldrb	r3, [r7, #3]
 80150cc:	2b02      	cmp	r3, #2
 80150ce:	d107      	bne.n	80150e0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80150d0:	68fb      	ldr	r3, [r7, #12]
 80150d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80150d6:	461a      	mov	r2, r3
 80150d8:	f241 7370 	movw	r3, #6000	@ 0x1770
 80150dc:	6053      	str	r3, [r2, #4]
 80150de:	e001      	b.n	80150e4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80150e0:	2301      	movs	r3, #1
 80150e2:	e000      	b.n	80150e6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80150e4:	2300      	movs	r3, #0
}
 80150e6:	4618      	mov	r0, r3
 80150e8:	3714      	adds	r7, #20
 80150ea:	46bd      	mov	sp, r7
 80150ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150f0:	4770      	bx	lr

080150f2 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80150f2:	b580      	push	{r7, lr}
 80150f4:	b084      	sub	sp, #16
 80150f6:	af00      	add	r7, sp, #0
 80150f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80150fa:	687b      	ldr	r3, [r7, #4]
 80150fc:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80150fe:	2300      	movs	r3, #0
 8015100:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8015102:	68fb      	ldr	r3, [r7, #12]
 8015104:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8015108:	681b      	ldr	r3, [r3, #0]
 801510a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 801510c:	68bb      	ldr	r3, [r7, #8]
 801510e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8015112:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8015114:	68bb      	ldr	r3, [r7, #8]
 8015116:	68fa      	ldr	r2, [r7, #12]
 8015118:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 801511c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015120:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8015122:	2064      	movs	r0, #100	@ 0x64
 8015124:	f7ef fc2c 	bl	8004980 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8015128:	68bb      	ldr	r3, [r7, #8]
 801512a:	68fa      	ldr	r2, [r7, #12]
 801512c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8015130:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8015134:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8015136:	200a      	movs	r0, #10
 8015138:	f7ef fc22 	bl	8004980 <HAL_Delay>

  return HAL_OK;
 801513c:	2300      	movs	r3, #0
}
 801513e:	4618      	mov	r0, r3
 8015140:	3710      	adds	r7, #16
 8015142:	46bd      	mov	sp, r7
 8015144:	bd80      	pop	{r7, pc}

08015146 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8015146:	b480      	push	{r7}
 8015148:	b085      	sub	sp, #20
 801514a:	af00      	add	r7, sp, #0
 801514c:	6078      	str	r0, [r7, #4]
 801514e:	460b      	mov	r3, r1
 8015150:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015152:	687b      	ldr	r3, [r7, #4]
 8015154:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8015156:	2300      	movs	r3, #0
 8015158:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 801515a:	68fb      	ldr	r3, [r7, #12]
 801515c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8015160:	681b      	ldr	r3, [r3, #0]
 8015162:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8015164:	68bb      	ldr	r3, [r7, #8]
 8015166:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 801516a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 801516c:	68bb      	ldr	r3, [r7, #8]
 801516e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8015172:	2b00      	cmp	r3, #0
 8015174:	d109      	bne.n	801518a <USB_DriveVbus+0x44>
 8015176:	78fb      	ldrb	r3, [r7, #3]
 8015178:	2b01      	cmp	r3, #1
 801517a:	d106      	bne.n	801518a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 801517c:	68bb      	ldr	r3, [r7, #8]
 801517e:	68fa      	ldr	r2, [r7, #12]
 8015180:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8015184:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8015188:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 801518a:	68bb      	ldr	r3, [r7, #8]
 801518c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8015190:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015194:	d109      	bne.n	80151aa <USB_DriveVbus+0x64>
 8015196:	78fb      	ldrb	r3, [r7, #3]
 8015198:	2b00      	cmp	r3, #0
 801519a:	d106      	bne.n	80151aa <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 801519c:	68bb      	ldr	r3, [r7, #8]
 801519e:	68fa      	ldr	r2, [r7, #12]
 80151a0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80151a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80151a8:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80151aa:	2300      	movs	r3, #0
}
 80151ac:	4618      	mov	r0, r3
 80151ae:	3714      	adds	r7, #20
 80151b0:	46bd      	mov	sp, r7
 80151b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151b6:	4770      	bx	lr

080151b8 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80151b8:	b480      	push	{r7}
 80151ba:	b085      	sub	sp, #20
 80151bc:	af00      	add	r7, sp, #0
 80151be:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80151c0:	687b      	ldr	r3, [r7, #4]
 80151c2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80151c4:	2300      	movs	r3, #0
 80151c6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80151c8:	68fb      	ldr	r3, [r7, #12]
 80151ca:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80151ce:	681b      	ldr	r3, [r3, #0]
 80151d0:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80151d2:	68bb      	ldr	r3, [r7, #8]
 80151d4:	0c5b      	lsrs	r3, r3, #17
 80151d6:	f003 0303 	and.w	r3, r3, #3
}
 80151da:	4618      	mov	r0, r3
 80151dc:	3714      	adds	r7, #20
 80151de:	46bd      	mov	sp, r7
 80151e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151e4:	4770      	bx	lr

080151e6 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80151e6:	b480      	push	{r7}
 80151e8:	b085      	sub	sp, #20
 80151ea:	af00      	add	r7, sp, #0
 80151ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80151f2:	68fb      	ldr	r3, [r7, #12]
 80151f4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80151f8:	689b      	ldr	r3, [r3, #8]
 80151fa:	b29b      	uxth	r3, r3
}
 80151fc:	4618      	mov	r0, r3
 80151fe:	3714      	adds	r7, #20
 8015200:	46bd      	mov	sp, r7
 8015202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015206:	4770      	bx	lr

08015208 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8015208:	b580      	push	{r7, lr}
 801520a:	b088      	sub	sp, #32
 801520c:	af00      	add	r7, sp, #0
 801520e:	6078      	str	r0, [r7, #4]
 8015210:	4608      	mov	r0, r1
 8015212:	4611      	mov	r1, r2
 8015214:	461a      	mov	r2, r3
 8015216:	4603      	mov	r3, r0
 8015218:	70fb      	strb	r3, [r7, #3]
 801521a:	460b      	mov	r3, r1
 801521c:	70bb      	strb	r3, [r7, #2]
 801521e:	4613      	mov	r3, r2
 8015220:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8015222:	2300      	movs	r3, #0
 8015224:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015226:	687b      	ldr	r3, [r7, #4]
 8015228:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 801522a:	78fb      	ldrb	r3, [r7, #3]
 801522c:	015a      	lsls	r2, r3, #5
 801522e:	693b      	ldr	r3, [r7, #16]
 8015230:	4413      	add	r3, r2
 8015232:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015236:	461a      	mov	r2, r3
 8015238:	f04f 33ff 	mov.w	r3, #4294967295
 801523c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 801523e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8015242:	2b03      	cmp	r3, #3
 8015244:	d878      	bhi.n	8015338 <USB_HC_Init+0x130>
 8015246:	a201      	add	r2, pc, #4	@ (adr r2, 801524c <USB_HC_Init+0x44>)
 8015248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801524c:	0801525d 	.word	0x0801525d
 8015250:	080152fb 	.word	0x080152fb
 8015254:	0801525d 	.word	0x0801525d
 8015258:	080152bd 	.word	0x080152bd
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 801525c:	78fb      	ldrb	r3, [r7, #3]
 801525e:	015a      	lsls	r2, r3, #5
 8015260:	693b      	ldr	r3, [r7, #16]
 8015262:	4413      	add	r3, r2
 8015264:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015268:	461a      	mov	r2, r3
 801526a:	f240 439d 	movw	r3, #1181	@ 0x49d
 801526e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8015270:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8015274:	2b00      	cmp	r3, #0
 8015276:	da10      	bge.n	801529a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8015278:	78fb      	ldrb	r3, [r7, #3]
 801527a:	015a      	lsls	r2, r3, #5
 801527c:	693b      	ldr	r3, [r7, #16]
 801527e:	4413      	add	r3, r2
 8015280:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015284:	68db      	ldr	r3, [r3, #12]
 8015286:	78fa      	ldrb	r2, [r7, #3]
 8015288:	0151      	lsls	r1, r2, #5
 801528a:	693a      	ldr	r2, [r7, #16]
 801528c:	440a      	add	r2, r1
 801528e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015292:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015296:	60d3      	str	r3, [r2, #12]
      else
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                               USB_OTG_HCINTMSK_ACKM;
      }
      break;
 8015298:	e054      	b.n	8015344 <USB_HC_Init+0x13c>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 801529a:	78fb      	ldrb	r3, [r7, #3]
 801529c:	015a      	lsls	r2, r3, #5
 801529e:	693b      	ldr	r3, [r7, #16]
 80152a0:	4413      	add	r3, r2
 80152a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80152a6:	68db      	ldr	r3, [r3, #12]
 80152a8:	78fa      	ldrb	r2, [r7, #3]
 80152aa:	0151      	lsls	r1, r2, #5
 80152ac:	693a      	ldr	r2, [r7, #16]
 80152ae:	440a      	add	r2, r1
 80152b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80152b4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80152b8:	60d3      	str	r3, [r2, #12]
      break;
 80152ba:	e043      	b.n	8015344 <USB_HC_Init+0x13c>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80152bc:	78fb      	ldrb	r3, [r7, #3]
 80152be:	015a      	lsls	r2, r3, #5
 80152c0:	693b      	ldr	r3, [r7, #16]
 80152c2:	4413      	add	r3, r2
 80152c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80152c8:	461a      	mov	r2, r3
 80152ca:	f240 639d 	movw	r3, #1693	@ 0x69d
 80152ce:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80152d0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	da32      	bge.n	801533e <USB_HC_Init+0x136>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80152d8:	78fb      	ldrb	r3, [r7, #3]
 80152da:	015a      	lsls	r2, r3, #5
 80152dc:	693b      	ldr	r3, [r7, #16]
 80152de:	4413      	add	r3, r2
 80152e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80152e4:	68db      	ldr	r3, [r3, #12]
 80152e6:	78fa      	ldrb	r2, [r7, #3]
 80152e8:	0151      	lsls	r1, r2, #5
 80152ea:	693a      	ldr	r2, [r7, #16]
 80152ec:	440a      	add	r2, r1
 80152ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80152f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80152f6:	60d3      	str	r3, [r2, #12]
      }

      break;
 80152f8:	e021      	b.n	801533e <USB_HC_Init+0x136>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80152fa:	78fb      	ldrb	r3, [r7, #3]
 80152fc:	015a      	lsls	r2, r3, #5
 80152fe:	693b      	ldr	r3, [r7, #16]
 8015300:	4413      	add	r3, r2
 8015302:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015306:	461a      	mov	r2, r3
 8015308:	f240 2325 	movw	r3, #549	@ 0x225
 801530c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 801530e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8015312:	2b00      	cmp	r3, #0
 8015314:	da15      	bge.n	8015342 <USB_HC_Init+0x13a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8015316:	78fb      	ldrb	r3, [r7, #3]
 8015318:	015a      	lsls	r2, r3, #5
 801531a:	693b      	ldr	r3, [r7, #16]
 801531c:	4413      	add	r3, r2
 801531e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015322:	68db      	ldr	r3, [r3, #12]
 8015324:	78fa      	ldrb	r2, [r7, #3]
 8015326:	0151      	lsls	r1, r2, #5
 8015328:	693a      	ldr	r2, [r7, #16]
 801532a:	440a      	add	r2, r1
 801532c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015330:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8015334:	60d3      	str	r3, [r2, #12]
      }
      break;
 8015336:	e004      	b.n	8015342 <USB_HC_Init+0x13a>

    default:
      ret = HAL_ERROR;
 8015338:	2301      	movs	r3, #1
 801533a:	77fb      	strb	r3, [r7, #31]
      break;
 801533c:	e002      	b.n	8015344 <USB_HC_Init+0x13c>
      break;
 801533e:	bf00      	nop
 8015340:	e000      	b.n	8015344 <USB_HC_Init+0x13c>
      break;
 8015342:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8015344:	78fb      	ldrb	r3, [r7, #3]
 8015346:	015a      	lsls	r2, r3, #5
 8015348:	693b      	ldr	r3, [r7, #16]
 801534a:	4413      	add	r3, r2
 801534c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015350:	461a      	mov	r2, r3
 8015352:	2300      	movs	r3, #0
 8015354:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8015356:	78fb      	ldrb	r3, [r7, #3]
 8015358:	015a      	lsls	r2, r3, #5
 801535a:	693b      	ldr	r3, [r7, #16]
 801535c:	4413      	add	r3, r2
 801535e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015362:	68db      	ldr	r3, [r3, #12]
 8015364:	78fa      	ldrb	r2, [r7, #3]
 8015366:	0151      	lsls	r1, r2, #5
 8015368:	693a      	ldr	r2, [r7, #16]
 801536a:	440a      	add	r2, r1
 801536c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015370:	f043 0302 	orr.w	r3, r3, #2
 8015374:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8015376:	693b      	ldr	r3, [r7, #16]
 8015378:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801537c:	699a      	ldr	r2, [r3, #24]
 801537e:	78fb      	ldrb	r3, [r7, #3]
 8015380:	f003 030f 	and.w	r3, r3, #15
 8015384:	2101      	movs	r1, #1
 8015386:	fa01 f303 	lsl.w	r3, r1, r3
 801538a:	6939      	ldr	r1, [r7, #16]
 801538c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8015390:	4313      	orrs	r3, r2
 8015392:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	699b      	ldr	r3, [r3, #24]
 8015398:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 801539c:	687b      	ldr	r3, [r7, #4]
 801539e:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80153a0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80153a4:	2b00      	cmp	r3, #0
 80153a6:	da03      	bge.n	80153b0 <USB_HC_Init+0x1a8>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80153a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80153ac:	61bb      	str	r3, [r7, #24]
 80153ae:	e001      	b.n	80153b4 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharEpDir = 0U;
 80153b0:	2300      	movs	r3, #0
 80153b2:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80153b4:	6878      	ldr	r0, [r7, #4]
 80153b6:	f7ff feff 	bl	80151b8 <USB_GetHostSpeed>
 80153ba:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80153bc:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80153c0:	2b02      	cmp	r3, #2
 80153c2:	d106      	bne.n	80153d2 <USB_HC_Init+0x1ca>
 80153c4:	68fb      	ldr	r3, [r7, #12]
 80153c6:	2b02      	cmp	r3, #2
 80153c8:	d003      	beq.n	80153d2 <USB_HC_Init+0x1ca>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80153ca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80153ce:	617b      	str	r3, [r7, #20]
 80153d0:	e001      	b.n	80153d6 <USB_HC_Init+0x1ce>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80153d2:	2300      	movs	r3, #0
 80153d4:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80153d6:	787b      	ldrb	r3, [r7, #1]
 80153d8:	059b      	lsls	r3, r3, #22
 80153da:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80153de:	78bb      	ldrb	r3, [r7, #2]
 80153e0:	02db      	lsls	r3, r3, #11
 80153e2:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80153e6:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80153e8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80153ec:	049b      	lsls	r3, r3, #18
 80153ee:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80153f2:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80153f4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80153f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80153fa:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80153fc:	69bb      	ldr	r3, [r7, #24]
 80153fe:	431a      	orrs	r2, r3
 8015400:	697b      	ldr	r3, [r7, #20]
 8015402:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8015404:	78fa      	ldrb	r2, [r7, #3]
 8015406:	0151      	lsls	r1, r2, #5
 8015408:	693a      	ldr	r2, [r7, #16]
 801540a:	440a      	add	r2, r1
 801540c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8015410:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8015414:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8015416:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801541a:	2b03      	cmp	r3, #3
 801541c:	d003      	beq.n	8015426 <USB_HC_Init+0x21e>
 801541e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8015422:	2b01      	cmp	r3, #1
 8015424:	d10f      	bne.n	8015446 <USB_HC_Init+0x23e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8015426:	78fb      	ldrb	r3, [r7, #3]
 8015428:	015a      	lsls	r2, r3, #5
 801542a:	693b      	ldr	r3, [r7, #16]
 801542c:	4413      	add	r3, r2
 801542e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015432:	681b      	ldr	r3, [r3, #0]
 8015434:	78fa      	ldrb	r2, [r7, #3]
 8015436:	0151      	lsls	r1, r2, #5
 8015438:	693a      	ldr	r2, [r7, #16]
 801543a:	440a      	add	r2, r1
 801543c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015440:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015444:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8015446:	7ffb      	ldrb	r3, [r7, #31]
}
 8015448:	4618      	mov	r0, r3
 801544a:	3720      	adds	r7, #32
 801544c:	46bd      	mov	sp, r7
 801544e:	bd80      	pop	{r7, pc}

08015450 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8015450:	b580      	push	{r7, lr}
 8015452:	b08c      	sub	sp, #48	@ 0x30
 8015454:	af02      	add	r7, sp, #8
 8015456:	60f8      	str	r0, [r7, #12]
 8015458:	60b9      	str	r1, [r7, #8]
 801545a:	4613      	mov	r3, r2
 801545c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801545e:	68fb      	ldr	r3, [r7, #12]
 8015460:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8015462:	68bb      	ldr	r3, [r7, #8]
 8015464:	785b      	ldrb	r3, [r3, #1]
 8015466:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8015468:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801546c:	837b      	strh	r3, [r7, #26]

  /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
  if (dma == 1U)
 801546e:	79fb      	ldrb	r3, [r7, #7]
 8015470:	2b01      	cmp	r3, #1
 8015472:	d118      	bne.n	80154a6 <USB_HC_StartXfer+0x56>
  {
    if ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK))
 8015474:	68bb      	ldr	r3, [r7, #8]
 8015476:	7c9b      	ldrb	r3, [r3, #18]
 8015478:	2b00      	cmp	r3, #0
 801547a:	d003      	beq.n	8015484 <USB_HC_StartXfer+0x34>
 801547c:	68bb      	ldr	r3, [r7, #8]
 801547e:	7c9b      	ldrb	r3, [r3, #18]
 8015480:	2b02      	cmp	r3, #2
 8015482:	d120      	bne.n	80154c6 <USB_HC_StartXfer+0x76>
    {

      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8015484:	69fb      	ldr	r3, [r7, #28]
 8015486:	015a      	lsls	r2, r3, #5
 8015488:	6a3b      	ldr	r3, [r7, #32]
 801548a:	4413      	add	r3, r2
 801548c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015490:	68db      	ldr	r3, [r3, #12]
 8015492:	69fa      	ldr	r2, [r7, #28]
 8015494:	0151      	lsls	r1, r2, #5
 8015496:	6a3a      	ldr	r2, [r7, #32]
 8015498:	440a      	add	r2, r1
 801549a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801549e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80154a2:	60d3      	str	r3, [r2, #12]
 80154a4:	e00f      	b.n	80154c6 <USB_HC_StartXfer+0x76>
                                               USB_OTG_HCINTMSK_NAKM);
    }
  }
  else
  {
    if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80154a6:	68bb      	ldr	r3, [r7, #8]
 80154a8:	791b      	ldrb	r3, [r3, #4]
 80154aa:	2b00      	cmp	r3, #0
 80154ac:	d10b      	bne.n	80154c6 <USB_HC_StartXfer+0x76>
 80154ae:	68bb      	ldr	r3, [r7, #8]
 80154b0:	795b      	ldrb	r3, [r3, #5]
 80154b2:	2b01      	cmp	r3, #1
 80154b4:	d107      	bne.n	80154c6 <USB_HC_StartXfer+0x76>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80154b6:	68bb      	ldr	r3, [r7, #8]
 80154b8:	785b      	ldrb	r3, [r3, #1]
 80154ba:	4619      	mov	r1, r3
 80154bc:	68f8      	ldr	r0, [r7, #12]
 80154be:	f000 fb69 	bl	8015b94 <USB_DoPing>
      return HAL_OK;
 80154c2:	2300      	movs	r3, #0
 80154c4:	e230      	b.n	8015928 <USB_HC_StartXfer+0x4d8>
    }
  }

  if (hc->do_ssplit == 1U)
 80154c6:	68bb      	ldr	r3, [r7, #8]
 80154c8:	799b      	ldrb	r3, [r3, #6]
 80154ca:	2b01      	cmp	r3, #1
 80154cc:	d158      	bne.n	8015580 <USB_HC_StartXfer+0x130>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80154ce:	2301      	movs	r3, #1
 80154d0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80154d2:	68bb      	ldr	r3, [r7, #8]
 80154d4:	78db      	ldrb	r3, [r3, #3]
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	d007      	beq.n	80154ea <USB_HC_StartXfer+0x9a>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80154da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80154dc:	68ba      	ldr	r2, [r7, #8]
 80154de:	8a92      	ldrh	r2, [r2, #20]
 80154e0:	fb03 f202 	mul.w	r2, r3, r2
 80154e4:	68bb      	ldr	r3, [r7, #8]
 80154e6:	61da      	str	r2, [r3, #28]
 80154e8:	e079      	b.n	80155de <USB_HC_StartXfer+0x18e>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80154ea:	68bb      	ldr	r3, [r7, #8]
 80154ec:	7c9b      	ldrb	r3, [r3, #18]
 80154ee:	2b01      	cmp	r3, #1
 80154f0:	d130      	bne.n	8015554 <USB_HC_StartXfer+0x104>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80154f2:	68bb      	ldr	r3, [r7, #8]
 80154f4:	6a1b      	ldr	r3, [r3, #32]
 80154f6:	2bbc      	cmp	r3, #188	@ 0xbc
 80154f8:	d918      	bls.n	801552c <USB_HC_StartXfer+0xdc>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80154fa:	68bb      	ldr	r3, [r7, #8]
 80154fc:	8a9b      	ldrh	r3, [r3, #20]
 80154fe:	461a      	mov	r2, r3
 8015500:	68bb      	ldr	r3, [r7, #8]
 8015502:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8015504:	68bb      	ldr	r3, [r7, #8]
 8015506:	69da      	ldr	r2, [r3, #28]
 8015508:	68bb      	ldr	r3, [r7, #8]
 801550a:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 801550c:	68bb      	ldr	r3, [r7, #8]
 801550e:	68db      	ldr	r3, [r3, #12]
 8015510:	2b01      	cmp	r3, #1
 8015512:	d003      	beq.n	801551c <USB_HC_StartXfer+0xcc>
 8015514:	68bb      	ldr	r3, [r7, #8]
 8015516:	68db      	ldr	r3, [r3, #12]
 8015518:	2b02      	cmp	r3, #2
 801551a:	d103      	bne.n	8015524 <USB_HC_StartXfer+0xd4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 801551c:	68bb      	ldr	r3, [r7, #8]
 801551e:	2202      	movs	r2, #2
 8015520:	60da      	str	r2, [r3, #12]
 8015522:	e05c      	b.n	80155de <USB_HC_StartXfer+0x18e>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8015524:	68bb      	ldr	r3, [r7, #8]
 8015526:	2201      	movs	r2, #1
 8015528:	60da      	str	r2, [r3, #12]
 801552a:	e058      	b.n	80155de <USB_HC_StartXfer+0x18e>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 801552c:	68bb      	ldr	r3, [r7, #8]
 801552e:	6a1a      	ldr	r2, [r3, #32]
 8015530:	68bb      	ldr	r3, [r7, #8]
 8015532:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8015534:	68bb      	ldr	r3, [r7, #8]
 8015536:	68db      	ldr	r3, [r3, #12]
 8015538:	2b01      	cmp	r3, #1
 801553a:	d007      	beq.n	801554c <USB_HC_StartXfer+0xfc>
 801553c:	68bb      	ldr	r3, [r7, #8]
 801553e:	68db      	ldr	r3, [r3, #12]
 8015540:	2b02      	cmp	r3, #2
 8015542:	d003      	beq.n	801554c <USB_HC_StartXfer+0xfc>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8015544:	68bb      	ldr	r3, [r7, #8]
 8015546:	2204      	movs	r2, #4
 8015548:	60da      	str	r2, [r3, #12]
 801554a:	e048      	b.n	80155de <USB_HC_StartXfer+0x18e>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 801554c:	68bb      	ldr	r3, [r7, #8]
 801554e:	2203      	movs	r2, #3
 8015550:	60da      	str	r2, [r3, #12]
 8015552:	e044      	b.n	80155de <USB_HC_StartXfer+0x18e>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8015554:	79fb      	ldrb	r3, [r7, #7]
 8015556:	2b01      	cmp	r3, #1
 8015558:	d10d      	bne.n	8015576 <USB_HC_StartXfer+0x126>
 801555a:	68bb      	ldr	r3, [r7, #8]
 801555c:	6a1b      	ldr	r3, [r3, #32]
 801555e:	68ba      	ldr	r2, [r7, #8]
 8015560:	8a92      	ldrh	r2, [r2, #20]
 8015562:	4293      	cmp	r3, r2
 8015564:	d907      	bls.n	8015576 <USB_HC_StartXfer+0x126>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8015566:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8015568:	68ba      	ldr	r2, [r7, #8]
 801556a:	8a92      	ldrh	r2, [r2, #20]
 801556c:	fb03 f202 	mul.w	r2, r3, r2
 8015570:	68bb      	ldr	r3, [r7, #8]
 8015572:	61da      	str	r2, [r3, #28]
 8015574:	e033      	b.n	80155de <USB_HC_StartXfer+0x18e>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8015576:	68bb      	ldr	r3, [r7, #8]
 8015578:	6a1a      	ldr	r2, [r3, #32]
 801557a:	68bb      	ldr	r3, [r7, #8]
 801557c:	61da      	str	r2, [r3, #28]
 801557e:	e02e      	b.n	80155de <USB_HC_StartXfer+0x18e>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8015580:	68bb      	ldr	r3, [r7, #8]
 8015582:	6a1b      	ldr	r3, [r3, #32]
 8015584:	2b00      	cmp	r3, #0
 8015586:	d018      	beq.n	80155ba <USB_HC_StartXfer+0x16a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8015588:	68bb      	ldr	r3, [r7, #8]
 801558a:	6a1b      	ldr	r3, [r3, #32]
 801558c:	68ba      	ldr	r2, [r7, #8]
 801558e:	8a92      	ldrh	r2, [r2, #20]
 8015590:	4413      	add	r3, r2
 8015592:	3b01      	subs	r3, #1
 8015594:	68ba      	ldr	r2, [r7, #8]
 8015596:	8a92      	ldrh	r2, [r2, #20]
 8015598:	fbb3 f3f2 	udiv	r3, r3, r2
 801559c:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 801559e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80155a0:	8b7b      	ldrh	r3, [r7, #26]
 80155a2:	429a      	cmp	r2, r3
 80155a4:	d90b      	bls.n	80155be <USB_HC_StartXfer+0x16e>
      {
        num_packets = max_hc_pkt_count;
 80155a6:	8b7b      	ldrh	r3, [r7, #26]
 80155a8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80155aa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80155ac:	68ba      	ldr	r2, [r7, #8]
 80155ae:	8a92      	ldrh	r2, [r2, #20]
 80155b0:	fb03 f202 	mul.w	r2, r3, r2
 80155b4:	68bb      	ldr	r3, [r7, #8]
 80155b6:	61da      	str	r2, [r3, #28]
 80155b8:	e001      	b.n	80155be <USB_HC_StartXfer+0x16e>
      }
    }
    else
    {
      num_packets = 1U;
 80155ba:	2301      	movs	r3, #1
 80155bc:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80155be:	68bb      	ldr	r3, [r7, #8]
 80155c0:	78db      	ldrb	r3, [r3, #3]
 80155c2:	2b00      	cmp	r3, #0
 80155c4:	d007      	beq.n	80155d6 <USB_HC_StartXfer+0x186>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80155c6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80155c8:	68ba      	ldr	r2, [r7, #8]
 80155ca:	8a92      	ldrh	r2, [r2, #20]
 80155cc:	fb03 f202 	mul.w	r2, r3, r2
 80155d0:	68bb      	ldr	r3, [r7, #8]
 80155d2:	61da      	str	r2, [r3, #28]
 80155d4:	e003      	b.n	80155de <USB_HC_StartXfer+0x18e>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80155d6:	68bb      	ldr	r3, [r7, #8]
 80155d8:	6a1a      	ldr	r2, [r3, #32]
 80155da:	68bb      	ldr	r3, [r7, #8]
 80155dc:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80155de:	68bb      	ldr	r3, [r7, #8]
 80155e0:	69db      	ldr	r3, [r3, #28]
 80155e2:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80155e6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80155e8:	04d9      	lsls	r1, r3, #19
 80155ea:	4ba4      	ldr	r3, [pc, #656]	@ (801587c <USB_HC_StartXfer+0x42c>)
 80155ec:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80155ee:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80155f0:	68bb      	ldr	r3, [r7, #8]
 80155f2:	7d9b      	ldrb	r3, [r3, #22]
 80155f4:	075b      	lsls	r3, r3, #29
 80155f6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80155fa:	69f9      	ldr	r1, [r7, #28]
 80155fc:	0148      	lsls	r0, r1, #5
 80155fe:	6a39      	ldr	r1, [r7, #32]
 8015600:	4401      	add	r1, r0
 8015602:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8015606:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8015608:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 801560a:	79fb      	ldrb	r3, [r7, #7]
 801560c:	2b00      	cmp	r3, #0
 801560e:	d009      	beq.n	8015624 <USB_HC_StartXfer+0x1d4>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8015610:	68bb      	ldr	r3, [r7, #8]
 8015612:	6999      	ldr	r1, [r3, #24]
 8015614:	69fb      	ldr	r3, [r7, #28]
 8015616:	015a      	lsls	r2, r3, #5
 8015618:	6a3b      	ldr	r3, [r7, #32]
 801561a:	4413      	add	r3, r2
 801561c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015620:	460a      	mov	r2, r1
 8015622:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8015624:	6a3b      	ldr	r3, [r7, #32]
 8015626:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801562a:	689b      	ldr	r3, [r3, #8]
 801562c:	f003 0301 	and.w	r3, r3, #1
 8015630:	2b00      	cmp	r3, #0
 8015632:	bf0c      	ite	eq
 8015634:	2301      	moveq	r3, #1
 8015636:	2300      	movne	r3, #0
 8015638:	b2db      	uxtb	r3, r3
 801563a:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 801563c:	69fb      	ldr	r3, [r7, #28]
 801563e:	015a      	lsls	r2, r3, #5
 8015640:	6a3b      	ldr	r3, [r7, #32]
 8015642:	4413      	add	r3, r2
 8015644:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015648:	681b      	ldr	r3, [r3, #0]
 801564a:	69fa      	ldr	r2, [r7, #28]
 801564c:	0151      	lsls	r1, r2, #5
 801564e:	6a3a      	ldr	r2, [r7, #32]
 8015650:	440a      	add	r2, r1
 8015652:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015656:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801565a:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 801565c:	69fb      	ldr	r3, [r7, #28]
 801565e:	015a      	lsls	r2, r3, #5
 8015660:	6a3b      	ldr	r3, [r7, #32]
 8015662:	4413      	add	r3, r2
 8015664:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015668:	681a      	ldr	r2, [r3, #0]
 801566a:	7e7b      	ldrb	r3, [r7, #25]
 801566c:	075b      	lsls	r3, r3, #29
 801566e:	69f9      	ldr	r1, [r7, #28]
 8015670:	0148      	lsls	r0, r1, #5
 8015672:	6a39      	ldr	r1, [r7, #32]
 8015674:	4401      	add	r1, r0
 8015676:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 801567a:	4313      	orrs	r3, r2
 801567c:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 801567e:	68bb      	ldr	r3, [r7, #8]
 8015680:	799b      	ldrb	r3, [r3, #6]
 8015682:	2b01      	cmp	r3, #1
 8015684:	f040 80c4 	bne.w	8015810 <USB_HC_StartXfer+0x3c0>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8015688:	68bb      	ldr	r3, [r7, #8]
 801568a:	7c5b      	ldrb	r3, [r3, #17]
 801568c:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 801568e:	68ba      	ldr	r2, [r7, #8]
 8015690:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8015692:	4313      	orrs	r3, r2
 8015694:	69fa      	ldr	r2, [r7, #28]
 8015696:	0151      	lsls	r1, r2, #5
 8015698:	6a3a      	ldr	r2, [r7, #32]
 801569a:	440a      	add	r2, r1
 801569c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80156a0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80156a4:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 80156a6:	69fb      	ldr	r3, [r7, #28]
 80156a8:	015a      	lsls	r2, r3, #5
 80156aa:	6a3b      	ldr	r3, [r7, #32]
 80156ac:	4413      	add	r3, r2
 80156ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80156b2:	68db      	ldr	r3, [r3, #12]
 80156b4:	69fa      	ldr	r2, [r7, #28]
 80156b6:	0151      	lsls	r1, r2, #5
 80156b8:	6a3a      	ldr	r2, [r7, #32]
 80156ba:	440a      	add	r2, r1
 80156bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80156c0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80156c4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80156c6:	68bb      	ldr	r3, [r7, #8]
 80156c8:	79db      	ldrb	r3, [r3, #7]
 80156ca:	2b01      	cmp	r3, #1
 80156cc:	d123      	bne.n	8015716 <USB_HC_StartXfer+0x2c6>
 80156ce:	68bb      	ldr	r3, [r7, #8]
 80156d0:	78db      	ldrb	r3, [r3, #3]
 80156d2:	2b00      	cmp	r3, #0
 80156d4:	d11f      	bne.n	8015716 <USB_HC_StartXfer+0x2c6>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80156d6:	69fb      	ldr	r3, [r7, #28]
 80156d8:	015a      	lsls	r2, r3, #5
 80156da:	6a3b      	ldr	r3, [r7, #32]
 80156dc:	4413      	add	r3, r2
 80156de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80156e2:	685b      	ldr	r3, [r3, #4]
 80156e4:	69fa      	ldr	r2, [r7, #28]
 80156e6:	0151      	lsls	r1, r2, #5
 80156e8:	6a3a      	ldr	r2, [r7, #32]
 80156ea:	440a      	add	r2, r1
 80156ec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80156f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80156f4:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80156f6:	69fb      	ldr	r3, [r7, #28]
 80156f8:	015a      	lsls	r2, r3, #5
 80156fa:	6a3b      	ldr	r3, [r7, #32]
 80156fc:	4413      	add	r3, r2
 80156fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015702:	68db      	ldr	r3, [r3, #12]
 8015704:	69fa      	ldr	r2, [r7, #28]
 8015706:	0151      	lsls	r1, r2, #5
 8015708:	6a3a      	ldr	r2, [r7, #32]
 801570a:	440a      	add	r2, r1
 801570c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015710:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015714:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8015716:	68bb      	ldr	r3, [r7, #8]
 8015718:	7c9b      	ldrb	r3, [r3, #18]
 801571a:	2b01      	cmp	r3, #1
 801571c:	d003      	beq.n	8015726 <USB_HC_StartXfer+0x2d6>
 801571e:	68bb      	ldr	r3, [r7, #8]
 8015720:	7c9b      	ldrb	r3, [r3, #18]
 8015722:	2b03      	cmp	r3, #3
 8015724:	d117      	bne.n	8015756 <USB_HC_StartXfer+0x306>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8015726:	68bb      	ldr	r3, [r7, #8]
 8015728:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 801572a:	2b01      	cmp	r3, #1
 801572c:	d113      	bne.n	8015756 <USB_HC_StartXfer+0x306>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 801572e:	68bb      	ldr	r3, [r7, #8]
 8015730:	78db      	ldrb	r3, [r3, #3]
 8015732:	2b01      	cmp	r3, #1
 8015734:	d10f      	bne.n	8015756 <USB_HC_StartXfer+0x306>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8015736:	69fb      	ldr	r3, [r7, #28]
 8015738:	015a      	lsls	r2, r3, #5
 801573a:	6a3b      	ldr	r3, [r7, #32]
 801573c:	4413      	add	r3, r2
 801573e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015742:	685b      	ldr	r3, [r3, #4]
 8015744:	69fa      	ldr	r2, [r7, #28]
 8015746:	0151      	lsls	r1, r2, #5
 8015748:	6a3a      	ldr	r2, [r7, #32]
 801574a:	440a      	add	r2, r1
 801574c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015750:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8015754:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8015756:	68bb      	ldr	r3, [r7, #8]
 8015758:	7c9b      	ldrb	r3, [r3, #18]
 801575a:	2b01      	cmp	r3, #1
 801575c:	d163      	bne.n	8015826 <USB_HC_StartXfer+0x3d6>
 801575e:	68bb      	ldr	r3, [r7, #8]
 8015760:	78db      	ldrb	r3, [r3, #3]
 8015762:	2b00      	cmp	r3, #0
 8015764:	d15f      	bne.n	8015826 <USB_HC_StartXfer+0x3d6>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8015766:	68bb      	ldr	r3, [r7, #8]
 8015768:	68db      	ldr	r3, [r3, #12]
 801576a:	3b01      	subs	r3, #1
 801576c:	2b03      	cmp	r3, #3
 801576e:	d859      	bhi.n	8015824 <USB_HC_StartXfer+0x3d4>
 8015770:	a201      	add	r2, pc, #4	@ (adr r2, 8015778 <USB_HC_StartXfer+0x328>)
 8015772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015776:	bf00      	nop
 8015778:	08015789 	.word	0x08015789
 801577c:	080157ab 	.word	0x080157ab
 8015780:	080157cd 	.word	0x080157cd
 8015784:	080157ef 	.word	0x080157ef
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8015788:	69fb      	ldr	r3, [r7, #28]
 801578a:	015a      	lsls	r2, r3, #5
 801578c:	6a3b      	ldr	r3, [r7, #32]
 801578e:	4413      	add	r3, r2
 8015790:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015794:	685b      	ldr	r3, [r3, #4]
 8015796:	69fa      	ldr	r2, [r7, #28]
 8015798:	0151      	lsls	r1, r2, #5
 801579a:	6a3a      	ldr	r2, [r7, #32]
 801579c:	440a      	add	r2, r1
 801579e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80157a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80157a6:	6053      	str	r3, [r2, #4]
          break;
 80157a8:	e03d      	b.n	8015826 <USB_HC_StartXfer+0x3d6>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 80157aa:	69fb      	ldr	r3, [r7, #28]
 80157ac:	015a      	lsls	r2, r3, #5
 80157ae:	6a3b      	ldr	r3, [r7, #32]
 80157b0:	4413      	add	r3, r2
 80157b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80157b6:	685b      	ldr	r3, [r3, #4]
 80157b8:	69fa      	ldr	r2, [r7, #28]
 80157ba:	0151      	lsls	r1, r2, #5
 80157bc:	6a3a      	ldr	r2, [r7, #32]
 80157be:	440a      	add	r2, r1
 80157c0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80157c4:	f043 030e 	orr.w	r3, r3, #14
 80157c8:	6053      	str	r3, [r2, #4]
          break;
 80157ca:	e02c      	b.n	8015826 <USB_HC_StartXfer+0x3d6>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80157cc:	69fb      	ldr	r3, [r7, #28]
 80157ce:	015a      	lsls	r2, r3, #5
 80157d0:	6a3b      	ldr	r3, [r7, #32]
 80157d2:	4413      	add	r3, r2
 80157d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80157d8:	685b      	ldr	r3, [r3, #4]
 80157da:	69fa      	ldr	r2, [r7, #28]
 80157dc:	0151      	lsls	r1, r2, #5
 80157de:	6a3a      	ldr	r2, [r7, #32]
 80157e0:	440a      	add	r2, r1
 80157e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80157e6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80157ea:	6053      	str	r3, [r2, #4]
          break;
 80157ec:	e01b      	b.n	8015826 <USB_HC_StartXfer+0x3d6>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80157ee:	69fb      	ldr	r3, [r7, #28]
 80157f0:	015a      	lsls	r2, r3, #5
 80157f2:	6a3b      	ldr	r3, [r7, #32]
 80157f4:	4413      	add	r3, r2
 80157f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80157fa:	685b      	ldr	r3, [r3, #4]
 80157fc:	69fa      	ldr	r2, [r7, #28]
 80157fe:	0151      	lsls	r1, r2, #5
 8015800:	6a3a      	ldr	r2, [r7, #32]
 8015802:	440a      	add	r2, r1
 8015804:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015808:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801580c:	6053      	str	r3, [r2, #4]
          break;
 801580e:	e00a      	b.n	8015826 <USB_HC_StartXfer+0x3d6>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8015810:	69fb      	ldr	r3, [r7, #28]
 8015812:	015a      	lsls	r2, r3, #5
 8015814:	6a3b      	ldr	r3, [r7, #32]
 8015816:	4413      	add	r3, r2
 8015818:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801581c:	461a      	mov	r2, r3
 801581e:	2300      	movs	r3, #0
 8015820:	6053      	str	r3, [r2, #4]
 8015822:	e000      	b.n	8015826 <USB_HC_StartXfer+0x3d6>
          break;
 8015824:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8015826:	69fb      	ldr	r3, [r7, #28]
 8015828:	015a      	lsls	r2, r3, #5
 801582a:	6a3b      	ldr	r3, [r7, #32]
 801582c:	4413      	add	r3, r2
 801582e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015832:	681b      	ldr	r3, [r3, #0]
 8015834:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8015836:	693b      	ldr	r3, [r7, #16]
 8015838:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801583c:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 801583e:	68bb      	ldr	r3, [r7, #8]
 8015840:	78db      	ldrb	r3, [r3, #3]
 8015842:	2b00      	cmp	r3, #0
 8015844:	d004      	beq.n	8015850 <USB_HC_StartXfer+0x400>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8015846:	693b      	ldr	r3, [r7, #16]
 8015848:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801584c:	613b      	str	r3, [r7, #16]
 801584e:	e003      	b.n	8015858 <USB_HC_StartXfer+0x408>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8015850:	693b      	ldr	r3, [r7, #16]
 8015852:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8015856:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8015858:	693b      	ldr	r3, [r7, #16]
 801585a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801585e:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8015860:	69fb      	ldr	r3, [r7, #28]
 8015862:	015a      	lsls	r2, r3, #5
 8015864:	6a3b      	ldr	r3, [r7, #32]
 8015866:	4413      	add	r3, r2
 8015868:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801586c:	461a      	mov	r2, r3
 801586e:	693b      	ldr	r3, [r7, #16]
 8015870:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8015872:	79fb      	ldrb	r3, [r7, #7]
 8015874:	2b00      	cmp	r3, #0
 8015876:	d003      	beq.n	8015880 <USB_HC_StartXfer+0x430>
  {
    return HAL_OK;
 8015878:	2300      	movs	r3, #0
 801587a:	e055      	b.n	8015928 <USB_HC_StartXfer+0x4d8>
 801587c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8015880:	68bb      	ldr	r3, [r7, #8]
 8015882:	78db      	ldrb	r3, [r3, #3]
 8015884:	2b00      	cmp	r3, #0
 8015886:	d14e      	bne.n	8015926 <USB_HC_StartXfer+0x4d6>
 8015888:	68bb      	ldr	r3, [r7, #8]
 801588a:	6a1b      	ldr	r3, [r3, #32]
 801588c:	2b00      	cmp	r3, #0
 801588e:	d04a      	beq.n	8015926 <USB_HC_StartXfer+0x4d6>
 8015890:	68bb      	ldr	r3, [r7, #8]
 8015892:	79db      	ldrb	r3, [r3, #7]
 8015894:	2b00      	cmp	r3, #0
 8015896:	d146      	bne.n	8015926 <USB_HC_StartXfer+0x4d6>
  {
    switch (hc->ep_type)
 8015898:	68bb      	ldr	r3, [r7, #8]
 801589a:	7c9b      	ldrb	r3, [r3, #18]
 801589c:	2b03      	cmp	r3, #3
 801589e:	d831      	bhi.n	8015904 <USB_HC_StartXfer+0x4b4>
 80158a0:	a201      	add	r2, pc, #4	@ (adr r2, 80158a8 <USB_HC_StartXfer+0x458>)
 80158a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80158a6:	bf00      	nop
 80158a8:	080158b9 	.word	0x080158b9
 80158ac:	080158dd 	.word	0x080158dd
 80158b0:	080158b9 	.word	0x080158b9
 80158b4:	080158dd 	.word	0x080158dd
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80158b8:	68bb      	ldr	r3, [r7, #8]
 80158ba:	6a1b      	ldr	r3, [r3, #32]
 80158bc:	3303      	adds	r3, #3
 80158be:	089b      	lsrs	r3, r3, #2
 80158c0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80158c2:	8afa      	ldrh	r2, [r7, #22]
 80158c4:	68fb      	ldr	r3, [r7, #12]
 80158c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80158c8:	b29b      	uxth	r3, r3
 80158ca:	429a      	cmp	r2, r3
 80158cc:	d91c      	bls.n	8015908 <USB_HC_StartXfer+0x4b8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80158ce:	68fb      	ldr	r3, [r7, #12]
 80158d0:	699b      	ldr	r3, [r3, #24]
 80158d2:	f043 0220 	orr.w	r2, r3, #32
 80158d6:	68fb      	ldr	r3, [r7, #12]
 80158d8:	619a      	str	r2, [r3, #24]
        }
        break;
 80158da:	e015      	b.n	8015908 <USB_HC_StartXfer+0x4b8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80158dc:	68bb      	ldr	r3, [r7, #8]
 80158de:	6a1b      	ldr	r3, [r3, #32]
 80158e0:	3303      	adds	r3, #3
 80158e2:	089b      	lsrs	r3, r3, #2
 80158e4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80158e6:	8afa      	ldrh	r2, [r7, #22]
 80158e8:	6a3b      	ldr	r3, [r7, #32]
 80158ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80158ee:	691b      	ldr	r3, [r3, #16]
 80158f0:	b29b      	uxth	r3, r3
 80158f2:	429a      	cmp	r2, r3
 80158f4:	d90a      	bls.n	801590c <USB_HC_StartXfer+0x4bc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80158f6:	68fb      	ldr	r3, [r7, #12]
 80158f8:	699b      	ldr	r3, [r3, #24]
 80158fa:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80158fe:	68fb      	ldr	r3, [r7, #12]
 8015900:	619a      	str	r2, [r3, #24]
        }
        break;
 8015902:	e003      	b.n	801590c <USB_HC_StartXfer+0x4bc>

      default:
        break;
 8015904:	bf00      	nop
 8015906:	e002      	b.n	801590e <USB_HC_StartXfer+0x4be>
        break;
 8015908:	bf00      	nop
 801590a:	e000      	b.n	801590e <USB_HC_StartXfer+0x4be>
        break;
 801590c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 801590e:	68bb      	ldr	r3, [r7, #8]
 8015910:	6999      	ldr	r1, [r3, #24]
 8015912:	68bb      	ldr	r3, [r7, #8]
 8015914:	785a      	ldrb	r2, [r3, #1]
 8015916:	68bb      	ldr	r3, [r7, #8]
 8015918:	6a1b      	ldr	r3, [r3, #32]
 801591a:	b29b      	uxth	r3, r3
 801591c:	2000      	movs	r0, #0
 801591e:	9000      	str	r0, [sp, #0]
 8015920:	68f8      	ldr	r0, [r7, #12]
 8015922:	f7fe ffb7 	bl	8014894 <USB_WritePacket>
  }

  return HAL_OK;
 8015926:	2300      	movs	r3, #0
}
 8015928:	4618      	mov	r0, r3
 801592a:	3728      	adds	r7, #40	@ 0x28
 801592c:	46bd      	mov	sp, r7
 801592e:	bd80      	pop	{r7, pc}

08015930 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015930:	b480      	push	{r7}
 8015932:	b085      	sub	sp, #20
 8015934:	af00      	add	r7, sp, #0
 8015936:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015938:	687b      	ldr	r3, [r7, #4]
 801593a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 801593c:	68fb      	ldr	r3, [r7, #12]
 801593e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015942:	695b      	ldr	r3, [r3, #20]
 8015944:	b29b      	uxth	r3, r3
}
 8015946:	4618      	mov	r0, r3
 8015948:	3714      	adds	r7, #20
 801594a:	46bd      	mov	sp, r7
 801594c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015950:	4770      	bx	lr

08015952 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8015952:	b480      	push	{r7}
 8015954:	b089      	sub	sp, #36	@ 0x24
 8015956:	af00      	add	r7, sp, #0
 8015958:	6078      	str	r0, [r7, #4]
 801595a:	460b      	mov	r3, r1
 801595c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8015962:	78fb      	ldrb	r3, [r7, #3]
 8015964:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8015966:	2300      	movs	r3, #0
 8015968:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 801596a:	69bb      	ldr	r3, [r7, #24]
 801596c:	015a      	lsls	r2, r3, #5
 801596e:	69fb      	ldr	r3, [r7, #28]
 8015970:	4413      	add	r3, r2
 8015972:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015976:	681b      	ldr	r3, [r3, #0]
 8015978:	0c9b      	lsrs	r3, r3, #18
 801597a:	f003 0303 	and.w	r3, r3, #3
 801597e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8015980:	69bb      	ldr	r3, [r7, #24]
 8015982:	015a      	lsls	r2, r3, #5
 8015984:	69fb      	ldr	r3, [r7, #28]
 8015986:	4413      	add	r3, r2
 8015988:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801598c:	681b      	ldr	r3, [r3, #0]
 801598e:	0fdb      	lsrs	r3, r3, #31
 8015990:	f003 0301 	and.w	r3, r3, #1
 8015994:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8015996:	69bb      	ldr	r3, [r7, #24]
 8015998:	015a      	lsls	r2, r3, #5
 801599a:	69fb      	ldr	r3, [r7, #28]
 801599c:	4413      	add	r3, r2
 801599e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80159a2:	685b      	ldr	r3, [r3, #4]
 80159a4:	0fdb      	lsrs	r3, r3, #31
 80159a6:	f003 0301 	and.w	r3, r3, #1
 80159aa:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80159ac:	687b      	ldr	r3, [r7, #4]
 80159ae:	689b      	ldr	r3, [r3, #8]
 80159b0:	f003 0320 	and.w	r3, r3, #32
 80159b4:	2b20      	cmp	r3, #32
 80159b6:	d10d      	bne.n	80159d4 <USB_HC_Halt+0x82>
 80159b8:	68fb      	ldr	r3, [r7, #12]
 80159ba:	2b00      	cmp	r3, #0
 80159bc:	d10a      	bne.n	80159d4 <USB_HC_Halt+0x82>
 80159be:	693b      	ldr	r3, [r7, #16]
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	d005      	beq.n	80159d0 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80159c4:	697b      	ldr	r3, [r7, #20]
 80159c6:	2b01      	cmp	r3, #1
 80159c8:	d002      	beq.n	80159d0 <USB_HC_Halt+0x7e>
 80159ca:	697b      	ldr	r3, [r7, #20]
 80159cc:	2b03      	cmp	r3, #3
 80159ce:	d101      	bne.n	80159d4 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80159d0:	2300      	movs	r3, #0
 80159d2:	e0d8      	b.n	8015b86 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80159d4:	697b      	ldr	r3, [r7, #20]
 80159d6:	2b00      	cmp	r3, #0
 80159d8:	d002      	beq.n	80159e0 <USB_HC_Halt+0x8e>
 80159da:	697b      	ldr	r3, [r7, #20]
 80159dc:	2b02      	cmp	r3, #2
 80159de:	d173      	bne.n	8015ac8 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80159e0:	69bb      	ldr	r3, [r7, #24]
 80159e2:	015a      	lsls	r2, r3, #5
 80159e4:	69fb      	ldr	r3, [r7, #28]
 80159e6:	4413      	add	r3, r2
 80159e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80159ec:	681b      	ldr	r3, [r3, #0]
 80159ee:	69ba      	ldr	r2, [r7, #24]
 80159f0:	0151      	lsls	r1, r2, #5
 80159f2:	69fa      	ldr	r2, [r7, #28]
 80159f4:	440a      	add	r2, r1
 80159f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80159fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80159fe:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015a00:	687b      	ldr	r3, [r7, #4]
 8015a02:	689b      	ldr	r3, [r3, #8]
 8015a04:	f003 0320 	and.w	r3, r3, #32
 8015a08:	2b00      	cmp	r3, #0
 8015a0a:	d14a      	bne.n	8015aa2 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8015a0c:	687b      	ldr	r3, [r7, #4]
 8015a0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a10:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8015a14:	2b00      	cmp	r3, #0
 8015a16:	d133      	bne.n	8015a80 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8015a18:	69bb      	ldr	r3, [r7, #24]
 8015a1a:	015a      	lsls	r2, r3, #5
 8015a1c:	69fb      	ldr	r3, [r7, #28]
 8015a1e:	4413      	add	r3, r2
 8015a20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015a24:	681b      	ldr	r3, [r3, #0]
 8015a26:	69ba      	ldr	r2, [r7, #24]
 8015a28:	0151      	lsls	r1, r2, #5
 8015a2a:	69fa      	ldr	r2, [r7, #28]
 8015a2c:	440a      	add	r2, r1
 8015a2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015a32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015a36:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015a38:	69bb      	ldr	r3, [r7, #24]
 8015a3a:	015a      	lsls	r2, r3, #5
 8015a3c:	69fb      	ldr	r3, [r7, #28]
 8015a3e:	4413      	add	r3, r2
 8015a40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015a44:	681b      	ldr	r3, [r3, #0]
 8015a46:	69ba      	ldr	r2, [r7, #24]
 8015a48:	0151      	lsls	r1, r2, #5
 8015a4a:	69fa      	ldr	r2, [r7, #28]
 8015a4c:	440a      	add	r2, r1
 8015a4e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015a56:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8015a58:	68bb      	ldr	r3, [r7, #8]
 8015a5a:	3301      	adds	r3, #1
 8015a5c:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8015a5e:	68bb      	ldr	r3, [r7, #8]
 8015a60:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8015a64:	d82e      	bhi.n	8015ac4 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8015a66:	69bb      	ldr	r3, [r7, #24]
 8015a68:	015a      	lsls	r2, r3, #5
 8015a6a:	69fb      	ldr	r3, [r7, #28]
 8015a6c:	4413      	add	r3, r2
 8015a6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015a72:	681b      	ldr	r3, [r3, #0]
 8015a74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015a78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015a7c:	d0ec      	beq.n	8015a58 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015a7e:	e081      	b.n	8015b84 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015a80:	69bb      	ldr	r3, [r7, #24]
 8015a82:	015a      	lsls	r2, r3, #5
 8015a84:	69fb      	ldr	r3, [r7, #28]
 8015a86:	4413      	add	r3, r2
 8015a88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015a8c:	681b      	ldr	r3, [r3, #0]
 8015a8e:	69ba      	ldr	r2, [r7, #24]
 8015a90:	0151      	lsls	r1, r2, #5
 8015a92:	69fa      	ldr	r2, [r7, #28]
 8015a94:	440a      	add	r2, r1
 8015a96:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015a9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015a9e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015aa0:	e070      	b.n	8015b84 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015aa2:	69bb      	ldr	r3, [r7, #24]
 8015aa4:	015a      	lsls	r2, r3, #5
 8015aa6:	69fb      	ldr	r3, [r7, #28]
 8015aa8:	4413      	add	r3, r2
 8015aaa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015aae:	681b      	ldr	r3, [r3, #0]
 8015ab0:	69ba      	ldr	r2, [r7, #24]
 8015ab2:	0151      	lsls	r1, r2, #5
 8015ab4:	69fa      	ldr	r2, [r7, #28]
 8015ab6:	440a      	add	r2, r1
 8015ab8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015abc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015ac0:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015ac2:	e05f      	b.n	8015b84 <USB_HC_Halt+0x232>
            break;
 8015ac4:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8015ac6:	e05d      	b.n	8015b84 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8015ac8:	69bb      	ldr	r3, [r7, #24]
 8015aca:	015a      	lsls	r2, r3, #5
 8015acc:	69fb      	ldr	r3, [r7, #28]
 8015ace:	4413      	add	r3, r2
 8015ad0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015ad4:	681b      	ldr	r3, [r3, #0]
 8015ad6:	69ba      	ldr	r2, [r7, #24]
 8015ad8:	0151      	lsls	r1, r2, #5
 8015ada:	69fa      	ldr	r2, [r7, #28]
 8015adc:	440a      	add	r2, r1
 8015ade:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015ae2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015ae6:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8015ae8:	69fb      	ldr	r3, [r7, #28]
 8015aea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015aee:	691b      	ldr	r3, [r3, #16]
 8015af0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8015af4:	2b00      	cmp	r3, #0
 8015af6:	d133      	bne.n	8015b60 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8015af8:	69bb      	ldr	r3, [r7, #24]
 8015afa:	015a      	lsls	r2, r3, #5
 8015afc:	69fb      	ldr	r3, [r7, #28]
 8015afe:	4413      	add	r3, r2
 8015b00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015b04:	681b      	ldr	r3, [r3, #0]
 8015b06:	69ba      	ldr	r2, [r7, #24]
 8015b08:	0151      	lsls	r1, r2, #5
 8015b0a:	69fa      	ldr	r2, [r7, #28]
 8015b0c:	440a      	add	r2, r1
 8015b0e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015b12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015b16:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015b18:	69bb      	ldr	r3, [r7, #24]
 8015b1a:	015a      	lsls	r2, r3, #5
 8015b1c:	69fb      	ldr	r3, [r7, #28]
 8015b1e:	4413      	add	r3, r2
 8015b20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015b24:	681b      	ldr	r3, [r3, #0]
 8015b26:	69ba      	ldr	r2, [r7, #24]
 8015b28:	0151      	lsls	r1, r2, #5
 8015b2a:	69fa      	ldr	r2, [r7, #28]
 8015b2c:	440a      	add	r2, r1
 8015b2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015b32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015b36:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8015b38:	68bb      	ldr	r3, [r7, #8]
 8015b3a:	3301      	adds	r3, #1
 8015b3c:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8015b3e:	68bb      	ldr	r3, [r7, #8]
 8015b40:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8015b44:	d81d      	bhi.n	8015b82 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8015b46:	69bb      	ldr	r3, [r7, #24]
 8015b48:	015a      	lsls	r2, r3, #5
 8015b4a:	69fb      	ldr	r3, [r7, #28]
 8015b4c:	4413      	add	r3, r2
 8015b4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015b52:	681b      	ldr	r3, [r3, #0]
 8015b54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015b58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015b5c:	d0ec      	beq.n	8015b38 <USB_HC_Halt+0x1e6>
 8015b5e:	e011      	b.n	8015b84 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8015b60:	69bb      	ldr	r3, [r7, #24]
 8015b62:	015a      	lsls	r2, r3, #5
 8015b64:	69fb      	ldr	r3, [r7, #28]
 8015b66:	4413      	add	r3, r2
 8015b68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015b6c:	681b      	ldr	r3, [r3, #0]
 8015b6e:	69ba      	ldr	r2, [r7, #24]
 8015b70:	0151      	lsls	r1, r2, #5
 8015b72:	69fa      	ldr	r2, [r7, #28]
 8015b74:	440a      	add	r2, r1
 8015b76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015b7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015b7e:	6013      	str	r3, [r2, #0]
 8015b80:	e000      	b.n	8015b84 <USB_HC_Halt+0x232>
          break;
 8015b82:	bf00      	nop
    }
  }

  return HAL_OK;
 8015b84:	2300      	movs	r3, #0
}
 8015b86:	4618      	mov	r0, r3
 8015b88:	3724      	adds	r7, #36	@ 0x24
 8015b8a:	46bd      	mov	sp, r7
 8015b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b90:	4770      	bx	lr
	...

08015b94 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8015b94:	b480      	push	{r7}
 8015b96:	b087      	sub	sp, #28
 8015b98:	af00      	add	r7, sp, #0
 8015b9a:	6078      	str	r0, [r7, #4]
 8015b9c:	460b      	mov	r3, r1
 8015b9e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8015ba4:	78fb      	ldrb	r3, [r7, #3]
 8015ba6:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8015ba8:	2301      	movs	r3, #1
 8015baa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8015bac:	68fb      	ldr	r3, [r7, #12]
 8015bae:	04da      	lsls	r2, r3, #19
 8015bb0:	4b15      	ldr	r3, [pc, #84]	@ (8015c08 <USB_DoPing+0x74>)
 8015bb2:	4013      	ands	r3, r2
 8015bb4:	693a      	ldr	r2, [r7, #16]
 8015bb6:	0151      	lsls	r1, r2, #5
 8015bb8:	697a      	ldr	r2, [r7, #20]
 8015bba:	440a      	add	r2, r1
 8015bbc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8015bc0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015bc4:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8015bc6:	693b      	ldr	r3, [r7, #16]
 8015bc8:	015a      	lsls	r2, r3, #5
 8015bca:	697b      	ldr	r3, [r7, #20]
 8015bcc:	4413      	add	r3, r2
 8015bce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015bd2:	681b      	ldr	r3, [r3, #0]
 8015bd4:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8015bd6:	68bb      	ldr	r3, [r7, #8]
 8015bd8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8015bdc:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8015bde:	68bb      	ldr	r3, [r7, #8]
 8015be0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015be4:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8015be6:	693b      	ldr	r3, [r7, #16]
 8015be8:	015a      	lsls	r2, r3, #5
 8015bea:	697b      	ldr	r3, [r7, #20]
 8015bec:	4413      	add	r3, r2
 8015bee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015bf2:	461a      	mov	r2, r3
 8015bf4:	68bb      	ldr	r3, [r7, #8]
 8015bf6:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8015bf8:	2300      	movs	r3, #0
}
 8015bfa:	4618      	mov	r0, r3
 8015bfc:	371c      	adds	r7, #28
 8015bfe:	46bd      	mov	sp, r7
 8015c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c04:	4770      	bx	lr
 8015c06:	bf00      	nop
 8015c08:	1ff80000 	.word	0x1ff80000

08015c0c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8015c0c:	b580      	push	{r7, lr}
 8015c0e:	b088      	sub	sp, #32
 8015c10:	af00      	add	r7, sp, #0
 8015c12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8015c14:	2300      	movs	r3, #0
 8015c16:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8015c1c:	2300      	movs	r3, #0
 8015c1e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8015c20:	6878      	ldr	r0, [r7, #4]
 8015c22:	f7fd ff2c 	bl	8013a7e <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8015c26:	2110      	movs	r1, #16
 8015c28:	6878      	ldr	r0, [r7, #4]
 8015c2a:	f7fe f8e3 	bl	8013df4 <USB_FlushTxFifo>
 8015c2e:	4603      	mov	r3, r0
 8015c30:	2b00      	cmp	r3, #0
 8015c32:	d001      	beq.n	8015c38 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8015c34:	2301      	movs	r3, #1
 8015c36:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8015c38:	6878      	ldr	r0, [r7, #4]
 8015c3a:	f7fe f90d 	bl	8013e58 <USB_FlushRxFifo>
 8015c3e:	4603      	mov	r3, r0
 8015c40:	2b00      	cmp	r3, #0
 8015c42:	d001      	beq.n	8015c48 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8015c44:	2301      	movs	r3, #1
 8015c46:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8015c48:	2300      	movs	r3, #0
 8015c4a:	61bb      	str	r3, [r7, #24]
 8015c4c:	e01f      	b.n	8015c8e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8015c4e:	69bb      	ldr	r3, [r7, #24]
 8015c50:	015a      	lsls	r2, r3, #5
 8015c52:	697b      	ldr	r3, [r7, #20]
 8015c54:	4413      	add	r3, r2
 8015c56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015c5a:	681b      	ldr	r3, [r3, #0]
 8015c5c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8015c5e:	693b      	ldr	r3, [r7, #16]
 8015c60:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015c64:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8015c66:	693b      	ldr	r3, [r7, #16]
 8015c68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015c6c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8015c6e:	693b      	ldr	r3, [r7, #16]
 8015c70:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8015c74:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8015c76:	69bb      	ldr	r3, [r7, #24]
 8015c78:	015a      	lsls	r2, r3, #5
 8015c7a:	697b      	ldr	r3, [r7, #20]
 8015c7c:	4413      	add	r3, r2
 8015c7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015c82:	461a      	mov	r2, r3
 8015c84:	693b      	ldr	r3, [r7, #16]
 8015c86:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8015c88:	69bb      	ldr	r3, [r7, #24]
 8015c8a:	3301      	adds	r3, #1
 8015c8c:	61bb      	str	r3, [r7, #24]
 8015c8e:	69bb      	ldr	r3, [r7, #24]
 8015c90:	2b0f      	cmp	r3, #15
 8015c92:	d9dc      	bls.n	8015c4e <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8015c94:	2300      	movs	r3, #0
 8015c96:	61bb      	str	r3, [r7, #24]
 8015c98:	e034      	b.n	8015d04 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8015c9a:	69bb      	ldr	r3, [r7, #24]
 8015c9c:	015a      	lsls	r2, r3, #5
 8015c9e:	697b      	ldr	r3, [r7, #20]
 8015ca0:	4413      	add	r3, r2
 8015ca2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015ca6:	681b      	ldr	r3, [r3, #0]
 8015ca8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8015caa:	693b      	ldr	r3, [r7, #16]
 8015cac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015cb0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8015cb2:	693b      	ldr	r3, [r7, #16]
 8015cb4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8015cb8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8015cba:	693b      	ldr	r3, [r7, #16]
 8015cbc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8015cc0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8015cc2:	69bb      	ldr	r3, [r7, #24]
 8015cc4:	015a      	lsls	r2, r3, #5
 8015cc6:	697b      	ldr	r3, [r7, #20]
 8015cc8:	4413      	add	r3, r2
 8015cca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015cce:	461a      	mov	r2, r3
 8015cd0:	693b      	ldr	r3, [r7, #16]
 8015cd2:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8015cd4:	68fb      	ldr	r3, [r7, #12]
 8015cd6:	3301      	adds	r3, #1
 8015cd8:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8015cda:	68fb      	ldr	r3, [r7, #12]
 8015cdc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8015ce0:	d80c      	bhi.n	8015cfc <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8015ce2:	69bb      	ldr	r3, [r7, #24]
 8015ce4:	015a      	lsls	r2, r3, #5
 8015ce6:	697b      	ldr	r3, [r7, #20]
 8015ce8:	4413      	add	r3, r2
 8015cea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8015cee:	681b      	ldr	r3, [r3, #0]
 8015cf0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015cf4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015cf8:	d0ec      	beq.n	8015cd4 <USB_StopHost+0xc8>
 8015cfa:	e000      	b.n	8015cfe <USB_StopHost+0xf2>
        break;
 8015cfc:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8015cfe:	69bb      	ldr	r3, [r7, #24]
 8015d00:	3301      	adds	r3, #1
 8015d02:	61bb      	str	r3, [r7, #24]
 8015d04:	69bb      	ldr	r3, [r7, #24]
 8015d06:	2b0f      	cmp	r3, #15
 8015d08:	d9c7      	bls.n	8015c9a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8015d0a:	697b      	ldr	r3, [r7, #20]
 8015d0c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8015d10:	461a      	mov	r2, r3
 8015d12:	f04f 33ff 	mov.w	r3, #4294967295
 8015d16:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8015d18:	687b      	ldr	r3, [r7, #4]
 8015d1a:	f04f 32ff 	mov.w	r2, #4294967295
 8015d1e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8015d20:	6878      	ldr	r0, [r7, #4]
 8015d22:	f7fd fe9b 	bl	8013a5c <USB_EnableGlobalInt>

  return ret;
 8015d26:	7ffb      	ldrb	r3, [r7, #31]
}
 8015d28:	4618      	mov	r0, r3
 8015d2a:	3720      	adds	r7, #32
 8015d2c:	46bd      	mov	sp, r7
 8015d2e:	bd80      	pop	{r7, pc}

08015d30 <AudioIn_Init>:
static volatile uint32_t audio_in_latest_half = 0;
static volatile bool audio_in_has_block = false;
static SAI_HandleTypeDef *audio_in_sai = NULL;

void AudioIn_Init(SAI_HandleTypeDef *hsai)
{
 8015d30:	b580      	push	{r7, lr}
 8015d32:	b082      	sub	sp, #8
 8015d34:	af00      	add	r7, sp, #0
 8015d36:	6078      	str	r0, [r7, #4]
  audio_in_sai = hsai;
 8015d38:	4a0c      	ldr	r2, [pc, #48]	@ (8015d6c <AudioIn_Init+0x3c>)
 8015d3a:	687b      	ldr	r3, [r7, #4]
 8015d3c:	6013      	str	r3, [r2, #0]
  audio_in_half_events = 0;
 8015d3e:	4b0c      	ldr	r3, [pc, #48]	@ (8015d70 <AudioIn_Init+0x40>)
 8015d40:	2200      	movs	r2, #0
 8015d42:	601a      	str	r2, [r3, #0]
  audio_in_full_events = 0;
 8015d44:	4b0b      	ldr	r3, [pc, #44]	@ (8015d74 <AudioIn_Init+0x44>)
 8015d46:	2200      	movs	r2, #0
 8015d48:	601a      	str	r2, [r3, #0]
  audio_in_latest_half = 0;
 8015d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8015d78 <AudioIn_Init+0x48>)
 8015d4c:	2200      	movs	r2, #0
 8015d4e:	601a      	str	r2, [r3, #0]
  audio_in_has_block = false;
 8015d50:	4b0a      	ldr	r3, [pc, #40]	@ (8015d7c <AudioIn_Init+0x4c>)
 8015d52:	2200      	movs	r2, #0
 8015d54:	701a      	strb	r2, [r3, #0]
  memset(audio_in_buffer, 0, sizeof(audio_in_buffer));
 8015d56:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8015d5a:	2100      	movs	r1, #0
 8015d5c:	4808      	ldr	r0, [pc, #32]	@ (8015d80 <AudioIn_Init+0x50>)
 8015d5e:	f003 fdd9 	bl	8019914 <memset>
}
 8015d62:	bf00      	nop
 8015d64:	3708      	adds	r7, #8
 8015d66:	46bd      	mov	sp, r7
 8015d68:	bd80      	pop	{r7, pc}
 8015d6a:	bf00      	nop
 8015d6c:	2400545c 	.word	0x2400545c
 8015d70:	2400544c 	.word	0x2400544c
 8015d74:	24005450 	.word	0x24005450
 8015d78:	24005454 	.word	0x24005454
 8015d7c:	24005458 	.word	0x24005458
 8015d80:	2400144c 	.word	0x2400144c

08015d84 <AudioIn_ProcessHalf>:

void AudioIn_ProcessHalf(void)
{
 8015d84:	b480      	push	{r7}
 8015d86:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 8015d88:	4b0a      	ldr	r3, [pc, #40]	@ (8015db4 <AudioIn_ProcessHalf+0x30>)
 8015d8a:	681b      	ldr	r3, [r3, #0]
 8015d8c:	2b00      	cmp	r3, #0
 8015d8e:	d00b      	beq.n	8015da8 <AudioIn_ProcessHalf+0x24>
  {
    return;
  }

  /* Half-transfer complete: DMA moves on to the second half. */
  audio_in_latest_half = 0;
 8015d90:	4b09      	ldr	r3, [pc, #36]	@ (8015db8 <AudioIn_ProcessHalf+0x34>)
 8015d92:	2200      	movs	r2, #0
 8015d94:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 8015d96:	4b09      	ldr	r3, [pc, #36]	@ (8015dbc <AudioIn_ProcessHalf+0x38>)
 8015d98:	2201      	movs	r2, #1
 8015d9a:	701a      	strb	r2, [r3, #0]
  audio_in_half_events++;
 8015d9c:	4b08      	ldr	r3, [pc, #32]	@ (8015dc0 <AudioIn_ProcessHalf+0x3c>)
 8015d9e:	681b      	ldr	r3, [r3, #0]
 8015da0:	3301      	adds	r3, #1
 8015da2:	4a07      	ldr	r2, [pc, #28]	@ (8015dc0 <AudioIn_ProcessHalf+0x3c>)
 8015da4:	6013      	str	r3, [r2, #0]
 8015da6:	e000      	b.n	8015daa <AudioIn_ProcessHalf+0x26>
    return;
 8015da8:	bf00      	nop
}
 8015daa:	46bd      	mov	sp, r7
 8015dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015db0:	4770      	bx	lr
 8015db2:	bf00      	nop
 8015db4:	2400545c 	.word	0x2400545c
 8015db8:	24005454 	.word	0x24005454
 8015dbc:	24005458 	.word	0x24005458
 8015dc0:	2400544c 	.word	0x2400544c

08015dc4 <AudioIn_ProcessFull>:

void AudioIn_ProcessFull(void)
{
 8015dc4:	b480      	push	{r7}
 8015dc6:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 8015dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8015df4 <AudioIn_ProcessFull+0x30>)
 8015dca:	681b      	ldr	r3, [r3, #0]
 8015dcc:	2b00      	cmp	r3, #0
 8015dce:	d00b      	beq.n	8015de8 <AudioIn_ProcessFull+0x24>
  {
    return;
  }

  /* Full-transfer complete: DMA wraps to the first half. */
  audio_in_latest_half = 1;
 8015dd0:	4b09      	ldr	r3, [pc, #36]	@ (8015df8 <AudioIn_ProcessFull+0x34>)
 8015dd2:	2201      	movs	r2, #1
 8015dd4:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 8015dd6:	4b09      	ldr	r3, [pc, #36]	@ (8015dfc <AudioIn_ProcessFull+0x38>)
 8015dd8:	2201      	movs	r2, #1
 8015dda:	701a      	strb	r2, [r3, #0]
  audio_in_full_events++;
 8015ddc:	4b08      	ldr	r3, [pc, #32]	@ (8015e00 <AudioIn_ProcessFull+0x3c>)
 8015dde:	681b      	ldr	r3, [r3, #0]
 8015de0:	3301      	adds	r3, #1
 8015de2:	4a07      	ldr	r2, [pc, #28]	@ (8015e00 <AudioIn_ProcessFull+0x3c>)
 8015de4:	6013      	str	r3, [r2, #0]
 8015de6:	e000      	b.n	8015dea <AudioIn_ProcessFull+0x26>
    return;
 8015de8:	bf00      	nop
}
 8015dea:	46bd      	mov	sp, r7
 8015dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015df0:	4770      	bx	lr
 8015df2:	bf00      	nop
 8015df4:	2400545c 	.word	0x2400545c
 8015df8:	24005454 	.word	0x24005454
 8015dfc:	24005458 	.word	0x24005458
 8015e00:	24005450 	.word	0x24005450

08015e04 <AudioIn_GetBuffer>:
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
  }
}

int32_t *AudioIn_GetBuffer(void)
{
 8015e04:	b480      	push	{r7}
 8015e06:	af00      	add	r7, sp, #0
  return audio_in_buffer;
 8015e08:	4b02      	ldr	r3, [pc, #8]	@ (8015e14 <AudioIn_GetBuffer+0x10>)
}
 8015e0a:	4618      	mov	r0, r3
 8015e0c:	46bd      	mov	sp, r7
 8015e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e12:	4770      	bx	lr
 8015e14:	2400144c 	.word	0x2400144c

08015e18 <AudioIn_GetLatestBlock>:

const int32_t *AudioIn_GetLatestBlock(void)
{
 8015e18:	b480      	push	{r7}
 8015e1a:	b083      	sub	sp, #12
 8015e1c:	af00      	add	r7, sp, #0
  if (!audio_in_has_block)
 8015e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8015e50 <AudioIn_GetLatestBlock+0x38>)
 8015e20:	781b      	ldrb	r3, [r3, #0]
 8015e22:	b2db      	uxtb	r3, r3
 8015e24:	f083 0301 	eor.w	r3, r3, #1
 8015e28:	b2db      	uxtb	r3, r3
 8015e2a:	2b00      	cmp	r3, #0
 8015e2c:	d001      	beq.n	8015e32 <AudioIn_GetLatestBlock+0x1a>
  {
    return NULL;
 8015e2e:	2300      	movs	r3, #0
 8015e30:	e007      	b.n	8015e42 <AudioIn_GetLatestBlock+0x2a>
  }

  uint32_t offset = audio_in_latest_half * (AUDIO_IN_FRAMES_PER_HALF * AUDIO_IN_WORDS_PER_FRAME);
 8015e32:	4b08      	ldr	r3, [pc, #32]	@ (8015e54 <AudioIn_GetLatestBlock+0x3c>)
 8015e34:	681b      	ldr	r3, [r3, #0]
 8015e36:	02db      	lsls	r3, r3, #11
 8015e38:	607b      	str	r3, [r7, #4]
  return &audio_in_buffer[offset];
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	009b      	lsls	r3, r3, #2
 8015e3e:	4a06      	ldr	r2, [pc, #24]	@ (8015e58 <AudioIn_GetLatestBlock+0x40>)
 8015e40:	4413      	add	r3, r2
}
 8015e42:	4618      	mov	r0, r3
 8015e44:	370c      	adds	r7, #12
 8015e46:	46bd      	mov	sp, r7
 8015e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e4c:	4770      	bx	lr
 8015e4e:	bf00      	nop
 8015e50:	24005458 	.word	0x24005458
 8015e54:	24005454 	.word	0x24005454
 8015e58:	2400144c 	.word	0x2400144c

08015e5c <AudioIn_GetBufferSamples>:

uint32_t AudioIn_GetBufferSamples(void)
{
 8015e5c:	b480      	push	{r7}
 8015e5e:	af00      	add	r7, sp, #0
  return AUDIO_IN_BUFFER_SAMPLES;
 8015e60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
}
 8015e64:	4618      	mov	r0, r3
 8015e66:	46bd      	mov	sp, r7
 8015e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e6c:	4770      	bx	lr
	...

08015e70 <AudioIn_GetHalfEvents>:

uint32_t AudioIn_GetHalfEvents(void)
{
 8015e70:	b480      	push	{r7}
 8015e72:	af00      	add	r7, sp, #0
  return audio_in_half_events;
 8015e74:	4b03      	ldr	r3, [pc, #12]	@ (8015e84 <AudioIn_GetHalfEvents+0x14>)
 8015e76:	681b      	ldr	r3, [r3, #0]
}
 8015e78:	4618      	mov	r0, r3
 8015e7a:	46bd      	mov	sp, r7
 8015e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e80:	4770      	bx	lr
 8015e82:	bf00      	nop
 8015e84:	2400544c 	.word	0x2400544c

08015e88 <AudioIn_GetFullEvents>:

uint32_t AudioIn_GetFullEvents(void)
{
 8015e88:	b480      	push	{r7}
 8015e8a:	af00      	add	r7, sp, #0
  return audio_in_full_events;
 8015e8c:	4b03      	ldr	r3, [pc, #12]	@ (8015e9c <AudioIn_GetFullEvents+0x14>)
 8015e8e:	681b      	ldr	r3, [r3, #0]
}
 8015e90:	4618      	mov	r0, r3
 8015e92:	46bd      	mov	sp, r7
 8015e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e98:	4770      	bx	lr
 8015e9a:	bf00      	nop
 8015e9c:	24005450 	.word	0x24005450

08015ea0 <audio_out_fill_samples>:
  -14732, -14010, -13279, -12539, -11793, -11039, -10278, -9512, -8739,
  -7962, -7179, -6393, -5602, -4808, -4011, -3212, -2410, -1608, -804
};

static void audio_out_fill_samples(uint32_t frame_offset, uint32_t frame_count)
{
 8015ea0:	b580      	push	{r7, lr}
 8015ea2:	b08e      	sub	sp, #56	@ 0x38
 8015ea4:	af00      	add	r7, sp, #0
 8015ea6:	6078      	str	r0, [r7, #4]
 8015ea8:	6039      	str	r1, [r7, #0]
  uint32_t index = frame_offset * AUDIO_OUT_WORDS_PER_FRAME;
 8015eaa:	687b      	ldr	r3, [r7, #4]
 8015eac:	00db      	lsls	r3, r3, #3
 8015eae:	637b      	str	r3, [r7, #52]	@ 0x34
  const int32_t *audio_in_block = AudioIn_GetLatestBlock();
 8015eb0:	f7ff ffb2 	bl	8015e18 <AudioIn_GetLatestBlock>
 8015eb4:	61f8      	str	r0, [r7, #28]

  for (uint32_t frame = 0; frame < frame_count; ++frame)
 8015eb6:	2300      	movs	r3, #0
 8015eb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8015eba:	e070      	b.n	8015f9e <audio_out_fill_samples+0xfe>
  {
    if (audio_test_sine_enable)
 8015ebc:	4b3c      	ldr	r3, [pc, #240]	@ (8015fb0 <audio_out_fill_samples+0x110>)
 8015ebe:	781b      	ldrb	r3, [r3, #0]
 8015ec0:	2b00      	cmp	r3, #0
 8015ec2:	d022      	beq.n	8015f0a <audio_out_fill_samples+0x6a>
    {
      uint32_t table_index = (audio_out_phase >> 16) & (AUDIO_OUT_TABLE_SIZE - 1U);
 8015ec4:	4b3b      	ldr	r3, [pc, #236]	@ (8015fb4 <audio_out_fill_samples+0x114>)
 8015ec6:	681b      	ldr	r3, [r3, #0]
 8015ec8:	0c1b      	lsrs	r3, r3, #16
 8015eca:	b2db      	uxtb	r3, r3
 8015ecc:	613b      	str	r3, [r7, #16]
      int32_t sample24 = ((int32_t)audio_out_sine_table[table_index]) << 8;
 8015ece:	4a3a      	ldr	r2, [pc, #232]	@ (8015fb8 <audio_out_fill_samples+0x118>)
 8015ed0:	693b      	ldr	r3, [r7, #16]
 8015ed2:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8015ed6:	021b      	lsls	r3, r3, #8
 8015ed8:	60fb      	str	r3, [r7, #12]

      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 8015eda:	2300      	movs	r3, #0
 8015edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015ede:	e009      	b.n	8015ef4 <audio_out_fill_samples+0x54>
      {
        audio_out_buffer[index + slot] = sample24;
 8015ee0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015ee4:	4413      	add	r3, r2
 8015ee6:	4935      	ldr	r1, [pc, #212]	@ (8015fbc <audio_out_fill_samples+0x11c>)
 8015ee8:	68fa      	ldr	r2, [r7, #12]
 8015eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 8015eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015ef0:	3301      	adds	r3, #1
 8015ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8015ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015ef6:	2b07      	cmp	r3, #7
 8015ef8:	d9f2      	bls.n	8015ee0 <audio_out_fill_samples+0x40>
      }

      audio_out_phase += audio_out_phase_inc;
 8015efa:	4b2e      	ldr	r3, [pc, #184]	@ (8015fb4 <audio_out_fill_samples+0x114>)
 8015efc:	681a      	ldr	r2, [r3, #0]
 8015efe:	4b30      	ldr	r3, [pc, #192]	@ (8015fc0 <audio_out_fill_samples+0x120>)
 8015f00:	681b      	ldr	r3, [r3, #0]
 8015f02:	4413      	add	r3, r2
 8015f04:	4a2b      	ldr	r2, [pc, #172]	@ (8015fb4 <audio_out_fill_samples+0x114>)
 8015f06:	6013      	str	r3, [r2, #0]
 8015f08:	e043      	b.n	8015f92 <audio_out_fill_samples+0xf2>
    }
    else if (audio_test_loopback_enable && audio_in_block != NULL)
 8015f0a:	4b2e      	ldr	r3, [pc, #184]	@ (8015fc4 <audio_out_fill_samples+0x124>)
 8015f0c:	781b      	ldrb	r3, [r3, #0]
 8015f0e:	2b00      	cmp	r3, #0
 8015f10:	d02f      	beq.n	8015f72 <audio_out_fill_samples+0xd2>
 8015f12:	69fb      	ldr	r3, [r7, #28]
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	d02c      	beq.n	8015f72 <audio_out_fill_samples+0xd2>
    {
      uint32_t in_index = frame * AUDIO_OUT_WORDS_PER_FRAME;
 8015f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f1a:	00db      	lsls	r3, r3, #3
 8015f1c:	61bb      	str	r3, [r7, #24]
      uint32_t loop_slots =
 8015f1e:	2306      	movs	r3, #6
 8015f20:	617b      	str	r3, [r7, #20]
          ((uint32_t)AUDIO_IN_ACTIVE_SLOTS < (uint32_t)AUDIO_OUT_DAC_CHANNELS)
              ? (uint32_t)AUDIO_IN_ACTIVE_SLOTS
              : (uint32_t)AUDIO_OUT_DAC_CHANNELS;


      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 8015f22:	2300      	movs	r3, #0
 8015f24:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015f26:	e00f      	b.n	8015f48 <audio_out_fill_samples+0xa8>
      {
        audio_out_buffer[index + slot] = audio_in_block[in_index + slot];
 8015f28:	69ba      	ldr	r2, [r7, #24]
 8015f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f2c:	4413      	add	r3, r2
 8015f2e:	009b      	lsls	r3, r3, #2
 8015f30:	69fa      	ldr	r2, [r7, #28]
 8015f32:	441a      	add	r2, r3
 8015f34:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8015f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f38:	440b      	add	r3, r1
 8015f3a:	6812      	ldr	r2, [r2, #0]
 8015f3c:	491f      	ldr	r1, [pc, #124]	@ (8015fbc <audio_out_fill_samples+0x11c>)
 8015f3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 8015f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f44:	3301      	adds	r3, #1
 8015f46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015f48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015f4a:	697b      	ldr	r3, [r7, #20]
 8015f4c:	429a      	cmp	r2, r3
 8015f4e:	d3eb      	bcc.n	8015f28 <audio_out_fill_samples+0x88>
      }

      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8015f50:	697b      	ldr	r3, [r7, #20]
 8015f52:	627b      	str	r3, [r7, #36]	@ 0x24
 8015f54:	e009      	b.n	8015f6a <audio_out_fill_samples+0xca>
      {
        audio_out_buffer[index + slot] = 0;
 8015f56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f5a:	4413      	add	r3, r2
 8015f5c:	4a17      	ldr	r2, [pc, #92]	@ (8015fbc <audio_out_fill_samples+0x11c>)
 8015f5e:	2100      	movs	r1, #0
 8015f60:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8015f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f66:	3301      	adds	r3, #1
 8015f68:	627b      	str	r3, [r7, #36]	@ 0x24
 8015f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f6c:	2b07      	cmp	r3, #7
 8015f6e:	d9f2      	bls.n	8015f56 <audio_out_fill_samples+0xb6>
    {
 8015f70:	e00f      	b.n	8015f92 <audio_out_fill_samples+0xf2>
      }
    }
    else
    {
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8015f72:	2300      	movs	r3, #0
 8015f74:	623b      	str	r3, [r7, #32]
 8015f76:	e009      	b.n	8015f8c <audio_out_fill_samples+0xec>
      {
        audio_out_buffer[index + slot] = 0;
 8015f78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015f7a:	6a3b      	ldr	r3, [r7, #32]
 8015f7c:	4413      	add	r3, r2
 8015f7e:	4a0f      	ldr	r2, [pc, #60]	@ (8015fbc <audio_out_fill_samples+0x11c>)
 8015f80:	2100      	movs	r1, #0
 8015f82:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 8015f86:	6a3b      	ldr	r3, [r7, #32]
 8015f88:	3301      	adds	r3, #1
 8015f8a:	623b      	str	r3, [r7, #32]
 8015f8c:	6a3b      	ldr	r3, [r7, #32]
 8015f8e:	2b07      	cmp	r3, #7
 8015f90:	d9f2      	bls.n	8015f78 <audio_out_fill_samples+0xd8>
      }
    }

    index += AUDIO_OUT_WORDS_PER_FRAME;
 8015f92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015f94:	3308      	adds	r3, #8
 8015f96:	637b      	str	r3, [r7, #52]	@ 0x34
  for (uint32_t frame = 0; frame < frame_count; ++frame)
 8015f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f9a:	3301      	adds	r3, #1
 8015f9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8015f9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015fa0:	683b      	ldr	r3, [r7, #0]
 8015fa2:	429a      	cmp	r2, r3
 8015fa4:	d38a      	bcc.n	8015ebc <audio_out_fill_samples+0x1c>
  }
}
 8015fa6:	bf00      	nop
 8015fa8:	bf00      	nop
 8015faa:	3738      	adds	r7, #56	@ 0x38
 8015fac:	46bd      	mov	sp, r7
 8015fae:	bd80      	pop	{r7, pc}
 8015fb0:	240000f1 	.word	0x240000f1
 8015fb4:	24009468 	.word	0x24009468
 8015fb8:	0801aac4 	.word	0x0801aac4
 8015fbc:	24005460 	.word	0x24005460
 8015fc0:	2400946c 	.word	0x2400946c
 8015fc4:	24009474 	.word	0x24009474

08015fc8 <AudioOut_Init>:
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
  }
}

void AudioOut_Init(SAI_HandleTypeDef *hsai)
{
 8015fc8:	b580      	push	{r7, lr}
 8015fca:	b082      	sub	sp, #8
 8015fcc:	af00      	add	r7, sp, #0
 8015fce:	6078      	str	r0, [r7, #4]
  audio_out_sai = hsai;
 8015fd0:	4a0c      	ldr	r2, [pc, #48]	@ (8016004 <AudioOut_Init+0x3c>)
 8015fd2:	687b      	ldr	r3, [r7, #4]
 8015fd4:	6013      	str	r3, [r2, #0]
  audio_out_phase = 0;
 8015fd6:	4b0c      	ldr	r3, [pc, #48]	@ (8016008 <AudioOut_Init+0x40>)
 8015fd8:	2200      	movs	r2, #0
 8015fda:	601a      	str	r2, [r3, #0]
  audio_out_phase_inc = (AUDIO_OUT_TONE_HZ * AUDIO_OUT_TABLE_SIZE * 65536U) / AUDIO_OUT_SAMPLE_RATE;
 8015fdc:	4b0b      	ldr	r3, [pc, #44]	@ (801600c <AudioOut_Init+0x44>)
 8015fde:	f648 0288 	movw	r2, #34952	@ 0x8888
 8015fe2:	601a      	str	r2, [r3, #0]
  audio_out_half_events = 0;
 8015fe4:	4b0a      	ldr	r3, [pc, #40]	@ (8016010 <AudioOut_Init+0x48>)
 8015fe6:	2200      	movs	r2, #0
 8015fe8:	601a      	str	r2, [r3, #0]
  audio_out_full_events = 0;
 8015fea:	4b0a      	ldr	r3, [pc, #40]	@ (8016014 <AudioOut_Init+0x4c>)
 8015fec:	2200      	movs	r2, #0
 8015fee:	601a      	str	r2, [r3, #0]

  audio_out_fill_samples(0U, AUDIO_OUT_BUFFER_FRAMES);
 8015ff0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8015ff4:	2000      	movs	r0, #0
 8015ff6:	f7ff ff53 	bl	8015ea0 <audio_out_fill_samples>
}
 8015ffa:	bf00      	nop
 8015ffc:	3708      	adds	r7, #8
 8015ffe:	46bd      	mov	sp, r7
 8016000:	bd80      	pop	{r7, pc}
 8016002:	bf00      	nop
 8016004:	24009470 	.word	0x24009470
 8016008:	24009468 	.word	0x24009468
 801600c:	2400946c 	.word	0x2400946c
 8016010:	24009460 	.word	0x24009460
 8016014:	24009464 	.word	0x24009464

08016018 <AudioOut_Start>:

void AudioOut_Start(void)
{
 8016018:	b580      	push	{r7, lr}
 801601a:	af00      	add	r7, sp, #0
  if (audio_out_sai == NULL)
 801601c:	4b07      	ldr	r3, [pc, #28]	@ (801603c <AudioOut_Start+0x24>)
 801601e:	681b      	ldr	r3, [r3, #0]
 8016020:	2b00      	cmp	r3, #0
 8016022:	d008      	beq.n	8016036 <AudioOut_Start+0x1e>
  {
    return;
  }

  (void)HAL_SAI_Transmit_DMA(audio_out_sai, (uint8_t *)audio_out_buffer, AUDIO_OUT_BUFFER_SAMPLES);
 8016024:	4b05      	ldr	r3, [pc, #20]	@ (801603c <AudioOut_Start+0x24>)
 8016026:	681b      	ldr	r3, [r3, #0]
 8016028:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801602c:	4904      	ldr	r1, [pc, #16]	@ (8016040 <AudioOut_Start+0x28>)
 801602e:	4618      	mov	r0, r3
 8016030:	f7f9 fb78 	bl	800f724 <HAL_SAI_Transmit_DMA>
 8016034:	e000      	b.n	8016038 <AudioOut_Start+0x20>
    return;
 8016036:	bf00      	nop
}
 8016038:	bd80      	pop	{r7, pc}
 801603a:	bf00      	nop
 801603c:	24009470 	.word	0x24009470
 8016040:	24005460 	.word	0x24005460

08016044 <AudioOut_ProcessHalf>:

void AudioOut_ProcessHalf(void)
{
 8016044:	b580      	push	{r7, lr}
 8016046:	af00      	add	r7, sp, #0
  audio_out_fill_samples(0U, AUDIO_OUT_FRAMES_PER_HALF);
 8016048:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801604c:	2000      	movs	r0, #0
 801604e:	f7ff ff27 	bl	8015ea0 <audio_out_fill_samples>
  audio_out_half_events++;
 8016052:	4b03      	ldr	r3, [pc, #12]	@ (8016060 <AudioOut_ProcessHalf+0x1c>)
 8016054:	681b      	ldr	r3, [r3, #0]
 8016056:	3301      	adds	r3, #1
 8016058:	4a01      	ldr	r2, [pc, #4]	@ (8016060 <AudioOut_ProcessHalf+0x1c>)
 801605a:	6013      	str	r3, [r2, #0]
}
 801605c:	bf00      	nop
 801605e:	bd80      	pop	{r7, pc}
 8016060:	24009460 	.word	0x24009460

08016064 <AudioOut_ProcessFull>:

void AudioOut_ProcessFull(void)
{
 8016064:	b580      	push	{r7, lr}
 8016066:	af00      	add	r7, sp, #0
  audio_out_fill_samples(AUDIO_OUT_FRAMES_PER_HALF, AUDIO_OUT_FRAMES_PER_HALF);
 8016068:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801606c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8016070:	f7ff ff16 	bl	8015ea0 <audio_out_fill_samples>
  audio_out_full_events++;
 8016074:	4b03      	ldr	r3, [pc, #12]	@ (8016084 <AudioOut_ProcessFull+0x20>)
 8016076:	681b      	ldr	r3, [r3, #0]
 8016078:	3301      	adds	r3, #1
 801607a:	4a02      	ldr	r2, [pc, #8]	@ (8016084 <AudioOut_ProcessFull+0x20>)
 801607c:	6013      	str	r3, [r2, #0]
}
 801607e:	bf00      	nop
 8016080:	bd80      	pop	{r7, pc}
 8016082:	bf00      	nop
 8016084:	24009464 	.word	0x24009464

08016088 <AudioOut_GetHalfEvents>:

uint32_t AudioOut_GetHalfEvents(void)
{
 8016088:	b480      	push	{r7}
 801608a:	af00      	add	r7, sp, #0
  return audio_out_half_events;
 801608c:	4b03      	ldr	r3, [pc, #12]	@ (801609c <AudioOut_GetHalfEvents+0x14>)
 801608e:	681b      	ldr	r3, [r3, #0]
}
 8016090:	4618      	mov	r0, r3
 8016092:	46bd      	mov	sp, r7
 8016094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016098:	4770      	bx	lr
 801609a:	bf00      	nop
 801609c:	24009460 	.word	0x24009460

080160a0 <AudioOut_GetFullEvents>:

uint32_t AudioOut_GetFullEvents(void)
{
 80160a0:	b480      	push	{r7}
 80160a2:	af00      	add	r7, sp, #0
  return audio_out_full_events;
 80160a4:	4b03      	ldr	r3, [pc, #12]	@ (80160b4 <AudioOut_GetFullEvents+0x14>)
 80160a6:	681b      	ldr	r3, [r3, #0]
}
 80160a8:	4618      	mov	r0, r3
 80160aa:	46bd      	mov	sp, r7
 80160ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160b0:	4770      	bx	lr
 80160b2:	bf00      	nop
 80160b4:	24009464 	.word	0x24009464

080160b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80160b8:	b580      	push	{r7, lr}
 80160ba:	b082      	sub	sp, #8
 80160bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80160be:	4b11      	ldr	r3, [pc, #68]	@ (8016104 <MX_DMA_Init+0x4c>)
 80160c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80160c4:	4a0f      	ldr	r2, [pc, #60]	@ (8016104 <MX_DMA_Init+0x4c>)
 80160c6:	f043 0301 	orr.w	r3, r3, #1
 80160ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80160ce:	4b0d      	ldr	r3, [pc, #52]	@ (8016104 <MX_DMA_Init+0x4c>)
 80160d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80160d4:	f003 0301 	and.w	r3, r3, #1
 80160d8:	607b      	str	r3, [r7, #4]
 80160da:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80160dc:	2200      	movs	r2, #0
 80160de:	2100      	movs	r1, #0
 80160e0:	200b      	movs	r0, #11
 80160e2:	f7ee fd58 	bl	8004b96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80160e6:	200b      	movs	r0, #11
 80160e8:	f7ee fd6f 	bl	8004bca <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80160ec:	2200      	movs	r2, #0
 80160ee:	2100      	movs	r1, #0
 80160f0:	200c      	movs	r0, #12
 80160f2:	f7ee fd50 	bl	8004b96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80160f6:	200c      	movs	r0, #12
 80160f8:	f7ee fd67 	bl	8004bca <HAL_NVIC_EnableIRQ>

}
 80160fc:	bf00      	nop
 80160fe:	3708      	adds	r7, #8
 8016100:	46bd      	mov	sp, r7
 8016102:	bd80      	pop	{r7, pc}
 8016104:	58024400 	.word	0x58024400

08016108 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8016108:	b580      	push	{r7, lr}
 801610a:	b088      	sub	sp, #32
 801610c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 801610e:	1d3b      	adds	r3, r7, #4
 8016110:	2200      	movs	r2, #0
 8016112:	601a      	str	r2, [r3, #0]
 8016114:	605a      	str	r2, [r3, #4]
 8016116:	609a      	str	r2, [r3, #8]
 8016118:	60da      	str	r2, [r3, #12]
 801611a:	611a      	str	r2, [r3, #16]
 801611c:	615a      	str	r2, [r3, #20]
 801611e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8016120:	4b20      	ldr	r3, [pc, #128]	@ (80161a4 <MX_FMC_Init+0x9c>)
 8016122:	4a21      	ldr	r2, [pc, #132]	@ (80161a8 <MX_FMC_Init+0xa0>)
 8016124:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8016126:	4b1f      	ldr	r3, [pc, #124]	@ (80161a4 <MX_FMC_Init+0x9c>)
 8016128:	2200      	movs	r2, #0
 801612a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 801612c:	4b1d      	ldr	r3, [pc, #116]	@ (80161a4 <MX_FMC_Init+0x9c>)
 801612e:	2201      	movs	r2, #1
 8016130:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 8016132:	4b1c      	ldr	r3, [pc, #112]	@ (80161a4 <MX_FMC_Init+0x9c>)
 8016134:	2208      	movs	r2, #8
 8016136:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8016138:	4b1a      	ldr	r3, [pc, #104]	@ (80161a4 <MX_FMC_Init+0x9c>)
 801613a:	2210      	movs	r2, #16
 801613c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 801613e:	4b19      	ldr	r3, [pc, #100]	@ (80161a4 <MX_FMC_Init+0x9c>)
 8016140:	2240      	movs	r2, #64	@ 0x40
 8016142:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8016144:	4b17      	ldr	r3, [pc, #92]	@ (80161a4 <MX_FMC_Init+0x9c>)
 8016146:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 801614a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 801614c:	4b15      	ldr	r3, [pc, #84]	@ (80161a4 <MX_FMC_Init+0x9c>)
 801614e:	2200      	movs	r2, #0
 8016150:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8016152:	4b14      	ldr	r3, [pc, #80]	@ (80161a4 <MX_FMC_Init+0x9c>)
 8016154:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8016158:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 801615a:	4b12      	ldr	r3, [pc, #72]	@ (80161a4 <MX_FMC_Init+0x9c>)
 801615c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8016160:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8016162:	4b10      	ldr	r3, [pc, #64]	@ (80161a4 <MX_FMC_Init+0x9c>)
 8016164:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8016168:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 801616a:	2302      	movs	r3, #2
 801616c:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 801616e:	2307      	movs	r3, #7
 8016170:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8016172:	2304      	movs	r3, #4
 8016174:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8016176:	2307      	movs	r3, #7
 8016178:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 801617a:	2303      	movs	r3, #3
 801617c:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 801617e:	2302      	movs	r3, #2
 8016180:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8016182:	2302      	movs	r3, #2
 8016184:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8016186:	1d3b      	adds	r3, r7, #4
 8016188:	4619      	mov	r1, r3
 801618a:	4806      	ldr	r0, [pc, #24]	@ (80161a4 <MX_FMC_Init+0x9c>)
 801618c:	f7fb faec 	bl	8011768 <HAL_SDRAM_Init>
 8016190:	4603      	mov	r3, r0
 8016192:	2b00      	cmp	r3, #0
 8016194:	d001      	beq.n	801619a <MX_FMC_Init+0x92>
  {
    Error_Handler( );
 8016196:	f001 f84f 	bl	8017238 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 801619a:	bf00      	nop
 801619c:	3720      	adds	r7, #32
 801619e:	46bd      	mov	sp, r7
 80161a0:	bd80      	pop	{r7, pc}
 80161a2:	bf00      	nop
 80161a4:	24009478 	.word	0x24009478
 80161a8:	52004140 	.word	0x52004140

080161ac <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80161ac:	b580      	push	{r7, lr}
 80161ae:	b0b8      	sub	sp, #224	@ 0xe0
 80161b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80161b2:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80161b6:	2200      	movs	r2, #0
 80161b8:	601a      	str	r2, [r3, #0]
 80161ba:	605a      	str	r2, [r3, #4]
 80161bc:	609a      	str	r2, [r3, #8]
 80161be:	60da      	str	r2, [r3, #12]
 80161c0:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80161c2:	4b58      	ldr	r3, [pc, #352]	@ (8016324 <HAL_FMC_MspInit+0x178>)
 80161c4:	681b      	ldr	r3, [r3, #0]
 80161c6:	2b00      	cmp	r3, #0
 80161c8:	f040 80a7 	bne.w	801631a <HAL_FMC_MspInit+0x16e>
    return;
  }
  FMC_Initialized = 1;
 80161cc:	4b55      	ldr	r3, [pc, #340]	@ (8016324 <HAL_FMC_MspInit+0x178>)
 80161ce:	2201      	movs	r2, #1
 80161d0:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80161d2:	f107 0308 	add.w	r3, r7, #8
 80161d6:	22c0      	movs	r2, #192	@ 0xc0
 80161d8:	2100      	movs	r1, #0
 80161da:	4618      	mov	r0, r3
 80161dc:	f003 fb9a 	bl	8019914 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 80161e0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80161e4:	f04f 0300 	mov.w	r3, #0
 80161e8:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.PLL2.PLL2M = 5;
 80161ec:	2305      	movs	r3, #5
 80161ee:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2N = 160;
 80161f0:	23a0      	movs	r3, #160	@ 0xa0
 80161f2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2P = 8;
 80161f4:	2308      	movs	r3, #8
 80161f6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2Q = 1;
 80161f8:	2301      	movs	r3, #1
 80161fa:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2R = 8;
 80161fc:	2308      	movs	r3, #8
 80161fe:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8016200:	2380      	movs	r3, #128	@ 0x80
 8016202:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8016204:	2300      	movs	r3, #0
 8016206:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8016208:	2302      	movs	r3, #2
 801620a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801620c:	f107 0308 	add.w	r3, r7, #8
 8016210:	4618      	mov	r0, r3
 8016212:	f7f6 fa4f 	bl	800c6b4 <HAL_RCCEx_PeriphCLKConfig>
 8016216:	4603      	mov	r3, r0
 8016218:	2b00      	cmp	r3, #0
 801621a:	d001      	beq.n	8016220 <HAL_FMC_MspInit+0x74>
    {
      Error_Handler();
 801621c:	f001 f80c 	bl	8017238 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8016220:	4b41      	ldr	r3, [pc, #260]	@ (8016328 <HAL_FMC_MspInit+0x17c>)
 8016222:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8016226:	4a40      	ldr	r2, [pc, #256]	@ (8016328 <HAL_FMC_MspInit+0x17c>)
 8016228:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 801622c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8016230:	4b3d      	ldr	r3, [pc, #244]	@ (8016328 <HAL_FMC_MspInit+0x17c>)
 8016232:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8016236:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801623a:	607b      	str	r3, [r7, #4]
 801623c:	687b      	ldr	r3, [r7, #4]
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 801623e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8016242:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8016246:	2302      	movs	r3, #2
 8016248:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801624c:	2300      	movs	r3, #0
 801624e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8016252:	2303      	movs	r3, #3
 8016254:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8016258:	230c      	movs	r3, #12
 801625a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 801625e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8016262:	4619      	mov	r1, r3
 8016264:	4831      	ldr	r0, [pc, #196]	@ (801632c <HAL_FMC_MspInit+0x180>)
 8016266:	f7f1 fb13 	bl	8007890 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 801626a:	232c      	movs	r3, #44	@ 0x2c
 801626c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8016270:	2302      	movs	r3, #2
 8016272:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016276:	2300      	movs	r3, #0
 8016278:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801627c:	2303      	movs	r3, #3
 801627e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8016282:	230c      	movs	r3, #12
 8016284:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8016288:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 801628c:	4619      	mov	r1, r3
 801628e:	4828      	ldr	r0, [pc, #160]	@ (8016330 <HAL_FMC_MspInit+0x184>)
 8016290:	f7f1 fafe 	bl	8007890 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 8016294:	f248 1337 	movw	r3, #33079	@ 0x8137
 8016298:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801629c:	2302      	movs	r3, #2
 801629e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80162a2:	2300      	movs	r3, #0
 80162a4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80162a8:	2303      	movs	r3, #3
 80162aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80162ae:	230c      	movs	r3, #12
 80162b0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80162b4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80162b8:	4619      	mov	r1, r3
 80162ba:	481e      	ldr	r0, [pc, #120]	@ (8016334 <HAL_FMC_MspInit+0x188>)
 80162bc:	f7f1 fae8 	bl	8007890 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80162c0:	f64f 7383 	movw	r3, #65411	@ 0xff83
 80162c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80162c8:	2302      	movs	r3, #2
 80162ca:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80162ce:	2300      	movs	r3, #0
 80162d0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80162d4:	2303      	movs	r3, #3
 80162d6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80162da:	230c      	movs	r3, #12
 80162dc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80162e0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80162e4:	4619      	mov	r1, r3
 80162e6:	4814      	ldr	r0, [pc, #80]	@ (8016338 <HAL_FMC_MspInit+0x18c>)
 80162e8:	f7f1 fad2 	bl	8007890 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80162ec:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80162f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80162f4:	2302      	movs	r3, #2
 80162f6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80162fa:	2300      	movs	r3, #0
 80162fc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8016300:	2303      	movs	r3, #3
 8016302:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8016306:	230c      	movs	r3, #12
 8016308:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 801630c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8016310:	4619      	mov	r1, r3
 8016312:	480a      	ldr	r0, [pc, #40]	@ (801633c <HAL_FMC_MspInit+0x190>)
 8016314:	f7f1 fabc 	bl	8007890 <HAL_GPIO_Init>
 8016318:	e000      	b.n	801631c <HAL_FMC_MspInit+0x170>
    return;
 801631a:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 801631c:	37e0      	adds	r7, #224	@ 0xe0
 801631e:	46bd      	mov	sp, r7
 8016320:	bd80      	pop	{r7, pc}
 8016322:	bf00      	nop
 8016324:	240094ac 	.word	0x240094ac
 8016328:	58024400 	.word	0x58024400
 801632c:	58021400 	.word	0x58021400
 8016330:	58021c00 	.word	0x58021c00
 8016334:	58021800 	.word	0x58021800
 8016338:	58021000 	.word	0x58021000
 801633c:	58020c00 	.word	0x58020c00

08016340 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8016340:	b580      	push	{r7, lr}
 8016342:	b082      	sub	sp, #8
 8016344:	af00      	add	r7, sp, #0
 8016346:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8016348:	f7ff ff30 	bl	80161ac <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 801634c:	bf00      	nop
 801634e:	3708      	adds	r7, #8
 8016350:	46bd      	mov	sp, r7
 8016352:	bd80      	pop	{r7, pc}

08016354 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8016354:	b580      	push	{r7, lr}
 8016356:	b08e      	sub	sp, #56	@ 0x38
 8016358:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801635a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801635e:	2200      	movs	r2, #0
 8016360:	601a      	str	r2, [r3, #0]
 8016362:	605a      	str	r2, [r3, #4]
 8016364:	609a      	str	r2, [r3, #8]
 8016366:	60da      	str	r2, [r3, #12]
 8016368:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 801636a:	4b47      	ldr	r3, [pc, #284]	@ (8016488 <MX_GPIO_Init+0x134>)
 801636c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016370:	4a45      	ldr	r2, [pc, #276]	@ (8016488 <MX_GPIO_Init+0x134>)
 8016372:	f043 0310 	orr.w	r3, r3, #16
 8016376:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801637a:	4b43      	ldr	r3, [pc, #268]	@ (8016488 <MX_GPIO_Init+0x134>)
 801637c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016380:	f003 0310 	and.w	r3, r3, #16
 8016384:	623b      	str	r3, [r7, #32]
 8016386:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8016388:	4b3f      	ldr	r3, [pc, #252]	@ (8016488 <MX_GPIO_Init+0x134>)
 801638a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801638e:	4a3e      	ldr	r2, [pc, #248]	@ (8016488 <MX_GPIO_Init+0x134>)
 8016390:	f043 0320 	orr.w	r3, r3, #32
 8016394:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8016398:	4b3b      	ldr	r3, [pc, #236]	@ (8016488 <MX_GPIO_Init+0x134>)
 801639a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801639e:	f003 0320 	and.w	r3, r3, #32
 80163a2:	61fb      	str	r3, [r7, #28]
 80163a4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80163a6:	4b38      	ldr	r3, [pc, #224]	@ (8016488 <MX_GPIO_Init+0x134>)
 80163a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80163ac:	4a36      	ldr	r2, [pc, #216]	@ (8016488 <MX_GPIO_Init+0x134>)
 80163ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80163b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80163b6:	4b34      	ldr	r3, [pc, #208]	@ (8016488 <MX_GPIO_Init+0x134>)
 80163b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80163bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80163c0:	61bb      	str	r3, [r7, #24]
 80163c2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80163c4:	4b30      	ldr	r3, [pc, #192]	@ (8016488 <MX_GPIO_Init+0x134>)
 80163c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80163ca:	4a2f      	ldr	r2, [pc, #188]	@ (8016488 <MX_GPIO_Init+0x134>)
 80163cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80163d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80163d4:	4b2c      	ldr	r3, [pc, #176]	@ (8016488 <MX_GPIO_Init+0x134>)
 80163d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80163da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80163de:	617b      	str	r3, [r7, #20]
 80163e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80163e2:	4b29      	ldr	r3, [pc, #164]	@ (8016488 <MX_GPIO_Init+0x134>)
 80163e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80163e8:	4a27      	ldr	r2, [pc, #156]	@ (8016488 <MX_GPIO_Init+0x134>)
 80163ea:	f043 0302 	orr.w	r3, r3, #2
 80163ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80163f2:	4b25      	ldr	r3, [pc, #148]	@ (8016488 <MX_GPIO_Init+0x134>)
 80163f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80163f8:	f003 0302 	and.w	r3, r3, #2
 80163fc:	613b      	str	r3, [r7, #16]
 80163fe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8016400:	4b21      	ldr	r3, [pc, #132]	@ (8016488 <MX_GPIO_Init+0x134>)
 8016402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016406:	4a20      	ldr	r2, [pc, #128]	@ (8016488 <MX_GPIO_Init+0x134>)
 8016408:	f043 0308 	orr.w	r3, r3, #8
 801640c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8016410:	4b1d      	ldr	r3, [pc, #116]	@ (8016488 <MX_GPIO_Init+0x134>)
 8016412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016416:	f003 0308 	and.w	r3, r3, #8
 801641a:	60fb      	str	r3, [r7, #12]
 801641c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 801641e:	4b1a      	ldr	r3, [pc, #104]	@ (8016488 <MX_GPIO_Init+0x134>)
 8016420:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016424:	4a18      	ldr	r2, [pc, #96]	@ (8016488 <MX_GPIO_Init+0x134>)
 8016426:	f043 0304 	orr.w	r3, r3, #4
 801642a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801642e:	4b16      	ldr	r3, [pc, #88]	@ (8016488 <MX_GPIO_Init+0x134>)
 8016430:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016434:	f003 0304 	and.w	r3, r3, #4
 8016438:	60bb      	str	r3, [r7, #8]
 801643a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 801643c:	4b12      	ldr	r3, [pc, #72]	@ (8016488 <MX_GPIO_Init+0x134>)
 801643e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016442:	4a11      	ldr	r2, [pc, #68]	@ (8016488 <MX_GPIO_Init+0x134>)
 8016444:	f043 0301 	orr.w	r3, r3, #1
 8016448:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801644c:	4b0e      	ldr	r3, [pc, #56]	@ (8016488 <MX_GPIO_Init+0x134>)
 801644e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8016452:	f003 0301 	and.w	r3, r3, #1
 8016456:	607b      	str	r3, [r7, #4]
 8016458:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 801645a:	2200      	movs	r2, #0
 801645c:	2180      	movs	r1, #128	@ 0x80
 801645e:	480b      	ldr	r0, [pc, #44]	@ (801648c <MX_GPIO_Init+0x138>)
 8016460:	f7f1 fbc6 	bl	8007bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_DEBUG_Pin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 8016464:	2380      	movs	r3, #128	@ 0x80
 8016466:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8016468:	2301      	movs	r3, #1
 801646a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 801646c:	2300      	movs	r3, #0
 801646e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8016470:	2300      	movs	r3, #0
 8016472:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 8016474:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016478:	4619      	mov	r1, r3
 801647a:	4804      	ldr	r0, [pc, #16]	@ (801648c <MX_GPIO_Init+0x138>)
 801647c:	f7f1 fa08 	bl	8007890 <HAL_GPIO_Init>

}
 8016480:	bf00      	nop
 8016482:	3738      	adds	r7, #56	@ 0x38
 8016484:	46bd      	mov	sp, r7
 8016486:	bd80      	pop	{r7, pc}
 8016488:	58024400 	.word	0x58024400
 801648c:	58021c00 	.word	0x58021c00

08016490 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8016490:	b580      	push	{r7, lr}
 8016492:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8016494:	4b1b      	ldr	r3, [pc, #108]	@ (8016504 <MX_I2C1_Init+0x74>)
 8016496:	4a1c      	ldr	r2, [pc, #112]	@ (8016508 <MX_I2C1_Init+0x78>)
 8016498:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 801649a:	4b1a      	ldr	r3, [pc, #104]	@ (8016504 <MX_I2C1_Init+0x74>)
 801649c:	4a1b      	ldr	r2, [pc, #108]	@ (801650c <MX_I2C1_Init+0x7c>)
 801649e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80164a0:	4b18      	ldr	r3, [pc, #96]	@ (8016504 <MX_I2C1_Init+0x74>)
 80164a2:	2200      	movs	r2, #0
 80164a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80164a6:	4b17      	ldr	r3, [pc, #92]	@ (8016504 <MX_I2C1_Init+0x74>)
 80164a8:	2201      	movs	r2, #1
 80164aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80164ac:	4b15      	ldr	r3, [pc, #84]	@ (8016504 <MX_I2C1_Init+0x74>)
 80164ae:	2200      	movs	r2, #0
 80164b0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80164b2:	4b14      	ldr	r3, [pc, #80]	@ (8016504 <MX_I2C1_Init+0x74>)
 80164b4:	2200      	movs	r2, #0
 80164b6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80164b8:	4b12      	ldr	r3, [pc, #72]	@ (8016504 <MX_I2C1_Init+0x74>)
 80164ba:	2200      	movs	r2, #0
 80164bc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80164be:	4b11      	ldr	r3, [pc, #68]	@ (8016504 <MX_I2C1_Init+0x74>)
 80164c0:	2200      	movs	r2, #0
 80164c2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80164c4:	4b0f      	ldr	r3, [pc, #60]	@ (8016504 <MX_I2C1_Init+0x74>)
 80164c6:	2200      	movs	r2, #0
 80164c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80164ca:	480e      	ldr	r0, [pc, #56]	@ (8016504 <MX_I2C1_Init+0x74>)
 80164cc:	f7f3 fcee 	bl	8009eac <HAL_I2C_Init>
 80164d0:	4603      	mov	r3, r0
 80164d2:	2b00      	cmp	r3, #0
 80164d4:	d001      	beq.n	80164da <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80164d6:	f000 feaf 	bl	8017238 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80164da:	2100      	movs	r1, #0
 80164dc:	4809      	ldr	r0, [pc, #36]	@ (8016504 <MX_I2C1_Init+0x74>)
 80164de:	f7f3 fd81 	bl	8009fe4 <HAL_I2CEx_ConfigAnalogFilter>
 80164e2:	4603      	mov	r3, r0
 80164e4:	2b00      	cmp	r3, #0
 80164e6:	d001      	beq.n	80164ec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80164e8:	f000 fea6 	bl	8017238 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80164ec:	2100      	movs	r1, #0
 80164ee:	4805      	ldr	r0, [pc, #20]	@ (8016504 <MX_I2C1_Init+0x74>)
 80164f0:	f7f3 fdc3 	bl	800a07a <HAL_I2CEx_ConfigDigitalFilter>
 80164f4:	4603      	mov	r3, r0
 80164f6:	2b00      	cmp	r3, #0
 80164f8:	d001      	beq.n	80164fe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80164fa:	f000 fe9d 	bl	8017238 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80164fe:	bf00      	nop
 8016500:	bd80      	pop	{r7, pc}
 8016502:	bf00      	nop
 8016504:	240094b0 	.word	0x240094b0
 8016508:	40005400 	.word	0x40005400
 801650c:	10c0ecff 	.word	0x10c0ecff

08016510 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8016510:	b580      	push	{r7, lr}
 8016512:	b0ba      	sub	sp, #232	@ 0xe8
 8016514:	af00      	add	r7, sp, #0
 8016516:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8016518:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801651c:	2200      	movs	r2, #0
 801651e:	601a      	str	r2, [r3, #0]
 8016520:	605a      	str	r2, [r3, #4]
 8016522:	609a      	str	r2, [r3, #8]
 8016524:	60da      	str	r2, [r3, #12]
 8016526:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8016528:	f107 0310 	add.w	r3, r7, #16
 801652c:	22c0      	movs	r2, #192	@ 0xc0
 801652e:	2100      	movs	r1, #0
 8016530:	4618      	mov	r0, r3
 8016532:	f003 f9ef 	bl	8019914 <memset>
  if(i2cHandle->Instance==I2C1)
 8016536:	687b      	ldr	r3, [r7, #4]
 8016538:	681b      	ldr	r3, [r3, #0]
 801653a:	4a26      	ldr	r2, [pc, #152]	@ (80165d4 <HAL_I2C_MspInit+0xc4>)
 801653c:	4293      	cmp	r3, r2
 801653e:	d145      	bne.n	80165cc <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8016540:	f04f 0208 	mov.w	r2, #8
 8016544:	f04f 0300 	mov.w	r3, #0
 8016548:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 801654c:	2300      	movs	r3, #0
 801654e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8016552:	f107 0310 	add.w	r3, r7, #16
 8016556:	4618      	mov	r0, r3
 8016558:	f7f6 f8ac 	bl	800c6b4 <HAL_RCCEx_PeriphCLKConfig>
 801655c:	4603      	mov	r3, r0
 801655e:	2b00      	cmp	r3, #0
 8016560:	d001      	beq.n	8016566 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8016562:	f000 fe69 	bl	8017238 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8016566:	4b1c      	ldr	r3, [pc, #112]	@ (80165d8 <HAL_I2C_MspInit+0xc8>)
 8016568:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801656c:	4a1a      	ldr	r2, [pc, #104]	@ (80165d8 <HAL_I2C_MspInit+0xc8>)
 801656e:	f043 0302 	orr.w	r3, r3, #2
 8016572:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8016576:	4b18      	ldr	r3, [pc, #96]	@ (80165d8 <HAL_I2C_MspInit+0xc8>)
 8016578:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801657c:	f003 0302 	and.w	r3, r3, #2
 8016580:	60fb      	str	r3, [r7, #12]
 8016582:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8016584:	23c0      	movs	r3, #192	@ 0xc0
 8016586:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 801658a:	2312      	movs	r3, #18
 801658c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8016590:	2300      	movs	r3, #0
 8016592:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8016596:	2300      	movs	r3, #0
 8016598:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 801659c:	2304      	movs	r3, #4
 801659e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80165a2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80165a6:	4619      	mov	r1, r3
 80165a8:	480c      	ldr	r0, [pc, #48]	@ (80165dc <HAL_I2C_MspInit+0xcc>)
 80165aa:	f7f1 f971 	bl	8007890 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80165ae:	4b0a      	ldr	r3, [pc, #40]	@ (80165d8 <HAL_I2C_MspInit+0xc8>)
 80165b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80165b4:	4a08      	ldr	r2, [pc, #32]	@ (80165d8 <HAL_I2C_MspInit+0xc8>)
 80165b6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80165ba:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80165be:	4b06      	ldr	r3, [pc, #24]	@ (80165d8 <HAL_I2C_MspInit+0xc8>)
 80165c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80165c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80165c8:	60bb      	str	r3, [r7, #8]
 80165ca:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80165cc:	bf00      	nop
 80165ce:	37e8      	adds	r7, #232	@ 0xe8
 80165d0:	46bd      	mov	sp, r7
 80165d2:	bd80      	pop	{r7, pc}
 80165d4:	40005400 	.word	0x40005400
 80165d8:	58024400 	.word	0x58024400
 80165dc:	58020400 	.word	0x58020400

080165e0 <sdram_swap16>:
 *
 * Do NOT use direct 32-bit pointers on SDRAM without the swap.
 * ========================================================= */

static inline uint32_t sdram_swap16(uint32_t value)
{
 80165e0:	b480      	push	{r7}
 80165e2:	b083      	sub	sp, #12
 80165e4:	af00      	add	r7, sp, #0
 80165e6:	6078      	str	r0, [r7, #4]
    return (value >> 16) | (value << 16);
 80165e8:	687b      	ldr	r3, [r7, #4]
 80165ea:	ea4f 4333 	mov.w	r3, r3, ror #16
}
 80165ee:	4618      	mov	r0, r3
 80165f0:	370c      	adds	r7, #12
 80165f2:	46bd      	mov	sp, r7
 80165f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165f8:	4770      	bx	lr

080165fa <sdram_write32>:

static inline void sdram_write32(uint32_t index, uint32_t value)
{
 80165fa:	b590      	push	{r4, r7, lr}
 80165fc:	b085      	sub	sp, #20
 80165fe:	af00      	add	r7, sp, #0
 8016600:	6078      	str	r0, [r7, #4]
 8016602:	6039      	str	r1, [r7, #0]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 8016604:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8016608:	60fb      	str	r3, [r7, #12]
    mem[index] = sdram_swap16(value);   /*  swap on write */
 801660a:	687b      	ldr	r3, [r7, #4]
 801660c:	009b      	lsls	r3, r3, #2
 801660e:	68fa      	ldr	r2, [r7, #12]
 8016610:	18d4      	adds	r4, r2, r3
 8016612:	6838      	ldr	r0, [r7, #0]
 8016614:	f7ff ffe4 	bl	80165e0 <sdram_swap16>
 8016618:	4603      	mov	r3, r0
 801661a:	6023      	str	r3, [r4, #0]
}
 801661c:	bf00      	nop
 801661e:	3714      	adds	r7, #20
 8016620:	46bd      	mov	sp, r7
 8016622:	bd90      	pop	{r4, r7, pc}

08016624 <sdram_read32>:

static inline uint32_t sdram_read32(uint32_t index)
{
 8016624:	b580      	push	{r7, lr}
 8016626:	b084      	sub	sp, #16
 8016628:	af00      	add	r7, sp, #0
 801662a:	6078      	str	r0, [r7, #4]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 801662c:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8016630:	60fb      	str	r3, [r7, #12]
    uint32_t raw = mem[index];
 8016632:	687b      	ldr	r3, [r7, #4]
 8016634:	009b      	lsls	r3, r3, #2
 8016636:	68fa      	ldr	r2, [r7, #12]
 8016638:	4413      	add	r3, r2
 801663a:	681b      	ldr	r3, [r3, #0]
 801663c:	60bb      	str	r3, [r7, #8]
    return sdram_swap16(raw);           /*  swap on read */
 801663e:	68b8      	ldr	r0, [r7, #8]
 8016640:	f7ff ffce 	bl	80165e0 <sdram_swap16>
 8016644:	4603      	mov	r3, r0
}
 8016646:	4618      	mov	r0, r3
 8016648:	3710      	adds	r7, #16
 801664a:	46bd      	mov	sp, r7
 801664c:	bd80      	pop	{r7, pc}
	...

08016650 <uart_log>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void uart_log(const char *message)
{
 8016650:	b580      	push	{r7, lr}
 8016652:	b082      	sub	sp, #8
 8016654:	af00      	add	r7, sp, #0
 8016656:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8016658:	6878      	ldr	r0, [r7, #4]
 801665a:	f7e9 fe4b 	bl	80002f4 <strlen>
 801665e:	4603      	mov	r3, r0
 8016660:	b29a      	uxth	r2, r3
 8016662:	230a      	movs	r3, #10
 8016664:	6879      	ldr	r1, [r7, #4]
 8016666:	4803      	ldr	r0, [pc, #12]	@ (8016674 <uart_log+0x24>)
 8016668:	f7fb f967 	bl	801193a <HAL_UART_Transmit>
}
 801666c:	bf00      	nop
 801666e:	3708      	adds	r7, #8
 8016670:	46bd      	mov	sp, r7
 8016672:	bd80      	pop	{r7, pc}
 8016674:	24011c68 	.word	0x24011c68

08016678 <SDRAM_Alloc_Test_Stop>:
    snprintf(__buf, sizeof(__buf), fmt, __VA_ARGS__); \
    uart_log(__buf); \
  } while(0)

static void SDRAM_Alloc_Test_Stop(uint32_t index, uint32_t got, uint32_t expected)
{
 8016678:	b580      	push	{r7, lr}
 801667a:	b0a6      	sub	sp, #152	@ 0x98
 801667c:	af02      	add	r7, sp, #8
 801667e:	60f8      	str	r0, [r7, #12]
 8016680:	60b9      	str	r1, [r7, #8]
 8016682:	607a      	str	r2, [r7, #4]
  LOGF("SDRAM alloc test FAILED idx=%lu got=0x%08lX expected=0x%08lX\r\n",
 8016684:	f107 0010 	add.w	r0, r7, #16
 8016688:	687b      	ldr	r3, [r7, #4]
 801668a:	9301      	str	r3, [sp, #4]
 801668c:	68bb      	ldr	r3, [r7, #8]
 801668e:	9300      	str	r3, [sp, #0]
 8016690:	68fb      	ldr	r3, [r7, #12]
 8016692:	4a06      	ldr	r2, [pc, #24]	@ (80166ac <SDRAM_Alloc_Test_Stop+0x34>)
 8016694:	2180      	movs	r1, #128	@ 0x80
 8016696:	f003 f907 	bl	80198a8 <sniprintf>
 801669a:	f107 0310 	add.w	r3, r7, #16
 801669e:	4618      	mov	r0, r3
 80166a0:	f7ff ffd6 	bl	8016650 <uart_log>
       (unsigned long)index,
       (unsigned long)got,
       (unsigned long)expected);
  while (1)
  {
    HAL_Delay(100);
 80166a4:	2064      	movs	r0, #100	@ 0x64
 80166a6:	f7ee f96b 	bl	8004980 <HAL_Delay>
 80166aa:	e7fb      	b.n	80166a4 <SDRAM_Alloc_Test_Stop+0x2c>
 80166ac:	0801a428 	.word	0x0801a428

080166b0 <SDRAM_Alloc_Test>:
  }
}

static void SDRAM_Alloc_Test(void)
{
 80166b0:	b580      	push	{r7, lr}
 80166b2:	b0b2      	sub	sp, #200	@ 0xc8
 80166b4:	af02      	add	r7, sp, #8
  const uint32_t block1_size = 1024U * 1024U;
 80166b6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80166ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  const uint32_t block2_size = 512U * 1024U;
 80166be:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80166c2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  SDRAM_Alloc_Reset();
 80166c6:	f002 f9e7 	bl	8018a98 <SDRAM_Alloc_Reset>

  uint16_t *block16 = (uint16_t *)SDRAM_Alloc(block1_size, 2U);
 80166ca:	2102      	movs	r1, #2
 80166cc:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 80166d0:	f002 fa08 	bl	8018ae4 <SDRAM_Alloc>
 80166d4:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
  uint32_t *block32 = (uint32_t *)SDRAM_Alloc(block2_size, 4U);
 80166d8:	2104      	movs	r1, #4
 80166da:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 80166de:	f002 fa01 	bl	8018ae4 <SDRAM_Alloc>
 80166e2:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0

  LOGF("SDRAM alloc block1=%p size=%lu\r\n", (void *)block16, (unsigned long)block1_size);
 80166e6:	1d38      	adds	r0, r7, #4
 80166e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80166ec:	9300      	str	r3, [sp, #0]
 80166ee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80166f2:	4a6b      	ldr	r2, [pc, #428]	@ (80168a0 <SDRAM_Alloc_Test+0x1f0>)
 80166f4:	2180      	movs	r1, #128	@ 0x80
 80166f6:	f003 f8d7 	bl	80198a8 <sniprintf>
 80166fa:	1d3b      	adds	r3, r7, #4
 80166fc:	4618      	mov	r0, r3
 80166fe:	f7ff ffa7 	bl	8016650 <uart_log>
  LOGF("SDRAM alloc block2=%p size=%lu\r\n", (void *)block32, (unsigned long)block2_size);
 8016702:	1d38      	adds	r0, r7, #4
 8016704:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8016708:	9300      	str	r3, [sp, #0]
 801670a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801670e:	4a65      	ldr	r2, [pc, #404]	@ (80168a4 <SDRAM_Alloc_Test+0x1f4>)
 8016710:	2180      	movs	r1, #128	@ 0x80
 8016712:	f003 f8c9 	bl	80198a8 <sniprintf>
 8016716:	1d3b      	adds	r3, r7, #4
 8016718:	4618      	mov	r0, r3
 801671a:	f7ff ff99 	bl	8016650 <uart_log>

  if ((block16 == NULL) || (block32 == NULL))
 801671e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8016722:	2b00      	cmp	r3, #0
 8016724:	d003      	beq.n	801672e <SDRAM_Alloc_Test+0x7e>
 8016726:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801672a:	2b00      	cmp	r3, #0
 801672c:	d106      	bne.n	801673c <SDRAM_Alloc_Test+0x8c>
  {
    LOG("SDRAM alloc test FAILED: out of memory\r\n");
 801672e:	485e      	ldr	r0, [pc, #376]	@ (80168a8 <SDRAM_Alloc_Test+0x1f8>)
 8016730:	f7ff ff8e 	bl	8016650 <uart_log>
    while (1)
    {
      HAL_Delay(100);
 8016734:	2064      	movs	r0, #100	@ 0x64
 8016736:	f7ee f923 	bl	8004980 <HAL_Delay>
 801673a:	e7fb      	b.n	8016734 <SDRAM_Alloc_Test+0x84>
    }
  }

  /* 16-bit pattern test (safe on x16 bus). */
  uint32_t count16 = block1_size / sizeof(uint16_t);
 801673c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8016740:	085b      	lsrs	r3, r3, #1
 8016742:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  for (uint32_t i = 0; i < count16; i++)
 8016746:	2300      	movs	r3, #0
 8016748:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801674c:	e011      	b.n	8016772 <SDRAM_Alloc_Test+0xc2>
  {
    block16[i] = (uint16_t)(0xA500U ^ (uint16_t)i);
 801674e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8016752:	b299      	uxth	r1, r3
 8016754:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8016758:	005b      	lsls	r3, r3, #1
 801675a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 801675e:	441a      	add	r2, r3
 8016760:	4b52      	ldr	r3, [pc, #328]	@ (80168ac <SDRAM_Alloc_Test+0x1fc>)
 8016762:	404b      	eors	r3, r1
 8016764:	b29b      	uxth	r3, r3
 8016766:	8013      	strh	r3, [r2, #0]
  for (uint32_t i = 0; i < count16; i++)
 8016768:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 801676c:	3301      	adds	r3, #1
 801676e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8016772:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8016776:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801677a:	429a      	cmp	r2, r3
 801677c:	d3e7      	bcc.n	801674e <SDRAM_Alloc_Test+0x9e>
  }

  for (uint32_t i = 0; i < count16; i++)
 801677e:	2300      	movs	r3, #0
 8016780:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8016784:	e025      	b.n	80167d2 <SDRAM_Alloc_Test+0x122>
  {
    uint16_t expected = (uint16_t)(0xA500U ^ (uint16_t)i);
 8016786:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801678a:	b29a      	uxth	r2, r3
 801678c:	4b47      	ldr	r3, [pc, #284]	@ (80168ac <SDRAM_Alloc_Test+0x1fc>)
 801678e:	4053      	eors	r3, r2
 8016790:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    if (block16[i] != expected)
 8016794:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8016798:	005b      	lsls	r3, r3, #1
 801679a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 801679e:	4413      	add	r3, r2
 80167a0:	881b      	ldrh	r3, [r3, #0]
 80167a2:	f8b7 2086 	ldrh.w	r2, [r7, #134]	@ 0x86
 80167a6:	429a      	cmp	r2, r3
 80167a8:	d00e      	beq.n	80167c8 <SDRAM_Alloc_Test+0x118>
    {
      SDRAM_Alloc_Test_Stop(i, block16[i], expected);
 80167aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80167ae:	005b      	lsls	r3, r3, #1
 80167b0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80167b4:	4413      	add	r3, r2
 80167b6:	881b      	ldrh	r3, [r3, #0]
 80167b8:	4619      	mov	r1, r3
 80167ba:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80167be:	461a      	mov	r2, r3
 80167c0:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80167c4:	f7ff ff58 	bl	8016678 <SDRAM_Alloc_Test_Stop>
  for (uint32_t i = 0; i < count16; i++)
 80167c8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80167cc:	3301      	adds	r3, #1
 80167ce:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80167d2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80167d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80167da:	429a      	cmp	r2, r3
 80167dc:	d3d3      	bcc.n	8016786 <SDRAM_Alloc_Test+0xd6>
    }
  }

  /* 32-bit pattern test using swap-safe helpers. */
  uint32_t count32 = block2_size / sizeof(uint32_t);
 80167de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80167e2:	089b      	lsrs	r3, r3, #2
 80167e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  uint32_t base_index = ((uint32_t)(uintptr_t)block32 - SDRAM_BANK_ADDR) / sizeof(uint32_t);
 80167e8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80167ec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80167f0:	089b      	lsrs	r3, r3, #2
 80167f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

  for (uint32_t i = 0; i < count32; i++)
 80167f6:	2300      	movs	r3, #0
 80167f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80167fc:	e015      	b.n	801682a <SDRAM_Alloc_Test+0x17a>
  {
    uint32_t value = 0x5A5A0000U | (i & 0xFFFFU);
 80167fe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8016802:	b29a      	uxth	r2, r3
 8016804:	4b2a      	ldr	r3, [pc, #168]	@ (80168b0 <SDRAM_Alloc_Test+0x200>)
 8016806:	4313      	orrs	r3, r2
 8016808:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    sdram_write32(base_index + i, value);
 801680c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8016810:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8016814:	4413      	add	r3, r2
 8016816:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 801681a:	4618      	mov	r0, r3
 801681c:	f7ff feed 	bl	80165fa <sdram_write32>
  for (uint32_t i = 0; i < count32; i++)
 8016820:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8016824:	3301      	adds	r3, #1
 8016826:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 801682a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801682e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8016832:	429a      	cmp	r2, r3
 8016834:	d3e3      	bcc.n	80167fe <SDRAM_Alloc_Test+0x14e>
  }

  for (uint32_t i = 0; i < count32; i++)
 8016836:	2300      	movs	r3, #0
 8016838:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 801683c:	e023      	b.n	8016886 <SDRAM_Alloc_Test+0x1d6>
  {
    uint32_t expected = 0x5A5A0000U | (i & 0xFFFFU);
 801683e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8016842:	b29a      	uxth	r2, r3
 8016844:	4b1a      	ldr	r3, [pc, #104]	@ (80168b0 <SDRAM_Alloc_Test+0x200>)
 8016846:	4313      	orrs	r3, r2
 8016848:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    uint32_t read_value = sdram_read32(base_index + i);
 801684c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8016850:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8016854:	4413      	add	r3, r2
 8016856:	4618      	mov	r0, r3
 8016858:	f7ff fee4 	bl	8016624 <sdram_read32>
 801685c:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    if (read_value != expected)
 8016860:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8016864:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8016868:	429a      	cmp	r2, r3
 801686a:	d007      	beq.n	801687c <SDRAM_Alloc_Test+0x1cc>
    {
      SDRAM_Alloc_Test_Stop(i, read_value, expected);
 801686c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8016870:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 8016874:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 8016878:	f7ff fefe 	bl	8016678 <SDRAM_Alloc_Test_Stop>
  for (uint32_t i = 0; i < count32; i++)
 801687c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8016880:	3301      	adds	r3, #1
 8016882:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8016886:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 801688a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801688e:	429a      	cmp	r2, r3
 8016890:	d3d5      	bcc.n	801683e <SDRAM_Alloc_Test+0x18e>
    }
  }

  LOG("SDRAM alloc test OK\r\n");
 8016892:	4808      	ldr	r0, [pc, #32]	@ (80168b4 <SDRAM_Alloc_Test+0x204>)
 8016894:	f7ff fedc 	bl	8016650 <uart_log>
}
 8016898:	bf00      	nop
 801689a:	37c0      	adds	r7, #192	@ 0xc0
 801689c:	46bd      	mov	sp, r7
 801689e:	bd80      	pop	{r7, pc}
 80168a0:	0801a468 	.word	0x0801a468
 80168a4:	0801a48c 	.word	0x0801a48c
 80168a8:	0801a4b0 	.word	0x0801a4b0
 80168ac:	ffffa500 	.word	0xffffa500
 80168b0:	5a5a0000 	.word	0x5a5a0000
 80168b4:	0801a4dc 	.word	0x0801a4dc

080168b8 <SD_MemoryRegion>:

static const char *SD_MemoryRegion(const void *address)
{
 80168b8:	b480      	push	{r7}
 80168ba:	b085      	sub	sp, #20
 80168bc:	af00      	add	r7, sp, #0
 80168be:	6078      	str	r0, [r7, #4]
  uintptr_t addr = (uintptr_t)address;
 80168c0:	687b      	ldr	r3, [r7, #4]
 80168c2:	60fb      	str	r3, [r7, #12]
  if (addr >= 0x20000000U && addr < 0x20020000U)
 80168c4:	68fb      	ldr	r3, [r7, #12]
 80168c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80168ca:	d305      	bcc.n	80168d8 <SD_MemoryRegion+0x20>
 80168cc:	68fb      	ldr	r3, [r7, #12]
 80168ce:	4a1a      	ldr	r2, [pc, #104]	@ (8016938 <SD_MemoryRegion+0x80>)
 80168d0:	4293      	cmp	r3, r2
 80168d2:	d801      	bhi.n	80168d8 <SD_MemoryRegion+0x20>
  {
    return "DTCM";
 80168d4:	4b19      	ldr	r3, [pc, #100]	@ (801693c <SD_MemoryRegion+0x84>)
 80168d6:	e028      	b.n	801692a <SD_MemoryRegion+0x72>
  }
  if (addr >= 0x24000000U && addr < 0x24080000U)
 80168d8:	68fb      	ldr	r3, [r7, #12]
 80168da:	f1b3 5f10 	cmp.w	r3, #603979776	@ 0x24000000
 80168de:	d305      	bcc.n	80168ec <SD_MemoryRegion+0x34>
 80168e0:	68fb      	ldr	r3, [r7, #12]
 80168e2:	4a17      	ldr	r2, [pc, #92]	@ (8016940 <SD_MemoryRegion+0x88>)
 80168e4:	4293      	cmp	r3, r2
 80168e6:	d801      	bhi.n	80168ec <SD_MemoryRegion+0x34>
  {
    return "AXI SRAM";
 80168e8:	4b16      	ldr	r3, [pc, #88]	@ (8016944 <SD_MemoryRegion+0x8c>)
 80168ea:	e01e      	b.n	801692a <SD_MemoryRegion+0x72>
  }
  if (addr >= 0x30000000U && addr < 0x30048000U)
 80168ec:	68fb      	ldr	r3, [r7, #12]
 80168ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80168f2:	d305      	bcc.n	8016900 <SD_MemoryRegion+0x48>
 80168f4:	68fb      	ldr	r3, [r7, #12]
 80168f6:	4a14      	ldr	r2, [pc, #80]	@ (8016948 <SD_MemoryRegion+0x90>)
 80168f8:	4293      	cmp	r3, r2
 80168fa:	d201      	bcs.n	8016900 <SD_MemoryRegion+0x48>
  {
    return "D2 SRAM";
 80168fc:	4b13      	ldr	r3, [pc, #76]	@ (801694c <SD_MemoryRegion+0x94>)
 80168fe:	e014      	b.n	801692a <SD_MemoryRegion+0x72>
  }
  if (addr >= 0x38000000U && addr < 0x38010000U)
 8016900:	68fb      	ldr	r3, [r7, #12]
 8016902:	f1b3 5f60 	cmp.w	r3, #939524096	@ 0x38000000
 8016906:	d305      	bcc.n	8016914 <SD_MemoryRegion+0x5c>
 8016908:	68fb      	ldr	r3, [r7, #12]
 801690a:	4a11      	ldr	r2, [pc, #68]	@ (8016950 <SD_MemoryRegion+0x98>)
 801690c:	4293      	cmp	r3, r2
 801690e:	d801      	bhi.n	8016914 <SD_MemoryRegion+0x5c>
  {
    return "D3 SRAM";
 8016910:	4b10      	ldr	r3, [pc, #64]	@ (8016954 <SD_MemoryRegion+0x9c>)
 8016912:	e00a      	b.n	801692a <SD_MemoryRegion+0x72>
  }
  if (addr >= 0xC0000000U && addr < 0xD0000000U)
 8016914:	68fb      	ldr	r3, [r7, #12]
 8016916:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 801691a:	d305      	bcc.n	8016928 <SD_MemoryRegion+0x70>
 801691c:	68fb      	ldr	r3, [r7, #12]
 801691e:	f1b3 4f50 	cmp.w	r3, #3489660928	@ 0xd0000000
 8016922:	d201      	bcs.n	8016928 <SD_MemoryRegion+0x70>
  {
    return "SDRAM";
 8016924:	4b0c      	ldr	r3, [pc, #48]	@ (8016958 <SD_MemoryRegion+0xa0>)
 8016926:	e000      	b.n	801692a <SD_MemoryRegion+0x72>
  }
  return "UNKNOWN";
 8016928:	4b0c      	ldr	r3, [pc, #48]	@ (801695c <SD_MemoryRegion+0xa4>)
}
 801692a:	4618      	mov	r0, r3
 801692c:	3714      	adds	r7, #20
 801692e:	46bd      	mov	sp, r7
 8016930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016934:	4770      	bx	lr
 8016936:	bf00      	nop
 8016938:	2001ffff 	.word	0x2001ffff
 801693c:	0801a4f4 	.word	0x0801a4f4
 8016940:	2407ffff 	.word	0x2407ffff
 8016944:	0801a4fc 	.word	0x0801a4fc
 8016948:	30048000 	.word	0x30048000
 801694c:	0801a508 	.word	0x0801a508
 8016950:	3800ffff 	.word	0x3800ffff
 8016954:	0801a510 	.word	0x0801a510
 8016958:	0801a518 	.word	0x0801a518
 801695c:	0801a520 	.word	0x0801a520

08016960 <SD_LogHex>:

static void SD_LogHex(const uint8_t *data, uint32_t length)
{
 8016960:	b580      	push	{r7, lr}
 8016962:	b09a      	sub	sp, #104	@ 0x68
 8016964:	af00      	add	r7, sp, #0
 8016966:	6078      	str	r0, [r7, #4]
 8016968:	6039      	str	r1, [r7, #0]
  char line[80];
  uint32_t offset = 0U;
 801696a:	2300      	movs	r3, #0
 801696c:	667b      	str	r3, [r7, #100]	@ 0x64
  while (offset < length)
 801696e:	e043      	b.n	80169f8 <SD_LogHex+0x98>
  {
    uint32_t count = (length - offset > 16U) ? 16U : (length - offset);
 8016970:	683a      	ldr	r2, [r7, #0]
 8016972:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016974:	1ad3      	subs	r3, r2, r3
 8016976:	2b10      	cmp	r3, #16
 8016978:	bf28      	it	cs
 801697a:	2310      	movcs	r3, #16
 801697c:	65bb      	str	r3, [r7, #88]	@ 0x58
    int pos = snprintf(line, sizeof(line), "%04lX:", (unsigned long)offset);
 801697e:	f107 0008 	add.w	r0, r7, #8
 8016982:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8016984:	4a21      	ldr	r2, [pc, #132]	@ (8016a0c <SD_LogHex+0xac>)
 8016986:	2150      	movs	r1, #80	@ 0x50
 8016988:	f002 ff8e 	bl	80198a8 <sniprintf>
 801698c:	6638      	str	r0, [r7, #96]	@ 0x60
    for (uint32_t i = 0; i < count && pos < (int)sizeof(line) - 4; i++)
 801698e:	2300      	movs	r3, #0
 8016990:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8016992:	e016      	b.n	80169c2 <SD_LogHex+0x62>
    {
      pos += snprintf(&line[pos], sizeof(line) - (size_t)pos, " %02X", data[offset + i]);
 8016994:	f107 0208 	add.w	r2, r7, #8
 8016998:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801699a:	18d0      	adds	r0, r2, r3
 801699c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801699e:	f1c3 0150 	rsb	r1, r3, #80	@ 0x50
 80169a2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80169a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80169a6:	4413      	add	r3, r2
 80169a8:	687a      	ldr	r2, [r7, #4]
 80169aa:	4413      	add	r3, r2
 80169ac:	781b      	ldrb	r3, [r3, #0]
 80169ae:	4a18      	ldr	r2, [pc, #96]	@ (8016a10 <SD_LogHex+0xb0>)
 80169b0:	f002 ff7a 	bl	80198a8 <sniprintf>
 80169b4:	4602      	mov	r2, r0
 80169b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80169b8:	4413      	add	r3, r2
 80169ba:	663b      	str	r3, [r7, #96]	@ 0x60
    for (uint32_t i = 0; i < count && pos < (int)sizeof(line) - 4; i++)
 80169bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80169be:	3301      	adds	r3, #1
 80169c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80169c2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80169c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80169c6:	429a      	cmp	r2, r3
 80169c8:	d202      	bcs.n	80169d0 <SD_LogHex+0x70>
 80169ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80169cc:	2b4b      	cmp	r3, #75	@ 0x4b
 80169ce:	dde1      	ble.n	8016994 <SD_LogHex+0x34>
    }
    snprintf(&line[pos], sizeof(line) - (size_t)pos, "\r\n");
 80169d0:	f107 0208 	add.w	r2, r7, #8
 80169d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80169d6:	18d0      	adds	r0, r2, r3
 80169d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80169da:	f1c3 0350 	rsb	r3, r3, #80	@ 0x50
 80169de:	4a0d      	ldr	r2, [pc, #52]	@ (8016a14 <SD_LogHex+0xb4>)
 80169e0:	4619      	mov	r1, r3
 80169e2:	f002 ff61 	bl	80198a8 <sniprintf>
    uart_log(line);
 80169e6:	f107 0308 	add.w	r3, r7, #8
 80169ea:	4618      	mov	r0, r3
 80169ec:	f7ff fe30 	bl	8016650 <uart_log>
    offset += count;
 80169f0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80169f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80169f4:	4413      	add	r3, r2
 80169f6:	667b      	str	r3, [r7, #100]	@ 0x64
  while (offset < length)
 80169f8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80169fa:	683b      	ldr	r3, [r7, #0]
 80169fc:	429a      	cmp	r2, r3
 80169fe:	d3b7      	bcc.n	8016970 <SD_LogHex+0x10>
  }
}
 8016a00:	bf00      	nop
 8016a02:	bf00      	nop
 8016a04:	3768      	adds	r7, #104	@ 0x68
 8016a06:	46bd      	mov	sp, r7
 8016a08:	bd80      	pop	{r7, pc}
 8016a0a:	bf00      	nop
 8016a0c:	0801a528 	.word	0x0801a528
 8016a10:	0801a530 	.word	0x0801a530
 8016a14:	0801a538 	.word	0x0801a538

08016a18 <SD_CRC32>:

static uint32_t SD_CRC32(const uint8_t *data, uint32_t length)
{
 8016a18:	b480      	push	{r7}
 8016a1a:	b087      	sub	sp, #28
 8016a1c:	af00      	add	r7, sp, #0
 8016a1e:	6078      	str	r0, [r7, #4]
 8016a20:	6039      	str	r1, [r7, #0]
  uint32_t crc = 0xFFFFFFFFU;
 8016a22:	f04f 33ff 	mov.w	r3, #4294967295
 8016a26:	617b      	str	r3, [r7, #20]
  for (uint32_t i = 0U; i < length; i++)
 8016a28:	2300      	movs	r3, #0
 8016a2a:	613b      	str	r3, [r7, #16]
 8016a2c:	e01f      	b.n	8016a6e <SD_CRC32+0x56>
  {
    crc ^= data[i];
 8016a2e:	687a      	ldr	r2, [r7, #4]
 8016a30:	693b      	ldr	r3, [r7, #16]
 8016a32:	4413      	add	r3, r2
 8016a34:	781b      	ldrb	r3, [r3, #0]
 8016a36:	461a      	mov	r2, r3
 8016a38:	697b      	ldr	r3, [r7, #20]
 8016a3a:	4053      	eors	r3, r2
 8016a3c:	617b      	str	r3, [r7, #20]
    for (uint32_t bit = 0U; bit < 8U; bit++)
 8016a3e:	2300      	movs	r3, #0
 8016a40:	60fb      	str	r3, [r7, #12]
 8016a42:	e00e      	b.n	8016a62 <SD_CRC32+0x4a>
    {
      uint32_t mask = 0U - (crc & 1U);
 8016a44:	697b      	ldr	r3, [r7, #20]
 8016a46:	f003 0301 	and.w	r3, r3, #1
 8016a4a:	425b      	negs	r3, r3
 8016a4c:	60bb      	str	r3, [r7, #8]
      crc = (crc >> 1U) ^ (0xEDB88320U & mask);
 8016a4e:	697b      	ldr	r3, [r7, #20]
 8016a50:	085a      	lsrs	r2, r3, #1
 8016a52:	68b9      	ldr	r1, [r7, #8]
 8016a54:	4b0c      	ldr	r3, [pc, #48]	@ (8016a88 <SD_CRC32+0x70>)
 8016a56:	400b      	ands	r3, r1
 8016a58:	4053      	eors	r3, r2
 8016a5a:	617b      	str	r3, [r7, #20]
    for (uint32_t bit = 0U; bit < 8U; bit++)
 8016a5c:	68fb      	ldr	r3, [r7, #12]
 8016a5e:	3301      	adds	r3, #1
 8016a60:	60fb      	str	r3, [r7, #12]
 8016a62:	68fb      	ldr	r3, [r7, #12]
 8016a64:	2b07      	cmp	r3, #7
 8016a66:	d9ed      	bls.n	8016a44 <SD_CRC32+0x2c>
  for (uint32_t i = 0U; i < length; i++)
 8016a68:	693b      	ldr	r3, [r7, #16]
 8016a6a:	3301      	adds	r3, #1
 8016a6c:	613b      	str	r3, [r7, #16]
 8016a6e:	693a      	ldr	r2, [r7, #16]
 8016a70:	683b      	ldr	r3, [r7, #0]
 8016a72:	429a      	cmp	r2, r3
 8016a74:	d3db      	bcc.n	8016a2e <SD_CRC32+0x16>
    }
  }
  return ~crc;
 8016a76:	697b      	ldr	r3, [r7, #20]
 8016a78:	43db      	mvns	r3, r3
}
 8016a7a:	4618      	mov	r0, r3
 8016a7c:	371c      	adds	r7, #28
 8016a7e:	46bd      	mov	sp, r7
 8016a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a84:	4770      	bx	lr
 8016a86:	bf00      	nop
 8016a88:	edb88320 	.word	0xedb88320

08016a8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8016a8c:	b590      	push	{r4, r7, lr}
 8016a8e:	b0db      	sub	sp, #364	@ 0x16c
 8016a90:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8016a92:	f7ed fee3 	bl	800485c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8016a96:	f000 fadb 	bl	8017050 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8016a9a:	f000 fb55 	bl	8017148 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8016a9e:	f7ff fc59 	bl	8016354 <MX_GPIO_Init>
  MX_DMA_Init();
 8016aa2:	f7ff fb09 	bl	80160b8 <MX_DMA_Init>
  MX_SAI1_Init();
 8016aa6:	f001 f86d 	bl	8017b84 <MX_SAI1_Init>
  MX_USART1_UART_Init();
 8016aaa:	f002 fa15 	bl	8018ed8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8016aae:	f7ff fcef 	bl	8016490 <MX_I2C1_Init>
  MX_FMC_Init();
 8016ab2:	f7ff fb29 	bl	8016108 <MX_FMC_Init>
  MX_SDMMC1_SD_Init();
 8016ab6:	f001 fd71 	bl	801859c <MX_SDMMC1_SD_Init>
  /* USER CODE BEGIN 2 */
  LOG("FMC init OK\r\n");
 8016aba:	48bb      	ldr	r0, [pc, #748]	@ (8016da8 <main+0x31c>)
 8016abc:	f7ff fdc8 	bl	8016650 <uart_log>
  LOG("Starting SDRAM init...\r\n");
 8016ac0:	48ba      	ldr	r0, [pc, #744]	@ (8016dac <main+0x320>)
 8016ac2:	f7ff fdc5 	bl	8016650 <uart_log>
  SDRAM_Init();
 8016ac6:	f001 fe85 	bl	80187d4 <SDRAM_Init>
  LOG("SDRAM init done\r\n");
 8016aca:	48b9      	ldr	r0, [pc, #740]	@ (8016db0 <main+0x324>)
 8016acc:	f7ff fdc0 	bl	8016650 <uart_log>
  LOG("Starting SDRAM test...\r\n");
 8016ad0:	48b8      	ldr	r0, [pc, #736]	@ (8016db4 <main+0x328>)
 8016ad2:	f7ff fdbd 	bl	8016650 <uart_log>
  SDRAM_Test();
 8016ad6:	f001 feab 	bl	8018830 <SDRAM_Test>
  SDRAM_Alloc_Test();
 8016ada:	f7ff fde9 	bl	80166b0 <SDRAM_Alloc_Test>

  if (sd_stream_init(&hsd1) == HAL_OK)
 8016ade:	48b6      	ldr	r0, [pc, #728]	@ (8016db8 <main+0x32c>)
 8016ae0:	f001 fab0 	bl	8018044 <sd_stream_init>
 8016ae4:	4603      	mov	r3, r0
 8016ae6:	2b00      	cmp	r3, #0
 8016ae8:	d115      	bne.n	8016b16 <main+0x8a>
  {
    LOG("SD stream init OK\r\n");
 8016aea:	48b4      	ldr	r0, [pc, #720]	@ (8016dbc <main+0x330>)
 8016aec:	f7ff fdb0 	bl	8016650 <uart_log>
    sd_stream_set_logger(uart_log);
 8016af0:	48b3      	ldr	r0, [pc, #716]	@ (8016dc0 <main+0x334>)
 8016af2:	f001 faf9 	bl	80180e8 <sd_stream_set_logger>
    sd_stream_set_callback_logging(SD_TEST_LOG_CALLBACKS != 0U);
 8016af6:	2001      	movs	r0, #1
 8016af8:	f001 fb06 	bl	8018108 <sd_stream_set_callback_logging>
    sd_test_running = (SD_TEST_ENABLE != 0U);
 8016afc:	4bb1      	ldr	r3, [pc, #708]	@ (8016dc4 <main+0x338>)
 8016afe:	2201      	movs	r2, #1
 8016b00:	701a      	strb	r2, [r3, #0]
    sd_test_state = SD_TEST_STATE_MEMCHECK;
 8016b02:	4bb1      	ldr	r3, [pc, #708]	@ (8016dc8 <main+0x33c>)
 8016b04:	2201      	movs	r2, #1
 8016b06:	701a      	strb	r2, [r3, #0]
    sd_test_sector0_done = 0U;
 8016b08:	4bb0      	ldr	r3, [pc, #704]	@ (8016dcc <main+0x340>)
 8016b0a:	2200      	movs	r2, #0
 8016b0c:	701a      	strb	r2, [r3, #0]
    sd_test_known_done = 0U;
 8016b0e:	4bb0      	ldr	r3, [pc, #704]	@ (8016dd0 <main+0x344>)
 8016b10:	2200      	movs	r2, #0
 8016b12:	701a      	strb	r2, [r3, #0]
 8016b14:	e002      	b.n	8016b1c <main+0x90>
  }
  else
  {
    LOG("SD stream init FAILED\r\n");
 8016b16:	48af      	ldr	r0, [pc, #700]	@ (8016dd4 <main+0x348>)
 8016b18:	f7ff fd9a 	bl	8016650 <uart_log>
  }

  MX_USB_DEVICE_Init();
 8016b1c:	f7ec feb6 	bl	800388c <MX_USB_DEVICE_Init>
  MX_USB_HOST_Init();
 8016b20:	f7ec ff0a 	bl	8003938 <MX_USB_HOST_Init>
  char log_buffer[128];

  /* Init audio */
  AudioOut_Init(&hsai_BlockA1);
 8016b24:	48ac      	ldr	r0, [pc, #688]	@ (8016dd8 <main+0x34c>)
 8016b26:	f7ff fa4f 	bl	8015fc8 <AudioOut_Init>
  AudioIn_Init(&hsai_BlockB1);
 8016b2a:	48ac      	ldr	r0, [pc, #688]	@ (8016ddc <main+0x350>)
 8016b2c:	f7ff f900 	bl	8015d30 <AudioIn_Init>


  AudioOut_Start();
 8016b30:	f7ff fa72 	bl	8016018 <AudioOut_Start>
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
                            (uint8_t *)AudioIn_GetBuffer(),
 8016b34:	f7ff f966 	bl	8015e04 <AudioIn_GetBuffer>
 8016b38:	4604      	mov	r4, r0
                            AudioIn_GetBufferSamples());
 8016b3a:	f7ff f98f 	bl	8015e5c <AudioIn_GetBufferSamples>
 8016b3e:	4603      	mov	r3, r0
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
 8016b40:	b29b      	uxth	r3, r3
 8016b42:	461a      	mov	r2, r3
 8016b44:	4621      	mov	r1, r4
 8016b46:	48a5      	ldr	r0, [pc, #660]	@ (8016ddc <main+0x350>)
 8016b48:	f7f8 fea2 	bl	800f890 <HAL_SAI_Receive_DMA>

  HAL_Delay(200);
 8016b4c:	20c8      	movs	r0, #200	@ 0xc8
 8016b4e:	f7ed ff17 	bl	8004980 <HAL_Delay>

  /* Init MIDI */
  midi_init();
 8016b52:	f000 fec7 	bl	80178e4 <midi_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	MX_USB_HOST_Process();
 8016b56:	f7ec ff4b 	bl	80039f0 <MX_USB_HOST_Process>
    midi_host_poll();
 8016b5a:	f000 ffd7 	bl	8017b0c <midi_host_poll>

    static uint32_t last_led_tick = 0;
    static uint32_t last_log_tick = 0;
    static uint32_t last_error = 0;

    uint32_t now = HAL_GetTick();
 8016b5e:	f7ed ff03 	bl	8004968 <HAL_GetTick>
 8016b62:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c

    if ((now - last_led_tick) >= 500U)
 8016b66:	4b9e      	ldr	r3, [pc, #632]	@ (8016de0 <main+0x354>)
 8016b68:	681b      	ldr	r3, [r3, #0]
 8016b6a:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8016b6e:	1ad3      	subs	r3, r2, r3
 8016b70:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8016b74:	d307      	bcc.n	8016b86 <main+0xfa>
    {
      HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 8016b76:	2180      	movs	r1, #128	@ 0x80
 8016b78:	489a      	ldr	r0, [pc, #616]	@ (8016de4 <main+0x358>)
 8016b7a:	f7f1 f852 	bl	8007c22 <HAL_GPIO_TogglePin>
      last_led_tick = now;
 8016b7e:	4a98      	ldr	r2, [pc, #608]	@ (8016de0 <main+0x354>)
 8016b80:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8016b84:	6013      	str	r3, [r2, #0]
    }


    /* ======================================================== */

    if ((now - last_log_tick) >= 1000U)
 8016b86:	4b98      	ldr	r3, [pc, #608]	@ (8016de8 <main+0x35c>)
 8016b88:	681b      	ldr	r3, [r3, #0]
 8016b8a:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8016b8e:	1ad3      	subs	r3, r2, r3
 8016b90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8016b94:	d356      	bcc.n	8016c44 <main+0x1b8>
    {
      uint32_t error = HAL_SAI_GetError(&hsai_BlockA1);
 8016b96:	4890      	ldr	r0, [pc, #576]	@ (8016dd8 <main+0x34c>)
 8016b98:	f7f9 f8d0 	bl	800fd3c <HAL_SAI_GetError>
 8016b9c:	f8c7 0148 	str.w	r0, [r7, #328]	@ 0x148
      uint32_t half = AudioOut_GetHalfEvents();
 8016ba0:	f7ff fa72 	bl	8016088 <AudioOut_GetHalfEvents>
 8016ba4:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
      uint32_t full = AudioOut_GetFullEvents();
 8016ba8:	f7ff fa7a 	bl	80160a0 <AudioOut_GetFullEvents>
 8016bac:	f8c7 0140 	str.w	r0, [r7, #320]	@ 0x140
      uint32_t rx_half = AudioIn_GetHalfEvents();
 8016bb0:	f7ff f95e 	bl	8015e70 <AudioIn_GetHalfEvents>
 8016bb4:	f8c7 013c 	str.w	r0, [r7, #316]	@ 0x13c
      uint32_t rx_full = AudioIn_GetFullEvents();
 8016bb8:	f7ff f966 	bl	8015e88 <AudioIn_GetFullEvents>
 8016bbc:	f8c7 0138 	str.w	r0, [r7, #312]	@ 0x138

      uint32_t frames_per_sec = full * 512;  // 512 = AUDIO_BUFFER_FRAMES
 8016bc0:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8016bc4:	025b      	lsls	r3, r3, #9
 8016bc6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

      snprintf(log_buffer, sizeof(log_buffer),
               "SAI TX state=%lu err=0x%08lX tx_half=%lu tx_full=%lu rx_half=%lu rx_full=%lu frames/s=%lu\r\n",
               (unsigned long)hsai_BlockA1.State,
 8016bca:	4b83      	ldr	r3, [pc, #524]	@ (8016dd8 <main+0x34c>)
 8016bcc:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8016bd0:	b2db      	uxtb	r3, r3
      snprintf(log_buffer, sizeof(log_buffer),
 8016bd2:	461a      	mov	r2, r3
 8016bd4:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 8016bd8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8016bdc:	9305      	str	r3, [sp, #20]
 8016bde:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8016be2:	9304      	str	r3, [sp, #16]
 8016be4:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8016be8:	9303      	str	r3, [sp, #12]
 8016bea:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8016bee:	9302      	str	r3, [sp, #8]
 8016bf0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8016bf4:	9301      	str	r3, [sp, #4]
 8016bf6:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8016bfa:	9300      	str	r3, [sp, #0]
 8016bfc:	4613      	mov	r3, r2
 8016bfe:	4a7b      	ldr	r2, [pc, #492]	@ (8016dec <main+0x360>)
 8016c00:	2180      	movs	r1, #128	@ 0x80
 8016c02:	f002 fe51 	bl	80198a8 <sniprintf>
               (unsigned long)rx_half,
               (unsigned long)rx_full,
               (unsigned long)frames_per_sec);


      if (error != 0U && error != last_error)
 8016c06:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8016c0a:	2b00      	cmp	r3, #0
 8016c0c:	d016      	beq.n	8016c3c <main+0x1b0>
 8016c0e:	4b78      	ldr	r3, [pc, #480]	@ (8016df0 <main+0x364>)
 8016c10:	681b      	ldr	r3, [r3, #0]
 8016c12:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8016c16:	429a      	cmp	r2, r3
 8016c18:	d010      	beq.n	8016c3c <main+0x1b0>
      {
        snprintf(log_buffer, sizeof(log_buffer),
 8016c1a:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 8016c1e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8016c22:	4a74      	ldr	r2, [pc, #464]	@ (8016df4 <main+0x368>)
 8016c24:	2180      	movs	r1, #128	@ 0x80
 8016c26:	f002 fe3f 	bl	80198a8 <sniprintf>
                 "SAI error detected: 0x%08lX\r\n", (unsigned long)error);
        uart_log(log_buffer);
 8016c2a:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8016c2e:	4618      	mov	r0, r3
 8016c30:	f7ff fd0e 	bl	8016650 <uart_log>
        last_error = error;
 8016c34:	4a6e      	ldr	r2, [pc, #440]	@ (8016df0 <main+0x364>)
 8016c36:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8016c3a:	6013      	str	r3, [r2, #0]
      }

      last_log_tick = now;
 8016c3c:	4a6a      	ldr	r2, [pc, #424]	@ (8016de8 <main+0x35c>)
 8016c3e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8016c42:	6013      	str	r3, [r2, #0]
    }

    if ((sd_test_running != 0U) && (sd_test_state == SD_TEST_STATE_MEMCHECK))
 8016c44:	4b5f      	ldr	r3, [pc, #380]	@ (8016dc4 <main+0x338>)
 8016c46:	781b      	ldrb	r3, [r3, #0]
 8016c48:	2b00      	cmp	r3, #0
 8016c4a:	d065      	beq.n	8016d18 <main+0x28c>
 8016c4c:	4b5e      	ldr	r3, [pc, #376]	@ (8016dc8 <main+0x33c>)
 8016c4e:	781b      	ldrb	r3, [r3, #0]
 8016c50:	2b01      	cmp	r3, #1
 8016c52:	d161      	bne.n	8016d18 <main+0x28c>
    {
      if (sd_test_failed != 0U)
 8016c54:	4b68      	ldr	r3, [pc, #416]	@ (8016df8 <main+0x36c>)
 8016c56:	781b      	ldrb	r3, [r3, #0]
 8016c58:	2b00      	cmp	r3, #0
 8016c5a:	d00a      	beq.n	8016c72 <main+0x1e6>
      {
        if (sd_test_done_logged == 0U)
 8016c5c:	4b67      	ldr	r3, [pc, #412]	@ (8016dfc <main+0x370>)
 8016c5e:	781b      	ldrb	r3, [r3, #0]
 8016c60:	2b00      	cmp	r3, #0
 8016c62:	d159      	bne.n	8016d18 <main+0x28c>
        {
          LOG("SD test FAILED\r\n");
 8016c64:	4866      	ldr	r0, [pc, #408]	@ (8016e00 <main+0x374>)
 8016c66:	f7ff fcf3 	bl	8016650 <uart_log>
          sd_test_done_logged = 1U;
 8016c6a:	4b64      	ldr	r3, [pc, #400]	@ (8016dfc <main+0x370>)
 8016c6c:	2201      	movs	r2, #1
 8016c6e:	701a      	strb	r2, [r3, #0]
 8016c70:	e052      	b.n	8016d18 <main+0x28c>
        }
      }
      else if (SD_TEST_MEMORY_PLACEMENT != 0U)
      {
        const uint32_t *buf0 = sd_stream_get_buffer0();
 8016c72:	f001 fb89 	bl	8018388 <sd_stream_get_buffer0>
 8016c76:	f8c7 0130 	str.w	r0, [r7, #304]	@ 0x130
        const uint32_t *buf1 = sd_stream_get_buffer1();
 8016c7a:	f001 fb8f 	bl	801839c <sd_stream_get_buffer1>
 8016c7e:	f8c7 012c 	str.w	r0, [r7, #300]	@ 0x12c
        const char *region0 = SD_MemoryRegion(buf0);
 8016c82:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 8016c86:	f7ff fe17 	bl	80168b8 <SD_MemoryRegion>
 8016c8a:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128
        const char *region1 = SD_MemoryRegion(buf1);
 8016c8e:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8016c92:	f7ff fe11 	bl	80168b8 <SD_MemoryRegion>
 8016c96:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124

        LOGF("SD buf0 addr=%p region=%s\r\n", (void *)buf0, region0);
 8016c9a:	1d38      	adds	r0, r7, #4
 8016c9c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8016ca0:	9300      	str	r3, [sp, #0]
 8016ca2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8016ca6:	4a57      	ldr	r2, [pc, #348]	@ (8016e04 <main+0x378>)
 8016ca8:	2180      	movs	r1, #128	@ 0x80
 8016caa:	f002 fdfd 	bl	80198a8 <sniprintf>
 8016cae:	1d3b      	adds	r3, r7, #4
 8016cb0:	4618      	mov	r0, r3
 8016cb2:	f7ff fccd 	bl	8016650 <uart_log>
        LOGF("SD buf1 addr=%p region=%s\r\n", (void *)buf1, region1);
 8016cb6:	1d38      	adds	r0, r7, #4
 8016cb8:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8016cbc:	9300      	str	r3, [sp, #0]
 8016cbe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8016cc2:	4a51      	ldr	r2, [pc, #324]	@ (8016e08 <main+0x37c>)
 8016cc4:	2180      	movs	r1, #128	@ 0x80
 8016cc6:	f002 fdef 	bl	80198a8 <sniprintf>
 8016cca:	1d3b      	adds	r3, r7, #4
 8016ccc:	4618      	mov	r0, r3
 8016cce:	f7ff fcbf 	bl	8016650 <uart_log>

        if ((strcmp(region0, "DTCM") == 0) || (strcmp(region1, "DTCM") == 0))
 8016cd2:	494e      	ldr	r1, [pc, #312]	@ (8016e0c <main+0x380>)
 8016cd4:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8016cd8:	f7e9 fb02 	bl	80002e0 <strcmp>
 8016cdc:	4603      	mov	r3, r0
 8016cde:	2b00      	cmp	r3, #0
 8016ce0:	d007      	beq.n	8016cf2 <main+0x266>
 8016ce2:	494a      	ldr	r1, [pc, #296]	@ (8016e0c <main+0x380>)
 8016ce4:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8016ce8:	f7e9 fafa 	bl	80002e0 <strcmp>
 8016cec:	4603      	mov	r3, r0
 8016cee:	2b00      	cmp	r3, #0
 8016cf0:	d105      	bne.n	8016cfe <main+0x272>
        {
          LOG("SD buffer placement ERROR: DTCM not allowed\r\n");
 8016cf2:	4847      	ldr	r0, [pc, #284]	@ (8016e10 <main+0x384>)
 8016cf4:	f7ff fcac 	bl	8016650 <uart_log>
          sd_test_failed = 1U;
 8016cf8:	4b3f      	ldr	r3, [pc, #252]	@ (8016df8 <main+0x36c>)
 8016cfa:	2201      	movs	r2, #1
 8016cfc:	701a      	strb	r2, [r3, #0]
        }

        sd_test_running = (sd_test_failed == 0U);
 8016cfe:	4b3e      	ldr	r3, [pc, #248]	@ (8016df8 <main+0x36c>)
 8016d00:	781b      	ldrb	r3, [r3, #0]
 8016d02:	2b00      	cmp	r3, #0
 8016d04:	bf0c      	ite	eq
 8016d06:	2301      	moveq	r3, #1
 8016d08:	2300      	movne	r3, #0
 8016d0a:	b2db      	uxtb	r3, r3
 8016d0c:	461a      	mov	r2, r3
 8016d0e:	4b2d      	ldr	r3, [pc, #180]	@ (8016dc4 <main+0x338>)
 8016d10:	701a      	strb	r2, [r3, #0]
        sd_test_state = SD_TEST_STATE_IDLE;
 8016d12:	4b2d      	ldr	r3, [pc, #180]	@ (8016dc8 <main+0x33c>)
 8016d14:	2200      	movs	r2, #0
 8016d16:	701a      	strb	r2, [r3, #0]
      {
        sd_test_state = SD_TEST_STATE_IDLE;
      }
    }

    if ((sd_test_running != 0U) && (sd_test_state == SD_TEST_STATE_IDLE) && (sd_test_failed == 0U))
 8016d18:	4b2a      	ldr	r3, [pc, #168]	@ (8016dc4 <main+0x338>)
 8016d1a:	781b      	ldrb	r3, [r3, #0]
 8016d1c:	2b00      	cmp	r3, #0
 8016d1e:	f000 808d 	beq.w	8016e3c <main+0x3b0>
 8016d22:	4b29      	ldr	r3, [pc, #164]	@ (8016dc8 <main+0x33c>)
 8016d24:	781b      	ldrb	r3, [r3, #0]
 8016d26:	2b00      	cmp	r3, #0
 8016d28:	f040 8088 	bne.w	8016e3c <main+0x3b0>
 8016d2c:	4b32      	ldr	r3, [pc, #200]	@ (8016df8 <main+0x36c>)
 8016d2e:	781b      	ldrb	r3, [r3, #0]
 8016d30:	2b00      	cmp	r3, #0
 8016d32:	f040 8083 	bne.w	8016e3c <main+0x3b0>
    {
      if ((SD_TEST_SECTOR0 != 0U) && (sd_test_sector0_done == 0U))
 8016d36:	4b25      	ldr	r3, [pc, #148]	@ (8016dcc <main+0x340>)
 8016d38:	781b      	ldrb	r3, [r3, #0]
 8016d3a:	2b00      	cmp	r3, #0
 8016d3c:	d11a      	bne.n	8016d74 <main+0x2e8>
      {
        if (sd_stream_start_read(0U, SD_STREAM_BLOCKS_PER_BUFFER) == HAL_OK)
 8016d3e:	2108      	movs	r1, #8
 8016d40:	2000      	movs	r0, #0
 8016d42:	f001 f9f7 	bl	8018134 <sd_stream_start_read>
 8016d46:	4603      	mov	r3, r0
 8016d48:	2b00      	cmp	r3, #0
 8016d4a:	d10c      	bne.n	8016d66 <main+0x2da>
        {
          sd_test_state = SD_TEST_STATE_SECTOR0_WAIT;
 8016d4c:	4b1e      	ldr	r3, [pc, #120]	@ (8016dc8 <main+0x33c>)
 8016d4e:	2202      	movs	r2, #2
 8016d50:	701a      	strb	r2, [r3, #0]
          sd_test_timeout = now + 2000U;
 8016d52:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8016d56:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8016d5a:	4a2e      	ldr	r2, [pc, #184]	@ (8016e14 <main+0x388>)
 8016d5c:	6013      	str	r3, [r2, #0]
          LOG("SD test sector0 start\r\n");
 8016d5e:	482e      	ldr	r0, [pc, #184]	@ (8016e18 <main+0x38c>)
 8016d60:	f7ff fc76 	bl	8016650 <uart_log>
 8016d64:	e06a      	b.n	8016e3c <main+0x3b0>
        }
        else
        {
          LOG("SD test sector0 FAILED to start\r\n");
 8016d66:	482d      	ldr	r0, [pc, #180]	@ (8016e1c <main+0x390>)
 8016d68:	f7ff fc72 	bl	8016650 <uart_log>
          sd_test_failed = 1U;
 8016d6c:	4b22      	ldr	r3, [pc, #136]	@ (8016df8 <main+0x36c>)
 8016d6e:	2201      	movs	r2, #1
 8016d70:	701a      	strb	r2, [r3, #0]
 8016d72:	e063      	b.n	8016e3c <main+0x3b0>
          sd_test_failed = 1U;
        }
      }
      else if (SD_TEST_LONG_RUN != 0U)
      {
        if (sd_stream_start_read(0U, SD_TEST_LONG_BLOCKS) == HAL_OK)
 8016d74:	f44f 1180 	mov.w	r1, #1048576	@ 0x100000
 8016d78:	2000      	movs	r0, #0
 8016d7a:	f001 f9db 	bl	8018134 <sd_stream_start_read>
 8016d7e:	4603      	mov	r3, r0
 8016d80:	2b00      	cmp	r3, #0
 8016d82:	d155      	bne.n	8016e30 <main+0x3a4>
        {
          sd_test_state = SD_TEST_STATE_LONG_RUN;
 8016d84:	4b10      	ldr	r3, [pc, #64]	@ (8016dc8 <main+0x33c>)
 8016d86:	2204      	movs	r2, #4
 8016d88:	701a      	strb	r2, [r3, #0]
          sd_last_stats_tick = now;
 8016d8a:	4a25      	ldr	r2, [pc, #148]	@ (8016e20 <main+0x394>)
 8016d8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8016d90:	6013      	str	r3, [r2, #0]
          sd_last_buf0_count = 0U;
 8016d92:	4b24      	ldr	r3, [pc, #144]	@ (8016e24 <main+0x398>)
 8016d94:	2200      	movs	r2, #0
 8016d96:	601a      	str	r2, [r3, #0]
          sd_last_buf1_count = 0U;
 8016d98:	4b23      	ldr	r3, [pc, #140]	@ (8016e28 <main+0x39c>)
 8016d9a:	2200      	movs	r2, #0
 8016d9c:	601a      	str	r2, [r3, #0]
          LOG("SD test long run start\r\n");
 8016d9e:	4823      	ldr	r0, [pc, #140]	@ (8016e2c <main+0x3a0>)
 8016da0:	f7ff fc56 	bl	8016650 <uart_log>
 8016da4:	e04a      	b.n	8016e3c <main+0x3b0>
 8016da6:	bf00      	nop
 8016da8:	0801a53c 	.word	0x0801a53c
 8016dac:	0801a54c 	.word	0x0801a54c
 8016db0:	0801a568 	.word	0x0801a568
 8016db4:	0801a57c 	.word	0x0801a57c
 8016db8:	24009bd4 	.word	0x24009bd4
 8016dbc:	0801a598 	.word	0x0801a598
 8016dc0:	08016651 	.word	0x08016651
 8016dc4:	24009504 	.word	0x24009504
 8016dc8:	24009506 	.word	0x24009506
 8016dcc:	24009518 	.word	0x24009518
 8016dd0:	24009519 	.word	0x24009519
 8016dd4:	0801a5ac 	.word	0x0801a5ac
 8016dd8:	24009974 	.word	0x24009974
 8016ddc:	24009a0c 	.word	0x24009a0c
 8016de0:	2400951c 	.word	0x2400951c
 8016de4:	58021c00 	.word	0x58021c00
 8016de8:	24009520 	.word	0x24009520
 8016dec:	0801a5c4 	.word	0x0801a5c4
 8016df0:	24009524 	.word	0x24009524
 8016df4:	0801a620 	.word	0x0801a620
 8016df8:	24009507 	.word	0x24009507
 8016dfc:	24009505 	.word	0x24009505
 8016e00:	0801a640 	.word	0x0801a640
 8016e04:	0801a654 	.word	0x0801a654
 8016e08:	0801a670 	.word	0x0801a670
 8016e0c:	0801a4f4 	.word	0x0801a4f4
 8016e10:	0801a68c 	.word	0x0801a68c
 8016e14:	24009508 	.word	0x24009508
 8016e18:	0801a6bc 	.word	0x0801a6bc
 8016e1c:	0801a6d4 	.word	0x0801a6d4
 8016e20:	2400950c 	.word	0x2400950c
 8016e24:	24009510 	.word	0x24009510
 8016e28:	24009514 	.word	0x24009514
 8016e2c:	0801a6f8 	.word	0x0801a6f8
        }
        else
        {
          LOG("SD test long run FAILED to start\r\n");
 8016e30:	4876      	ldr	r0, [pc, #472]	@ (801700c <main+0x580>)
 8016e32:	f7ff fc0d 	bl	8016650 <uart_log>
          sd_test_failed = 1U;
 8016e36:	4b76      	ldr	r3, [pc, #472]	@ (8017010 <main+0x584>)
 8016e38:	2201      	movs	r2, #1
 8016e3a:	701a      	strb	r2, [r3, #0]
      {
        sd_test_running = 0U;
      }
    }

    if ((sd_test_running != 0U) && (sd_test_failed == 0U))
 8016e3c:	4b75      	ldr	r3, [pc, #468]	@ (8017014 <main+0x588>)
 8016e3e:	781b      	ldrb	r3, [r3, #0]
 8016e40:	2b00      	cmp	r3, #0
 8016e42:	f43f ae88 	beq.w	8016b56 <main+0xca>
 8016e46:	4b72      	ldr	r3, [pc, #456]	@ (8017010 <main+0x584>)
 8016e48:	781b      	ldrb	r3, [r3, #0]
 8016e4a:	2b00      	cmp	r3, #0
 8016e4c:	f47f ae83 	bne.w	8016b56 <main+0xca>
    {
      if (sd_stream_has_error())
 8016e50:	f001 fa70 	bl	8018334 <sd_stream_has_error>
 8016e54:	4603      	mov	r3, r0
 8016e56:	2b00      	cmp	r3, #0
 8016e58:	d006      	beq.n	8016e68 <main+0x3dc>
      {
        LOG("SD stream error\r\n");
 8016e5a:	486f      	ldr	r0, [pc, #444]	@ (8017018 <main+0x58c>)
 8016e5c:	f7ff fbf8 	bl	8016650 <uart_log>
        sd_test_failed = 1U;
 8016e60:	4b6b      	ldr	r3, [pc, #428]	@ (8017010 <main+0x584>)
 8016e62:	2201      	movs	r2, #1
 8016e64:	701a      	strb	r2, [r3, #0]
 8016e66:	e676      	b.n	8016b56 <main+0xca>
      }
      else if ((sd_test_state == SD_TEST_STATE_SECTOR0_WAIT) && sd_stream_is_complete())
 8016e68:	4b6c      	ldr	r3, [pc, #432]	@ (801701c <main+0x590>)
 8016e6a:	781b      	ldrb	r3, [r3, #0]
 8016e6c:	2b02      	cmp	r3, #2
 8016e6e:	d129      	bne.n	8016ec4 <main+0x438>
 8016e70:	f001 fa44 	bl	80182fc <sd_stream_is_complete>
 8016e74:	4603      	mov	r3, r0
 8016e76:	2b00      	cmp	r3, #0
 8016e78:	d024      	beq.n	8016ec4 <main+0x438>
      {
        const uint8_t *bytes = (const uint8_t *)sd_stream_get_buffer0();
 8016e7a:	f001 fa85 	bl	8018388 <sd_stream_get_buffer0>
 8016e7e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120
        if ((bytes[510] == 0x55U) && (bytes[511] == 0xAAU))
 8016e82:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8016e86:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016e8a:	781b      	ldrb	r3, [r3, #0]
 8016e8c:	2b55      	cmp	r3, #85	@ 0x55
 8016e8e:	d10a      	bne.n	8016ea6 <main+0x41a>
 8016e90:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8016e94:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8016e98:	781b      	ldrb	r3, [r3, #0]
 8016e9a:	2baa      	cmp	r3, #170	@ 0xaa
 8016e9c:	d103      	bne.n	8016ea6 <main+0x41a>
        {
          LOG("SD sector0 signature OK (0x55AA)\r\n");
 8016e9e:	4860      	ldr	r0, [pc, #384]	@ (8017020 <main+0x594>)
 8016ea0:	f7ff fbd6 	bl	8016650 <uart_log>
 8016ea4:	e007      	b.n	8016eb6 <main+0x42a>
        }
        else
        {
          LOG("SD sector0 signature missing, dump first 64 bytes:\r\n");
 8016ea6:	485f      	ldr	r0, [pc, #380]	@ (8017024 <main+0x598>)
 8016ea8:	f7ff fbd2 	bl	8016650 <uart_log>
          SD_LogHex(bytes, 64U);
 8016eac:	2140      	movs	r1, #64	@ 0x40
 8016eae:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8016eb2:	f7ff fd55 	bl	8016960 <SD_LogHex>
        }
        sd_test_sector0_done = 1U;
 8016eb6:	4b5c      	ldr	r3, [pc, #368]	@ (8017028 <main+0x59c>)
 8016eb8:	2201      	movs	r2, #1
 8016eba:	701a      	strb	r2, [r3, #0]
        sd_test_state = SD_TEST_STATE_IDLE;
 8016ebc:	4b57      	ldr	r3, [pc, #348]	@ (801701c <main+0x590>)
 8016ebe:	2200      	movs	r2, #0
 8016ec0:	701a      	strb	r2, [r3, #0]
      {
 8016ec2:	e0a1      	b.n	8017008 <main+0x57c>
      }
      else if ((sd_test_state == SD_TEST_STATE_KNOWN_WAIT) && sd_stream_is_complete())
 8016ec4:	4b55      	ldr	r3, [pc, #340]	@ (801701c <main+0x590>)
 8016ec6:	781b      	ldrb	r3, [r3, #0]
 8016ec8:	2b03      	cmp	r3, #3
 8016eca:	d122      	bne.n	8016f12 <main+0x486>
 8016ecc:	f001 fa16 	bl	80182fc <sd_stream_is_complete>
 8016ed0:	4603      	mov	r3, r0
 8016ed2:	2b00      	cmp	r3, #0
 8016ed4:	d01d      	beq.n	8016f12 <main+0x486>
      {
        const uint8_t *bytes = (const uint8_t *)sd_stream_get_buffer0();
 8016ed6:	f001 fa57 	bl	8018388 <sd_stream_get_buffer0>
 8016eda:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
        uint32_t crc = SD_CRC32(bytes, SD_TEST_KNOWN_BLOCKS * SD_STREAM_BLOCK_SIZE_BYTES);
 8016ede:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8016ee2:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8016ee6:	f7ff fd97 	bl	8016a18 <SD_CRC32>
 8016eea:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
        LOGF("SD known region CRC32=0x%08lX\r\n", (unsigned long)crc);
 8016eee:	1d38      	adds	r0, r7, #4
 8016ef0:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8016ef4:	4a4d      	ldr	r2, [pc, #308]	@ (801702c <main+0x5a0>)
 8016ef6:	2180      	movs	r1, #128	@ 0x80
 8016ef8:	f002 fcd6 	bl	80198a8 <sniprintf>
 8016efc:	1d3b      	adds	r3, r7, #4
 8016efe:	4618      	mov	r0, r3
 8016f00:	f7ff fba6 	bl	8016650 <uart_log>
        if ((SD_TEST_KNOWN_CRC32 != 0U) && (crc != SD_TEST_KNOWN_CRC32))
        {
          LOG("SD known region CRC mismatch\r\n");
          sd_test_failed = 1U;
        }
        sd_test_known_done = 1U;
 8016f04:	4b4a      	ldr	r3, [pc, #296]	@ (8017030 <main+0x5a4>)
 8016f06:	2201      	movs	r2, #1
 8016f08:	701a      	strb	r2, [r3, #0]
        sd_test_state = SD_TEST_STATE_IDLE;
 8016f0a:	4b44      	ldr	r3, [pc, #272]	@ (801701c <main+0x590>)
 8016f0c:	2200      	movs	r2, #0
 8016f0e:	701a      	strb	r2, [r3, #0]
      {
 8016f10:	e07a      	b.n	8017008 <main+0x57c>
      }
      else if (sd_test_state == SD_TEST_STATE_LONG_RUN)
 8016f12:	4b42      	ldr	r3, [pc, #264]	@ (801701c <main+0x590>)
 8016f14:	781b      	ldrb	r3, [r3, #0]
 8016f16:	2b04      	cmp	r3, #4
 8016f18:	d160      	bne.n	8016fdc <main+0x550>
      {
        if ((now - sd_last_stats_tick) >= 1000U)
 8016f1a:	4b46      	ldr	r3, [pc, #280]	@ (8017034 <main+0x5a8>)
 8016f1c:	681b      	ldr	r3, [r3, #0]
 8016f1e:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8016f22:	1ad3      	subs	r3, r2, r3
 8016f24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8016f28:	d342      	bcc.n	8016fb0 <main+0x524>
        {
          uint32_t buf0 = sd_stream_get_read_buf0_count();
 8016f2a:	f001 fa15 	bl	8018358 <sd_stream_get_read_buf0_count>
 8016f2e:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
          uint32_t buf1 = sd_stream_get_read_buf1_count();
 8016f32:	f001 fa1d 	bl	8018370 <sd_stream_get_read_buf1_count>
 8016f36:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
          uint32_t delta = (buf0 - sd_last_buf0_count) + (buf1 - sd_last_buf1_count);
 8016f3a:	4b3f      	ldr	r3, [pc, #252]	@ (8017038 <main+0x5ac>)
 8016f3c:	681b      	ldr	r3, [r3, #0]
 8016f3e:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8016f42:	1ad2      	subs	r2, r2, r3
 8016f44:	4b3d      	ldr	r3, [pc, #244]	@ (801703c <main+0x5b0>)
 8016f46:	681b      	ldr	r3, [r3, #0]
 8016f48:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 8016f4c:	1acb      	subs	r3, r1, r3
 8016f4e:	4413      	add	r3, r2
 8016f50:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
          uint32_t bytes = delta * SD_STREAM_BUFFER_SIZE_BYTES;
 8016f54:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8016f58:	031b      	lsls	r3, r3, #12
 8016f5a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
          uint32_t kbps = bytes / 1024U;
 8016f5e:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8016f62:	0a9b      	lsrs	r3, r3, #10
 8016f64:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          LOGF("SD long run buffers=%lu buf0=%lu buf1=%lu kb/s=%lu\r\n",
 8016f68:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8016f6c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8016f70:	441a      	add	r2, r3
 8016f72:	1d38      	adds	r0, r7, #4
 8016f74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8016f78:	9302      	str	r3, [sp, #8]
 8016f7a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8016f7e:	9301      	str	r3, [sp, #4]
 8016f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016f84:	9300      	str	r3, [sp, #0]
 8016f86:	4613      	mov	r3, r2
 8016f88:	4a2d      	ldr	r2, [pc, #180]	@ (8017040 <main+0x5b4>)
 8016f8a:	2180      	movs	r1, #128	@ 0x80
 8016f8c:	f002 fc8c 	bl	80198a8 <sniprintf>
 8016f90:	1d3b      	adds	r3, r7, #4
 8016f92:	4618      	mov	r0, r3
 8016f94:	f7ff fb5c 	bl	8016650 <uart_log>
               (unsigned long)(buf0 + buf1),
               (unsigned long)buf0,
               (unsigned long)buf1,
               (unsigned long)kbps);
          sd_last_buf0_count = buf0;
 8016f98:	4a27      	ldr	r2, [pc, #156]	@ (8017038 <main+0x5ac>)
 8016f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016f9e:	6013      	str	r3, [r2, #0]
          sd_last_buf1_count = buf1;
 8016fa0:	4a26      	ldr	r2, [pc, #152]	@ (801703c <main+0x5b0>)
 8016fa2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8016fa6:	6013      	str	r3, [r2, #0]
          sd_last_stats_tick = now;
 8016fa8:	4a22      	ldr	r2, [pc, #136]	@ (8017034 <main+0x5a8>)
 8016faa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8016fae:	6013      	str	r3, [r2, #0]
        }

        if (sd_stream_is_complete())
 8016fb0:	f001 f9a4 	bl	80182fc <sd_stream_is_complete>
 8016fb4:	4603      	mov	r3, r0
 8016fb6:	2b00      	cmp	r3, #0
 8016fb8:	f43f adcd 	beq.w	8016b56 <main+0xca>
        {
          if (sd_stream_start_read(0U, SD_TEST_LONG_BLOCKS) != HAL_OK)
 8016fbc:	f44f 1180 	mov.w	r1, #1048576	@ 0x100000
 8016fc0:	2000      	movs	r0, #0
 8016fc2:	f001 f8b7 	bl	8018134 <sd_stream_start_read>
 8016fc6:	4603      	mov	r3, r0
 8016fc8:	2b00      	cmp	r3, #0
 8016fca:	f43f adc4 	beq.w	8016b56 <main+0xca>
          {
            LOG("SD long run restart FAILED\r\n");
 8016fce:	481d      	ldr	r0, [pc, #116]	@ (8017044 <main+0x5b8>)
 8016fd0:	f7ff fb3e 	bl	8016650 <uart_log>
            sd_test_failed = 1U;
 8016fd4:	4b0e      	ldr	r3, [pc, #56]	@ (8017010 <main+0x584>)
 8016fd6:	2201      	movs	r2, #1
 8016fd8:	701a      	strb	r2, [r3, #0]
 8016fda:	e5bc      	b.n	8016b56 <main+0xca>
          }
        }
      }
      else if ((sd_test_state == SD_TEST_STATE_SECTOR0_WAIT ||
 8016fdc:	4b0f      	ldr	r3, [pc, #60]	@ (801701c <main+0x590>)
 8016fde:	781b      	ldrb	r3, [r3, #0]
 8016fe0:	2b02      	cmp	r3, #2
 8016fe2:	d004      	beq.n	8016fee <main+0x562>
                sd_test_state == SD_TEST_STATE_KNOWN_WAIT) && (now > sd_test_timeout))
 8016fe4:	4b0d      	ldr	r3, [pc, #52]	@ (801701c <main+0x590>)
 8016fe6:	781b      	ldrb	r3, [r3, #0]
      else if ((sd_test_state == SD_TEST_STATE_SECTOR0_WAIT ||
 8016fe8:	2b03      	cmp	r3, #3
 8016fea:	f47f adb4 	bne.w	8016b56 <main+0xca>
                sd_test_state == SD_TEST_STATE_KNOWN_WAIT) && (now > sd_test_timeout))
 8016fee:	4b16      	ldr	r3, [pc, #88]	@ (8017048 <main+0x5bc>)
 8016ff0:	681b      	ldr	r3, [r3, #0]
 8016ff2:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8016ff6:	429a      	cmp	r2, r3
 8016ff8:	f67f adad 	bls.w	8016b56 <main+0xca>
      {
        LOG("SD test timeout\r\n");
 8016ffc:	4813      	ldr	r0, [pc, #76]	@ (801704c <main+0x5c0>)
 8016ffe:	f7ff fb27 	bl	8016650 <uart_log>
        sd_test_failed = 1U;
 8017002:	4b03      	ldr	r3, [pc, #12]	@ (8017010 <main+0x584>)
 8017004:	2201      	movs	r2, #1
 8017006:	701a      	strb	r2, [r3, #0]
  {
 8017008:	e5a5      	b.n	8016b56 <main+0xca>
 801700a:	bf00      	nop
 801700c:	0801a714 	.word	0x0801a714
 8017010:	24009507 	.word	0x24009507
 8017014:	24009504 	.word	0x24009504
 8017018:	0801a738 	.word	0x0801a738
 801701c:	24009506 	.word	0x24009506
 8017020:	0801a74c 	.word	0x0801a74c
 8017024:	0801a770 	.word	0x0801a770
 8017028:	24009518 	.word	0x24009518
 801702c:	0801a7a8 	.word	0x0801a7a8
 8017030:	24009519 	.word	0x24009519
 8017034:	2400950c 	.word	0x2400950c
 8017038:	24009510 	.word	0x24009510
 801703c:	24009514 	.word	0x24009514
 8017040:	0801a7c8 	.word	0x0801a7c8
 8017044:	0801a800 	.word	0x0801a800
 8017048:	24009508 	.word	0x24009508
 801704c:	0801a820 	.word	0x0801a820

08017050 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8017050:	b580      	push	{r7, lr}
 8017052:	b09c      	sub	sp, #112	@ 0x70
 8017054:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8017056:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801705a:	224c      	movs	r2, #76	@ 0x4c
 801705c:	2100      	movs	r1, #0
 801705e:	4618      	mov	r0, r3
 8017060:	f002 fc58 	bl	8019914 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8017064:	1d3b      	adds	r3, r7, #4
 8017066:	2220      	movs	r2, #32
 8017068:	2100      	movs	r1, #0
 801706a:	4618      	mov	r0, r3
 801706c:	f002 fc52 	bl	8019914 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8017070:	2002      	movs	r0, #2
 8017072:	f7f4 faef 	bl	800b654 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8017076:	2300      	movs	r3, #0
 8017078:	603b      	str	r3, [r7, #0]
 801707a:	4b31      	ldr	r3, [pc, #196]	@ (8017140 <SystemClock_Config+0xf0>)
 801707c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801707e:	4a30      	ldr	r2, [pc, #192]	@ (8017140 <SystemClock_Config+0xf0>)
 8017080:	f023 0301 	bic.w	r3, r3, #1
 8017084:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8017086:	4b2e      	ldr	r3, [pc, #184]	@ (8017140 <SystemClock_Config+0xf0>)
 8017088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801708a:	f003 0301 	and.w	r3, r3, #1
 801708e:	603b      	str	r3, [r7, #0]
 8017090:	4b2c      	ldr	r3, [pc, #176]	@ (8017144 <SystemClock_Config+0xf4>)
 8017092:	699b      	ldr	r3, [r3, #24]
 8017094:	4a2b      	ldr	r2, [pc, #172]	@ (8017144 <SystemClock_Config+0xf4>)
 8017096:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801709a:	6193      	str	r3, [r2, #24]
 801709c:	4b29      	ldr	r3, [pc, #164]	@ (8017144 <SystemClock_Config+0xf4>)
 801709e:	699b      	ldr	r3, [r3, #24]
 80170a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80170a4:	603b      	str	r3, [r7, #0]
 80170a6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80170a8:	bf00      	nop
 80170aa:	4b26      	ldr	r3, [pc, #152]	@ (8017144 <SystemClock_Config+0xf4>)
 80170ac:	699b      	ldr	r3, [r3, #24]
 80170ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80170b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80170b6:	d1f8      	bne.n	80170aa <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80170b8:	2321      	movs	r3, #33	@ 0x21
 80170ba:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80170bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80170c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80170c2:	2301      	movs	r3, #1
 80170c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80170c6:	2302      	movs	r3, #2
 80170c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80170ca:	2302      	movs	r3, #2
 80170cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80170ce:	2305      	movs	r3, #5
 80170d0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 80170d2:	23a0      	movs	r3, #160	@ 0xa0
 80170d4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80170d6:	2302      	movs	r3, #2
 80170d8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80170da:	2304      	movs	r3, #4
 80170dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80170de:	2302      	movs	r3, #2
 80170e0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80170e2:	2308      	movs	r3, #8
 80170e4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80170e6:	2300      	movs	r3, #0
 80170e8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80170ea:	2300      	movs	r3, #0
 80170ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80170ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80170f2:	4618      	mov	r0, r3
 80170f4:	f7f4 faf8 	bl	800b6e8 <HAL_RCC_OscConfig>
 80170f8:	4603      	mov	r3, r0
 80170fa:	2b00      	cmp	r3, #0
 80170fc:	d001      	beq.n	8017102 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80170fe:	f000 f89b 	bl	8017238 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8017102:	233f      	movs	r3, #63	@ 0x3f
 8017104:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8017106:	2303      	movs	r3, #3
 8017108:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 801710a:	2300      	movs	r3, #0
 801710c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 801710e:	2308      	movs	r3, #8
 8017110:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8017112:	2340      	movs	r3, #64	@ 0x40
 8017114:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8017116:	2340      	movs	r3, #64	@ 0x40
 8017118:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 801711a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801711e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8017120:	2340      	movs	r3, #64	@ 0x40
 8017122:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8017124:	1d3b      	adds	r3, r7, #4
 8017126:	2102      	movs	r1, #2
 8017128:	4618      	mov	r0, r3
 801712a:	f7f4 ff37 	bl	800bf9c <HAL_RCC_ClockConfig>
 801712e:	4603      	mov	r3, r0
 8017130:	2b00      	cmp	r3, #0
 8017132:	d001      	beq.n	8017138 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8017134:	f000 f880 	bl	8017238 <Error_Handler>
  }
}
 8017138:	bf00      	nop
 801713a:	3770      	adds	r7, #112	@ 0x70
 801713c:	46bd      	mov	sp, r7
 801713e:	bd80      	pop	{r7, pc}
 8017140:	58000400 	.word	0x58000400
 8017144:	58024800 	.word	0x58024800

08017148 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8017148:	b580      	push	{r7, lr}
 801714a:	b0b0      	sub	sp, #192	@ 0xc0
 801714c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801714e:	463b      	mov	r3, r7
 8017150:	22c0      	movs	r2, #192	@ 0xc0
 8017152:	2100      	movs	r1, #0
 8017154:	4618      	mov	r0, r3
 8017156:	f002 fbdd 	bl	8019914 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 801715a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801715e:	f04f 0300 	mov.w	r3, #0
 8017162:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 8017166:	2319      	movs	r3, #25
 8017168:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 491;
 801716a:	f240 13eb 	movw	r3, #491	@ 0x1eb
 801716e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 40;
 8017170:	2328      	movs	r3, #40	@ 0x28
 8017172:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 8017174:	2302      	movs	r3, #2
 8017176:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 8017178:	2302      	movs	r3, #2
 801717a:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 801717c:	2300      	movs	r3, #0
 801717e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8017180:	2300      	movs	r3, #0
 8017182:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 4260;
 8017184:	f241 03a4 	movw	r3, #4260	@ 0x10a4
 8017188:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL3;
 801718a:	2302      	movs	r3, #2
 801718c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801718e:	463b      	mov	r3, r7
 8017190:	4618      	mov	r0, r3
 8017192:	f7f5 fa8f 	bl	800c6b4 <HAL_RCCEx_PeriphCLKConfig>
 8017196:	4603      	mov	r3, r0
 8017198:	2b00      	cmp	r3, #0
 801719a:	d001      	beq.n	80171a0 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 801719c:	f000 f84c 	bl	8017238 <Error_Handler>
  }
}
 80171a0:	bf00      	nop
 80171a2:	37c0      	adds	r7, #192	@ 0xc0
 80171a4:	46bd      	mov	sp, r7
 80171a6:	bd80      	pop	{r7, pc}

080171a8 <HAL_SAI_TxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 80171a8:	b580      	push	{r7, lr}
 80171aa:	b082      	sub	sp, #8
 80171ac:	af00      	add	r7, sp, #0
 80171ae:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 80171b0:	687b      	ldr	r3, [r7, #4]
 80171b2:	681b      	ldr	r3, [r3, #0]
 80171b4:	4a04      	ldr	r2, [pc, #16]	@ (80171c8 <HAL_SAI_TxHalfCpltCallback+0x20>)
 80171b6:	4293      	cmp	r3, r2
 80171b8:	d101      	bne.n	80171be <HAL_SAI_TxHalfCpltCallback+0x16>
  {
    AudioOut_ProcessHalf();
 80171ba:	f7fe ff43 	bl	8016044 <AudioOut_ProcessHalf>
  }
}
 80171be:	bf00      	nop
 80171c0:	3708      	adds	r7, #8
 80171c2:	46bd      	mov	sp, r7
 80171c4:	bd80      	pop	{r7, pc}
 80171c6:	bf00      	nop
 80171c8:	40015804 	.word	0x40015804

080171cc <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 80171cc:	b580      	push	{r7, lr}
 80171ce:	b082      	sub	sp, #8
 80171d0:	af00      	add	r7, sp, #0
 80171d2:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 80171d4:	687b      	ldr	r3, [r7, #4]
 80171d6:	681b      	ldr	r3, [r3, #0]
 80171d8:	4a04      	ldr	r2, [pc, #16]	@ (80171ec <HAL_SAI_TxCpltCallback+0x20>)
 80171da:	4293      	cmp	r3, r2
 80171dc:	d101      	bne.n	80171e2 <HAL_SAI_TxCpltCallback+0x16>
  {
    AudioOut_ProcessFull();
 80171de:	f7fe ff41 	bl	8016064 <AudioOut_ProcessFull>
  }
}
 80171e2:	bf00      	nop
 80171e4:	3708      	adds	r7, #8
 80171e6:	46bd      	mov	sp, r7
 80171e8:	bd80      	pop	{r7, pc}
 80171ea:	bf00      	nop
 80171ec:	40015804 	.word	0x40015804

080171f0 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 80171f0:	b580      	push	{r7, lr}
 80171f2:	b082      	sub	sp, #8
 80171f4:	af00      	add	r7, sp, #0
 80171f6:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 80171f8:	687b      	ldr	r3, [r7, #4]
 80171fa:	681b      	ldr	r3, [r3, #0]
 80171fc:	4a04      	ldr	r2, [pc, #16]	@ (8017210 <HAL_SAI_RxHalfCpltCallback+0x20>)
 80171fe:	4293      	cmp	r3, r2
 8017200:	d101      	bne.n	8017206 <HAL_SAI_RxHalfCpltCallback+0x16>
  {
    AudioIn_ProcessHalf();
 8017202:	f7fe fdbf 	bl	8015d84 <AudioIn_ProcessHalf>
  }
}
 8017206:	bf00      	nop
 8017208:	3708      	adds	r7, #8
 801720a:	46bd      	mov	sp, r7
 801720c:	bd80      	pop	{r7, pc}
 801720e:	bf00      	nop
 8017210:	40015824 	.word	0x40015824

08017214 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8017214:	b580      	push	{r7, lr}
 8017216:	b082      	sub	sp, #8
 8017218:	af00      	add	r7, sp, #0
 801721a:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 801721c:	687b      	ldr	r3, [r7, #4]
 801721e:	681b      	ldr	r3, [r3, #0]
 8017220:	4a04      	ldr	r2, [pc, #16]	@ (8017234 <HAL_SAI_RxCpltCallback+0x20>)
 8017222:	4293      	cmp	r3, r2
 8017224:	d101      	bne.n	801722a <HAL_SAI_RxCpltCallback+0x16>
  {
    AudioIn_ProcessFull();
 8017226:	f7fe fdcd 	bl	8015dc4 <AudioIn_ProcessFull>
  }
}
 801722a:	bf00      	nop
 801722c:	3708      	adds	r7, #8
 801722e:	46bd      	mov	sp, r7
 8017230:	bd80      	pop	{r7, pc}
 8017232:	bf00      	nop
 8017234:	40015824 	.word	0x40015824

08017238 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8017238:	b480      	push	{r7}
 801723a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 801723c:	b672      	cpsid	i
}
 801723e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  __BKPT(0);   //  force un break debugger ICI
 8017240:	be00      	bkpt	0x0000
  while (1)
 8017242:	bf00      	nop
 8017244:	e7fd      	b.n	8017242 <Error_Handler+0xa>

08017246 <midi_enter_critical>:
static volatile uint16_t midi_usb_rx_count = 0U;
static volatile uint16_t midi_usb_rx_high_water = 0U;

static volatile bool midi_usb_tx_kick = false;

static inline uint32_t midi_enter_critical(void) {
 8017246:	b480      	push	{r7}
 8017248:	b083      	sub	sp, #12
 801724a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801724c:	f3ef 8310 	mrs	r3, PRIMASK
 8017250:	603b      	str	r3, [r7, #0]
  return(result);
 8017252:	683b      	ldr	r3, [r7, #0]
  uint32_t primask = __get_PRIMASK();
 8017254:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8017256:	b672      	cpsid	i
}
 8017258:	bf00      	nop
  __disable_irq();
  return primask;
 801725a:	687b      	ldr	r3, [r7, #4]
}
 801725c:	4618      	mov	r0, r3
 801725e:	370c      	adds	r7, #12
 8017260:	46bd      	mov	sp, r7
 8017262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017266:	4770      	bx	lr

08017268 <midi_exit_critical>:

static inline void midi_exit_critical(uint32_t primask) {
 8017268:	b480      	push	{r7}
 801726a:	b085      	sub	sp, #20
 801726c:	af00      	add	r7, sp, #0
 801726e:	6078      	str	r0, [r7, #4]
 8017270:	687b      	ldr	r3, [r7, #4]
 8017272:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017274:	68fb      	ldr	r3, [r7, #12]
 8017276:	f383 8810 	msr	PRIMASK, r3
}
 801727a:	bf00      	nop
  __set_PRIMASK(primask);
}
 801727c:	bf00      	nop
 801727e:	3714      	adds	r7, #20
 8017280:	46bd      	mov	sp, r7
 8017282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017286:	4770      	bx	lr

08017288 <midi_in_isr>:

static inline bool midi_in_isr(void) {
 8017288:	b480      	push	{r7}
 801728a:	b083      	sub	sp, #12
 801728c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801728e:	f3ef 8305 	mrs	r3, IPSR
 8017292:	607b      	str	r3, [r7, #4]
  return(result);
 8017294:	687b      	ldr	r3, [r7, #4]
  return (__get_IPSR() != 0U);
 8017296:	2b00      	cmp	r3, #0
 8017298:	bf14      	ite	ne
 801729a:	2301      	movne	r3, #1
 801729c:	2300      	moveq	r3, #0
 801729e:	b2db      	uxtb	r3, r3
}
 80172a0:	4618      	mov	r0, r3
 80172a2:	370c      	adds	r7, #12
 80172a4:	46bd      	mov	sp, r7
 80172a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172aa:	4770      	bx	lr

080172ac <usb_device_ready>:
static void midi_send(midi_dest_t dest, const uint8_t *msg, size_t len);
static void backend_usb_device_send(const uint8_t *msg, size_t len);
static void backend_usb_host_send(const uint8_t *msg, size_t len) __attribute__((unused));
static void backend_din_send(const uint8_t *msg, size_t len);

static bool usb_device_ready(void) {
 80172ac:	b580      	push	{r7, lr}
 80172ae:	af00      	add	r7, sp, #0
  return (USBD_MIDI_GetState(&hUsbDeviceFS) == MIDI_IDLE);
 80172b0:	4805      	ldr	r0, [pc, #20]	@ (80172c8 <usb_device_ready+0x1c>)
 80172b2:	f7e9 faf5 	bl	80008a0 <USBD_MIDI_GetState>
 80172b6:	4603      	mov	r3, r0
 80172b8:	2b00      	cmp	r3, #0
 80172ba:	bf0c      	ite	eq
 80172bc:	2301      	moveq	r3, #1
 80172be:	2300      	movne	r3, #0
 80172c0:	b2db      	uxtb	r3, r3
}
 80172c2:	4618      	mov	r0, r3
 80172c4:	bd80      	pop	{r7, pc}
 80172c6:	bf00      	nop
 80172c8:	240001e0 	.word	0x240001e0

080172cc <usb_device_send_packets>:

static bool usb_device_send_packets(const uint8_t *buffer, uint16_t bytes_len) {
 80172cc:	b580      	push	{r7, lr}
 80172ce:	b082      	sub	sp, #8
 80172d0:	af00      	add	r7, sp, #0
 80172d2:	6078      	str	r0, [r7, #4]
 80172d4:	460b      	mov	r3, r1
 80172d6:	807b      	strh	r3, [r7, #2]
  if (!usb_device_ready()) {
 80172d8:	f7ff ffe8 	bl	80172ac <usb_device_ready>
 80172dc:	4603      	mov	r3, r0
 80172de:	f083 0301 	eor.w	r3, r3, #1
 80172e2:	b2db      	uxtb	r3, r3
 80172e4:	2b00      	cmp	r3, #0
 80172e6:	d001      	beq.n	80172ec <usb_device_send_packets+0x20>
    return false;
 80172e8:	2300      	movs	r3, #0
 80172ea:	e006      	b.n	80172fa <usb_device_send_packets+0x2e>
  }

  USBD_MIDI_SendPackets(&hUsbDeviceFS, (uint8_t *)buffer, bytes_len);
 80172ec:	887b      	ldrh	r3, [r7, #2]
 80172ee:	461a      	mov	r2, r3
 80172f0:	6879      	ldr	r1, [r7, #4]
 80172f2:	4804      	ldr	r0, [pc, #16]	@ (8017304 <usb_device_send_packets+0x38>)
 80172f4:	f7e9 fae2 	bl	80008bc <USBD_MIDI_SendPackets>
  return true;
 80172f8:	2301      	movs	r3, #1
}
 80172fa:	4618      	mov	r0, r3
 80172fc:	3708      	adds	r7, #8
 80172fe:	46bd      	mov	sp, r7
 8017300:	bd80      	pop	{r7, pc}
 8017302:	bf00      	nop
 8017304:	240001e0 	.word	0x240001e0

08017308 <usb_tx_queue_push>:

static bool usb_tx_queue_push(const uint8_t packet[4]) {
 8017308:	b580      	push	{r7, lr}
 801730a:	b084      	sub	sp, #16
 801730c:	af00      	add	r7, sp, #0
 801730e:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 8017310:	f7ff ff99 	bl	8017246 <midi_enter_critical>
 8017314:	60f8      	str	r0, [r7, #12]
  if (midi_usb_tx_count >= MIDI_USB_TX_QUEUE_LEN) {
 8017316:	4b2e      	ldr	r3, [pc, #184]	@ (80173d0 <usb_tx_queue_push+0xc8>)
 8017318:	881b      	ldrh	r3, [r3, #0]
 801731a:	b29b      	uxth	r3, r3
 801731c:	2b7f      	cmp	r3, #127	@ 0x7f
 801731e:	d904      	bls.n	801732a <usb_tx_queue_push+0x22>
#if MIDI_MB_DROP_OLDEST
    midi_usb_tx_tail = (uint16_t)((midi_usb_tx_tail + 1U) % MIDI_USB_TX_QUEUE_LEN);
    midi_usb_tx_count--;
#else
    midi_exit_critical(primask);
 8017320:	68f8      	ldr	r0, [r7, #12]
 8017322:	f7ff ffa1 	bl	8017268 <midi_exit_critical>
    return false;
 8017326:	2300      	movs	r3, #0
 8017328:	e04e      	b.n	80173c8 <usb_tx_queue_push+0xc0>
#endif
  }

  midi_usb_tx_queue[midi_usb_tx_head].bytes[0] = packet[0];
 801732a:	4b2a      	ldr	r3, [pc, #168]	@ (80173d4 <usb_tx_queue_push+0xcc>)
 801732c:	881b      	ldrh	r3, [r3, #0]
 801732e:	b29b      	uxth	r3, r3
 8017330:	461a      	mov	r2, r3
 8017332:	687b      	ldr	r3, [r7, #4]
 8017334:	7819      	ldrb	r1, [r3, #0]
 8017336:	4b28      	ldr	r3, [pc, #160]	@ (80173d8 <usb_tx_queue_push+0xd0>)
 8017338:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[1] = packet[1];
 801733c:	687b      	ldr	r3, [r7, #4]
 801733e:	3301      	adds	r3, #1
 8017340:	4a24      	ldr	r2, [pc, #144]	@ (80173d4 <usb_tx_queue_push+0xcc>)
 8017342:	8812      	ldrh	r2, [r2, #0]
 8017344:	b292      	uxth	r2, r2
 8017346:	4610      	mov	r0, r2
 8017348:	7819      	ldrb	r1, [r3, #0]
 801734a:	4a23      	ldr	r2, [pc, #140]	@ (80173d8 <usb_tx_queue_push+0xd0>)
 801734c:	0083      	lsls	r3, r0, #2
 801734e:	4413      	add	r3, r2
 8017350:	460a      	mov	r2, r1
 8017352:	705a      	strb	r2, [r3, #1]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[2] = packet[2];
 8017354:	687b      	ldr	r3, [r7, #4]
 8017356:	3302      	adds	r3, #2
 8017358:	4a1e      	ldr	r2, [pc, #120]	@ (80173d4 <usb_tx_queue_push+0xcc>)
 801735a:	8812      	ldrh	r2, [r2, #0]
 801735c:	b292      	uxth	r2, r2
 801735e:	4610      	mov	r0, r2
 8017360:	7819      	ldrb	r1, [r3, #0]
 8017362:	4a1d      	ldr	r2, [pc, #116]	@ (80173d8 <usb_tx_queue_push+0xd0>)
 8017364:	0083      	lsls	r3, r0, #2
 8017366:	4413      	add	r3, r2
 8017368:	460a      	mov	r2, r1
 801736a:	709a      	strb	r2, [r3, #2]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[3] = packet[3];
 801736c:	687b      	ldr	r3, [r7, #4]
 801736e:	3303      	adds	r3, #3
 8017370:	4a18      	ldr	r2, [pc, #96]	@ (80173d4 <usb_tx_queue_push+0xcc>)
 8017372:	8812      	ldrh	r2, [r2, #0]
 8017374:	b292      	uxth	r2, r2
 8017376:	4610      	mov	r0, r2
 8017378:	7819      	ldrb	r1, [r3, #0]
 801737a:	4a17      	ldr	r2, [pc, #92]	@ (80173d8 <usb_tx_queue_push+0xd0>)
 801737c:	0083      	lsls	r3, r0, #2
 801737e:	4413      	add	r3, r2
 8017380:	460a      	mov	r2, r1
 8017382:	70da      	strb	r2, [r3, #3]

  midi_usb_tx_head = (uint16_t)((midi_usb_tx_head + 1U) % MIDI_USB_TX_QUEUE_LEN);
 8017384:	4b13      	ldr	r3, [pc, #76]	@ (80173d4 <usb_tx_queue_push+0xcc>)
 8017386:	881b      	ldrh	r3, [r3, #0]
 8017388:	b29b      	uxth	r3, r3
 801738a:	3301      	adds	r3, #1
 801738c:	b29b      	uxth	r3, r3
 801738e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017392:	b29a      	uxth	r2, r3
 8017394:	4b0f      	ldr	r3, [pc, #60]	@ (80173d4 <usb_tx_queue_push+0xcc>)
 8017396:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count++;
 8017398:	4b0d      	ldr	r3, [pc, #52]	@ (80173d0 <usb_tx_queue_push+0xc8>)
 801739a:	881b      	ldrh	r3, [r3, #0]
 801739c:	b29b      	uxth	r3, r3
 801739e:	3301      	adds	r3, #1
 80173a0:	b29a      	uxth	r2, r3
 80173a2:	4b0b      	ldr	r3, [pc, #44]	@ (80173d0 <usb_tx_queue_push+0xc8>)
 80173a4:	801a      	strh	r2, [r3, #0]
  if (midi_usb_tx_count > midi_usb_tx_high_water) {
 80173a6:	4b0a      	ldr	r3, [pc, #40]	@ (80173d0 <usb_tx_queue_push+0xc8>)
 80173a8:	881b      	ldrh	r3, [r3, #0]
 80173aa:	b29a      	uxth	r2, r3
 80173ac:	4b0b      	ldr	r3, [pc, #44]	@ (80173dc <usb_tx_queue_push+0xd4>)
 80173ae:	881b      	ldrh	r3, [r3, #0]
 80173b0:	b29b      	uxth	r3, r3
 80173b2:	429a      	cmp	r2, r3
 80173b4:	d904      	bls.n	80173c0 <usb_tx_queue_push+0xb8>
    midi_usb_tx_high_water = midi_usb_tx_count;
 80173b6:	4b06      	ldr	r3, [pc, #24]	@ (80173d0 <usb_tx_queue_push+0xc8>)
 80173b8:	881b      	ldrh	r3, [r3, #0]
 80173ba:	b29a      	uxth	r2, r3
 80173bc:	4b07      	ldr	r3, [pc, #28]	@ (80173dc <usb_tx_queue_push+0xd4>)
 80173be:	801a      	strh	r2, [r3, #0]
  }
  midi_exit_critical(primask);
 80173c0:	68f8      	ldr	r0, [r7, #12]
 80173c2:	f7ff ff51 	bl	8017268 <midi_exit_critical>
  return true;
 80173c6:	2301      	movs	r3, #1
}
 80173c8:	4618      	mov	r0, r3
 80173ca:	3710      	adds	r7, #16
 80173cc:	46bd      	mov	sp, r7
 80173ce:	bd80      	pop	{r7, pc}
 80173d0:	24009960 	.word	0x24009960
 80173d4:	2400995c 	.word	0x2400995c
 80173d8:	2400955c 	.word	0x2400955c
 80173dc:	24009962 	.word	0x24009962

080173e0 <usb_tx_queue_pop>:

static bool usb_tx_queue_pop(midi_usb_packet_t *out) {
 80173e0:	b580      	push	{r7, lr}
 80173e2:	b084      	sub	sp, #16
 80173e4:	af00      	add	r7, sp, #0
 80173e6:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 80173e8:	f7ff ff2d 	bl	8017246 <midi_enter_critical>
 80173ec:	60f8      	str	r0, [r7, #12]
  if (midi_usb_tx_count == 0U) {
 80173ee:	4b16      	ldr	r3, [pc, #88]	@ (8017448 <usb_tx_queue_pop+0x68>)
 80173f0:	881b      	ldrh	r3, [r3, #0]
 80173f2:	b29b      	uxth	r3, r3
 80173f4:	2b00      	cmp	r3, #0
 80173f6:	d104      	bne.n	8017402 <usb_tx_queue_pop+0x22>
    midi_exit_critical(primask);
 80173f8:	68f8      	ldr	r0, [r7, #12]
 80173fa:	f7ff ff35 	bl	8017268 <midi_exit_critical>
    return false;
 80173fe:	2300      	movs	r3, #0
 8017400:	e01d      	b.n	801743e <usb_tx_queue_pop+0x5e>
  }

  *out = midi_usb_tx_queue[midi_usb_tx_tail];
 8017402:	4b12      	ldr	r3, [pc, #72]	@ (801744c <usb_tx_queue_pop+0x6c>)
 8017404:	881b      	ldrh	r3, [r3, #0]
 8017406:	b29b      	uxth	r3, r3
 8017408:	6879      	ldr	r1, [r7, #4]
 801740a:	4a11      	ldr	r2, [pc, #68]	@ (8017450 <usb_tx_queue_pop+0x70>)
 801740c:	009b      	lsls	r3, r3, #2
 801740e:	4413      	add	r3, r2
 8017410:	6818      	ldr	r0, [r3, #0]
 8017412:	6008      	str	r0, [r1, #0]
  midi_usb_tx_tail = (uint16_t)((midi_usb_tx_tail + 1U) % MIDI_USB_TX_QUEUE_LEN);
 8017414:	4b0d      	ldr	r3, [pc, #52]	@ (801744c <usb_tx_queue_pop+0x6c>)
 8017416:	881b      	ldrh	r3, [r3, #0]
 8017418:	b29b      	uxth	r3, r3
 801741a:	3301      	adds	r3, #1
 801741c:	b29b      	uxth	r3, r3
 801741e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017422:	b29a      	uxth	r2, r3
 8017424:	4b09      	ldr	r3, [pc, #36]	@ (801744c <usb_tx_queue_pop+0x6c>)
 8017426:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count--;
 8017428:	4b07      	ldr	r3, [pc, #28]	@ (8017448 <usb_tx_queue_pop+0x68>)
 801742a:	881b      	ldrh	r3, [r3, #0]
 801742c:	b29b      	uxth	r3, r3
 801742e:	3b01      	subs	r3, #1
 8017430:	b29a      	uxth	r2, r3
 8017432:	4b05      	ldr	r3, [pc, #20]	@ (8017448 <usb_tx_queue_pop+0x68>)
 8017434:	801a      	strh	r2, [r3, #0]
  midi_exit_critical(primask);
 8017436:	68f8      	ldr	r0, [r7, #12]
 8017438:	f7ff ff16 	bl	8017268 <midi_exit_critical>
  return true;
 801743c:	2301      	movs	r3, #1
}
 801743e:	4618      	mov	r0, r3
 8017440:	3710      	adds	r7, #16
 8017442:	46bd      	mov	sp, r7
 8017444:	bd80      	pop	{r7, pc}
 8017446:	bf00      	nop
 8017448:	24009960 	.word	0x24009960
 801744c:	2400995e 	.word	0x2400995e
 8017450:	2400955c 	.word	0x2400955c

08017454 <usb_rx_queue_push>:

static bool usb_rx_queue_push(const uint8_t packet[4]) {
 8017454:	b580      	push	{r7, lr}
 8017456:	b084      	sub	sp, #16
 8017458:	af00      	add	r7, sp, #0
 801745a:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 801745c:	f7ff fef3 	bl	8017246 <midi_enter_critical>
 8017460:	60f8      	str	r0, [r7, #12]
  if (midi_usb_rx_count >= MIDI_USB_RX_QUEUE_LEN) {
 8017462:	4b2e      	ldr	r3, [pc, #184]	@ (801751c <usb_rx_queue_push+0xc8>)
 8017464:	881b      	ldrh	r3, [r3, #0]
 8017466:	b29b      	uxth	r3, r3
 8017468:	2b7f      	cmp	r3, #127	@ 0x7f
 801746a:	d904      	bls.n	8017476 <usb_rx_queue_push+0x22>
    midi_exit_critical(primask);
 801746c:	68f8      	ldr	r0, [r7, #12]
 801746e:	f7ff fefb 	bl	8017268 <midi_exit_critical>
    return false;
 8017472:	2300      	movs	r3, #0
 8017474:	e04e      	b.n	8017514 <usb_rx_queue_push+0xc0>
  }

  midi_usb_rx_queue[midi_usb_rx_head].bytes[0] = packet[0];
 8017476:	4b2a      	ldr	r3, [pc, #168]	@ (8017520 <usb_rx_queue_push+0xcc>)
 8017478:	881b      	ldrh	r3, [r3, #0]
 801747a:	b29b      	uxth	r3, r3
 801747c:	461a      	mov	r2, r3
 801747e:	687b      	ldr	r3, [r7, #4]
 8017480:	7819      	ldrb	r1, [r3, #0]
 8017482:	4b28      	ldr	r3, [pc, #160]	@ (8017524 <usb_rx_queue_push+0xd0>)
 8017484:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[1] = packet[1];
 8017488:	687b      	ldr	r3, [r7, #4]
 801748a:	3301      	adds	r3, #1
 801748c:	4a24      	ldr	r2, [pc, #144]	@ (8017520 <usb_rx_queue_push+0xcc>)
 801748e:	8812      	ldrh	r2, [r2, #0]
 8017490:	b292      	uxth	r2, r2
 8017492:	4610      	mov	r0, r2
 8017494:	7819      	ldrb	r1, [r3, #0]
 8017496:	4a23      	ldr	r2, [pc, #140]	@ (8017524 <usb_rx_queue_push+0xd0>)
 8017498:	0083      	lsls	r3, r0, #2
 801749a:	4413      	add	r3, r2
 801749c:	460a      	mov	r2, r1
 801749e:	705a      	strb	r2, [r3, #1]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[2] = packet[2];
 80174a0:	687b      	ldr	r3, [r7, #4]
 80174a2:	3302      	adds	r3, #2
 80174a4:	4a1e      	ldr	r2, [pc, #120]	@ (8017520 <usb_rx_queue_push+0xcc>)
 80174a6:	8812      	ldrh	r2, [r2, #0]
 80174a8:	b292      	uxth	r2, r2
 80174aa:	4610      	mov	r0, r2
 80174ac:	7819      	ldrb	r1, [r3, #0]
 80174ae:	4a1d      	ldr	r2, [pc, #116]	@ (8017524 <usb_rx_queue_push+0xd0>)
 80174b0:	0083      	lsls	r3, r0, #2
 80174b2:	4413      	add	r3, r2
 80174b4:	460a      	mov	r2, r1
 80174b6:	709a      	strb	r2, [r3, #2]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[3] = packet[3];
 80174b8:	687b      	ldr	r3, [r7, #4]
 80174ba:	3303      	adds	r3, #3
 80174bc:	4a18      	ldr	r2, [pc, #96]	@ (8017520 <usb_rx_queue_push+0xcc>)
 80174be:	8812      	ldrh	r2, [r2, #0]
 80174c0:	b292      	uxth	r2, r2
 80174c2:	4610      	mov	r0, r2
 80174c4:	7819      	ldrb	r1, [r3, #0]
 80174c6:	4a17      	ldr	r2, [pc, #92]	@ (8017524 <usb_rx_queue_push+0xd0>)
 80174c8:	0083      	lsls	r3, r0, #2
 80174ca:	4413      	add	r3, r2
 80174cc:	460a      	mov	r2, r1
 80174ce:	70da      	strb	r2, [r3, #3]

  midi_usb_rx_head = (uint16_t)((midi_usb_rx_head + 1U) % MIDI_USB_RX_QUEUE_LEN);
 80174d0:	4b13      	ldr	r3, [pc, #76]	@ (8017520 <usb_rx_queue_push+0xcc>)
 80174d2:	881b      	ldrh	r3, [r3, #0]
 80174d4:	b29b      	uxth	r3, r3
 80174d6:	3301      	adds	r3, #1
 80174d8:	b29b      	uxth	r3, r3
 80174da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80174de:	b29a      	uxth	r2, r3
 80174e0:	4b0f      	ldr	r3, [pc, #60]	@ (8017520 <usb_rx_queue_push+0xcc>)
 80174e2:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_count++;
 80174e4:	4b0d      	ldr	r3, [pc, #52]	@ (801751c <usb_rx_queue_push+0xc8>)
 80174e6:	881b      	ldrh	r3, [r3, #0]
 80174e8:	b29b      	uxth	r3, r3
 80174ea:	3301      	adds	r3, #1
 80174ec:	b29a      	uxth	r2, r3
 80174ee:	4b0b      	ldr	r3, [pc, #44]	@ (801751c <usb_rx_queue_push+0xc8>)
 80174f0:	801a      	strh	r2, [r3, #0]
  if (midi_usb_rx_count > midi_usb_rx_high_water) {
 80174f2:	4b0a      	ldr	r3, [pc, #40]	@ (801751c <usb_rx_queue_push+0xc8>)
 80174f4:	881b      	ldrh	r3, [r3, #0]
 80174f6:	b29a      	uxth	r2, r3
 80174f8:	4b0b      	ldr	r3, [pc, #44]	@ (8017528 <usb_rx_queue_push+0xd4>)
 80174fa:	881b      	ldrh	r3, [r3, #0]
 80174fc:	b29b      	uxth	r3, r3
 80174fe:	429a      	cmp	r2, r3
 8017500:	d904      	bls.n	801750c <usb_rx_queue_push+0xb8>
    midi_usb_rx_high_water = midi_usb_rx_count;
 8017502:	4b06      	ldr	r3, [pc, #24]	@ (801751c <usb_rx_queue_push+0xc8>)
 8017504:	881b      	ldrh	r3, [r3, #0]
 8017506:	b29a      	uxth	r2, r3
 8017508:	4b07      	ldr	r3, [pc, #28]	@ (8017528 <usb_rx_queue_push+0xd4>)
 801750a:	801a      	strh	r2, [r3, #0]
  }
  midi_exit_critical(primask);
 801750c:	68f8      	ldr	r0, [r7, #12]
 801750e:	f7ff feab 	bl	8017268 <midi_exit_critical>
  return true;
 8017512:	2301      	movs	r3, #1
}
 8017514:	4618      	mov	r0, r3
 8017516:	3710      	adds	r7, #16
 8017518:	46bd      	mov	sp, r7
 801751a:	bd80      	pop	{r7, pc}
 801751c:	24009968 	.word	0x24009968
 8017520:	24009964 	.word	0x24009964
 8017524:	2400975c 	.word	0x2400975c
 8017528:	2400996a 	.word	0x2400996a

0801752c <midi_usb_try_flush>:
  midi_usb_rx_count--;
  midi_exit_critical(primask);
  return true;
}

static void midi_usb_try_flush(void) {
 801752c:	b580      	push	{r7, lr}
 801752e:	b092      	sub	sp, #72	@ 0x48
 8017530:	af00      	add	r7, sp, #0
  uint8_t buffer[4U * MIDI_USB_MAX_BURST];
  uint16_t packets = 0U;
 8017532:	2300      	movs	r3, #0
 8017534:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  if (midi_in_isr()) {
 8017538:	f7ff fea6 	bl	8017288 <midi_in_isr>
 801753c:	4603      	mov	r3, r0
 801753e:	2b00      	cmp	r3, #0
 8017540:	d142      	bne.n	80175c8 <midi_usb_try_flush+0x9c>
    return;
  }

  if (!usb_device_ready()) {
 8017542:	f7ff feb3 	bl	80172ac <usb_device_ready>
 8017546:	4603      	mov	r3, r0
 8017548:	f083 0301 	eor.w	r3, r3, #1
 801754c:	b2db      	uxtb	r3, r3
 801754e:	2b00      	cmp	r3, #0
 8017550:	d13c      	bne.n	80175cc <midi_usb_try_flush+0xa0>
    return;
  }

  while (packets < MIDI_USB_MAX_BURST) {
 8017552:	e015      	b.n	8017580 <midi_usb_try_flush+0x54>
    midi_usb_packet_t packet;
    if (!usb_tx_queue_pop(&packet)) {
 8017554:	463b      	mov	r3, r7
 8017556:	4618      	mov	r0, r3
 8017558:	f7ff ff42 	bl	80173e0 <usb_tx_queue_pop>
 801755c:	4603      	mov	r3, r0
 801755e:	f083 0301 	eor.w	r3, r3, #1
 8017562:	b2db      	uxtb	r3, r3
 8017564:	2b00      	cmp	r3, #0
 8017566:	d110      	bne.n	801758a <midi_usb_try_flush+0x5e>
      break;
    }
    memcpy(&buffer[packets * 4U], packet.bytes, 4U);
 8017568:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801756c:	009b      	lsls	r3, r3, #2
 801756e:	1d3a      	adds	r2, r7, #4
 8017570:	4413      	add	r3, r2
 8017572:	683a      	ldr	r2, [r7, #0]
 8017574:	601a      	str	r2, [r3, #0]
    packets++;
 8017576:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801757a:	3301      	adds	r3, #1
 801757c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  while (packets < MIDI_USB_MAX_BURST) {
 8017580:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8017584:	2b0f      	cmp	r3, #15
 8017586:	d9e5      	bls.n	8017554 <midi_usb_try_flush+0x28>
 8017588:	e000      	b.n	801758c <midi_usb_try_flush+0x60>
      break;
 801758a:	bf00      	nop
  }

  if (packets == 0U) {
 801758c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8017590:	2b00      	cmp	r3, #0
 8017592:	d01d      	beq.n	80175d0 <midi_usb_try_flush+0xa4>
    return;
  }

  if (usb_device_send_packets(buffer, (uint16_t)(packets * 4U))) {
 8017594:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8017598:	009b      	lsls	r3, r3, #2
 801759a:	b29a      	uxth	r2, r3
 801759c:	1d3b      	adds	r3, r7, #4
 801759e:	4611      	mov	r1, r2
 80175a0:	4618      	mov	r0, r3
 80175a2:	f7ff fe93 	bl	80172cc <usb_device_send_packets>
 80175a6:	4603      	mov	r3, r0
 80175a8:	2b00      	cmp	r3, #0
 80175aa:	d005      	beq.n	80175b8 <midi_usb_try_flush+0x8c>
    midi_tx_stats.tx_sent_batched++;
 80175ac:	4b0a      	ldr	r3, [pc, #40]	@ (80175d8 <midi_usb_try_flush+0xac>)
 80175ae:	685b      	ldr	r3, [r3, #4]
 80175b0:	3301      	adds	r3, #1
 80175b2:	4a09      	ldr	r2, [pc, #36]	@ (80175d8 <midi_usb_try_flush+0xac>)
 80175b4:	6053      	str	r3, [r2, #4]
 80175b6:	e00c      	b.n	80175d2 <midi_usb_try_flush+0xa6>
  } else {
    midi_tx_stats.usb_not_ready_drops += packets;
 80175b8:	4b07      	ldr	r3, [pc, #28]	@ (80175d8 <midi_usb_try_flush+0xac>)
 80175ba:	699a      	ldr	r2, [r3, #24]
 80175bc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80175c0:	4413      	add	r3, r2
 80175c2:	4a05      	ldr	r2, [pc, #20]	@ (80175d8 <midi_usb_try_flush+0xac>)
 80175c4:	6193      	str	r3, [r2, #24]
 80175c6:	e004      	b.n	80175d2 <midi_usb_try_flush+0xa6>
    return;
 80175c8:	bf00      	nop
 80175ca:	e002      	b.n	80175d2 <midi_usb_try_flush+0xa6>
    return;
 80175cc:	bf00      	nop
 80175ce:	e000      	b.n	80175d2 <midi_usb_try_flush+0xa6>
    return;
 80175d0:	bf00      	nop
  }
}
 80175d2:	3748      	adds	r7, #72	@ 0x48
 80175d4:	46bd      	mov	sp, r7
 80175d6:	bd80      	pop	{r7, pc}
 80175d8:	24009528 	.word	0x24009528

080175dc <usb_device_enqueue_packet>:

/* ====================================================================== */
/*                       TRANSMISSION USB (PROTOCOLE)                     */
/* ====================================================================== */

static void usb_device_enqueue_packet(const uint8_t packet[4]) {
 80175dc:	b580      	push	{r7, lr}
 80175de:	b082      	sub	sp, #8
 80175e0:	af00      	add	r7, sp, #0
 80175e2:	6078      	str	r0, [r7, #4]
  if (!usb_tx_queue_push(packet)) {
 80175e4:	6878      	ldr	r0, [r7, #4]
 80175e6:	f7ff fe8f 	bl	8017308 <usb_tx_queue_push>
 80175ea:	4603      	mov	r3, r0
 80175ec:	f083 0301 	eor.w	r3, r3, #1
 80175f0:	b2db      	uxtb	r3, r3
 80175f2:	2b00      	cmp	r3, #0
 80175f4:	d004      	beq.n	8017600 <usb_device_enqueue_packet+0x24>
    midi_tx_stats.tx_mb_drops++;
 80175f6:	4b04      	ldr	r3, [pc, #16]	@ (8017608 <usb_device_enqueue_packet+0x2c>)
 80175f8:	695b      	ldr	r3, [r3, #20]
 80175fa:	3301      	adds	r3, #1
 80175fc:	4a02      	ldr	r2, [pc, #8]	@ (8017608 <usb_device_enqueue_packet+0x2c>)
 80175fe:	6153      	str	r3, [r2, #20]
  }
}
 8017600:	bf00      	nop
 8017602:	3708      	adds	r7, #8
 8017604:	46bd      	mov	sp, r7
 8017606:	bd80      	pop	{r7, pc}
 8017608:	24009528 	.word	0x24009528

0801760c <backend_usb_device_send>:

static void backend_usb_device_send(const uint8_t *msg, size_t len) {
 801760c:	b580      	push	{r7, lr}
 801760e:	b084      	sub	sp, #16
 8017610:	af00      	add	r7, sp, #0
 8017612:	6078      	str	r0, [r7, #4]
 8017614:	6039      	str	r1, [r7, #0]
  uint8_t packet[4] = {0, 0, 0, 0};
 8017616:	2300      	movs	r3, #0
 8017618:	60bb      	str	r3, [r7, #8]
  const uint8_t st = msg[0];
 801761a:	687b      	ldr	r3, [r7, #4]
 801761c:	781b      	ldrb	r3, [r3, #0]
 801761e:	73fb      	strb	r3, [r7, #15]
  const uint8_t cable = (uint8_t)(MIDI_USB_CABLE << 4);
 8017620:	2300      	movs	r3, #0
 8017622:	73bb      	strb	r3, [r7, #14]

  /* Channel Voice */
  if ((st & 0xF0U) == 0x80U && len >= 3U) {
 8017624:	7bfb      	ldrb	r3, [r7, #15]
 8017626:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801762a:	2b80      	cmp	r3, #128	@ 0x80
 801762c:	d113      	bne.n	8017656 <backend_usb_device_send+0x4a>
 801762e:	683b      	ldr	r3, [r7, #0]
 8017630:	2b02      	cmp	r3, #2
 8017632:	d910      	bls.n	8017656 <backend_usb_device_send+0x4a>
    packet[0] = (uint8_t)(cable | 0x08U);
 8017634:	7bbb      	ldrb	r3, [r7, #14]
 8017636:	f043 0308 	orr.w	r3, r3, #8
 801763a:	b2db      	uxtb	r3, r3
 801763c:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 801763e:	687b      	ldr	r3, [r7, #4]
 8017640:	781b      	ldrb	r3, [r3, #0]
 8017642:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	3301      	adds	r3, #1
 8017648:	781b      	ldrb	r3, [r3, #0]
 801764a:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 801764c:	687b      	ldr	r3, [r7, #4]
 801764e:	3302      	adds	r3, #2
 8017650:	781b      	ldrb	r3, [r3, #0]
 8017652:	72fb      	strb	r3, [r7, #11]
 8017654:	e100      	b.n	8017858 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0x90U && len >= 3U) {
 8017656:	7bfb      	ldrb	r3, [r7, #15]
 8017658:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801765c:	2b90      	cmp	r3, #144	@ 0x90
 801765e:	d113      	bne.n	8017688 <backend_usb_device_send+0x7c>
 8017660:	683b      	ldr	r3, [r7, #0]
 8017662:	2b02      	cmp	r3, #2
 8017664:	d910      	bls.n	8017688 <backend_usb_device_send+0x7c>
    packet[0] = (uint8_t)(cable | 0x09U);
 8017666:	7bbb      	ldrb	r3, [r7, #14]
 8017668:	f043 0309 	orr.w	r3, r3, #9
 801766c:	b2db      	uxtb	r3, r3
 801766e:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017670:	687b      	ldr	r3, [r7, #4]
 8017672:	781b      	ldrb	r3, [r3, #0]
 8017674:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017676:	687b      	ldr	r3, [r7, #4]
 8017678:	3301      	adds	r3, #1
 801767a:	781b      	ldrb	r3, [r3, #0]
 801767c:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 801767e:	687b      	ldr	r3, [r7, #4]
 8017680:	3302      	adds	r3, #2
 8017682:	781b      	ldrb	r3, [r3, #0]
 8017684:	72fb      	strb	r3, [r7, #11]
 8017686:	e0e7      	b.n	8017858 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xA0U && len >= 3U) {
 8017688:	7bfb      	ldrb	r3, [r7, #15]
 801768a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801768e:	2ba0      	cmp	r3, #160	@ 0xa0
 8017690:	d113      	bne.n	80176ba <backend_usb_device_send+0xae>
 8017692:	683b      	ldr	r3, [r7, #0]
 8017694:	2b02      	cmp	r3, #2
 8017696:	d910      	bls.n	80176ba <backend_usb_device_send+0xae>
    packet[0] = (uint8_t)(cable | 0x0AU);
 8017698:	7bbb      	ldrb	r3, [r7, #14]
 801769a:	f043 030a 	orr.w	r3, r3, #10
 801769e:	b2db      	uxtb	r3, r3
 80176a0:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 80176a2:	687b      	ldr	r3, [r7, #4]
 80176a4:	781b      	ldrb	r3, [r3, #0]
 80176a6:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 80176a8:	687b      	ldr	r3, [r7, #4]
 80176aa:	3301      	adds	r3, #1
 80176ac:	781b      	ldrb	r3, [r3, #0]
 80176ae:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 80176b0:	687b      	ldr	r3, [r7, #4]
 80176b2:	3302      	adds	r3, #2
 80176b4:	781b      	ldrb	r3, [r3, #0]
 80176b6:	72fb      	strb	r3, [r7, #11]
 80176b8:	e0ce      	b.n	8017858 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xB0U && len >= 3U) {
 80176ba:	7bfb      	ldrb	r3, [r7, #15]
 80176bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80176c0:	2bb0      	cmp	r3, #176	@ 0xb0
 80176c2:	d113      	bne.n	80176ec <backend_usb_device_send+0xe0>
 80176c4:	683b      	ldr	r3, [r7, #0]
 80176c6:	2b02      	cmp	r3, #2
 80176c8:	d910      	bls.n	80176ec <backend_usb_device_send+0xe0>
    packet[0] = (uint8_t)(cable | 0x0BU);
 80176ca:	7bbb      	ldrb	r3, [r7, #14]
 80176cc:	f043 030b 	orr.w	r3, r3, #11
 80176d0:	b2db      	uxtb	r3, r3
 80176d2:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 80176d4:	687b      	ldr	r3, [r7, #4]
 80176d6:	781b      	ldrb	r3, [r3, #0]
 80176d8:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 80176da:	687b      	ldr	r3, [r7, #4]
 80176dc:	3301      	adds	r3, #1
 80176de:	781b      	ldrb	r3, [r3, #0]
 80176e0:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 80176e2:	687b      	ldr	r3, [r7, #4]
 80176e4:	3302      	adds	r3, #2
 80176e6:	781b      	ldrb	r3, [r3, #0]
 80176e8:	72fb      	strb	r3, [r7, #11]
 80176ea:	e0b5      	b.n	8017858 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xE0U && len >= 3U) {
 80176ec:	7bfb      	ldrb	r3, [r7, #15]
 80176ee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80176f2:	2be0      	cmp	r3, #224	@ 0xe0
 80176f4:	d113      	bne.n	801771e <backend_usb_device_send+0x112>
 80176f6:	683b      	ldr	r3, [r7, #0]
 80176f8:	2b02      	cmp	r3, #2
 80176fa:	d910      	bls.n	801771e <backend_usb_device_send+0x112>
    packet[0] = (uint8_t)(cable | 0x0EU);
 80176fc:	7bbb      	ldrb	r3, [r7, #14]
 80176fe:	f043 030e 	orr.w	r3, r3, #14
 8017702:	b2db      	uxtb	r3, r3
 8017704:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017706:	687b      	ldr	r3, [r7, #4]
 8017708:	781b      	ldrb	r3, [r3, #0]
 801770a:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 801770c:	687b      	ldr	r3, [r7, #4]
 801770e:	3301      	adds	r3, #1
 8017710:	781b      	ldrb	r3, [r3, #0]
 8017712:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 8017714:	687b      	ldr	r3, [r7, #4]
 8017716:	3302      	adds	r3, #2
 8017718:	781b      	ldrb	r3, [r3, #0]
 801771a:	72fb      	strb	r3, [r7, #11]
 801771c:	e09c      	b.n	8017858 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xC0U && len >= 2U) {
 801771e:	7bfb      	ldrb	r3, [r7, #15]
 8017720:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017724:	2bc0      	cmp	r3, #192	@ 0xc0
 8017726:	d111      	bne.n	801774c <backend_usb_device_send+0x140>
 8017728:	683b      	ldr	r3, [r7, #0]
 801772a:	2b01      	cmp	r3, #1
 801772c:	d90e      	bls.n	801774c <backend_usb_device_send+0x140>
    packet[0] = (uint8_t)(cable | 0x0CU);
 801772e:	7bbb      	ldrb	r3, [r7, #14]
 8017730:	f043 030c 	orr.w	r3, r3, #12
 8017734:	b2db      	uxtb	r3, r3
 8017736:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017738:	687b      	ldr	r3, [r7, #4]
 801773a:	781b      	ldrb	r3, [r3, #0]
 801773c:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 801773e:	687b      	ldr	r3, [r7, #4]
 8017740:	3301      	adds	r3, #1
 8017742:	781b      	ldrb	r3, [r3, #0]
 8017744:	72bb      	strb	r3, [r7, #10]
    packet[3] = 0U;
 8017746:	2300      	movs	r3, #0
 8017748:	72fb      	strb	r3, [r7, #11]
 801774a:	e085      	b.n	8017858 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xD0U && len >= 2U) {
 801774c:	7bfb      	ldrb	r3, [r7, #15]
 801774e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8017752:	2bd0      	cmp	r3, #208	@ 0xd0
 8017754:	d111      	bne.n	801777a <backend_usb_device_send+0x16e>
 8017756:	683b      	ldr	r3, [r7, #0]
 8017758:	2b01      	cmp	r3, #1
 801775a:	d90e      	bls.n	801777a <backend_usb_device_send+0x16e>
    packet[0] = (uint8_t)(cable | 0x0DU);
 801775c:	7bbb      	ldrb	r3, [r7, #14]
 801775e:	f043 030d 	orr.w	r3, r3, #13
 8017762:	b2db      	uxtb	r3, r3
 8017764:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 8017766:	687b      	ldr	r3, [r7, #4]
 8017768:	781b      	ldrb	r3, [r3, #0]
 801776a:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 801776c:	687b      	ldr	r3, [r7, #4]
 801776e:	3301      	adds	r3, #1
 8017770:	781b      	ldrb	r3, [r3, #0]
 8017772:	72bb      	strb	r3, [r7, #10]
    packet[3] = 0U;
 8017774:	2300      	movs	r3, #0
 8017776:	72fb      	strb	r3, [r7, #11]
 8017778:	e06e      	b.n	8017858 <backend_usb_device_send+0x24c>
  }

  /* System Common */
  else if (st == 0xF1U && len >= 2U) {
 801777a:	7bfb      	ldrb	r3, [r7, #15]
 801777c:	2bf1      	cmp	r3, #241	@ 0xf1
 801777e:	d10e      	bne.n	801779e <backend_usb_device_send+0x192>
 8017780:	683b      	ldr	r3, [r7, #0]
 8017782:	2b01      	cmp	r3, #1
 8017784:	d90b      	bls.n	801779e <backend_usb_device_send+0x192>
    packet[0] = (uint8_t)(cable | 0x02U);
 8017786:	7bbb      	ldrb	r3, [r7, #14]
 8017788:	f043 0302 	orr.w	r3, r3, #2
 801778c:	b2db      	uxtb	r3, r3
 801778e:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF1U;
 8017790:	23f1      	movs	r3, #241	@ 0xf1
 8017792:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 8017794:	687b      	ldr	r3, [r7, #4]
 8017796:	3301      	adds	r3, #1
 8017798:	781b      	ldrb	r3, [r3, #0]
 801779a:	72bb      	strb	r3, [r7, #10]
 801779c:	e05c      	b.n	8017858 <backend_usb_device_send+0x24c>
  } else if (st == 0xF2U && len >= 3U) {
 801779e:	7bfb      	ldrb	r3, [r7, #15]
 80177a0:	2bf2      	cmp	r3, #242	@ 0xf2
 80177a2:	d112      	bne.n	80177ca <backend_usb_device_send+0x1be>
 80177a4:	683b      	ldr	r3, [r7, #0]
 80177a6:	2b02      	cmp	r3, #2
 80177a8:	d90f      	bls.n	80177ca <backend_usb_device_send+0x1be>
    packet[0] = (uint8_t)(cable | 0x03U);
 80177aa:	7bbb      	ldrb	r3, [r7, #14]
 80177ac:	f043 0303 	orr.w	r3, r3, #3
 80177b0:	b2db      	uxtb	r3, r3
 80177b2:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF2U;
 80177b4:	23f2      	movs	r3, #242	@ 0xf2
 80177b6:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 80177b8:	687b      	ldr	r3, [r7, #4]
 80177ba:	3301      	adds	r3, #1
 80177bc:	781b      	ldrb	r3, [r3, #0]
 80177be:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	3302      	adds	r3, #2
 80177c4:	781b      	ldrb	r3, [r3, #0]
 80177c6:	72fb      	strb	r3, [r7, #11]
 80177c8:	e046      	b.n	8017858 <backend_usb_device_send+0x24c>
  } else if (st == 0xF3U && len >= 2U) {
 80177ca:	7bfb      	ldrb	r3, [r7, #15]
 80177cc:	2bf3      	cmp	r3, #243	@ 0xf3
 80177ce:	d10e      	bne.n	80177ee <backend_usb_device_send+0x1e2>
 80177d0:	683b      	ldr	r3, [r7, #0]
 80177d2:	2b01      	cmp	r3, #1
 80177d4:	d90b      	bls.n	80177ee <backend_usb_device_send+0x1e2>
    packet[0] = (uint8_t)(cable | 0x02U);
 80177d6:	7bbb      	ldrb	r3, [r7, #14]
 80177d8:	f043 0302 	orr.w	r3, r3, #2
 80177dc:	b2db      	uxtb	r3, r3
 80177de:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF3U;
 80177e0:	23f3      	movs	r3, #243	@ 0xf3
 80177e2:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 80177e4:	687b      	ldr	r3, [r7, #4]
 80177e6:	3301      	adds	r3, #1
 80177e8:	781b      	ldrb	r3, [r3, #0]
 80177ea:	72bb      	strb	r3, [r7, #10]
 80177ec:	e034      	b.n	8017858 <backend_usb_device_send+0x24c>
  } else if (st == 0xF6U) {
 80177ee:	7bfb      	ldrb	r3, [r7, #15]
 80177f0:	2bf6      	cmp	r3, #246	@ 0xf6
 80177f2:	d107      	bne.n	8017804 <backend_usb_device_send+0x1f8>
    packet[0] = (uint8_t)(cable | 0x0FU);
 80177f4:	7bbb      	ldrb	r3, [r7, #14]
 80177f6:	f043 030f 	orr.w	r3, r3, #15
 80177fa:	b2db      	uxtb	r3, r3
 80177fc:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF6U;
 80177fe:	23f6      	movs	r3, #246	@ 0xf6
 8017800:	727b      	strb	r3, [r7, #9]
 8017802:	e029      	b.n	8017858 <backend_usb_device_send+0x24c>
  }

  /* Realtime */
  else if (st >= 0xF8U) {
 8017804:	7bfb      	ldrb	r3, [r7, #15]
 8017806:	2bf7      	cmp	r3, #247	@ 0xf7
 8017808:	d907      	bls.n	801781a <backend_usb_device_send+0x20e>
    packet[0] = (uint8_t)(cable | 0x0FU);
 801780a:	7bbb      	ldrb	r3, [r7, #14]
 801780c:	f043 030f 	orr.w	r3, r3, #15
 8017810:	b2db      	uxtb	r3, r3
 8017812:	723b      	strb	r3, [r7, #8]
    packet[1] = st;
 8017814:	7bfb      	ldrb	r3, [r7, #15]
 8017816:	727b      	strb	r3, [r7, #9]
 8017818:	e01e      	b.n	8017858 <backend_usb_device_send+0x24c>
  } else {
    packet[0] = (uint8_t)(cable | 0x0FU);
 801781a:	7bbb      	ldrb	r3, [r7, #14]
 801781c:	f043 030f 	orr.w	r3, r3, #15
 8017820:	b2db      	uxtb	r3, r3
 8017822:	723b      	strb	r3, [r7, #8]
    packet[1] = len > 0U ? msg[0] : 0U;
 8017824:	683b      	ldr	r3, [r7, #0]
 8017826:	2b00      	cmp	r3, #0
 8017828:	d002      	beq.n	8017830 <backend_usb_device_send+0x224>
 801782a:	687b      	ldr	r3, [r7, #4]
 801782c:	781b      	ldrb	r3, [r3, #0]
 801782e:	e000      	b.n	8017832 <backend_usb_device_send+0x226>
 8017830:	2300      	movs	r3, #0
 8017832:	727b      	strb	r3, [r7, #9]
    packet[2] = len > 1U ? msg[1] : 0U;
 8017834:	683b      	ldr	r3, [r7, #0]
 8017836:	2b01      	cmp	r3, #1
 8017838:	d903      	bls.n	8017842 <backend_usb_device_send+0x236>
 801783a:	687b      	ldr	r3, [r7, #4]
 801783c:	3301      	adds	r3, #1
 801783e:	781b      	ldrb	r3, [r3, #0]
 8017840:	e000      	b.n	8017844 <backend_usb_device_send+0x238>
 8017842:	2300      	movs	r3, #0
 8017844:	72bb      	strb	r3, [r7, #10]
    packet[3] = len > 2U ? msg[2] : 0U;
 8017846:	683b      	ldr	r3, [r7, #0]
 8017848:	2b02      	cmp	r3, #2
 801784a:	d903      	bls.n	8017854 <backend_usb_device_send+0x248>
 801784c:	687b      	ldr	r3, [r7, #4]
 801784e:	3302      	adds	r3, #2
 8017850:	781b      	ldrb	r3, [r3, #0]
 8017852:	e000      	b.n	8017856 <backend_usb_device_send+0x24a>
 8017854:	2300      	movs	r3, #0
 8017856:	72fb      	strb	r3, [r7, #11]
  }

  if (!midi_in_isr() && usb_device_ready() && midi_usb_tx_count == 0U) {
 8017858:	f7ff fd16 	bl	8017288 <midi_in_isr>
 801785c:	4603      	mov	r3, r0
 801785e:	f083 0301 	eor.w	r3, r3, #1
 8017862:	b2db      	uxtb	r3, r3
 8017864:	2b00      	cmp	r3, #0
 8017866:	d018      	beq.n	801789a <backend_usb_device_send+0x28e>
 8017868:	f7ff fd20 	bl	80172ac <usb_device_ready>
 801786c:	4603      	mov	r3, r0
 801786e:	2b00      	cmp	r3, #0
 8017870:	d013      	beq.n	801789a <backend_usb_device_send+0x28e>
 8017872:	4b0f      	ldr	r3, [pc, #60]	@ (80178b0 <backend_usb_device_send+0x2a4>)
 8017874:	881b      	ldrh	r3, [r3, #0]
 8017876:	b29b      	uxth	r3, r3
 8017878:	2b00      	cmp	r3, #0
 801787a:	d10e      	bne.n	801789a <backend_usb_device_send+0x28e>
    if (usb_device_send_packets(packet, 4U)) {
 801787c:	f107 0308 	add.w	r3, r7, #8
 8017880:	2104      	movs	r1, #4
 8017882:	4618      	mov	r0, r3
 8017884:	f7ff fd22 	bl	80172cc <usb_device_send_packets>
 8017888:	4603      	mov	r3, r0
 801788a:	2b00      	cmp	r3, #0
 801788c:	d005      	beq.n	801789a <backend_usb_device_send+0x28e>
      midi_tx_stats.tx_sent_immediate++;
 801788e:	4b09      	ldr	r3, [pc, #36]	@ (80178b4 <backend_usb_device_send+0x2a8>)
 8017890:	681b      	ldr	r3, [r3, #0]
 8017892:	3301      	adds	r3, #1
 8017894:	4a07      	ldr	r2, [pc, #28]	@ (80178b4 <backend_usb_device_send+0x2a8>)
 8017896:	6013      	str	r3, [r2, #0]
 8017898:	e006      	b.n	80178a8 <backend_usb_device_send+0x29c>
      return;
    }
  }

  usb_device_enqueue_packet(packet);
 801789a:	f107 0308 	add.w	r3, r7, #8
 801789e:	4618      	mov	r0, r3
 80178a0:	f7ff fe9c 	bl	80175dc <usb_device_enqueue_packet>
  midi_usb_try_flush();
 80178a4:	f7ff fe42 	bl	801752c <midi_usb_try_flush>
}
 80178a8:	3710      	adds	r7, #16
 80178aa:	46bd      	mov	sp, r7
 80178ac:	bd80      	pop	{r7, pc}
 80178ae:	bf00      	nop
 80178b0:	24009960 	.word	0x24009960
 80178b4:	24009528 	.word	0x24009528

080178b8 <backend_din_send>:
  (void)msg;
  (void)len;
  /* Stub: USB Host MIDI backend  implmenter plus tard. */
}

static void backend_din_send(const uint8_t *msg, size_t len) {
 80178b8:	b480      	push	{r7}
 80178ba:	b083      	sub	sp, #12
 80178bc:	af00      	add	r7, sp, #0
 80178be:	6078      	str	r0, [r7, #4]
 80178c0:	6039      	str	r1, [r7, #0]
  (void)msg;
  (void)len;
  /* Stub: MIDI DIN UART backend  implmenter plus tard. */
}
 80178c2:	bf00      	nop
 80178c4:	370c      	adds	r7, #12
 80178c6:	46bd      	mov	sp, r7
 80178c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178cc:	4770      	bx	lr

080178ce <midi_internal_receive>:

/* ====================================================================== */
/*                            API PUBLIQUE                                */
/* ====================================================================== */

__attribute__((weak)) void midi_internal_receive(const uint8_t *msg, size_t len) {
 80178ce:	b480      	push	{r7}
 80178d0:	b083      	sub	sp, #12
 80178d2:	af00      	add	r7, sp, #0
 80178d4:	6078      	str	r0, [r7, #4]
 80178d6:	6039      	str	r1, [r7, #0]
  (void)msg;
  (void)len;
}
 80178d8:	bf00      	nop
 80178da:	370c      	adds	r7, #12
 80178dc:	46bd      	mov	sp, r7
 80178de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178e2:	4770      	bx	lr

080178e4 <midi_init>:

void midi_init(void) {
 80178e4:	b580      	push	{r7, lr}
 80178e6:	af00      	add	r7, sp, #0
  if (midi_initialized) {
 80178e8:	4b14      	ldr	r3, [pc, #80]	@ (801793c <midi_init+0x58>)
 80178ea:	781b      	ldrb	r3, [r3, #0]
 80178ec:	2b00      	cmp	r3, #0
 80178ee:	d123      	bne.n	8017938 <midi_init+0x54>
    return;
  }

  midi_initialized = true;
 80178f0:	4b12      	ldr	r3, [pc, #72]	@ (801793c <midi_init+0x58>)
 80178f2:	2201      	movs	r2, #1
 80178f4:	701a      	strb	r2, [r3, #0]

  midi_usb_tx_head = 0U;
 80178f6:	4b12      	ldr	r3, [pc, #72]	@ (8017940 <midi_init+0x5c>)
 80178f8:	2200      	movs	r2, #0
 80178fa:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_tail = 0U;
 80178fc:	4b11      	ldr	r3, [pc, #68]	@ (8017944 <midi_init+0x60>)
 80178fe:	2200      	movs	r2, #0
 8017900:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count = 0U;
 8017902:	4b11      	ldr	r3, [pc, #68]	@ (8017948 <midi_init+0x64>)
 8017904:	2200      	movs	r2, #0
 8017906:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_high_water = 0U;
 8017908:	4b10      	ldr	r3, [pc, #64]	@ (801794c <midi_init+0x68>)
 801790a:	2200      	movs	r2, #0
 801790c:	801a      	strh	r2, [r3, #0]

  midi_usb_rx_head = 0U;
 801790e:	4b10      	ldr	r3, [pc, #64]	@ (8017950 <midi_init+0x6c>)
 8017910:	2200      	movs	r2, #0
 8017912:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_tail = 0U;
 8017914:	4b0f      	ldr	r3, [pc, #60]	@ (8017954 <midi_init+0x70>)
 8017916:	2200      	movs	r2, #0
 8017918:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_count = 0U;
 801791a:	4b0f      	ldr	r3, [pc, #60]	@ (8017958 <midi_init+0x74>)
 801791c:	2200      	movs	r2, #0
 801791e:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_high_water = 0U;
 8017920:	4b0e      	ldr	r3, [pc, #56]	@ (801795c <midi_init+0x78>)
 8017922:	2200      	movs	r2, #0
 8017924:	801a      	strh	r2, [r3, #0]

  midi_usb_rx_drops = 0U;
 8017926:	4b0e      	ldr	r3, [pc, #56]	@ (8017960 <midi_init+0x7c>)
 8017928:	2200      	movs	r2, #0
 801792a:	601a      	str	r2, [r3, #0]
  midi_usb_tx_kick = false;
 801792c:	4b0d      	ldr	r3, [pc, #52]	@ (8017964 <midi_init+0x80>)
 801792e:	2200      	movs	r2, #0
 8017930:	701a      	strb	r2, [r3, #0]

  midi_stats_reset();
 8017932:	f000 f85b 	bl	80179ec <midi_stats_reset>
 8017936:	e000      	b.n	801793a <midi_init+0x56>
    return;
 8017938:	bf00      	nop
}
 801793a:	bd80      	pop	{r7, pc}
 801793c:	24009558 	.word	0x24009558
 8017940:	2400995c 	.word	0x2400995c
 8017944:	2400995e 	.word	0x2400995e
 8017948:	24009960 	.word	0x24009960
 801794c:	24009962 	.word	0x24009962
 8017950:	24009964 	.word	0x24009964
 8017954:	24009966 	.word	0x24009966
 8017958:	24009968 	.word	0x24009968
 801795c:	2400996a 	.word	0x2400996a
 8017960:	24009554 	.word	0x24009554
 8017964:	2400996c 	.word	0x2400996c

08017968 <midi_send_raw>:

  midi_process_usb_rx();
  midi_usb_try_flush();
}

void midi_send_raw(midi_dest_t dest, const uint8_t *msg, size_t len) {
 8017968:	b580      	push	{r7, lr}
 801796a:	b084      	sub	sp, #16
 801796c:	af00      	add	r7, sp, #0
 801796e:	4603      	mov	r3, r0
 8017970:	60b9      	str	r1, [r7, #8]
 8017972:	607a      	str	r2, [r7, #4]
 8017974:	73fb      	strb	r3, [r7, #15]
  if ((msg == NULL) || (len == 0U)) {
 8017976:	68bb      	ldr	r3, [r7, #8]
 8017978:	2b00      	cmp	r3, #0
 801797a:	d009      	beq.n	8017990 <midi_send_raw+0x28>
 801797c:	687b      	ldr	r3, [r7, #4]
 801797e:	2b00      	cmp	r3, #0
 8017980:	d006      	beq.n	8017990 <midi_send_raw+0x28>
    return;
  }

  midi_send(dest, msg, len);
 8017982:	7bfb      	ldrb	r3, [r7, #15]
 8017984:	687a      	ldr	r2, [r7, #4]
 8017986:	68b9      	ldr	r1, [r7, #8]
 8017988:	4618      	mov	r0, r3
 801798a:	f000 f805 	bl	8017998 <midi_send>
 801798e:	e000      	b.n	8017992 <midi_send_raw+0x2a>
    return;
 8017990:	bf00      	nop
}
 8017992:	3710      	adds	r7, #16
 8017994:	46bd      	mov	sp, r7
 8017996:	bd80      	pop	{r7, pc}

08017998 <midi_send>:

/* ====================================================================== */
/*                            ROUTAGE MIDI                                */
/* ====================================================================== */

static void midi_send(midi_dest_t dest, const uint8_t *msg, size_t len) {
 8017998:	b580      	push	{r7, lr}
 801799a:	b084      	sub	sp, #16
 801799c:	af00      	add	r7, sp, #0
 801799e:	4603      	mov	r3, r0
 80179a0:	60b9      	str	r1, [r7, #8]
 80179a2:	607a      	str	r2, [r7, #4]
 80179a4:	73fb      	strb	r3, [r7, #15]
  switch (dest) {
 80179a6:	7bfb      	ldrb	r3, [r7, #15]
 80179a8:	2b03      	cmp	r3, #3
 80179aa:	d010      	beq.n	80179ce <midi_send+0x36>
 80179ac:	2b03      	cmp	r3, #3
 80179ae:	dc17      	bgt.n	80179e0 <midi_send+0x48>
 80179b0:	2b01      	cmp	r3, #1
 80179b2:	d002      	beq.n	80179ba <midi_send+0x22>
 80179b4:	2b02      	cmp	r3, #2
 80179b6:	d005      	beq.n	80179c4 <midi_send+0x2c>
    case MIDI_DEST_BOTH:
      backend_din_send(msg, len);
      backend_usb_device_send(msg, len);
      break;
    default:
      break;
 80179b8:	e012      	b.n	80179e0 <midi_send+0x48>
      backend_din_send(msg, len);
 80179ba:	6879      	ldr	r1, [r7, #4]
 80179bc:	68b8      	ldr	r0, [r7, #8]
 80179be:	f7ff ff7b 	bl	80178b8 <backend_din_send>
      break;
 80179c2:	e00e      	b.n	80179e2 <midi_send+0x4a>
      backend_usb_device_send(msg, len);
 80179c4:	6879      	ldr	r1, [r7, #4]
 80179c6:	68b8      	ldr	r0, [r7, #8]
 80179c8:	f7ff fe20 	bl	801760c <backend_usb_device_send>
      break;
 80179cc:	e009      	b.n	80179e2 <midi_send+0x4a>
      backend_din_send(msg, len);
 80179ce:	6879      	ldr	r1, [r7, #4]
 80179d0:	68b8      	ldr	r0, [r7, #8]
 80179d2:	f7ff ff71 	bl	80178b8 <backend_din_send>
      backend_usb_device_send(msg, len);
 80179d6:	6879      	ldr	r1, [r7, #4]
 80179d8:	68b8      	ldr	r0, [r7, #8]
 80179da:	f7ff fe17 	bl	801760c <backend_usb_device_send>
      break;
 80179de:	e000      	b.n	80179e2 <midi_send+0x4a>
      break;
 80179e0:	bf00      	nop
  }
}
 80179e2:	bf00      	nop
 80179e4:	3710      	adds	r7, #16
 80179e6:	46bd      	mov	sp, r7
 80179e8:	bd80      	pop	{r7, pc}
	...

080179ec <midi_stats_reset>:

uint16_t midi_usb_rx_high_watermark(void) {
  return midi_usb_rx_high_water;
}

void midi_stats_reset(void) {
 80179ec:	b480      	push	{r7}
 80179ee:	b08d      	sub	sp, #52	@ 0x34
 80179f0:	af00      	add	r7, sp, #0
  midi_tx_stats = (midi_tx_stats_t){0};
 80179f2:	4b0d      	ldr	r3, [pc, #52]	@ (8017a28 <midi_stats_reset+0x3c>)
 80179f4:	461a      	mov	r2, r3
 80179f6:	2300      	movs	r3, #0
 80179f8:	6013      	str	r3, [r2, #0]
 80179fa:	6053      	str	r3, [r2, #4]
 80179fc:	6093      	str	r3, [r2, #8]
 80179fe:	60d3      	str	r3, [r2, #12]
 8017a00:	6113      	str	r3, [r2, #16]
 8017a02:	6153      	str	r3, [r2, #20]
 8017a04:	6193      	str	r3, [r2, #24]
  midi_rx_stats = (midi_rx_stats_t){0};
 8017a06:	4b09      	ldr	r3, [pc, #36]	@ (8017a2c <midi_stats_reset+0x40>)
 8017a08:	461a      	mov	r2, r3
 8017a0a:	2300      	movs	r3, #0
 8017a0c:	6013      	str	r3, [r2, #0]
 8017a0e:	6053      	str	r3, [r2, #4]
 8017a10:	6093      	str	r3, [r2, #8]
 8017a12:	60d3      	str	r3, [r2, #12]
  midi_usb_rx_drops = 0U;
 8017a14:	4b06      	ldr	r3, [pc, #24]	@ (8017a30 <midi_stats_reset+0x44>)
 8017a16:	2200      	movs	r2, #0
 8017a18:	601a      	str	r2, [r3, #0]
}
 8017a1a:	bf00      	nop
 8017a1c:	3734      	adds	r7, #52	@ 0x34
 8017a1e:	46bd      	mov	sp, r7
 8017a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a24:	4770      	bx	lr
 8017a26:	bf00      	nop
 8017a28:	24009528 	.word	0x24009528
 8017a2c:	24009544 	.word	0x24009544
 8017a30:	24009554 	.word	0x24009554

08017a34 <midi_usb_rx_submit_from_isr>:

/* ====================================================================== */
/*                       CALLBACKS USB MIDI (ISR)                         */
/* ====================================================================== */

void midi_usb_rx_submit_from_isr(const uint8_t *packet, size_t len) {
 8017a34:	b580      	push	{r7, lr}
 8017a36:	b084      	sub	sp, #16
 8017a38:	af00      	add	r7, sp, #0
 8017a3a:	6078      	str	r0, [r7, #4]
 8017a3c:	6039      	str	r1, [r7, #0]
  if ((packet == NULL) || (len < 4U)) {
 8017a3e:	687b      	ldr	r3, [r7, #4]
 8017a40:	2b00      	cmp	r3, #0
 8017a42:	d02c      	beq.n	8017a9e <midi_usb_rx_submit_from_isr+0x6a>
 8017a44:	683b      	ldr	r3, [r7, #0]
 8017a46:	2b03      	cmp	r3, #3
 8017a48:	d929      	bls.n	8017a9e <midi_usb_rx_submit_from_isr+0x6a>
    return;
  }

  size_t packets = len / 4U;
 8017a4a:	683b      	ldr	r3, [r7, #0]
 8017a4c:	089b      	lsrs	r3, r3, #2
 8017a4e:	60bb      	str	r3, [r7, #8]
  for (size_t i = 0U; i < packets; i++) {
 8017a50:	2300      	movs	r3, #0
 8017a52:	60fb      	str	r3, [r7, #12]
 8017a54:	e01e      	b.n	8017a94 <midi_usb_rx_submit_from_isr+0x60>
    if (!usb_rx_queue_push(packet)) {
 8017a56:	6878      	ldr	r0, [r7, #4]
 8017a58:	f7ff fcfc 	bl	8017454 <usb_rx_queue_push>
 8017a5c:	4603      	mov	r3, r0
 8017a5e:	f083 0301 	eor.w	r3, r3, #1
 8017a62:	b2db      	uxtb	r3, r3
 8017a64:	2b00      	cmp	r3, #0
 8017a66:	d00a      	beq.n	8017a7e <midi_usb_rx_submit_from_isr+0x4a>
      midi_usb_rx_drops++;
 8017a68:	4b0f      	ldr	r3, [pc, #60]	@ (8017aa8 <midi_usb_rx_submit_from_isr+0x74>)
 8017a6a:	681b      	ldr	r3, [r3, #0]
 8017a6c:	3301      	adds	r3, #1
 8017a6e:	4a0e      	ldr	r2, [pc, #56]	@ (8017aa8 <midi_usb_rx_submit_from_isr+0x74>)
 8017a70:	6013      	str	r3, [r2, #0]
      midi_rx_stats.usb_rx_drops++;
 8017a72:	4b0e      	ldr	r3, [pc, #56]	@ (8017aac <midi_usb_rx_submit_from_isr+0x78>)
 8017a74:	685b      	ldr	r3, [r3, #4]
 8017a76:	3301      	adds	r3, #1
 8017a78:	4a0c      	ldr	r2, [pc, #48]	@ (8017aac <midi_usb_rx_submit_from_isr+0x78>)
 8017a7a:	6053      	str	r3, [r2, #4]
 8017a7c:	e004      	b.n	8017a88 <midi_usb_rx_submit_from_isr+0x54>
    } else {
      midi_rx_stats.usb_rx_enqueued++;
 8017a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8017aac <midi_usb_rx_submit_from_isr+0x78>)
 8017a80:	681b      	ldr	r3, [r3, #0]
 8017a82:	3301      	adds	r3, #1
 8017a84:	4a09      	ldr	r2, [pc, #36]	@ (8017aac <midi_usb_rx_submit_from_isr+0x78>)
 8017a86:	6013      	str	r3, [r2, #0]
    }
    packet += 4U;
 8017a88:	687b      	ldr	r3, [r7, #4]
 8017a8a:	3304      	adds	r3, #4
 8017a8c:	607b      	str	r3, [r7, #4]
  for (size_t i = 0U; i < packets; i++) {
 8017a8e:	68fb      	ldr	r3, [r7, #12]
 8017a90:	3301      	adds	r3, #1
 8017a92:	60fb      	str	r3, [r7, #12]
 8017a94:	68fa      	ldr	r2, [r7, #12]
 8017a96:	68bb      	ldr	r3, [r7, #8]
 8017a98:	429a      	cmp	r2, r3
 8017a9a:	d3dc      	bcc.n	8017a56 <midi_usb_rx_submit_from_isr+0x22>
 8017a9c:	e000      	b.n	8017aa0 <midi_usb_rx_submit_from_isr+0x6c>
    return;
 8017a9e:	bf00      	nop
  }
}
 8017aa0:	3710      	adds	r7, #16
 8017aa2:	46bd      	mov	sp, r7
 8017aa4:	bd80      	pop	{r7, pc}
 8017aa6:	bf00      	nop
 8017aa8:	24009554 	.word	0x24009554
 8017aac:	24009544 	.word	0x24009544

08017ab0 <USBD_MIDI_OnPacketsReceived>:

void USBD_MIDI_OnPacketsReceived(uint8_t *data, uint8_t len) {
 8017ab0:	b580      	push	{r7, lr}
 8017ab2:	b082      	sub	sp, #8
 8017ab4:	af00      	add	r7, sp, #0
 8017ab6:	6078      	str	r0, [r7, #4]
 8017ab8:	460b      	mov	r3, r1
 8017aba:	70fb      	strb	r3, [r7, #3]
  midi_usb_rx_submit_from_isr(data, len);
 8017abc:	78fb      	ldrb	r3, [r7, #3]
 8017abe:	4619      	mov	r1, r3
 8017ac0:	6878      	ldr	r0, [r7, #4]
 8017ac2:	f7ff ffb7 	bl	8017a34 <midi_usb_rx_submit_from_isr>
}
 8017ac6:	bf00      	nop
 8017ac8:	3708      	adds	r7, #8
 8017aca:	46bd      	mov	sp, r7
 8017acc:	bd80      	pop	{r7, pc}
	...

08017ad0 <USBD_MIDI_OnPacketsSent>:

void USBD_MIDI_OnPacketsSent(void) {
 8017ad0:	b480      	push	{r7}
 8017ad2:	af00      	add	r7, sp, #0
  /* Interruption USB: ne pas mettre ici, seulement demander un flush. */
  midi_usb_tx_kick = true;
 8017ad4:	4b03      	ldr	r3, [pc, #12]	@ (8017ae4 <USBD_MIDI_OnPacketsSent+0x14>)
 8017ad6:	2201      	movs	r2, #1
 8017ad8:	701a      	strb	r2, [r3, #0]
}
 8017ada:	bf00      	nop
 8017adc:	46bd      	mov	sp, r7
 8017ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ae2:	4770      	bx	lr
 8017ae4:	2400996c 	.word	0x2400996c

08017ae8 <midi_host_cin_to_length>:

static uint8_t midi_host_rx_packet[USBH_MIDI_PACKET_SIZE];
static uint8_t midi_host_tx_packet[USBH_MIDI_PACKET_SIZE];

static uint8_t midi_host_cin_to_length(uint8_t cin)
{
 8017ae8:	b480      	push	{r7}
 8017aea:	b083      	sub	sp, #12
 8017aec:	af00      	add	r7, sp, #0
 8017aee:	4603      	mov	r3, r0
 8017af0:	71fb      	strb	r3, [r7, #7]
    2U, /* 0xD: Channel Pressure */
    3U, /* 0xE: Pitch Bend */
    1U  /* 0xF: Single-byte System Realtime */
  };

  return cin_len[cin & 0x0FU];
 8017af2:	79fb      	ldrb	r3, [r7, #7]
 8017af4:	f003 030f 	and.w	r3, r3, #15
 8017af8:	4a03      	ldr	r2, [pc, #12]	@ (8017b08 <midi_host_cin_to_length+0x20>)
 8017afa:	5cd3      	ldrb	r3, [r2, r3]
}
 8017afc:	4618      	mov	r0, r3
 8017afe:	370c      	adds	r7, #12
 8017b00:	46bd      	mov	sp, r7
 8017b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b06:	4770      	bx	lr
 8017b08:	0801acc4 	.word	0x0801acc4

08017b0c <midi_host_poll>:

void midi_host_poll(void)
{
 8017b0c:	b580      	push	{r7, lr}
 8017b0e:	b082      	sub	sp, #8
 8017b10:	af00      	add	r7, sp, #0
  if (!USBH_MIDI_IsReady(&hUsbHostHS))
 8017b12:	4819      	ldr	r0, [pc, #100]	@ (8017b78 <midi_host_poll+0x6c>)
 8017b14:	f001 fe6e 	bl	80197f4 <USBH_MIDI_IsReady>
 8017b18:	4603      	mov	r3, r0
 8017b1a:	f083 0301 	eor.w	r3, r3, #1
 8017b1e:	b2db      	uxtb	r3, r3
 8017b20:	2b00      	cmp	r3, #0
 8017b22:	d122      	bne.n	8017b6a <midi_host_poll+0x5e>
    return;
  }

  while (1)
  {
    if (USBH_MIDI_ReadPacket(&hUsbHostHS, midi_host_rx_packet) != USBH_OK)
 8017b24:	4915      	ldr	r1, [pc, #84]	@ (8017b7c <midi_host_poll+0x70>)
 8017b26:	4814      	ldr	r0, [pc, #80]	@ (8017b78 <midi_host_poll+0x6c>)
 8017b28:	f001 fdf6 	bl	8019718 <USBH_MIDI_ReadPacket>
 8017b2c:	4603      	mov	r3, r0
 8017b2e:	2b00      	cmp	r3, #0
 8017b30:	d11d      	bne.n	8017b6e <midi_host_poll+0x62>
    {
      break;
    }

    uint8_t cin = midi_host_rx_packet[0] & 0x0FU;
 8017b32:	4b12      	ldr	r3, [pc, #72]	@ (8017b7c <midi_host_poll+0x70>)
 8017b34:	781b      	ldrb	r3, [r3, #0]
 8017b36:	f003 030f 	and.w	r3, r3, #15
 8017b3a:	71fb      	strb	r3, [r7, #7]
    uint8_t length = midi_host_cin_to_length(cin);
 8017b3c:	79fb      	ldrb	r3, [r7, #7]
 8017b3e:	4618      	mov	r0, r3
 8017b40:	f7ff ffd2 	bl	8017ae8 <midi_host_cin_to_length>
 8017b44:	4603      	mov	r3, r0
 8017b46:	71bb      	strb	r3, [r7, #6]
    if (length == 0U)
 8017b48:	79bb      	ldrb	r3, [r7, #6]
 8017b4a:	2b00      	cmp	r3, #0
 8017b4c:	d00b      	beq.n	8017b66 <midi_host_poll+0x5a>
    {
      continue;
    }

    midi_internal_receive(&midi_host_rx_packet[1], length);
 8017b4e:	79bb      	ldrb	r3, [r7, #6]
 8017b50:	4619      	mov	r1, r3
 8017b52:	480b      	ldr	r0, [pc, #44]	@ (8017b80 <midi_host_poll+0x74>)
 8017b54:	f7ff febb 	bl	80178ce <midi_internal_receive>
    midi_send_raw(MIDI_DEST_USB, &midi_host_rx_packet[1], length);
 8017b58:	79bb      	ldrb	r3, [r7, #6]
 8017b5a:	461a      	mov	r2, r3
 8017b5c:	4908      	ldr	r1, [pc, #32]	@ (8017b80 <midi_host_poll+0x74>)
 8017b5e:	2002      	movs	r0, #2
 8017b60:	f7ff ff02 	bl	8017968 <midi_send_raw>
 8017b64:	e7de      	b.n	8017b24 <midi_host_poll+0x18>
      continue;
 8017b66:	bf00      	nop
  {
 8017b68:	e7dc      	b.n	8017b24 <midi_host_poll+0x18>
    return;
 8017b6a:	bf00      	nop
 8017b6c:	e000      	b.n	8017b70 <midi_host_poll+0x64>
      break;
 8017b6e:	bf00      	nop
  }
}
 8017b70:	3708      	adds	r7, #8
 8017b72:	46bd      	mov	sp, r7
 8017b74:	bd80      	pop	{r7, pc}
 8017b76:	bf00      	nop
 8017b78:	240004bc 	.word	0x240004bc
 8017b7c:	24009970 	.word	0x24009970
 8017b80:	24009971 	.word	0x24009971

08017b84 <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8017b84:	b580      	push	{r7, lr}
 8017b86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8017b88:	4b5d      	ldr	r3, [pc, #372]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017b8a:	4a5e      	ldr	r2, [pc, #376]	@ (8017d04 <MX_SAI1_Init+0x180>)
 8017b8c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8017b8e:	4b5c      	ldr	r3, [pc, #368]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017b90:	2200      	movs	r2, #0
 8017b92:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8017b94:	4b5a      	ldr	r3, [pc, #360]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017b96:	2200      	movs	r2, #0
 8017b98:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_24;
 8017b9a:	4b59      	ldr	r3, [pc, #356]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017b9c:	22c0      	movs	r2, #192	@ 0xc0
 8017b9e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8017ba0:	4b57      	ldr	r3, [pc, #348]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017ba2:	2200      	movs	r2, #0
 8017ba4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8017ba6:	4b56      	ldr	r3, [pc, #344]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017ba8:	2200      	movs	r2, #0
 8017baa:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8017bac:	4b54      	ldr	r3, [pc, #336]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017bae:	2200      	movs	r2, #0
 8017bb0:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8017bb2:	4b53      	ldr	r3, [pc, #332]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017bb4:	2200      	movs	r2, #0
 8017bb6:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 8017bb8:	4b51      	ldr	r3, [pc, #324]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017bba:	2200      	movs	r2, #0
 8017bbc:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8017bbe:	4b50      	ldr	r3, [pc, #320]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017bc0:	2200      	movs	r2, #0
 8017bc2:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8017bc4:	4b4e      	ldr	r3, [pc, #312]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017bc6:	2201      	movs	r2, #1
 8017bc8:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8017bca:	4b4d      	ldr	r3, [pc, #308]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017bcc:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8017bd0:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8017bd2:	4b4b      	ldr	r3, [pc, #300]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017bd4:	2200      	movs	r2, #0
 8017bd6:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8017bd8:	4b49      	ldr	r3, [pc, #292]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017bda:	2200      	movs	r2, #0
 8017bdc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8017bde:	4b48      	ldr	r3, [pc, #288]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017be0:	2200      	movs	r2, #0
 8017be2:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8017be4:	4b46      	ldr	r3, [pc, #280]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017be6:	2200      	movs	r2, #0
 8017be8:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 8017bea:	4b45      	ldr	r3, [pc, #276]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017bec:	2200      	movs	r2, #0
 8017bee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 8017bf2:	4b43      	ldr	r3, [pc, #268]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017bf4:	2201      	movs	r2, #1
 8017bf6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8017bf8:	4b41      	ldr	r3, [pc, #260]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017bfa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8017bfe:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 256;
 8017c00:	4b3f      	ldr	r3, [pc, #252]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017c02:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8017c06:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8017c08:	4b3d      	ldr	r3, [pc, #244]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017c0a:	2201      	movs	r2, #1
 8017c0c:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8017c0e:	4b3c      	ldr	r3, [pc, #240]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017c10:	2200      	movs	r2, #0
 8017c12:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8017c14:	4b3a      	ldr	r3, [pc, #232]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017c16:	2200      	movs	r2, #0
 8017c18:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8017c1a:	4b39      	ldr	r3, [pc, #228]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017c1c:	2200      	movs	r2, #0
 8017c1e:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8017c20:	4b37      	ldr	r3, [pc, #220]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017c22:	2200      	movs	r2, #0
 8017c24:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8017c26:	4b36      	ldr	r3, [pc, #216]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017c28:	2280      	movs	r2, #128	@ 0x80
 8017c2a:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 8;
 8017c2c:	4b34      	ldr	r3, [pc, #208]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017c2e:	2208      	movs	r2, #8
 8017c30:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x000000FF;
 8017c32:	4b33      	ldr	r3, [pc, #204]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017c34:	22ff      	movs	r2, #255	@ 0xff
 8017c36:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8017c38:	4831      	ldr	r0, [pc, #196]	@ (8017d00 <MX_SAI1_Init+0x17c>)
 8017c3a:	f7f7 fa39 	bl	800f0b0 <HAL_SAI_Init>
 8017c3e:	4603      	mov	r3, r0
 8017c40:	2b00      	cmp	r3, #0
 8017c42:	d001      	beq.n	8017c48 <MX_SAI1_Init+0xc4>
  {
    Error_Handler();
 8017c44:	f7ff faf8 	bl	8017238 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8017c48:	4b2f      	ldr	r3, [pc, #188]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017c4a:	4a30      	ldr	r2, [pc, #192]	@ (8017d0c <MX_SAI1_Init+0x188>)
 8017c4c:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8017c4e:	4b2e      	ldr	r3, [pc, #184]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017c50:	2200      	movs	r2, #0
 8017c52:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8017c54:	4b2c      	ldr	r3, [pc, #176]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017c56:	2203      	movs	r2, #3
 8017c58:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_24;
 8017c5a:	4b2b      	ldr	r3, [pc, #172]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017c5c:	22c0      	movs	r2, #192	@ 0xc0
 8017c5e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8017c60:	4b29      	ldr	r3, [pc, #164]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017c62:	2200      	movs	r2, #0
 8017c64:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8017c66:	4b28      	ldr	r3, [pc, #160]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017c68:	2200      	movs	r2, #0
 8017c6a:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8017c6c:	4b26      	ldr	r3, [pc, #152]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017c6e:	2201      	movs	r2, #1
 8017c70:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8017c72:	4b25      	ldr	r3, [pc, #148]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017c74:	2200      	movs	r2, #0
 8017c76:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8017c78:	4b23      	ldr	r3, [pc, #140]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017c7a:	2200      	movs	r2, #0
 8017c7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8017c7e:	4b22      	ldr	r3, [pc, #136]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017c80:	2201      	movs	r2, #1
 8017c82:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8017c84:	4b20      	ldr	r3, [pc, #128]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017c86:	2200      	movs	r2, #0
 8017c88:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8017c8a:	4b1f      	ldr	r3, [pc, #124]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017c8c:	2200      	movs	r2, #0
 8017c8e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8017c90:	4b1d      	ldr	r3, [pc, #116]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017c92:	2200      	movs	r2, #0
 8017c94:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8017c96:	4b1c      	ldr	r3, [pc, #112]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017c98:	2200      	movs	r2, #0
 8017c9a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 8017c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017c9e:	2200      	movs	r2, #0
 8017ca0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 8017ca4:	4b18      	ldr	r3, [pc, #96]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017ca6:	2201      	movs	r2, #1
 8017ca8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8017caa:	4b17      	ldr	r3, [pc, #92]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017cac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8017cb0:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.FrameLength = 256;
 8017cb2:	4b15      	ldr	r3, [pc, #84]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017cb4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8017cb8:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8017cba:	4b13      	ldr	r3, [pc, #76]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017cbc:	2201      	movs	r2, #1
 8017cbe:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8017cc0:	4b11      	ldr	r3, [pc, #68]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017cc2:	2200      	movs	r2, #0
 8017cc4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8017cc6:	4b10      	ldr	r3, [pc, #64]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017cc8:	2200      	movs	r2, #0
 8017cca:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8017ccc:	4b0e      	ldr	r3, [pc, #56]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017cce:	2200      	movs	r2, #0
 8017cd0:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8017cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017cd4:	2200      	movs	r2, #0
 8017cd6:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8017cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017cda:	2280      	movs	r2, #128	@ 0x80
 8017cdc:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotNumber = 8;
 8017cde:	4b0a      	ldr	r3, [pc, #40]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017ce0:	2208      	movs	r2, #8
 8017ce2:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockB1.SlotInit.SlotActive = 0x0000003F;
 8017ce4:	4b08      	ldr	r3, [pc, #32]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017ce6:	223f      	movs	r2, #63	@ 0x3f
 8017ce8:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8017cea:	4807      	ldr	r0, [pc, #28]	@ (8017d08 <MX_SAI1_Init+0x184>)
 8017cec:	f7f7 f9e0 	bl	800f0b0 <HAL_SAI_Init>
 8017cf0:	4603      	mov	r3, r0
 8017cf2:	2b00      	cmp	r3, #0
 8017cf4:	d001      	beq.n	8017cfa <MX_SAI1_Init+0x176>
  {
    Error_Handler();
 8017cf6:	f7ff fa9f 	bl	8017238 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8017cfa:	bf00      	nop
 8017cfc:	bd80      	pop	{r7, pc}
 8017cfe:	bf00      	nop
 8017d00:	24009974 	.word	0x24009974
 8017d04:	40015804 	.word	0x40015804
 8017d08:	24009a0c 	.word	0x24009a0c
 8017d0c:	40015824 	.word	0x40015824

08017d10 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8017d10:	b580      	push	{r7, lr}
 8017d12:	b08a      	sub	sp, #40	@ 0x28
 8017d14:	af00      	add	r7, sp, #0
 8017d16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8017d18:	687b      	ldr	r3, [r7, #4]
 8017d1a:	681b      	ldr	r3, [r3, #0]
 8017d1c:	4a77      	ldr	r2, [pc, #476]	@ (8017efc <HAL_SAI_MspInit+0x1ec>)
 8017d1e:	4293      	cmp	r3, r2
 8017d20:	d171      	bne.n	8017e06 <HAL_SAI_MspInit+0xf6>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8017d22:	4b77      	ldr	r3, [pc, #476]	@ (8017f00 <HAL_SAI_MspInit+0x1f0>)
 8017d24:	681b      	ldr	r3, [r3, #0]
 8017d26:	2b00      	cmp	r3, #0
 8017d28:	d116      	bne.n	8017d58 <HAL_SAI_MspInit+0x48>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8017d2a:	4b76      	ldr	r3, [pc, #472]	@ (8017f04 <HAL_SAI_MspInit+0x1f4>)
 8017d2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8017d30:	4a74      	ldr	r2, [pc, #464]	@ (8017f04 <HAL_SAI_MspInit+0x1f4>)
 8017d32:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8017d36:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8017d3a:	4b72      	ldr	r3, [pc, #456]	@ (8017f04 <HAL_SAI_MspInit+0x1f4>)
 8017d3c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8017d40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8017d44:	613b      	str	r3, [r7, #16]
 8017d46:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 8017d48:	2200      	movs	r2, #0
 8017d4a:	2105      	movs	r1, #5
 8017d4c:	2057      	movs	r0, #87	@ 0x57
 8017d4e:	f7ec ff22 	bl	8004b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8017d52:	2057      	movs	r0, #87	@ 0x57
 8017d54:	f7ec ff39 	bl	8004bca <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 8017d58:	4b69      	ldr	r3, [pc, #420]	@ (8017f00 <HAL_SAI_MspInit+0x1f0>)
 8017d5a:	681b      	ldr	r3, [r3, #0]
 8017d5c:	3301      	adds	r3, #1
 8017d5e:	4a68      	ldr	r2, [pc, #416]	@ (8017f00 <HAL_SAI_MspInit+0x1f0>)
 8017d60:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8017d62:	2374      	movs	r3, #116	@ 0x74
 8017d64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017d66:	2302      	movs	r3, #2
 8017d68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017d6a:	2300      	movs	r3, #0
 8017d6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8017d6e:	2300      	movs	r3, #0
 8017d70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8017d72:	2306      	movs	r3, #6
 8017d74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8017d76:	f107 0314 	add.w	r3, r7, #20
 8017d7a:	4619      	mov	r1, r3
 8017d7c:	4862      	ldr	r0, [pc, #392]	@ (8017f08 <HAL_SAI_MspInit+0x1f8>)
 8017d7e:	f7ef fd87 	bl	8007890 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 8017d82:	4b62      	ldr	r3, [pc, #392]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017d84:	4a62      	ldr	r2, [pc, #392]	@ (8017f10 <HAL_SAI_MspInit+0x200>)
 8017d86:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8017d88:	4b60      	ldr	r3, [pc, #384]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017d8a:	2257      	movs	r2, #87	@ 0x57
 8017d8c:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8017d8e:	4b5f      	ldr	r3, [pc, #380]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017d90:	2240      	movs	r2, #64	@ 0x40
 8017d92:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8017d94:	4b5d      	ldr	r3, [pc, #372]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017d96:	2200      	movs	r2, #0
 8017d98:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8017d9a:	4b5c      	ldr	r3, [pc, #368]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017d9c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8017da0:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8017da2:	4b5a      	ldr	r3, [pc, #360]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017da4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8017da8:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8017daa:	4b58      	ldr	r3, [pc, #352]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017dac:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8017db0:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8017db2:	4b56      	ldr	r3, [pc, #344]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017db4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8017db8:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8017dba:	4b54      	ldr	r3, [pc, #336]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017dbc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8017dc0:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8017dc2:	4b52      	ldr	r3, [pc, #328]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017dc4:	2204      	movs	r2, #4
 8017dc6:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8017dc8:	4b50      	ldr	r3, [pc, #320]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017dca:	2200      	movs	r2, #0
 8017dcc:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 8017dce:	4b4f      	ldr	r3, [pc, #316]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017dd0:	2200      	movs	r2, #0
 8017dd2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8017dd4:	4b4d      	ldr	r3, [pc, #308]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017dd6:	2200      	movs	r2, #0
 8017dd8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8017dda:	484c      	ldr	r0, [pc, #304]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017ddc:	f7ec ff10 	bl	8004c00 <HAL_DMA_Init>
 8017de0:	4603      	mov	r3, r0
 8017de2:	2b00      	cmp	r3, #0
 8017de4:	d001      	beq.n	8017dea <HAL_SAI_MspInit+0xda>
    {
      Error_Handler();
 8017de6:	f7ff fa27 	bl	8017238 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 8017dea:	687b      	ldr	r3, [r7, #4]
 8017dec:	4a47      	ldr	r2, [pc, #284]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017dee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8017df2:	4a46      	ldr	r2, [pc, #280]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017df4:	687b      	ldr	r3, [r7, #4]
 8017df6:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 8017df8:	687b      	ldr	r3, [r7, #4]
 8017dfa:	4a44      	ldr	r2, [pc, #272]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017dfc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8017e00:	4a42      	ldr	r2, [pc, #264]	@ (8017f0c <HAL_SAI_MspInit+0x1fc>)
 8017e02:	687b      	ldr	r3, [r7, #4]
 8017e04:	6393      	str	r3, [r2, #56]	@ 0x38
    }
    if(saiHandle->Instance==SAI1_Block_B)
 8017e06:	687b      	ldr	r3, [r7, #4]
 8017e08:	681b      	ldr	r3, [r3, #0]
 8017e0a:	4a42      	ldr	r2, [pc, #264]	@ (8017f14 <HAL_SAI_MspInit+0x204>)
 8017e0c:	4293      	cmp	r3, r2
 8017e0e:	d171      	bne.n	8017ef4 <HAL_SAI_MspInit+0x1e4>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8017e10:	4b3b      	ldr	r3, [pc, #236]	@ (8017f00 <HAL_SAI_MspInit+0x1f0>)
 8017e12:	681b      	ldr	r3, [r3, #0]
 8017e14:	2b00      	cmp	r3, #0
 8017e16:	d116      	bne.n	8017e46 <HAL_SAI_MspInit+0x136>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8017e18:	4b3a      	ldr	r3, [pc, #232]	@ (8017f04 <HAL_SAI_MspInit+0x1f4>)
 8017e1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8017e1e:	4a39      	ldr	r2, [pc, #228]	@ (8017f04 <HAL_SAI_MspInit+0x1f4>)
 8017e20:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8017e24:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8017e28:	4b36      	ldr	r3, [pc, #216]	@ (8017f04 <HAL_SAI_MspInit+0x1f4>)
 8017e2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8017e2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8017e32:	60fb      	str	r3, [r7, #12]
 8017e34:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 8017e36:	2200      	movs	r2, #0
 8017e38:	2105      	movs	r1, #5
 8017e3a:	2057      	movs	r0, #87	@ 0x57
 8017e3c:	f7ec feab 	bl	8004b96 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 8017e40:	2057      	movs	r0, #87	@ 0x57
 8017e42:	f7ec fec2 	bl	8004bca <HAL_NVIC_EnableIRQ>
      }
    SAI1_client ++;
 8017e46:	4b2e      	ldr	r3, [pc, #184]	@ (8017f00 <HAL_SAI_MspInit+0x1f0>)
 8017e48:	681b      	ldr	r3, [r3, #0]
 8017e4a:	3301      	adds	r3, #1
 8017e4c:	4a2c      	ldr	r2, [pc, #176]	@ (8017f00 <HAL_SAI_MspInit+0x1f0>)
 8017e4e:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8017e50:	2308      	movs	r3, #8
 8017e52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017e54:	2302      	movs	r3, #2
 8017e56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017e58:	2300      	movs	r3, #0
 8017e5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8017e5c:	2300      	movs	r3, #0
 8017e5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8017e60:	2306      	movs	r3, #6
 8017e62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8017e64:	f107 0314 	add.w	r3, r7, #20
 8017e68:	4619      	mov	r1, r3
 8017e6a:	4827      	ldr	r0, [pc, #156]	@ (8017f08 <HAL_SAI_MspInit+0x1f8>)
 8017e6c:	f7ef fd10 	bl	8007890 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA1_Stream1;
 8017e70:	4b29      	ldr	r3, [pc, #164]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017e72:	4a2a      	ldr	r2, [pc, #168]	@ (8017f1c <HAL_SAI_MspInit+0x20c>)
 8017e74:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 8017e76:	4b28      	ldr	r3, [pc, #160]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017e78:	2258      	movs	r2, #88	@ 0x58
 8017e7a:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8017e7c:	4b26      	ldr	r3, [pc, #152]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017e7e:	2200      	movs	r2, #0
 8017e80:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8017e82:	4b25      	ldr	r3, [pc, #148]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017e84:	2200      	movs	r2, #0
 8017e86:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 8017e88:	4b23      	ldr	r3, [pc, #140]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017e8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8017e8e:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8017e90:	4b21      	ldr	r3, [pc, #132]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017e92:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8017e96:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8017e98:	4b1f      	ldr	r3, [pc, #124]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017e9a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8017e9e:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8017ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017ea2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8017ea6:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_HIGH;
 8017ea8:	4b1b      	ldr	r3, [pc, #108]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017eaa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8017eae:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8017eb0:	4b19      	ldr	r3, [pc, #100]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017eb2:	2204      	movs	r2, #4
 8017eb4:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_b.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8017eb6:	4b18      	ldr	r3, [pc, #96]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017eb8:	2200      	movs	r2, #0
 8017eba:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_b.Init.MemBurst = DMA_MBURST_SINGLE;
 8017ebc:	4b16      	ldr	r3, [pc, #88]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017ebe:	2200      	movs	r2, #0
 8017ec0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_b.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8017ec2:	4b15      	ldr	r3, [pc, #84]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017ec4:	2200      	movs	r2, #0
 8017ec6:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8017ec8:	4813      	ldr	r0, [pc, #76]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017eca:	f7ec fe99 	bl	8004c00 <HAL_DMA_Init>
 8017ece:	4603      	mov	r3, r0
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	d001      	beq.n	8017ed8 <HAL_SAI_MspInit+0x1c8>
    {
      Error_Handler();
 8017ed4:	f7ff f9b0 	bl	8017238 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_b);
 8017ed8:	687b      	ldr	r3, [r7, #4]
 8017eda:	4a0f      	ldr	r2, [pc, #60]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017edc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8017ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017ee2:	687b      	ldr	r3, [r7, #4]
 8017ee4:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_b);
 8017ee6:	687b      	ldr	r3, [r7, #4]
 8017ee8:	4a0b      	ldr	r2, [pc, #44]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017eea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8017eee:	4a0a      	ldr	r2, [pc, #40]	@ (8017f18 <HAL_SAI_MspInit+0x208>)
 8017ef0:	687b      	ldr	r3, [r7, #4]
 8017ef2:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8017ef4:	bf00      	nop
 8017ef6:	3728      	adds	r7, #40	@ 0x28
 8017ef8:	46bd      	mov	sp, r7
 8017efa:	bd80      	pop	{r7, pc}
 8017efc:	40015804 	.word	0x40015804
 8017f00:	24009b94 	.word	0x24009b94
 8017f04:	58024400 	.word	0x58024400
 8017f08:	58021000 	.word	0x58021000
 8017f0c:	24009aa4 	.word	0x24009aa4
 8017f10:	40020010 	.word	0x40020010
 8017f14:	40015824 	.word	0x40015824
 8017f18:	24009b1c 	.word	0x24009b1c
 8017f1c:	40020028 	.word	0x40020028

08017f20 <Fill_Buffer>:
  __attribute__((section(".ram_d1"), aligned(32)));
static uint32_t Buffer1[SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t)]
  __attribute__((section(".ram_d1"), aligned(32)));

static void Fill_Buffer(uint32_t *pBuffer, uint32_t buffer_length, uint32_t offset)
{
 8017f20:	b480      	push	{r7}
 8017f22:	b087      	sub	sp, #28
 8017f24:	af00      	add	r7, sp, #0
 8017f26:	60f8      	str	r0, [r7, #12]
 8017f28:	60b9      	str	r1, [r7, #8]
 8017f2a:	607a      	str	r2, [r7, #4]
  for (uint32_t index = 0; index < buffer_length; index++)
 8017f2c:	2300      	movs	r3, #0
 8017f2e:	617b      	str	r3, [r7, #20]
 8017f30:	e00a      	b.n	8017f48 <Fill_Buffer+0x28>
  {
    pBuffer[index] = index + offset;
 8017f32:	697b      	ldr	r3, [r7, #20]
 8017f34:	009b      	lsls	r3, r3, #2
 8017f36:	68fa      	ldr	r2, [r7, #12]
 8017f38:	4413      	add	r3, r2
 8017f3a:	6979      	ldr	r1, [r7, #20]
 8017f3c:	687a      	ldr	r2, [r7, #4]
 8017f3e:	440a      	add	r2, r1
 8017f40:	601a      	str	r2, [r3, #0]
  for (uint32_t index = 0; index < buffer_length; index++)
 8017f42:	697b      	ldr	r3, [r7, #20]
 8017f44:	3301      	adds	r3, #1
 8017f46:	617b      	str	r3, [r7, #20]
 8017f48:	697a      	ldr	r2, [r7, #20]
 8017f4a:	68bb      	ldr	r3, [r7, #8]
 8017f4c:	429a      	cmp	r2, r3
 8017f4e:	d3f0      	bcc.n	8017f32 <Fill_Buffer+0x12>
  }
}
 8017f50:	bf00      	nop
 8017f52:	bf00      	nop
 8017f54:	371c      	adds	r7, #28
 8017f56:	46bd      	mov	sp, r7
 8017f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f5c:	4770      	bx	lr
	...

08017f60 <sd_stream_log>:

static void sd_stream_log(const char *message)
{
 8017f60:	b580      	push	{r7, lr}
 8017f62:	b082      	sub	sp, #8
 8017f64:	af00      	add	r7, sp, #0
 8017f66:	6078      	str	r0, [r7, #4]
  if (sd_logger != NULL)
 8017f68:	4b05      	ldr	r3, [pc, #20]	@ (8017f80 <sd_stream_log+0x20>)
 8017f6a:	681b      	ldr	r3, [r3, #0]
 8017f6c:	2b00      	cmp	r3, #0
 8017f6e:	d003      	beq.n	8017f78 <sd_stream_log+0x18>
  {
    sd_logger(message);
 8017f70:	4b03      	ldr	r3, [pc, #12]	@ (8017f80 <sd_stream_log+0x20>)
 8017f72:	681b      	ldr	r3, [r3, #0]
 8017f74:	6878      	ldr	r0, [r7, #4]
 8017f76:	4798      	blx	r3
  }
}
 8017f78:	bf00      	nop
 8017f7a:	3708      	adds	r7, #8
 8017f7c:	46bd      	mov	sp, r7
 8017f7e:	bd80      	pop	{r7, pc}
 8017f80:	24009b9c 	.word	0x24009b9c

08017f84 <sd_stream_logf>:

static void sd_stream_logf(const char *format, uint32_t value)
{
 8017f84:	b580      	push	{r7, lr}
 8017f86:	b092      	sub	sp, #72	@ 0x48
 8017f88:	af00      	add	r7, sp, #0
 8017f8a:	6078      	str	r0, [r7, #4]
 8017f8c:	6039      	str	r1, [r7, #0]
  if (sd_logger != NULL)
 8017f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8017fb8 <sd_stream_logf+0x34>)
 8017f90:	681b      	ldr	r3, [r3, #0]
 8017f92:	2b00      	cmp	r3, #0
 8017f94:	d00c      	beq.n	8017fb0 <sd_stream_logf+0x2c>
  {
    char buffer[64];
    (void)snprintf(buffer, sizeof(buffer), format, (unsigned long)value);
 8017f96:	f107 0008 	add.w	r0, r7, #8
 8017f9a:	683b      	ldr	r3, [r7, #0]
 8017f9c:	687a      	ldr	r2, [r7, #4]
 8017f9e:	2140      	movs	r1, #64	@ 0x40
 8017fa0:	f001 fc82 	bl	80198a8 <sniprintf>
    sd_logger(buffer);
 8017fa4:	4b04      	ldr	r3, [pc, #16]	@ (8017fb8 <sd_stream_logf+0x34>)
 8017fa6:	681b      	ldr	r3, [r3, #0]
 8017fa8:	f107 0208 	add.w	r2, r7, #8
 8017fac:	4610      	mov	r0, r2
 8017fae:	4798      	blx	r3
  }
}
 8017fb0:	bf00      	nop
 8017fb2:	3748      	adds	r7, #72	@ 0x48
 8017fb4:	46bd      	mov	sp, r7
 8017fb6:	bd80      	pop	{r7, pc}
 8017fb8:	24009b9c 	.word	0x24009b9c

08017fbc <sd_stream_logf3>:

static void sd_stream_logf3(const char *format, uint32_t value0, uint32_t value1,
                            uint32_t value2)
{
 8017fbc:	b580      	push	{r7, lr}
 8017fbe:	b09e      	sub	sp, #120	@ 0x78
 8017fc0:	af02      	add	r7, sp, #8
 8017fc2:	60f8      	str	r0, [r7, #12]
 8017fc4:	60b9      	str	r1, [r7, #8]
 8017fc6:	607a      	str	r2, [r7, #4]
 8017fc8:	603b      	str	r3, [r7, #0]
  if (sd_logger != NULL)
 8017fca:	4b0c      	ldr	r3, [pc, #48]	@ (8017ffc <sd_stream_logf3+0x40>)
 8017fcc:	681b      	ldr	r3, [r3, #0]
 8017fce:	2b00      	cmp	r3, #0
 8017fd0:	d010      	beq.n	8017ff4 <sd_stream_logf3+0x38>
  {
    char buffer[96];
    (void)snprintf(buffer, sizeof(buffer), format, (unsigned long)value0,
 8017fd2:	f107 0010 	add.w	r0, r7, #16
 8017fd6:	683b      	ldr	r3, [r7, #0]
 8017fd8:	9301      	str	r3, [sp, #4]
 8017fda:	687b      	ldr	r3, [r7, #4]
 8017fdc:	9300      	str	r3, [sp, #0]
 8017fde:	68bb      	ldr	r3, [r7, #8]
 8017fe0:	68fa      	ldr	r2, [r7, #12]
 8017fe2:	2160      	movs	r1, #96	@ 0x60
 8017fe4:	f001 fc60 	bl	80198a8 <sniprintf>
                   (unsigned long)value1, (unsigned long)value2);
    sd_logger(buffer);
 8017fe8:	4b04      	ldr	r3, [pc, #16]	@ (8017ffc <sd_stream_logf3+0x40>)
 8017fea:	681b      	ldr	r3, [r3, #0]
 8017fec:	f107 0210 	add.w	r2, r7, #16
 8017ff0:	4610      	mov	r0, r2
 8017ff2:	4798      	blx	r3
  }
}
 8017ff4:	bf00      	nop
 8017ff6:	3770      	adds	r7, #112	@ 0x70
 8017ff8:	46bd      	mov	sp, r7
 8017ffa:	bd80      	pop	{r7, pc}
 8017ffc:	24009b9c 	.word	0x24009b9c

08018000 <Wait_SDCARD_Ready>:

static HAL_StatusTypeDef Wait_SDCARD_Ready(void)
{
 8018000:	b580      	push	{r7, lr}
 8018002:	b082      	sub	sp, #8
 8018004:	af00      	add	r7, sp, #0
  uint32_t timeout = HAL_GetTick() + SD_STREAM_READY_TIMEOUT_MS;
 8018006:	f7ec fcaf 	bl	8004968 <HAL_GetTick>
 801800a:	4603      	mov	r3, r0
 801800c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8018010:	607b      	str	r3, [r7, #4]

  while (HAL_SD_GetCardState(sd_handle) != HAL_SD_CARD_TRANSFER)
 8018012:	e007      	b.n	8018024 <Wait_SDCARD_Ready+0x24>
  {
    if (HAL_GetTick() > timeout)
 8018014:	f7ec fca8 	bl	8004968 <HAL_GetTick>
 8018018:	4602      	mov	r2, r0
 801801a:	687b      	ldr	r3, [r7, #4]
 801801c:	4293      	cmp	r3, r2
 801801e:	d201      	bcs.n	8018024 <Wait_SDCARD_Ready+0x24>
    {
      return HAL_TIMEOUT;
 8018020:	2303      	movs	r3, #3
 8018022:	e008      	b.n	8018036 <Wait_SDCARD_Ready+0x36>
  while (HAL_SD_GetCardState(sd_handle) != HAL_SD_CARD_TRANSFER)
 8018024:	4b06      	ldr	r3, [pc, #24]	@ (8018040 <Wait_SDCARD_Ready+0x40>)
 8018026:	681b      	ldr	r3, [r3, #0]
 8018028:	4618      	mov	r0, r3
 801802a:	f7f8 fe6b 	bl	8010d04 <HAL_SD_GetCardState>
 801802e:	4603      	mov	r3, r0
 8018030:	2b04      	cmp	r3, #4
 8018032:	d1ef      	bne.n	8018014 <Wait_SDCARD_Ready+0x14>
    }
  }
  return HAL_OK;
 8018034:	2300      	movs	r3, #0
}
 8018036:	4618      	mov	r0, r3
 8018038:	3708      	adds	r7, #8
 801803a:	46bd      	mov	sp, r7
 801803c:	bd80      	pop	{r7, pc}
 801803e:	bf00      	nop
 8018040:	24009b98 	.word	0x24009b98

08018044 <sd_stream_init>:

HAL_StatusTypeDef sd_stream_init(SD_HandleTypeDef *hsd)
{
 8018044:	b580      	push	{r7, lr}
 8018046:	b082      	sub	sp, #8
 8018048:	af00      	add	r7, sp, #0
 801804a:	6078      	str	r0, [r7, #4]
  if (hsd == NULL)
 801804c:	687b      	ldr	r3, [r7, #4]
 801804e:	2b00      	cmp	r3, #0
 8018050:	d101      	bne.n	8018056 <sd_stream_init+0x12>
  {
    return HAL_ERROR;
 8018052:	2301      	movs	r3, #1
 8018054:	e02a      	b.n	80180ac <sd_stream_init+0x68>
  }

  sd_handle = hsd;
 8018056:	4a17      	ldr	r2, [pc, #92]	@ (80180b4 <sd_stream_init+0x70>)
 8018058:	687b      	ldr	r3, [r7, #4]
 801805a:	6013      	str	r3, [r2, #0]
  sd_error = 0U;
 801805c:	4b16      	ldr	r3, [pc, #88]	@ (80180b8 <sd_stream_init+0x74>)
 801805e:	2200      	movs	r2, #0
 8018060:	701a      	strb	r2, [r3, #0]
  sd_rx_complete = 0U;
 8018062:	4b16      	ldr	r3, [pc, #88]	@ (80180bc <sd_stream_init+0x78>)
 8018064:	2200      	movs	r2, #0
 8018066:	701a      	strb	r2, [r3, #0]
  sd_tx_complete = 0U;
 8018068:	4b15      	ldr	r3, [pc, #84]	@ (80180c0 <sd_stream_init+0x7c>)
 801806a:	2200      	movs	r2, #0
 801806c:	701a      	strb	r2, [r3, #0]
  read_buf0_count = 0U;
 801806e:	4b15      	ldr	r3, [pc, #84]	@ (80180c4 <sd_stream_init+0x80>)
 8018070:	2200      	movs	r2, #0
 8018072:	601a      	str	r2, [r3, #0]
  read_buf1_count = 0U;
 8018074:	4b14      	ldr	r3, [pc, #80]	@ (80180c8 <sd_stream_init+0x84>)
 8018076:	2200      	movs	r2, #0
 8018078:	601a      	str	r2, [r3, #0]
  sd_write_count_buffer0 = 0U;
 801807a:	4b14      	ldr	r3, [pc, #80]	@ (80180cc <sd_stream_init+0x88>)
 801807c:	2200      	movs	r2, #0
 801807e:	601a      	str	r2, [r3, #0]
  sd_write_count_buffer1 = 0U;
 8018080:	4b13      	ldr	r3, [pc, #76]	@ (80180d0 <sd_stream_init+0x8c>)
 8018082:	2200      	movs	r2, #0
 8018084:	601a      	str	r2, [r3, #0]
  sd_total_blocks = 0U;
 8018086:	4b13      	ldr	r3, [pc, #76]	@ (80180d4 <sd_stream_init+0x90>)
 8018088:	2200      	movs	r2, #0
 801808a:	601a      	str	r2, [r3, #0]
  sd_start_block = 0U;
 801808c:	4b12      	ldr	r3, [pc, #72]	@ (80180d8 <sd_stream_init+0x94>)
 801808e:	2200      	movs	r2, #0
 8018090:	601a      	str	r2, [r3, #0]
  memset(&sd_stats, 0, sizeof(sd_stats));
 8018092:	2210      	movs	r2, #16
 8018094:	2100      	movs	r1, #0
 8018096:	4811      	ldr	r0, [pc, #68]	@ (80180dc <sd_stream_init+0x98>)
 8018098:	f001 fc3c 	bl	8019914 <memset>

  return HAL_SDEx_ConfigDMAMultiBuffer(sd_handle, Buffer0, Buffer1,
 801809c:	4b05      	ldr	r3, [pc, #20]	@ (80180b4 <sd_stream_init+0x70>)
 801809e:	6818      	ldr	r0, [r3, #0]
 80180a0:	2308      	movs	r3, #8
 80180a2:	4a0f      	ldr	r2, [pc, #60]	@ (80180e0 <sd_stream_init+0x9c>)
 80180a4:	490f      	ldr	r1, [pc, #60]	@ (80180e4 <sd_stream_init+0xa0>)
 80180a6:	f7f9 fa97 	bl	80115d8 <HAL_SDEx_ConfigDMAMultiBuffer>
 80180aa:	4603      	mov	r3, r0
                                       SD_STREAM_BLOCKS_PER_BUFFER);
}
 80180ac:	4618      	mov	r0, r3
 80180ae:	3708      	adds	r7, #8
 80180b0:	46bd      	mov	sp, r7
 80180b2:	bd80      	pop	{r7, pc}
 80180b4:	24009b98 	.word	0x24009b98
 80180b8:	24009ba3 	.word	0x24009ba3
 80180bc:	24009ba1 	.word	0x24009ba1
 80180c0:	24009ba2 	.word	0x24009ba2
 80180c4:	24009ba4 	.word	0x24009ba4
 80180c8:	24009ba8 	.word	0x24009ba8
 80180cc:	24009bac 	.word	0x24009bac
 80180d0:	24009bb0 	.word	0x24009bb0
 80180d4:	24009bb4 	.word	0x24009bb4
 80180d8:	24009bb8 	.word	0x24009bb8
 80180dc:	24009bc4 	.word	0x24009bc4
 80180e0:	24013140 	.word	0x24013140
 80180e4:	24012140 	.word	0x24012140

080180e8 <sd_stream_set_logger>:

void sd_stream_set_logger(void (*logger)(const char *message))
{
 80180e8:	b480      	push	{r7}
 80180ea:	b083      	sub	sp, #12
 80180ec:	af00      	add	r7, sp, #0
 80180ee:	6078      	str	r0, [r7, #4]
  sd_logger = logger;
 80180f0:	4a04      	ldr	r2, [pc, #16]	@ (8018104 <sd_stream_set_logger+0x1c>)
 80180f2:	687b      	ldr	r3, [r7, #4]
 80180f4:	6013      	str	r3, [r2, #0]
}
 80180f6:	bf00      	nop
 80180f8:	370c      	adds	r7, #12
 80180fa:	46bd      	mov	sp, r7
 80180fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018100:	4770      	bx	lr
 8018102:	bf00      	nop
 8018104:	24009b9c 	.word	0x24009b9c

08018108 <sd_stream_set_callback_logging>:

void sd_stream_set_callback_logging(bool enable)
{
 8018108:	b480      	push	{r7}
 801810a:	b083      	sub	sp, #12
 801810c:	af00      	add	r7, sp, #0
 801810e:	4603      	mov	r3, r0
 8018110:	71fb      	strb	r3, [r7, #7]
  sd_log_callbacks = enable ? 1U : 0U;
 8018112:	79fb      	ldrb	r3, [r7, #7]
 8018114:	2b00      	cmp	r3, #0
 8018116:	d001      	beq.n	801811c <sd_stream_set_callback_logging+0x14>
 8018118:	2201      	movs	r2, #1
 801811a:	e000      	b.n	801811e <sd_stream_set_callback_logging+0x16>
 801811c:	2200      	movs	r2, #0
 801811e:	4b04      	ldr	r3, [pc, #16]	@ (8018130 <sd_stream_set_callback_logging+0x28>)
 8018120:	701a      	strb	r2, [r3, #0]
}
 8018122:	bf00      	nop
 8018124:	370c      	adds	r7, #12
 8018126:	46bd      	mov	sp, r7
 8018128:	f85d 7b04 	ldr.w	r7, [sp], #4
 801812c:	4770      	bx	lr
 801812e:	bf00      	nop
 8018130:	24009ba0 	.word	0x24009ba0

08018134 <sd_stream_start_read>:

HAL_StatusTypeDef sd_stream_start_read(uint32_t start_block, uint32_t total_blocks)
{
 8018134:	b5b0      	push	{r4, r5, r7, lr}
 8018136:	b08e      	sub	sp, #56	@ 0x38
 8018138:	af00      	add	r7, sp, #0
 801813a:	6078      	str	r0, [r7, #4]
 801813c:	6039      	str	r1, [r7, #0]
	HAL_SD_CardInfoTypeDef card_info;
	HAL_StatusTypeDef hal_status;
  uint32_t available_blocks;

  if (sd_handle == NULL)
 801813e:	4b61      	ldr	r3, [pc, #388]	@ (80182c4 <sd_stream_start_read+0x190>)
 8018140:	681b      	ldr	r3, [r3, #0]
 8018142:	2b00      	cmp	r3, #0
 8018144:	d101      	bne.n	801814a <sd_stream_start_read+0x16>
  {
    return HAL_ERROR;
 8018146:	2301      	movs	r3, #1
 8018148:	e0b8      	b.n	80182bc <sd_stream_start_read+0x188>
  }

  if (total_blocks == 0U)
 801814a:	683b      	ldr	r3, [r7, #0]
 801814c:	2b00      	cmp	r3, #0
 801814e:	d101      	bne.n	8018154 <sd_stream_start_read+0x20>
  {
    return HAL_ERROR;
 8018150:	2301      	movs	r3, #1
 8018152:	e0b3      	b.n	80182bc <sd_stream_start_read+0x188>
  }

  hal_status = HAL_SD_GetCardInfo(sd_handle, &card_info);
 8018154:	4b5b      	ldr	r3, [pc, #364]	@ (80182c4 <sd_stream_start_read+0x190>)
 8018156:	681b      	ldr	r3, [r3, #0]
 8018158:	f107 020c 	add.w	r2, r7, #12
 801815c:	4611      	mov	r1, r2
 801815e:	4618      	mov	r0, r3
 8018160:	f7f8 fc92 	bl	8010a88 <HAL_SD_GetCardInfo>
 8018164:	4603      	mov	r3, r0
 8018166:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (hal_status != HAL_OK)
 801816a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801816e:	2b00      	cmp	r3, #0
 8018170:	d014      	beq.n	801819c <sd_stream_start_read+0x68>
  {
    sd_stream_logf3("SD card info failed: hal=%lu err=%lu state=%lu\r\n",
 8018172:	f897 4037 	ldrb.w	r4, [r7, #55]	@ 0x37
                    (uint32_t)hal_status, (uint32_t)HAL_SD_GetError(sd_handle),
 8018176:	4b53      	ldr	r3, [pc, #332]	@ (80182c4 <sd_stream_start_read+0x190>)
 8018178:	681b      	ldr	r3, [r3, #0]
 801817a:	4618      	mov	r0, r3
 801817c:	f7f8 fa16 	bl	80105ac <HAL_SD_GetError>
 8018180:	4605      	mov	r5, r0
    sd_stream_logf3("SD card info failed: hal=%lu err=%lu state=%lu\r\n",
 8018182:	4b50      	ldr	r3, [pc, #320]	@ (80182c4 <sd_stream_start_read+0x190>)
 8018184:	681b      	ldr	r3, [r3, #0]
                    (uint32_t)HAL_SD_GetCardState(sd_handle));
 8018186:	4618      	mov	r0, r3
 8018188:	f7f8 fdbc 	bl	8010d04 <HAL_SD_GetCardState>
 801818c:	4603      	mov	r3, r0
    sd_stream_logf3("SD card info failed: hal=%lu err=%lu state=%lu\r\n",
 801818e:	462a      	mov	r2, r5
 8018190:	4621      	mov	r1, r4
 8018192:	484d      	ldr	r0, [pc, #308]	@ (80182c8 <sd_stream_start_read+0x194>)
 8018194:	f7ff ff12 	bl	8017fbc <sd_stream_logf3>
    return HAL_ERROR;
 8018198:	2301      	movs	r3, #1
 801819a:	e08f      	b.n	80182bc <sd_stream_start_read+0x188>
  }

  if (start_block >= card_info.LogBlockNbr)
 801819c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801819e:	687a      	ldr	r2, [r7, #4]
 80181a0:	429a      	cmp	r2, r3
 80181a2:	d307      	bcc.n	80181b4 <sd_stream_start_read+0x80>
  {
    sd_stream_logf3("SD start beyond card: start=%lu total=%lu card=%lu\r\n",
 80181a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80181a6:	683a      	ldr	r2, [r7, #0]
 80181a8:	6879      	ldr	r1, [r7, #4]
 80181aa:	4848      	ldr	r0, [pc, #288]	@ (80182cc <sd_stream_start_read+0x198>)
 80181ac:	f7ff ff06 	bl	8017fbc <sd_stream_logf3>
                    start_block, total_blocks, card_info.LogBlockNbr);
    return HAL_ERROR;
 80181b0:	2301      	movs	r3, #1
 80181b2:	e083      	b.n	80182bc <sd_stream_start_read+0x188>
  }

  available_blocks = card_info.LogBlockNbr - start_block;
 80181b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80181b6:	687b      	ldr	r3, [r7, #4]
 80181b8:	1ad3      	subs	r3, r2, r3
 80181ba:	633b      	str	r3, [r7, #48]	@ 0x30
  if (total_blocks > available_blocks)
 80181bc:	683a      	ldr	r2, [r7, #0]
 80181be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80181c0:	429a      	cmp	r2, r3
 80181c2:	d901      	bls.n	80181c8 <sd_stream_start_read+0x94>
  {
    total_blocks = available_blocks;
 80181c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80181c6:	603b      	str	r3, [r7, #0]
  }

  if (total_blocks == 0U)
 80181c8:	683b      	ldr	r3, [r7, #0]
 80181ca:	2b00      	cmp	r3, #0
 80181cc:	d104      	bne.n	80181d8 <sd_stream_start_read+0xa4>
  {
    sd_stream_log("SD start read rejected: zero blocks after clamp\r\n");
 80181ce:	4840      	ldr	r0, [pc, #256]	@ (80182d0 <sd_stream_start_read+0x19c>)
 80181d0:	f7ff fec6 	bl	8017f60 <sd_stream_log>
    return HAL_ERROR;
 80181d4:	2301      	movs	r3, #1
 80181d6:	e071      	b.n	80182bc <sd_stream_start_read+0x188>
  }

  if ((total_blocks % SD_STREAM_BLOCKS_PER_BUFFER) != 0U)
 80181d8:	683b      	ldr	r3, [r7, #0]
 80181da:	f003 0307 	and.w	r3, r3, #7
 80181de:	2b00      	cmp	r3, #0
 80181e0:	d00b      	beq.n	80181fa <sd_stream_start_read+0xc6>
  {
    total_blocks = (total_blocks / SD_STREAM_BLOCKS_PER_BUFFER) * SD_STREAM_BLOCKS_PER_BUFFER;
 80181e2:	683b      	ldr	r3, [r7, #0]
 80181e4:	f023 0307 	bic.w	r3, r3, #7
 80181e8:	603b      	str	r3, [r7, #0]
    if (total_blocks == 0U)
 80181ea:	683b      	ldr	r3, [r7, #0]
 80181ec:	2b00      	cmp	r3, #0
 80181ee:	d104      	bne.n	80181fa <sd_stream_start_read+0xc6>
    {
      sd_stream_log("SD start read rejected: block count too small\r\n");
 80181f0:	4838      	ldr	r0, [pc, #224]	@ (80182d4 <sd_stream_start_read+0x1a0>)
 80181f2:	f7ff feb5 	bl	8017f60 <sd_stream_log>
      return HAL_ERROR;
 80181f6:	2301      	movs	r3, #1
 80181f8:	e060      	b.n	80182bc <sd_stream_start_read+0x188>
    }
  }

  sd_rx_complete = 0U;
 80181fa:	4b37      	ldr	r3, [pc, #220]	@ (80182d8 <sd_stream_start_read+0x1a4>)
 80181fc:	2200      	movs	r2, #0
 80181fe:	701a      	strb	r2, [r3, #0]
  sd_error = 0U;
 8018200:	4b36      	ldr	r3, [pc, #216]	@ (80182dc <sd_stream_start_read+0x1a8>)
 8018202:	2200      	movs	r2, #0
 8018204:	701a      	strb	r2, [r3, #0]
  sd_total_blocks = total_blocks;
 8018206:	4a36      	ldr	r2, [pc, #216]	@ (80182e0 <sd_stream_start_read+0x1ac>)
 8018208:	683b      	ldr	r3, [r7, #0]
 801820a:	6013      	str	r3, [r2, #0]
  sd_start_block = start_block;
 801820c:	4a35      	ldr	r2, [pc, #212]	@ (80182e4 <sd_stream_start_read+0x1b0>)
 801820e:	687b      	ldr	r3, [r7, #4]
 8018210:	6013      	str	r3, [r2, #0]
  read_buf0_count = 0U;
 8018212:	4b35      	ldr	r3, [pc, #212]	@ (80182e8 <sd_stream_start_read+0x1b4>)
 8018214:	2200      	movs	r2, #0
 8018216:	601a      	str	r2, [r3, #0]
  read_buf1_count = 0U;
 8018218:	4b34      	ldr	r3, [pc, #208]	@ (80182ec <sd_stream_start_read+0x1b8>)
 801821a:	2200      	movs	r2, #0
 801821c:	601a      	str	r2, [r3, #0]
  sd_stats.start_block = start_block;
 801821e:	4a34      	ldr	r2, [pc, #208]	@ (80182f0 <sd_stream_start_read+0x1bc>)
 8018220:	687b      	ldr	r3, [r7, #4]
 8018222:	6013      	str	r3, [r2, #0]
  sd_stats.total_blocks = total_blocks;
 8018224:	4a32      	ldr	r2, [pc, #200]	@ (80182f0 <sd_stream_start_read+0x1bc>)
 8018226:	683b      	ldr	r3, [r7, #0]
 8018228:	6053      	str	r3, [r2, #4]
  sd_stats.buffer0_count = 0U;
 801822a:	4b31      	ldr	r3, [pc, #196]	@ (80182f0 <sd_stream_start_read+0x1bc>)
 801822c:	2200      	movs	r2, #0
 801822e:	609a      	str	r2, [r3, #8]
  sd_stats.buffer1_count = 0U;
 8018230:	4b2f      	ldr	r3, [pc, #188]	@ (80182f0 <sd_stream_start_read+0x1bc>)
 8018232:	2200      	movs	r2, #0
 8018234:	60da      	str	r2, [r3, #12]

  if (Wait_SDCARD_Ready() != HAL_OK)
 8018236:	f7ff fee3 	bl	8018000 <Wait_SDCARD_Ready>
 801823a:	4603      	mov	r3, r0
 801823c:	2b00      	cmp	r3, #0
 801823e:	d015      	beq.n	801826c <sd_stream_start_read+0x138>
  {
    sd_stream_logf3("SD wait ready timeout: hal=%lu err=%lu state=%lu\r\n",
                    (uint32_t)HAL_TIMEOUT, (uint32_t)HAL_SD_GetError(sd_handle),
 8018240:	4b20      	ldr	r3, [pc, #128]	@ (80182c4 <sd_stream_start_read+0x190>)
 8018242:	681b      	ldr	r3, [r3, #0]
 8018244:	4618      	mov	r0, r3
 8018246:	f7f8 f9b1 	bl	80105ac <HAL_SD_GetError>
 801824a:	4604      	mov	r4, r0
    sd_stream_logf3("SD wait ready timeout: hal=%lu err=%lu state=%lu\r\n",
 801824c:	4b1d      	ldr	r3, [pc, #116]	@ (80182c4 <sd_stream_start_read+0x190>)
 801824e:	681b      	ldr	r3, [r3, #0]
                    (uint32_t)HAL_SD_GetCardState(sd_handle));
 8018250:	4618      	mov	r0, r3
 8018252:	f7f8 fd57 	bl	8010d04 <HAL_SD_GetCardState>
 8018256:	4603      	mov	r3, r0
    sd_stream_logf3("SD wait ready timeout: hal=%lu err=%lu state=%lu\r\n",
 8018258:	4622      	mov	r2, r4
 801825a:	2103      	movs	r1, #3
 801825c:	4825      	ldr	r0, [pc, #148]	@ (80182f4 <sd_stream_start_read+0x1c0>)
 801825e:	f7ff fead 	bl	8017fbc <sd_stream_logf3>
    sd_error = 1U;
 8018262:	4b1e      	ldr	r3, [pc, #120]	@ (80182dc <sd_stream_start_read+0x1a8>)
 8018264:	2201      	movs	r2, #1
 8018266:	701a      	strb	r2, [r3, #0]
    return HAL_ERROR;
 8018268:	2301      	movs	r3, #1
 801826a:	e027      	b.n	80182bc <sd_stream_start_read+0x188>
  }

  hal_status = HAL_SDEx_ReadBlocksDMAMultiBuffer(sd_handle, sd_start_block, sd_total_blocks);
 801826c:	4b15      	ldr	r3, [pc, #84]	@ (80182c4 <sd_stream_start_read+0x190>)
 801826e:	681b      	ldr	r3, [r3, #0]
 8018270:	4a1c      	ldr	r2, [pc, #112]	@ (80182e4 <sd_stream_start_read+0x1b0>)
 8018272:	6811      	ldr	r1, [r2, #0]
 8018274:	4a1a      	ldr	r2, [pc, #104]	@ (80182e0 <sd_stream_start_read+0x1ac>)
 8018276:	6812      	ldr	r2, [r2, #0]
 8018278:	4618      	mov	r0, r3
 801827a:	f7f9 f9d1 	bl	8011620 <HAL_SDEx_ReadBlocksDMAMultiBuffer>
 801827e:	4603      	mov	r3, r0
 8018280:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (hal_status != HAL_OK)
 8018284:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8018288:	2b00      	cmp	r3, #0
 801828a:	d015      	beq.n	80182b8 <sd_stream_start_read+0x184>
  {
    sd_stream_logf3("SD start read failed: hal=%lu err=%lu state=%lu\r\n",
 801828c:	f897 4037 	ldrb.w	r4, [r7, #55]	@ 0x37
                    (uint32_t)hal_status, (uint32_t)HAL_SD_GetError(sd_handle),
 8018290:	4b0c      	ldr	r3, [pc, #48]	@ (80182c4 <sd_stream_start_read+0x190>)
 8018292:	681b      	ldr	r3, [r3, #0]
 8018294:	4618      	mov	r0, r3
 8018296:	f7f8 f989 	bl	80105ac <HAL_SD_GetError>
 801829a:	4605      	mov	r5, r0
    sd_stream_logf3("SD start read failed: hal=%lu err=%lu state=%lu\r\n",
 801829c:	4b09      	ldr	r3, [pc, #36]	@ (80182c4 <sd_stream_start_read+0x190>)
 801829e:	681b      	ldr	r3, [r3, #0]
                    (uint32_t)HAL_SD_GetCardState(sd_handle));
 80182a0:	4618      	mov	r0, r3
 80182a2:	f7f8 fd2f 	bl	8010d04 <HAL_SD_GetCardState>
 80182a6:	4603      	mov	r3, r0
    sd_stream_logf3("SD start read failed: hal=%lu err=%lu state=%lu\r\n",
 80182a8:	462a      	mov	r2, r5
 80182aa:	4621      	mov	r1, r4
 80182ac:	4812      	ldr	r0, [pc, #72]	@ (80182f8 <sd_stream_start_read+0x1c4>)
 80182ae:	f7ff fe85 	bl	8017fbc <sd_stream_logf3>
    sd_error = 1U;
 80182b2:	4b0a      	ldr	r3, [pc, #40]	@ (80182dc <sd_stream_start_read+0x1a8>)
 80182b4:	2201      	movs	r2, #1
 80182b6:	701a      	strb	r2, [r3, #0]
  }

  return hal_status;
 80182b8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 80182bc:	4618      	mov	r0, r3
 80182be:	3738      	adds	r7, #56	@ 0x38
 80182c0:	46bd      	mov	sp, r7
 80182c2:	bdb0      	pop	{r4, r5, r7, pc}
 80182c4:	24009b98 	.word	0x24009b98
 80182c8:	0801a834 	.word	0x0801a834
 80182cc:	0801a868 	.word	0x0801a868
 80182d0:	0801a8a0 	.word	0x0801a8a0
 80182d4:	0801a8d4 	.word	0x0801a8d4
 80182d8:	24009ba1 	.word	0x24009ba1
 80182dc:	24009ba3 	.word	0x24009ba3
 80182e0:	24009bb4 	.word	0x24009bb4
 80182e4:	24009bb8 	.word	0x24009bb8
 80182e8:	24009ba4 	.word	0x24009ba4
 80182ec:	24009ba8 	.word	0x24009ba8
 80182f0:	24009bc4 	.word	0x24009bc4
 80182f4:	0801a904 	.word	0x0801a904
 80182f8:	0801a938 	.word	0x0801a938

080182fc <sd_stream_is_complete>:
  }
  return (sd_handle->State != HAL_SD_STATE_READY);
}

bool sd_stream_is_complete(void)
{
 80182fc:	b480      	push	{r7}
 80182fe:	af00      	add	r7, sp, #0
  return ((sd_rx_complete != 0U) || (sd_tx_complete != 0U));
 8018300:	4b0a      	ldr	r3, [pc, #40]	@ (801832c <sd_stream_is_complete+0x30>)
 8018302:	781b      	ldrb	r3, [r3, #0]
 8018304:	b2db      	uxtb	r3, r3
 8018306:	2b00      	cmp	r3, #0
 8018308:	d104      	bne.n	8018314 <sd_stream_is_complete+0x18>
 801830a:	4b09      	ldr	r3, [pc, #36]	@ (8018330 <sd_stream_is_complete+0x34>)
 801830c:	781b      	ldrb	r3, [r3, #0]
 801830e:	b2db      	uxtb	r3, r3
 8018310:	2b00      	cmp	r3, #0
 8018312:	d001      	beq.n	8018318 <sd_stream_is_complete+0x1c>
 8018314:	2301      	movs	r3, #1
 8018316:	e000      	b.n	801831a <sd_stream_is_complete+0x1e>
 8018318:	2300      	movs	r3, #0
 801831a:	f003 0301 	and.w	r3, r3, #1
 801831e:	b2db      	uxtb	r3, r3
}
 8018320:	4618      	mov	r0, r3
 8018322:	46bd      	mov	sp, r7
 8018324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018328:	4770      	bx	lr
 801832a:	bf00      	nop
 801832c:	24009ba1 	.word	0x24009ba1
 8018330:	24009ba2 	.word	0x24009ba2

08018334 <sd_stream_has_error>:

bool sd_stream_has_error(void)
{
 8018334:	b480      	push	{r7}
 8018336:	af00      	add	r7, sp, #0
  return (sd_error != 0U);
 8018338:	4b06      	ldr	r3, [pc, #24]	@ (8018354 <sd_stream_has_error+0x20>)
 801833a:	781b      	ldrb	r3, [r3, #0]
 801833c:	b2db      	uxtb	r3, r3
 801833e:	2b00      	cmp	r3, #0
 8018340:	bf14      	ite	ne
 8018342:	2301      	movne	r3, #1
 8018344:	2300      	moveq	r3, #0
 8018346:	b2db      	uxtb	r3, r3
}
 8018348:	4618      	mov	r0, r3
 801834a:	46bd      	mov	sp, r7
 801834c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018350:	4770      	bx	lr
 8018352:	bf00      	nop
 8018354:	24009ba3 	.word	0x24009ba3

08018358 <sd_stream_get_read_buf0_count>:
{
  return &sd_stats;
}

uint32_t sd_stream_get_read_buf0_count(void)
{
 8018358:	b480      	push	{r7}
 801835a:	af00      	add	r7, sp, #0
  return read_buf0_count;
 801835c:	4b03      	ldr	r3, [pc, #12]	@ (801836c <sd_stream_get_read_buf0_count+0x14>)
 801835e:	681b      	ldr	r3, [r3, #0]
}
 8018360:	4618      	mov	r0, r3
 8018362:	46bd      	mov	sp, r7
 8018364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018368:	4770      	bx	lr
 801836a:	bf00      	nop
 801836c:	24009ba4 	.word	0x24009ba4

08018370 <sd_stream_get_read_buf1_count>:

uint32_t sd_stream_get_read_buf1_count(void)
{
 8018370:	b480      	push	{r7}
 8018372:	af00      	add	r7, sp, #0
  return read_buf1_count;
 8018374:	4b03      	ldr	r3, [pc, #12]	@ (8018384 <sd_stream_get_read_buf1_count+0x14>)
 8018376:	681b      	ldr	r3, [r3, #0]
}
 8018378:	4618      	mov	r0, r3
 801837a:	46bd      	mov	sp, r7
 801837c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018380:	4770      	bx	lr
 8018382:	bf00      	nop
 8018384:	24009ba8 	.word	0x24009ba8

08018388 <sd_stream_get_buffer0>:

const uint32_t *sd_stream_get_buffer0(void)
{
 8018388:	b480      	push	{r7}
 801838a:	af00      	add	r7, sp, #0
  return Buffer0;
 801838c:	4b02      	ldr	r3, [pc, #8]	@ (8018398 <sd_stream_get_buffer0+0x10>)
}
 801838e:	4618      	mov	r0, r3
 8018390:	46bd      	mov	sp, r7
 8018392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018396:	4770      	bx	lr
 8018398:	24012140 	.word	0x24012140

0801839c <sd_stream_get_buffer1>:

const uint32_t *sd_stream_get_buffer1(void)
{
 801839c:	b480      	push	{r7}
 801839e:	af00      	add	r7, sp, #0
  return Buffer1;
 80183a0:	4b02      	ldr	r3, [pc, #8]	@ (80183ac <sd_stream_get_buffer1+0x10>)
}
 80183a2:	4618      	mov	r0, r3
 80183a4:	46bd      	mov	sp, r7
 80183a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183aa:	4770      	bx	lr
 80183ac:	24013140 	.word	0x24013140

080183b0 <HAL_SD_RxCpltCallback>:

void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80183b0:	b480      	push	{r7}
 80183b2:	b083      	sub	sp, #12
 80183b4:	af00      	add	r7, sp, #0
 80183b6:	6078      	str	r0, [r7, #4]
  if (hsd == sd_handle)
 80183b8:	4b06      	ldr	r3, [pc, #24]	@ (80183d4 <HAL_SD_RxCpltCallback+0x24>)
 80183ba:	681b      	ldr	r3, [r3, #0]
 80183bc:	687a      	ldr	r2, [r7, #4]
 80183be:	429a      	cmp	r2, r3
 80183c0:	d102      	bne.n	80183c8 <HAL_SD_RxCpltCallback+0x18>
  {
    sd_rx_complete = 1U;
 80183c2:	4b05      	ldr	r3, [pc, #20]	@ (80183d8 <HAL_SD_RxCpltCallback+0x28>)
 80183c4:	2201      	movs	r2, #1
 80183c6:	701a      	strb	r2, [r3, #0]
  }
}
 80183c8:	bf00      	nop
 80183ca:	370c      	adds	r7, #12
 80183cc:	46bd      	mov	sp, r7
 80183ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183d2:	4770      	bx	lr
 80183d4:	24009b98 	.word	0x24009b98
 80183d8:	24009ba1 	.word	0x24009ba1

080183dc <HAL_SD_TxCpltCallback>:

void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80183dc:	b480      	push	{r7}
 80183de:	b083      	sub	sp, #12
 80183e0:	af00      	add	r7, sp, #0
 80183e2:	6078      	str	r0, [r7, #4]
  if (hsd == sd_handle)
 80183e4:	4b06      	ldr	r3, [pc, #24]	@ (8018400 <HAL_SD_TxCpltCallback+0x24>)
 80183e6:	681b      	ldr	r3, [r3, #0]
 80183e8:	687a      	ldr	r2, [r7, #4]
 80183ea:	429a      	cmp	r2, r3
 80183ec:	d102      	bne.n	80183f4 <HAL_SD_TxCpltCallback+0x18>
  {
    sd_tx_complete = 1U;
 80183ee:	4b05      	ldr	r3, [pc, #20]	@ (8018404 <HAL_SD_TxCpltCallback+0x28>)
 80183f0:	2201      	movs	r2, #1
 80183f2:	701a      	strb	r2, [r3, #0]
  }
}
 80183f4:	bf00      	nop
 80183f6:	370c      	adds	r7, #12
 80183f8:	46bd      	mov	sp, r7
 80183fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183fe:	4770      	bx	lr
 8018400:	24009b98 	.word	0x24009b98
 8018404:	24009ba2 	.word	0x24009ba2

08018408 <HAL_SD_ErrorCallback>:

void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8018408:	b480      	push	{r7}
 801840a:	b083      	sub	sp, #12
 801840c:	af00      	add	r7, sp, #0
 801840e:	6078      	str	r0, [r7, #4]
  if (hsd == sd_handle)
 8018410:	4b06      	ldr	r3, [pc, #24]	@ (801842c <HAL_SD_ErrorCallback+0x24>)
 8018412:	681b      	ldr	r3, [r3, #0]
 8018414:	687a      	ldr	r2, [r7, #4]
 8018416:	429a      	cmp	r2, r3
 8018418:	d102      	bne.n	8018420 <HAL_SD_ErrorCallback+0x18>
  {
    sd_error = 1U;
 801841a:	4b05      	ldr	r3, [pc, #20]	@ (8018430 <HAL_SD_ErrorCallback+0x28>)
 801841c:	2201      	movs	r2, #1
 801841e:	701a      	strb	r2, [r3, #0]
  }
}
 8018420:	bf00      	nop
 8018422:	370c      	adds	r7, #12
 8018424:	46bd      	mov	sp, r7
 8018426:	f85d 7b04 	ldr.w	r7, [sp], #4
 801842a:	4770      	bx	lr
 801842c:	24009b98 	.word	0x24009b98
 8018430:	24009ba3 	.word	0x24009ba3

08018434 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:

void HAL_SDEx_Read_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 8018434:	b580      	push	{r7, lr}
 8018436:	b082      	sub	sp, #8
 8018438:	af00      	add	r7, sp, #0
 801843a:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 801843c:	4b0e      	ldr	r3, [pc, #56]	@ (8018478 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x44>)
 801843e:	681b      	ldr	r3, [r3, #0]
 8018440:	687a      	ldr	r2, [r7, #4]
 8018442:	429a      	cmp	r2, r3
 8018444:	d114      	bne.n	8018470 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x3c>
  {
    return;
  }

  read_buf0_count++;
 8018446:	4b0d      	ldr	r3, [pc, #52]	@ (801847c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x48>)
 8018448:	681b      	ldr	r3, [r3, #0]
 801844a:	3301      	adds	r3, #1
 801844c:	4a0b      	ldr	r2, [pc, #44]	@ (801847c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x48>)
 801844e:	6013      	str	r3, [r2, #0]
  sd_stats.buffer0_count = read_buf0_count;
 8018450:	4b0a      	ldr	r3, [pc, #40]	@ (801847c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x48>)
 8018452:	681b      	ldr	r3, [r3, #0]
 8018454:	4a0a      	ldr	r2, [pc, #40]	@ (8018480 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x4c>)
 8018456:	6093      	str	r3, [r2, #8]
  if (sd_log_callbacks != 0U)
 8018458:	4b0a      	ldr	r3, [pc, #40]	@ (8018484 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x50>)
 801845a:	781b      	ldrb	r3, [r3, #0]
 801845c:	b2db      	uxtb	r3, r3
 801845e:	2b00      	cmp	r3, #0
 8018460:	d007      	beq.n	8018472 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x3e>
  {
    sd_stream_logf("SD buf0 done %lu\r\n", read_buf0_count);
 8018462:	4b06      	ldr	r3, [pc, #24]	@ (801847c <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x48>)
 8018464:	681b      	ldr	r3, [r3, #0]
 8018466:	4619      	mov	r1, r3
 8018468:	4807      	ldr	r0, [pc, #28]	@ (8018488 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x54>)
 801846a:	f7ff fd8b 	bl	8017f84 <sd_stream_logf>
 801846e:	e000      	b.n	8018472 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback+0x3e>
    return;
 8018470:	bf00      	nop
  }
}
 8018472:	3708      	adds	r7, #8
 8018474:	46bd      	mov	sp, r7
 8018476:	bd80      	pop	{r7, pc}
 8018478:	24009b98 	.word	0x24009b98
 801847c:	24009ba4 	.word	0x24009ba4
 8018480:	24009bc4 	.word	0x24009bc4
 8018484:	24009ba0 	.word	0x24009ba0
 8018488:	0801a96c 	.word	0x0801a96c

0801848c <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:

void HAL_SDEx_Read_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 801848c:	b580      	push	{r7, lr}
 801848e:	b082      	sub	sp, #8
 8018490:	af00      	add	r7, sp, #0
 8018492:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 8018494:	4b0e      	ldr	r3, [pc, #56]	@ (80184d0 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x44>)
 8018496:	681b      	ldr	r3, [r3, #0]
 8018498:	687a      	ldr	r2, [r7, #4]
 801849a:	429a      	cmp	r2, r3
 801849c:	d114      	bne.n	80184c8 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x3c>
  {
    return;
  }

  read_buf1_count++;
 801849e:	4b0d      	ldr	r3, [pc, #52]	@ (80184d4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x48>)
 80184a0:	681b      	ldr	r3, [r3, #0]
 80184a2:	3301      	adds	r3, #1
 80184a4:	4a0b      	ldr	r2, [pc, #44]	@ (80184d4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x48>)
 80184a6:	6013      	str	r3, [r2, #0]
  sd_stats.buffer1_count = read_buf1_count;
 80184a8:	4b0a      	ldr	r3, [pc, #40]	@ (80184d4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x48>)
 80184aa:	681b      	ldr	r3, [r3, #0]
 80184ac:	4a0a      	ldr	r2, [pc, #40]	@ (80184d8 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x4c>)
 80184ae:	60d3      	str	r3, [r2, #12]
  if (sd_log_callbacks != 0U)
 80184b0:	4b0a      	ldr	r3, [pc, #40]	@ (80184dc <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x50>)
 80184b2:	781b      	ldrb	r3, [r3, #0]
 80184b4:	b2db      	uxtb	r3, r3
 80184b6:	2b00      	cmp	r3, #0
 80184b8:	d007      	beq.n	80184ca <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x3e>
  {
    sd_stream_logf("SD buf1 done %lu\r\n", read_buf1_count);
 80184ba:	4b06      	ldr	r3, [pc, #24]	@ (80184d4 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x48>)
 80184bc:	681b      	ldr	r3, [r3, #0]
 80184be:	4619      	mov	r1, r3
 80184c0:	4807      	ldr	r0, [pc, #28]	@ (80184e0 <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x54>)
 80184c2:	f7ff fd5f 	bl	8017f84 <sd_stream_logf>
 80184c6:	e000      	b.n	80184ca <HAL_SDEx_Read_DMADoubleBuf1CpltCallback+0x3e>
    return;
 80184c8:	bf00      	nop
  }
}
 80184ca:	3708      	adds	r7, #8
 80184cc:	46bd      	mov	sp, r7
 80184ce:	bd80      	pop	{r7, pc}
 80184d0:	24009b98 	.word	0x24009b98
 80184d4:	24009ba8 	.word	0x24009ba8
 80184d8:	24009bc4 	.word	0x24009bc4
 80184dc:	24009ba0 	.word	0x24009ba0
 80184e0:	0801a980 	.word	0x0801a980

080184e4 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:

void HAL_SDEx_Write_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 80184e4:	b580      	push	{r7, lr}
 80184e6:	b082      	sub	sp, #8
 80184e8:	af00      	add	r7, sp, #0
 80184ea:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 80184ec:	4b0f      	ldr	r3, [pc, #60]	@ (801852c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x48>)
 80184ee:	681b      	ldr	r3, [r3, #0]
 80184f0:	687a      	ldr	r2, [r7, #4]
 80184f2:	429a      	cmp	r2, r3
 80184f4:	d115      	bne.n	8018522 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x3e>
  {
    return;
  }

  sd_write_count_buffer0++;
 80184f6:	4b0e      	ldr	r3, [pc, #56]	@ (8018530 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 80184f8:	681b      	ldr	r3, [r3, #0]
 80184fa:	3301      	adds	r3, #1
 80184fc:	4a0c      	ldr	r2, [pc, #48]	@ (8018530 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 80184fe:	6013      	str	r3, [r2, #0]
  sd_stats.buffer0_count = sd_write_count_buffer0;
 8018500:	4b0b      	ldr	r3, [pc, #44]	@ (8018530 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 8018502:	681b      	ldr	r3, [r3, #0]
 8018504:	4a0b      	ldr	r2, [pc, #44]	@ (8018534 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x50>)
 8018506:	6093      	str	r3, [r2, #8]
  Fill_Buffer(Buffer0, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
              sd_write_pattern0 + (sd_write_count_buffer0 * SD_STREAM_DATA_PATTERN_STEP));
 8018508:	4b09      	ldr	r3, [pc, #36]	@ (8018530 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x4c>)
 801850a:	681b      	ldr	r3, [r3, #0]
 801850c:	041a      	lsls	r2, r3, #16
  Fill_Buffer(Buffer0, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
 801850e:	4b0a      	ldr	r3, [pc, #40]	@ (8018538 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x54>)
 8018510:	681b      	ldr	r3, [r3, #0]
 8018512:	4413      	add	r3, r2
 8018514:	461a      	mov	r2, r3
 8018516:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801851a:	4808      	ldr	r0, [pc, #32]	@ (801853c <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x58>)
 801851c:	f7ff fd00 	bl	8017f20 <Fill_Buffer>
 8018520:	e000      	b.n	8018524 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback+0x40>
    return;
 8018522:	bf00      	nop
}
 8018524:	3708      	adds	r7, #8
 8018526:	46bd      	mov	sp, r7
 8018528:	bd80      	pop	{r7, pc}
 801852a:	bf00      	nop
 801852c:	24009b98 	.word	0x24009b98
 8018530:	24009bac 	.word	0x24009bac
 8018534:	24009bc4 	.word	0x24009bc4
 8018538:	24009bbc 	.word	0x24009bbc
 801853c:	24012140 	.word	0x24012140

08018540 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:

void HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 8018540:	b580      	push	{r7, lr}
 8018542:	b082      	sub	sp, #8
 8018544:	af00      	add	r7, sp, #0
 8018546:	6078      	str	r0, [r7, #4]
  if (hsd != sd_handle)
 8018548:	4b0f      	ldr	r3, [pc, #60]	@ (8018588 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x48>)
 801854a:	681b      	ldr	r3, [r3, #0]
 801854c:	687a      	ldr	r2, [r7, #4]
 801854e:	429a      	cmp	r2, r3
 8018550:	d115      	bne.n	801857e <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x3e>
  {
    return;
  }

  sd_write_count_buffer1++;
 8018552:	4b0e      	ldr	r3, [pc, #56]	@ (801858c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 8018554:	681b      	ldr	r3, [r3, #0]
 8018556:	3301      	adds	r3, #1
 8018558:	4a0c      	ldr	r2, [pc, #48]	@ (801858c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 801855a:	6013      	str	r3, [r2, #0]
  sd_stats.buffer1_count = sd_write_count_buffer1;
 801855c:	4b0b      	ldr	r3, [pc, #44]	@ (801858c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 801855e:	681b      	ldr	r3, [r3, #0]
 8018560:	4a0b      	ldr	r2, [pc, #44]	@ (8018590 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x50>)
 8018562:	60d3      	str	r3, [r2, #12]
  Fill_Buffer(Buffer1, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
              sd_write_pattern1 + (sd_write_count_buffer1 * SD_STREAM_DATA_PATTERN_STEP));
 8018564:	4b09      	ldr	r3, [pc, #36]	@ (801858c <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x4c>)
 8018566:	681b      	ldr	r3, [r3, #0]
 8018568:	041a      	lsls	r2, r3, #16
  Fill_Buffer(Buffer1, SD_STREAM_BUFFER_SIZE_BYTES / sizeof(uint32_t),
 801856a:	4b0a      	ldr	r3, [pc, #40]	@ (8018594 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x54>)
 801856c:	681b      	ldr	r3, [r3, #0]
 801856e:	4413      	add	r3, r2
 8018570:	461a      	mov	r2, r3
 8018572:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8018576:	4808      	ldr	r0, [pc, #32]	@ (8018598 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x58>)
 8018578:	f7ff fcd2 	bl	8017f20 <Fill_Buffer>
 801857c:	e000      	b.n	8018580 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback+0x40>
    return;
 801857e:	bf00      	nop
}
 8018580:	3708      	adds	r7, #8
 8018582:	46bd      	mov	sp, r7
 8018584:	bd80      	pop	{r7, pc}
 8018586:	bf00      	nop
 8018588:	24009b98 	.word	0x24009b98
 801858c:	24009bb0 	.word	0x24009bb0
 8018590:	24009bc4 	.word	0x24009bc4
 8018594:	24009bc0 	.word	0x24009bc0
 8018598:	24013140 	.word	0x24013140

0801859c <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 801859c:	b580      	push	{r7, lr}
 801859e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80185a0:	4b0f      	ldr	r3, [pc, #60]	@ (80185e0 <MX_SDMMC1_SD_Init+0x44>)
 80185a2:	4a10      	ldr	r2, [pc, #64]	@ (80185e4 <MX_SDMMC1_SD_Init+0x48>)
 80185a4:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_FALLING;
 80185a6:	4b0e      	ldr	r3, [pc, #56]	@ (80185e0 <MX_SDMMC1_SD_Init+0x44>)
 80185a8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80185ac:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80185ae:	4b0c      	ldr	r3, [pc, #48]	@ (80185e0 <MX_SDMMC1_SD_Init+0x44>)
 80185b0:	2200      	movs	r2, #0
 80185b2:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 80185b4:	4b0a      	ldr	r3, [pc, #40]	@ (80185e0 <MX_SDMMC1_SD_Init+0x44>)
 80185b6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80185ba:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_ENABLE;
 80185bc:	4b08      	ldr	r3, [pc, #32]	@ (80185e0 <MX_SDMMC1_SD_Init+0x44>)
 80185be:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80185c2:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 2;
 80185c4:	4b06      	ldr	r3, [pc, #24]	@ (80185e0 <MX_SDMMC1_SD_Init+0x44>)
 80185c6:	2202      	movs	r2, #2
 80185c8:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 80185ca:	4805      	ldr	r0, [pc, #20]	@ (80185e0 <MX_SDMMC1_SD_Init+0x44>)
 80185cc:	f7f7 fd16 	bl	800fffc <HAL_SD_Init>
 80185d0:	4603      	mov	r3, r0
 80185d2:	2b00      	cmp	r3, #0
 80185d4:	d001      	beq.n	80185da <MX_SDMMC1_SD_Init+0x3e>
  {
    Error_Handler();
 80185d6:	f7fe fe2f 	bl	8017238 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80185da:	bf00      	nop
 80185dc:	bd80      	pop	{r7, pc}
 80185de:	bf00      	nop
 80185e0:	24009bd4 	.word	0x24009bd4
 80185e4:	52007000 	.word	0x52007000

080185e8 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80185e8:	b580      	push	{r7, lr}
 80185ea:	b0bc      	sub	sp, #240	@ 0xf0
 80185ec:	af00      	add	r7, sp, #0
 80185ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80185f0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80185f4:	2200      	movs	r2, #0
 80185f6:	601a      	str	r2, [r3, #0]
 80185f8:	605a      	str	r2, [r3, #4]
 80185fa:	609a      	str	r2, [r3, #8]
 80185fc:	60da      	str	r2, [r3, #12]
 80185fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8018600:	f107 0318 	add.w	r3, r7, #24
 8018604:	22c0      	movs	r2, #192	@ 0xc0
 8018606:	2100      	movs	r1, #0
 8018608:	4618      	mov	r0, r3
 801860a:	f001 f983 	bl	8019914 <memset>
  if(sdHandle->Instance==SDMMC1)
 801860e:	687b      	ldr	r3, [r7, #4]
 8018610:	681b      	ldr	r3, [r3, #0]
 8018612:	4a4f      	ldr	r2, [pc, #316]	@ (8018750 <HAL_SD_MspInit+0x168>)
 8018614:	4293      	cmp	r3, r2
 8018616:	f040 8097 	bne.w	8018748 <HAL_SD_MspInit+0x160>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 801861a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 801861e:	f04f 0300 	mov.w	r3, #0
 8018622:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8018626:	2300      	movs	r3, #0
 8018628:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801862a:	f107 0318 	add.w	r3, r7, #24
 801862e:	4618      	mov	r0, r3
 8018630:	f7f4 f840 	bl	800c6b4 <HAL_RCCEx_PeriphCLKConfig>
 8018634:	4603      	mov	r3, r0
 8018636:	2b00      	cmp	r3, #0
 8018638:	d001      	beq.n	801863e <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 801863a:	f7fe fdfd 	bl	8017238 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 801863e:	4b45      	ldr	r3, [pc, #276]	@ (8018754 <HAL_SD_MspInit+0x16c>)
 8018640:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8018644:	4a43      	ldr	r2, [pc, #268]	@ (8018754 <HAL_SD_MspInit+0x16c>)
 8018646:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801864a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 801864e:	4b41      	ldr	r3, [pc, #260]	@ (8018754 <HAL_SD_MspInit+0x16c>)
 8018650:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8018654:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8018658:	617b      	str	r3, [r7, #20]
 801865a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 801865c:	4b3d      	ldr	r3, [pc, #244]	@ (8018754 <HAL_SD_MspInit+0x16c>)
 801865e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8018662:	4a3c      	ldr	r2, [pc, #240]	@ (8018754 <HAL_SD_MspInit+0x16c>)
 8018664:	f043 0304 	orr.w	r3, r3, #4
 8018668:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801866c:	4b39      	ldr	r3, [pc, #228]	@ (8018754 <HAL_SD_MspInit+0x16c>)
 801866e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8018672:	f003 0304 	and.w	r3, r3, #4
 8018676:	613b      	str	r3, [r7, #16]
 8018678:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 801867a:	4b36      	ldr	r3, [pc, #216]	@ (8018754 <HAL_SD_MspInit+0x16c>)
 801867c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8018680:	4a34      	ldr	r2, [pc, #208]	@ (8018754 <HAL_SD_MspInit+0x16c>)
 8018682:	f043 0308 	orr.w	r3, r3, #8
 8018686:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801868a:	4b32      	ldr	r3, [pc, #200]	@ (8018754 <HAL_SD_MspInit+0x16c>)
 801868c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8018690:	f003 0308 	and.w	r3, r3, #8
 8018694:	60fb      	str	r3, [r7, #12]
 8018696:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8018698:	4b2e      	ldr	r3, [pc, #184]	@ (8018754 <HAL_SD_MspInit+0x16c>)
 801869a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801869e:	4a2d      	ldr	r2, [pc, #180]	@ (8018754 <HAL_SD_MspInit+0x16c>)
 80186a0:	f043 0302 	orr.w	r3, r3, #2
 80186a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80186a8:	4b2a      	ldr	r3, [pc, #168]	@ (8018754 <HAL_SD_MspInit+0x16c>)
 80186aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80186ae:	f003 0302 	and.w	r3, r3, #2
 80186b2:	60bb      	str	r3, [r7, #8]
 80186b4:	68bb      	ldr	r3, [r7, #8]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PB8     ------> SDMMC1_CKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80186b6:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80186ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80186be:	2302      	movs	r3, #2
 80186c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80186c4:	2300      	movs	r3, #0
 80186c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80186ca:	2303      	movs	r3, #3
 80186cc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80186d0:	230c      	movs	r3, #12
 80186d2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80186d6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80186da:	4619      	mov	r1, r3
 80186dc:	481e      	ldr	r0, [pc, #120]	@ (8018758 <HAL_SD_MspInit+0x170>)
 80186de:	f7ef f8d7 	bl	8007890 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80186e2:	2304      	movs	r3, #4
 80186e4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80186e8:	2302      	movs	r3, #2
 80186ea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80186ee:	2300      	movs	r3, #0
 80186f0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80186f4:	2303      	movs	r3, #3
 80186f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80186fa:	230c      	movs	r3, #12
 80186fc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8018700:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8018704:	4619      	mov	r1, r3
 8018706:	4815      	ldr	r0, [pc, #84]	@ (801875c <HAL_SD_MspInit+0x174>)
 8018708:	f7ef f8c2 	bl	8007890 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 801870c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8018710:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8018714:	2302      	movs	r3, #2
 8018716:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801871a:	2300      	movs	r3, #0
 801871c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8018720:	2303      	movs	r3, #3
 8018722:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_SDIO1;
 8018726:	2307      	movs	r3, #7
 8018728:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801872c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8018730:	4619      	mov	r1, r3
 8018732:	480b      	ldr	r0, [pc, #44]	@ (8018760 <HAL_SD_MspInit+0x178>)
 8018734:	f7ef f8ac 	bl	8007890 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 8018738:	2200      	movs	r2, #0
 801873a:	2105      	movs	r1, #5
 801873c:	2031      	movs	r0, #49	@ 0x31
 801873e:	f7ec fa2a 	bl	8004b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8018742:	2031      	movs	r0, #49	@ 0x31
 8018744:	f7ec fa41 	bl	8004bca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8018748:	bf00      	nop
 801874a:	37f0      	adds	r7, #240	@ 0xf0
 801874c:	46bd      	mov	sp, r7
 801874e:	bd80      	pop	{r7, pc}
 8018750:	52007000 	.word	0x52007000
 8018754:	58024400 	.word	0x58024400
 8018758:	58020800 	.word	0x58020800
 801875c:	58020c00 	.word	0x58020c00
 8018760:	58020400 	.word	0x58020400

08018764 <sdram_swap16>:
{
 8018764:	b480      	push	{r7}
 8018766:	b083      	sub	sp, #12
 8018768:	af00      	add	r7, sp, #0
 801876a:	6078      	str	r0, [r7, #4]
    return (value >> 16) | (value << 16);
 801876c:	687b      	ldr	r3, [r7, #4]
 801876e:	ea4f 4333 	mov.w	r3, r3, ror #16
}
 8018772:	4618      	mov	r0, r3
 8018774:	370c      	adds	r7, #12
 8018776:	46bd      	mov	sp, r7
 8018778:	f85d 7b04 	ldr.w	r7, [sp], #4
 801877c:	4770      	bx	lr

0801877e <sdram_write32>:
{
 801877e:	b590      	push	{r4, r7, lr}
 8018780:	b085      	sub	sp, #20
 8018782:	af00      	add	r7, sp, #0
 8018784:	6078      	str	r0, [r7, #4]
 8018786:	6039      	str	r1, [r7, #0]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 8018788:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 801878c:	60fb      	str	r3, [r7, #12]
    mem[index] = sdram_swap16(value);   /*  swap on write */
 801878e:	687b      	ldr	r3, [r7, #4]
 8018790:	009b      	lsls	r3, r3, #2
 8018792:	68fa      	ldr	r2, [r7, #12]
 8018794:	18d4      	adds	r4, r2, r3
 8018796:	6838      	ldr	r0, [r7, #0]
 8018798:	f7ff ffe4 	bl	8018764 <sdram_swap16>
 801879c:	4603      	mov	r3, r0
 801879e:	6023      	str	r3, [r4, #0]
}
 80187a0:	bf00      	nop
 80187a2:	3714      	adds	r7, #20
 80187a4:	46bd      	mov	sp, r7
 80187a6:	bd90      	pop	{r4, r7, pc}

080187a8 <sdram_read32>:
{
 80187a8:	b580      	push	{r7, lr}
 80187aa:	b084      	sub	sp, #16
 80187ac:	af00      	add	r7, sp, #0
 80187ae:	6078      	str	r0, [r7, #4]
    volatile uint32_t *mem = (uint32_t *)SDRAM_BANK_ADDR;
 80187b0:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80187b4:	60fb      	str	r3, [r7, #12]
    uint32_t raw = mem[index];
 80187b6:	687b      	ldr	r3, [r7, #4]
 80187b8:	009b      	lsls	r3, r3, #2
 80187ba:	68fa      	ldr	r2, [r7, #12]
 80187bc:	4413      	add	r3, r2
 80187be:	681b      	ldr	r3, [r3, #0]
 80187c0:	60bb      	str	r3, [r7, #8]
    return sdram_swap16(raw);           /*  swap on read */
 80187c2:	68b8      	ldr	r0, [r7, #8]
 80187c4:	f7ff ffce 	bl	8018764 <sdram_swap16>
 80187c8:	4603      	mov	r3, r0
}
 80187ca:	4618      	mov	r0, r3
 80187cc:	3710      	adds	r7, #16
 80187ce:	46bd      	mov	sp, r7
 80187d0:	bd80      	pop	{r7, pc}
	...

080187d4 <SDRAM_Init>:
/* =========================================================
 * Public API
 * ========================================================= */

void SDRAM_Init(void)
{
 80187d4:	b580      	push	{r7, lr}
 80187d6:	b082      	sub	sp, #8
 80187d8:	af00      	add	r7, sp, #0
    const char *msg = "Starting SDRAM init...\r\n";
 80187da:	4b10      	ldr	r3, [pc, #64]	@ (801881c <SDRAM_Init+0x48>)
 80187dc:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 10);
 80187de:	6878      	ldr	r0, [r7, #4]
 80187e0:	f7e7 fd88 	bl	80002f4 <strlen>
 80187e4:	4603      	mov	r3, r0
 80187e6:	b29a      	uxth	r2, r3
 80187e8:	230a      	movs	r3, #10
 80187ea:	6879      	ldr	r1, [r7, #4]
 80187ec:	480c      	ldr	r0, [pc, #48]	@ (8018820 <SDRAM_Init+0x4c>)
 80187ee:	f7f9 f8a4 	bl	801193a <HAL_UART_Transmit>

    SDRAM_Initialization_Sequence(&hsdram1, &sdram_command);
 80187f2:	490c      	ldr	r1, [pc, #48]	@ (8018824 <SDRAM_Init+0x50>)
 80187f4:	480c      	ldr	r0, [pc, #48]	@ (8018828 <SDRAM_Init+0x54>)
 80187f6:	f000 f8d1 	bl	801899c <SDRAM_Initialization_Sequence>

    msg = "SDRAM init done\r\n";
 80187fa:	4b0c      	ldr	r3, [pc, #48]	@ (801882c <SDRAM_Init+0x58>)
 80187fc:	607b      	str	r3, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 10);
 80187fe:	6878      	ldr	r0, [r7, #4]
 8018800:	f7e7 fd78 	bl	80002f4 <strlen>
 8018804:	4603      	mov	r3, r0
 8018806:	b29a      	uxth	r2, r3
 8018808:	230a      	movs	r3, #10
 801880a:	6879      	ldr	r1, [r7, #4]
 801880c:	4804      	ldr	r0, [pc, #16]	@ (8018820 <SDRAM_Init+0x4c>)
 801880e:	f7f9 f894 	bl	801193a <HAL_UART_Transmit>
}
 8018812:	bf00      	nop
 8018814:	3708      	adds	r7, #8
 8018816:	46bd      	mov	sp, r7
 8018818:	bd80      	pop	{r7, pc}
 801881a:	bf00      	nop
 801881c:	0801a994 	.word	0x0801a994
 8018820:	24011c68 	.word	0x24011c68
 8018824:	24009c50 	.word	0x24009c50
 8018828:	24009478 	.word	0x24009478
 801882c:	0801a9b0 	.word	0x0801a9b0

08018830 <SDRAM_Test>:

void SDRAM_Test(void)
{
 8018830:	b580      	push	{r7, lr}
 8018832:	b0a6      	sub	sp, #152	@ 0x98
 8018834:	af02      	add	r7, sp, #8
    uint32_t index = 0;
 8018836:	2300      	movs	r3, #0
 8018838:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint32_t status = 0;
 801883c:	2300      	movs	r3, #0
 801883e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    uint32_t fail_index = 0;
 8018842:	2300      	movs	r3, #0
 8018844:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    char log_buffer[128];

    HAL_UART_Transmit(&huart1, (uint8_t *)"Starting SDRAM test...\r\n", 25, 10);
 8018848:	230a      	movs	r3, #10
 801884a:	2219      	movs	r2, #25
 801884c:	494b      	ldr	r1, [pc, #300]	@ (801897c <SDRAM_Test+0x14c>)
 801884e:	484c      	ldr	r0, [pc, #304]	@ (8018980 <SDRAM_Test+0x150>)
 8018850:	f7f9 f873 	bl	801193a <HAL_UART_Transmit>

    Fill_Buffer(sdram_tx_buffer, SDRAM_BUFFER_SIZE, 0xA244250FU);
 8018854:	4a4b      	ldr	r2, [pc, #300]	@ (8018984 <SDRAM_Test+0x154>)
 8018856:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 801885a:	484b      	ldr	r0, [pc, #300]	@ (8018988 <SDRAM_Test+0x158>)
 801885c:	f000 f8fc 	bl	8018a58 <Fill_Buffer>
    Fill_Buffer(sdram_rx_buffer, SDRAM_BUFFER_SIZE, 0xBBBBBBBBU);
 8018860:	f04f 32bb 	mov.w	r2, #3149642683	@ 0xbbbbbbbb
 8018864:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8018868:	4848      	ldr	r0, [pc, #288]	@ (801898c <SDRAM_Test+0x15c>)
 801886a:	f000 f8f5 	bl	8018a58 <Fill_Buffer>

    /* Write */
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 801886e:	2300      	movs	r3, #0
 8018870:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8018874:	e00e      	b.n	8018894 <SDRAM_Test+0x64>
    {
        sdram_write32(index, sdram_tx_buffer[index]);
 8018876:	4a44      	ldr	r2, [pc, #272]	@ (8018988 <SDRAM_Test+0x158>)
 8018878:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801887c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018880:	4619      	mov	r1, r3
 8018882:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8018886:	f7ff ff7a 	bl	801877e <sdram_write32>
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 801888a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801888e:	3301      	adds	r3, #1
 8018890:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8018894:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8018898:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801889c:	d3eb      	bcc.n	8018876 <SDRAM_Test+0x46>
    }

    HAL_UART_Transmit(&huart1, (uint8_t *)"SDRAM write done\r\n", 18, 10);
 801889e:	230a      	movs	r3, #10
 80188a0:	2212      	movs	r2, #18
 80188a2:	493b      	ldr	r1, [pc, #236]	@ (8018990 <SDRAM_Test+0x160>)
 80188a4:	4836      	ldr	r0, [pc, #216]	@ (8018980 <SDRAM_Test+0x150>)
 80188a6:	f7f9 f848 	bl	801193a <HAL_UART_Transmit>

    /* Read */
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 80188aa:	2300      	movs	r3, #0
 80188ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80188b0:	e00e      	b.n	80188d0 <SDRAM_Test+0xa0>
    {
        sdram_rx_buffer[index] = sdram_read32(index);
 80188b2:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80188b6:	f7ff ff77 	bl	80187a8 <sdram_read32>
 80188ba:	4602      	mov	r2, r0
 80188bc:	4933      	ldr	r1, [pc, #204]	@ (801898c <SDRAM_Test+0x15c>)
 80188be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80188c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 80188c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80188ca:	3301      	adds	r3, #1
 80188cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80188d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80188d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80188d8:	d3eb      	bcc.n	80188b2 <SDRAM_Test+0x82>
    }

    /* Compare */
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 80188da:	2300      	movs	r3, #0
 80188dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80188e0:	e018      	b.n	8018914 <SDRAM_Test+0xe4>
    {
        if (sdram_rx_buffer[index] != sdram_tx_buffer[index])
 80188e2:	4a2a      	ldr	r2, [pc, #168]	@ (801898c <SDRAM_Test+0x15c>)
 80188e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80188e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80188ec:	4926      	ldr	r1, [pc, #152]	@ (8018988 <SDRAM_Test+0x158>)
 80188ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80188f2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80188f6:	429a      	cmp	r2, r3
 80188f8:	d007      	beq.n	801890a <SDRAM_Test+0xda>
        {
            status = 1;
 80188fa:	2301      	movs	r3, #1
 80188fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            fail_index = index;
 8018900:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8018904:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
            break;
 8018908:	e009      	b.n	801891e <SDRAM_Test+0xee>
    for (index = 0; index < SDRAM_BUFFER_SIZE; index++)
 801890a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801890e:	3301      	adds	r3, #1
 8018910:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8018914:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8018918:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801891c:	d3e1      	bcc.n	80188e2 <SDRAM_Test+0xb2>
        }
    }

    if (status != 0U)
 801891e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8018922:	2b00      	cmp	r3, #0
 8018924:	d013      	beq.n	801894e <SDRAM_Test+0x11e>
    {
        snprintf(log_buffer, sizeof(log_buffer),
                 "SDRAM test FAILED at index %lu: got 0x%08lX expected 0x%08lX\r\n",
                 (unsigned long)fail_index,
                 (unsigned long)sdram_rx_buffer[fail_index],
 8018926:	4a19      	ldr	r2, [pc, #100]	@ (801898c <SDRAM_Test+0x15c>)
 8018928:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801892c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
                 (unsigned long)sdram_tx_buffer[fail_index]);
 8018930:	4915      	ldr	r1, [pc, #84]	@ (8018988 <SDRAM_Test+0x158>)
 8018932:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8018936:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
        snprintf(log_buffer, sizeof(log_buffer),
 801893a:	1d38      	adds	r0, r7, #4
 801893c:	9201      	str	r2, [sp, #4]
 801893e:	9300      	str	r3, [sp, #0]
 8018940:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8018944:	4a13      	ldr	r2, [pc, #76]	@ (8018994 <SDRAM_Test+0x164>)
 8018946:	2180      	movs	r1, #128	@ 0x80
 8018948:	f000 ffae 	bl	80198a8 <sniprintf>
 801894c:	e006      	b.n	801895c <SDRAM_Test+0x12c>
    }
    else
    {
        snprintf(log_buffer, sizeof(log_buffer),
 801894e:	1d38      	adds	r0, r7, #4
 8018950:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8018954:	4a10      	ldr	r2, [pc, #64]	@ (8018998 <SDRAM_Test+0x168>)
 8018956:	2180      	movs	r1, #128	@ 0x80
 8018958:	f000 ffa6 	bl	80198a8 <sniprintf>
                 "SDRAM test OK (%lu words)\r\n",
                 (unsigned long)SDRAM_BUFFER_SIZE);
    }

    HAL_UART_Transmit(&huart1, (uint8_t *)log_buffer, strlen(log_buffer), 10);
 801895c:	1d3b      	adds	r3, r7, #4
 801895e:	4618      	mov	r0, r3
 8018960:	f7e7 fcc8 	bl	80002f4 <strlen>
 8018964:	4603      	mov	r3, r0
 8018966:	b29a      	uxth	r2, r3
 8018968:	1d39      	adds	r1, r7, #4
 801896a:	230a      	movs	r3, #10
 801896c:	4804      	ldr	r0, [pc, #16]	@ (8018980 <SDRAM_Test+0x150>)
 801896e:	f7f8 ffe4 	bl	801193a <HAL_UART_Transmit>
}
 8018972:	bf00      	nop
 8018974:	3790      	adds	r7, #144	@ 0x90
 8018976:	46bd      	mov	sp, r7
 8018978:	bd80      	pop	{r7, pc}
 801897a:	bf00      	nop
 801897c:	0801a9c4 	.word	0x0801a9c4
 8018980:	24011c68 	.word	0x24011c68
 8018984:	a244250f 	.word	0xa244250f
 8018988:	24009c60 	.word	0x24009c60
 801898c:	2400dc60 	.word	0x2400dc60
 8018990:	0801a9e0 	.word	0x0801a9e0
 8018994:	0801a9f4 	.word	0x0801a9f4
 8018998:	0801aa34 	.word	0x0801aa34

0801899c <SDRAM_Initialization_Sequence>:
 * SDRAM Initialization Sequence (ST style)
 * ========================================================= */

static void SDRAM_Initialization_Sequence(SDRAM_HandleTypeDef *hsdram,
                                          FMC_SDRAM_CommandTypeDef *command)
{
 801899c:	b580      	push	{r7, lr}
 801899e:	b084      	sub	sp, #16
 80189a0:	af00      	add	r7, sp, #0
 80189a2:	6078      	str	r0, [r7, #4]
 80189a4:	6039      	str	r1, [r7, #0]
    __IO uint32_t tmpmrd = 0;
 80189a6:	2300      	movs	r3, #0
 80189a8:	60fb      	str	r3, [r7, #12]

    /* Step 1: Clock enable */
    command->CommandMode = FMC_SDRAM_CMD_CLK_ENABLE;
 80189aa:	683b      	ldr	r3, [r7, #0]
 80189ac:	2201      	movs	r2, #1
 80189ae:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80189b0:	683b      	ldr	r3, [r7, #0]
 80189b2:	2210      	movs	r2, #16
 80189b4:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 1;
 80189b6:	683b      	ldr	r3, [r7, #0]
 80189b8:	2201      	movs	r2, #1
 80189ba:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = 0;
 80189bc:	683b      	ldr	r3, [r7, #0]
 80189be:	2200      	movs	r2, #0
 80189c0:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 80189c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80189c6:	6839      	ldr	r1, [r7, #0]
 80189c8:	6878      	ldr	r0, [r7, #4]
 80189ca:	f7f8 ff09 	bl	80117e0 <HAL_SDRAM_SendCommand>

    HAL_Delay(1);
 80189ce:	2001      	movs	r0, #1
 80189d0:	f7eb ffd6 	bl	8004980 <HAL_Delay>

    /* Step 2: Precharge all */
    command->CommandMode = FMC_SDRAM_CMD_PALL;
 80189d4:	683b      	ldr	r3, [r7, #0]
 80189d6:	2202      	movs	r2, #2
 80189d8:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80189da:	683b      	ldr	r3, [r7, #0]
 80189dc:	2210      	movs	r2, #16
 80189de:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 1;
 80189e0:	683b      	ldr	r3, [r7, #0]
 80189e2:	2201      	movs	r2, #1
 80189e4:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = 0;
 80189e6:	683b      	ldr	r3, [r7, #0]
 80189e8:	2200      	movs	r2, #0
 80189ea:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 80189ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80189f0:	6839      	ldr	r1, [r7, #0]
 80189f2:	6878      	ldr	r0, [r7, #4]
 80189f4:	f7f8 fef4 	bl	80117e0 <HAL_SDRAM_SendCommand>

    /* Step 3: Auto-refresh */
    command->CommandMode = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 80189f8:	683b      	ldr	r3, [r7, #0]
 80189fa:	2203      	movs	r2, #3
 80189fc:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 80189fe:	683b      	ldr	r3, [r7, #0]
 8018a00:	2210      	movs	r2, #16
 8018a02:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 8;
 8018a04:	683b      	ldr	r3, [r7, #0]
 8018a06:	2208      	movs	r2, #8
 8018a08:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = 0;
 8018a0a:	683b      	ldr	r3, [r7, #0]
 8018a0c:	2200      	movs	r2, #0
 8018a0e:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 8018a10:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8018a14:	6839      	ldr	r1, [r7, #0]
 8018a16:	6878      	ldr	r0, [r7, #4]
 8018a18:	f7f8 fee2 	bl	80117e0 <HAL_SDRAM_SendCommand>

    /* Step 4: Load mode register */
    tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1 |
 8018a1c:	f44f 730c 	mov.w	r3, #560	@ 0x230
 8018a20:	60fb      	str	r3, [r7, #12]
             SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL |
             SDRAM_MODEREG_CAS_LATENCY_3 |
             SDRAM_MODEREG_OPERATING_MODE_STANDARD |
             SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

    command->CommandMode = FMC_SDRAM_CMD_LOAD_MODE;
 8018a22:	683b      	ldr	r3, [r7, #0]
 8018a24:	2204      	movs	r2, #4
 8018a26:	601a      	str	r2, [r3, #0]
    command->CommandTarget = FMC_SDRAM_CMD_TARGET_BANK1;
 8018a28:	683b      	ldr	r3, [r7, #0]
 8018a2a:	2210      	movs	r2, #16
 8018a2c:	605a      	str	r2, [r3, #4]
    command->AutoRefreshNumber = 1;
 8018a2e:	683b      	ldr	r3, [r7, #0]
 8018a30:	2201      	movs	r2, #1
 8018a32:	609a      	str	r2, [r3, #8]
    command->ModeRegisterDefinition = tmpmrd;
 8018a34:	68fa      	ldr	r2, [r7, #12]
 8018a36:	683b      	ldr	r3, [r7, #0]
 8018a38:	60da      	str	r2, [r3, #12]
    HAL_SDRAM_SendCommand(hsdram, command, SDRAM_TIMEOUT);
 8018a3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8018a3e:	6839      	ldr	r1, [r7, #0]
 8018a40:	6878      	ldr	r0, [r7, #4]
 8018a42:	f7f8 fecd 	bl	80117e0 <HAL_SDRAM_SendCommand>

    /* Step 5: Set refresh rate */
    HAL_SDRAM_ProgramRefreshRate(hsdram, REFRESH_COUNT);
 8018a46:	f240 310d 	movw	r1, #781	@ 0x30d
 8018a4a:	6878      	ldr	r0, [r7, #4]
 8018a4c:	f7f8 fefd 	bl	801184a <HAL_SDRAM_ProgramRefreshRate>
}
 8018a50:	bf00      	nop
 8018a52:	3710      	adds	r7, #16
 8018a54:	46bd      	mov	sp, r7
 8018a56:	bd80      	pop	{r7, pc}

08018a58 <Fill_Buffer>:
/* =========================================================
 * Utils
 * ========================================================= */

static void Fill_Buffer(uint32_t *pBuffer, uint32_t buffer_length, uint32_t offset)
{
 8018a58:	b480      	push	{r7}
 8018a5a:	b087      	sub	sp, #28
 8018a5c:	af00      	add	r7, sp, #0
 8018a5e:	60f8      	str	r0, [r7, #12]
 8018a60:	60b9      	str	r1, [r7, #8]
 8018a62:	607a      	str	r2, [r7, #4]
    for (uint32_t index = 0; index < buffer_length; index++)
 8018a64:	2300      	movs	r3, #0
 8018a66:	617b      	str	r3, [r7, #20]
 8018a68:	e00a      	b.n	8018a80 <Fill_Buffer+0x28>
    {
        pBuffer[index] = index + offset;
 8018a6a:	697b      	ldr	r3, [r7, #20]
 8018a6c:	009b      	lsls	r3, r3, #2
 8018a6e:	68fa      	ldr	r2, [r7, #12]
 8018a70:	4413      	add	r3, r2
 8018a72:	6979      	ldr	r1, [r7, #20]
 8018a74:	687a      	ldr	r2, [r7, #4]
 8018a76:	440a      	add	r2, r1
 8018a78:	601a      	str	r2, [r3, #0]
    for (uint32_t index = 0; index < buffer_length; index++)
 8018a7a:	697b      	ldr	r3, [r7, #20]
 8018a7c:	3301      	adds	r3, #1
 8018a7e:	617b      	str	r3, [r7, #20]
 8018a80:	697a      	ldr	r2, [r7, #20]
 8018a82:	68bb      	ldr	r3, [r7, #8]
 8018a84:	429a      	cmp	r2, r3
 8018a86:	d3f0      	bcc.n	8018a6a <Fill_Buffer+0x12>
    }
}
 8018a88:	bf00      	nop
 8018a8a:	bf00      	nop
 8018a8c:	371c      	adds	r7, #28
 8018a8e:	46bd      	mov	sp, r7
 8018a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a94:	4770      	bx	lr
	...

08018a98 <SDRAM_Alloc_Reset>:
    sdram_alloc_size = size_bytes;
    sdram_alloc_offset = 0U;
}

void SDRAM_Alloc_Reset(void)
{
 8018a98:	b480      	push	{r7}
 8018a9a:	af00      	add	r7, sp, #0
    sdram_alloc_offset = 0U;
 8018a9c:	4b03      	ldr	r3, [pc, #12]	@ (8018aac <SDRAM_Alloc_Reset+0x14>)
 8018a9e:	2200      	movs	r2, #0
 8018aa0:	601a      	str	r2, [r3, #0]
}
 8018aa2:	bf00      	nop
 8018aa4:	46bd      	mov	sp, r7
 8018aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018aaa:	4770      	bx	lr
 8018aac:	24011c60 	.word	0x24011c60

08018ab0 <Align_Up>:

static uint32_t Align_Up(uint32_t value, uint32_t alignment)
{
 8018ab0:	b480      	push	{r7}
 8018ab2:	b085      	sub	sp, #20
 8018ab4:	af00      	add	r7, sp, #0
 8018ab6:	6078      	str	r0, [r7, #4]
 8018ab8:	6039      	str	r1, [r7, #0]
    if (alignment == 0U)
 8018aba:	683b      	ldr	r3, [r7, #0]
 8018abc:	2b00      	cmp	r3, #0
 8018abe:	d101      	bne.n	8018ac4 <Align_Up+0x14>
    {
        return value;
 8018ac0:	687b      	ldr	r3, [r7, #4]
 8018ac2:	e008      	b.n	8018ad6 <Align_Up+0x26>
    }

    uint32_t mask = alignment - 1U;
 8018ac4:	683b      	ldr	r3, [r7, #0]
 8018ac6:	3b01      	subs	r3, #1
 8018ac8:	60fb      	str	r3, [r7, #12]
    return (value + mask) & ~mask;
 8018aca:	687a      	ldr	r2, [r7, #4]
 8018acc:	68fb      	ldr	r3, [r7, #12]
 8018ace:	441a      	add	r2, r3
 8018ad0:	68fb      	ldr	r3, [r7, #12]
 8018ad2:	43db      	mvns	r3, r3
 8018ad4:	4013      	ands	r3, r2
}
 8018ad6:	4618      	mov	r0, r3
 8018ad8:	3714      	adds	r7, #20
 8018ada:	46bd      	mov	sp, r7
 8018adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ae0:	4770      	bx	lr
	...

08018ae4 <SDRAM_Alloc>:

void *SDRAM_Alloc(uint32_t size_bytes, uint32_t alignment)
{
 8018ae4:	b580      	push	{r7, lr}
 8018ae6:	b084      	sub	sp, #16
 8018ae8:	af00      	add	r7, sp, #0
 8018aea:	6078      	str	r0, [r7, #4]
 8018aec:	6039      	str	r1, [r7, #0]
    uint32_t aligned_offset = Align_Up(sdram_alloc_offset, alignment);
 8018aee:	4b0e      	ldr	r3, [pc, #56]	@ (8018b28 <SDRAM_Alloc+0x44>)
 8018af0:	681b      	ldr	r3, [r3, #0]
 8018af2:	6839      	ldr	r1, [r7, #0]
 8018af4:	4618      	mov	r0, r3
 8018af6:	f7ff ffdb 	bl	8018ab0 <Align_Up>
 8018afa:	60f8      	str	r0, [r7, #12]
    uint32_t next_offset = aligned_offset + size_bytes;
 8018afc:	68fa      	ldr	r2, [r7, #12]
 8018afe:	687b      	ldr	r3, [r7, #4]
 8018b00:	4413      	add	r3, r2
 8018b02:	60bb      	str	r3, [r7, #8]

    if (next_offset > sdram_alloc_size)
 8018b04:	4b09      	ldr	r3, [pc, #36]	@ (8018b2c <SDRAM_Alloc+0x48>)
 8018b06:	681b      	ldr	r3, [r3, #0]
 8018b08:	68ba      	ldr	r2, [r7, #8]
 8018b0a:	429a      	cmp	r2, r3
 8018b0c:	d901      	bls.n	8018b12 <SDRAM_Alloc+0x2e>
    {
        return NULL;
 8018b0e:	2300      	movs	r3, #0
 8018b10:	e006      	b.n	8018b20 <SDRAM_Alloc+0x3c>
    }

    sdram_alloc_offset = next_offset;
 8018b12:	4a05      	ldr	r2, [pc, #20]	@ (8018b28 <SDRAM_Alloc+0x44>)
 8018b14:	68bb      	ldr	r3, [r7, #8]
 8018b16:	6013      	str	r3, [r2, #0]
    return (void *)(sdram_alloc_base + aligned_offset);
 8018b18:	4b05      	ldr	r3, [pc, #20]	@ (8018b30 <SDRAM_Alloc+0x4c>)
 8018b1a:	681a      	ldr	r2, [r3, #0]
 8018b1c:	68fb      	ldr	r3, [r7, #12]
 8018b1e:	4413      	add	r3, r2
}
 8018b20:	4618      	mov	r0, r3
 8018b22:	3710      	adds	r7, #16
 8018b24:	46bd      	mov	sp, r7
 8018b26:	bd80      	pop	{r7, pc}
 8018b28:	24011c60 	.word	0x24011c60
 8018b2c:	240000f8 	.word	0x240000f8
 8018b30:	240000f4 	.word	0x240000f4

08018b34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8018b34:	b480      	push	{r7}
 8018b36:	b083      	sub	sp, #12
 8018b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8018b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8018b64 <HAL_MspInit+0x30>)
 8018b3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8018b40:	4a08      	ldr	r2, [pc, #32]	@ (8018b64 <HAL_MspInit+0x30>)
 8018b42:	f043 0302 	orr.w	r3, r3, #2
 8018b46:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8018b4a:	4b06      	ldr	r3, [pc, #24]	@ (8018b64 <HAL_MspInit+0x30>)
 8018b4c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8018b50:	f003 0302 	and.w	r3, r3, #2
 8018b54:	607b      	str	r3, [r7, #4]
 8018b56:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8018b58:	bf00      	nop
 8018b5a:	370c      	adds	r7, #12
 8018b5c:	46bd      	mov	sp, r7
 8018b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b62:	4770      	bx	lr
 8018b64:	58024400 	.word	0x58024400

08018b68 <uart_log>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void uart_log(const char *message)
{
 8018b68:	b580      	push	{r7, lr}
 8018b6a:	b082      	sub	sp, #8
 8018b6c:	af00      	add	r7, sp, #0
 8018b6e:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 8018b70:	6878      	ldr	r0, [r7, #4]
 8018b72:	f7e7 fbbf 	bl	80002f4 <strlen>
 8018b76:	4603      	mov	r3, r0
 8018b78:	b29a      	uxth	r2, r3
 8018b7a:	230a      	movs	r3, #10
 8018b7c:	6879      	ldr	r1, [r7, #4]
 8018b7e:	4803      	ldr	r0, [pc, #12]	@ (8018b8c <uart_log+0x24>)
 8018b80:	f7f8 fedb 	bl	801193a <HAL_UART_Transmit>
}
 8018b84:	bf00      	nop
 8018b86:	3708      	adds	r7, #8
 8018b88:	46bd      	mov	sp, r7
 8018b8a:	bd80      	pop	{r7, pc}
 8018b8c:	24011c68 	.word	0x24011c68

08018b90 <uart_log_hex>:

static void uart_log_hex(const char *label, uint32_t value)
{
 8018b90:	b580      	push	{r7, lr}
 8018b92:	b09c      	sub	sp, #112	@ 0x70
 8018b94:	af02      	add	r7, sp, #8
 8018b96:	6078      	str	r0, [r7, #4]
 8018b98:	6039      	str	r1, [r7, #0]
  char buffer[96];
  snprintf(buffer, sizeof(buffer), "%s0x%08lX\r\n", label, (unsigned long)value);
 8018b9a:	f107 0008 	add.w	r0, r7, #8
 8018b9e:	683b      	ldr	r3, [r7, #0]
 8018ba0:	9300      	str	r3, [sp, #0]
 8018ba2:	687b      	ldr	r3, [r7, #4]
 8018ba4:	4a06      	ldr	r2, [pc, #24]	@ (8018bc0 <uart_log_hex+0x30>)
 8018ba6:	2160      	movs	r1, #96	@ 0x60
 8018ba8:	f000 fe7e 	bl	80198a8 <sniprintf>
  uart_log(buffer);
 8018bac:	f107 0308 	add.w	r3, r7, #8
 8018bb0:	4618      	mov	r0, r3
 8018bb2:	f7ff ffd9 	bl	8018b68 <uart_log>
}
 8018bb6:	bf00      	nop
 8018bb8:	3768      	adds	r7, #104	@ 0x68
 8018bba:	46bd      	mov	sp, r7
 8018bbc:	bd80      	pop	{r7, pc}
 8018bbe:	bf00      	nop
 8018bc0:	0801aa50 	.word	0x0801aa50

08018bc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8018bc4:	b480      	push	{r7}
 8018bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8018bc8:	bf00      	nop
 8018bca:	e7fd      	b.n	8018bc8 <NMI_Handler+0x4>

08018bcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8018bcc:	b580      	push	{r7, lr}
 8018bce:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8018bd0:	b672      	cpsid	i
}
 8018bd2:	bf00      	nop
  /* USER CODE BEGIN HardFault_IRQn 0 */
  __disable_irq();
  uart_log("\r\nHardFault\r\n");
 8018bd4:	480e      	ldr	r0, [pc, #56]	@ (8018c10 <HardFault_Handler+0x44>)
 8018bd6:	f7ff ffc7 	bl	8018b68 <uart_log>
  uart_log_hex("CFSR=", SCB->CFSR);
 8018bda:	4b0e      	ldr	r3, [pc, #56]	@ (8018c14 <HardFault_Handler+0x48>)
 8018bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018bde:	4619      	mov	r1, r3
 8018be0:	480d      	ldr	r0, [pc, #52]	@ (8018c18 <HardFault_Handler+0x4c>)
 8018be2:	f7ff ffd5 	bl	8018b90 <uart_log_hex>
  uart_log_hex("HFSR=", SCB->HFSR);
 8018be6:	4b0b      	ldr	r3, [pc, #44]	@ (8018c14 <HardFault_Handler+0x48>)
 8018be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018bea:	4619      	mov	r1, r3
 8018bec:	480b      	ldr	r0, [pc, #44]	@ (8018c1c <HardFault_Handler+0x50>)
 8018bee:	f7ff ffcf 	bl	8018b90 <uart_log_hex>
  uart_log_hex("MMFAR=", SCB->MMFAR);
 8018bf2:	4b08      	ldr	r3, [pc, #32]	@ (8018c14 <HardFault_Handler+0x48>)
 8018bf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018bf6:	4619      	mov	r1, r3
 8018bf8:	4809      	ldr	r0, [pc, #36]	@ (8018c20 <HardFault_Handler+0x54>)
 8018bfa:	f7ff ffc9 	bl	8018b90 <uart_log_hex>
  uart_log_hex("BFAR=", SCB->BFAR);
 8018bfe:	4b05      	ldr	r3, [pc, #20]	@ (8018c14 <HardFault_Handler+0x48>)
 8018c00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018c02:	4619      	mov	r1, r3
 8018c04:	4807      	ldr	r0, [pc, #28]	@ (8018c24 <HardFault_Handler+0x58>)
 8018c06:	f7ff ffc3 	bl	8018b90 <uart_log_hex>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8018c0a:	bf00      	nop
 8018c0c:	e7fd      	b.n	8018c0a <HardFault_Handler+0x3e>
 8018c0e:	bf00      	nop
 8018c10:	0801aa5c 	.word	0x0801aa5c
 8018c14:	e000ed00 	.word	0xe000ed00
 8018c18:	0801aa6c 	.word	0x0801aa6c
 8018c1c:	0801aa74 	.word	0x0801aa74
 8018c20:	0801aa7c 	.word	0x0801aa7c
 8018c24:	0801aa84 	.word	0x0801aa84

08018c28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8018c28:	b480      	push	{r7}
 8018c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	  __BKPT(0);
 8018c2c:	be00      	bkpt	0x0000
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8018c2e:	bf00      	nop
 8018c30:	e7fd      	b.n	8018c2e <MemManage_Handler+0x6>

08018c32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8018c32:	b480      	push	{r7}
 8018c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	  __BKPT(0);
 8018c36:	be00      	bkpt	0x0000
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8018c38:	bf00      	nop
 8018c3a:	e7fd      	b.n	8018c38 <BusFault_Handler+0x6>

08018c3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8018c3c:	b480      	push	{r7}
 8018c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	  __BKPT(0);
 8018c40:	be00      	bkpt	0x0000
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8018c42:	bf00      	nop
 8018c44:	e7fd      	b.n	8018c42 <UsageFault_Handler+0x6>

08018c46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8018c46:	b480      	push	{r7}
 8018c48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8018c4a:	bf00      	nop
 8018c4c:	46bd      	mov	sp, r7
 8018c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c52:	4770      	bx	lr

08018c54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8018c54:	b480      	push	{r7}
 8018c56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8018c58:	bf00      	nop
 8018c5a:	46bd      	mov	sp, r7
 8018c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c60:	4770      	bx	lr

08018c62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8018c62:	b480      	push	{r7}
 8018c64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8018c66:	bf00      	nop
 8018c68:	46bd      	mov	sp, r7
 8018c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c6e:	4770      	bx	lr

08018c70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8018c70:	b580      	push	{r7, lr}
 8018c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8018c74:	f7eb fe64 	bl	8004940 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8018c78:	bf00      	nop
 8018c7a:	bd80      	pop	{r7, pc}

08018c7c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8018c7c:	b580      	push	{r7, lr}
 8018c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8018c80:	4802      	ldr	r0, [pc, #8]	@ (8018c8c <DMA1_Stream0_IRQHandler+0x10>)
 8018c82:	f7ed fae7 	bl	8006254 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8018c86:	bf00      	nop
 8018c88:	bd80      	pop	{r7, pc}
 8018c8a:	bf00      	nop
 8018c8c:	24009aa4 	.word	0x24009aa4

08018c90 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8018c90:	b580      	push	{r7, lr}
 8018c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8018c94:	4802      	ldr	r0, [pc, #8]	@ (8018ca0 <DMA1_Stream1_IRQHandler+0x10>)
 8018c96:	f7ed fadd 	bl	8006254 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8018c9a:	bf00      	nop
 8018c9c:	bd80      	pop	{r7, pc}
 8018c9e:	bf00      	nop
 8018ca0:	24009b1c 	.word	0x24009b1c

08018ca4 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8018ca4:	b580      	push	{r7, lr}
 8018ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8018ca8:	4802      	ldr	r0, [pc, #8]	@ (8018cb4 <SDMMC1_IRQHandler+0x10>)
 8018caa:	f7f7 fac7 	bl	801023c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8018cae:	bf00      	nop
 8018cb0:	bd80      	pop	{r7, pc}
 8018cb2:	bf00      	nop
 8018cb4:	24009bd4 	.word	0x24009bd4

08018cb8 <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 8018cb8:	b580      	push	{r7, lr}
 8018cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8018cbc:	4803      	ldr	r0, [pc, #12]	@ (8018ccc <SAI1_IRQHandler+0x14>)
 8018cbe:	f7f6 fe7b 	bl	800f9b8 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 8018cc2:	4803      	ldr	r0, [pc, #12]	@ (8018cd0 <SAI1_IRQHandler+0x18>)
 8018cc4:	f7f6 fe78 	bl	800f9b8 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 8018cc8:	bf00      	nop
 8018cca:	bd80      	pop	{r7, pc}
 8018ccc:	24009974 	.word	0x24009974
 8018cd0:	24009a0c 	.word	0x24009a0c

08018cd4 <OTG_HS_IRQHandler>:

/* USER CODE BEGIN 1 */
void OTG_HS_IRQHandler(void)
{
 8018cd4:	b580      	push	{r7, lr}
 8018cd6:	af00      	add	r7, sp, #0
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8018cd8:	4802      	ldr	r0, [pc, #8]	@ (8018ce4 <OTG_HS_IRQHandler+0x10>)
 8018cda:	f7ef fa93 	bl	8008204 <HAL_HCD_IRQHandler>
}
 8018cde:	bf00      	nop
 8018ce0:	bd80      	pop	{r7, pc}
 8018ce2:	bf00      	nop
 8018ce4:	24001068 	.word	0x24001068

08018ce8 <OTG_FS_IRQHandler>:

void OTG_FS_IRQHandler(void)
{
 8018ce8:	b580      	push	{r7, lr}
 8018cea:	af00      	add	r7, sp, #0
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8018cec:	4802      	ldr	r0, [pc, #8]	@ (8018cf8 <OTG_FS_IRQHandler+0x10>)
 8018cee:	f7f1 fb51 	bl	800a394 <HAL_PCD_IRQHandler>
}
 8018cf2:	bf00      	nop
 8018cf4:	bd80      	pop	{r7, pc}
 8018cf6:	bf00      	nop
 8018cf8:	24000970 	.word	0x24000970

08018cfc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8018cfc:	b580      	push	{r7, lr}
 8018cfe:	b086      	sub	sp, #24
 8018d00:	af00      	add	r7, sp, #0
 8018d02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8018d04:	4a14      	ldr	r2, [pc, #80]	@ (8018d58 <_sbrk+0x5c>)
 8018d06:	4b15      	ldr	r3, [pc, #84]	@ (8018d5c <_sbrk+0x60>)
 8018d08:	1ad3      	subs	r3, r2, r3
 8018d0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8018d0c:	697b      	ldr	r3, [r7, #20]
 8018d0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8018d10:	4b13      	ldr	r3, [pc, #76]	@ (8018d60 <_sbrk+0x64>)
 8018d12:	681b      	ldr	r3, [r3, #0]
 8018d14:	2b00      	cmp	r3, #0
 8018d16:	d102      	bne.n	8018d1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8018d18:	4b11      	ldr	r3, [pc, #68]	@ (8018d60 <_sbrk+0x64>)
 8018d1a:	4a12      	ldr	r2, [pc, #72]	@ (8018d64 <_sbrk+0x68>)
 8018d1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8018d1e:	4b10      	ldr	r3, [pc, #64]	@ (8018d60 <_sbrk+0x64>)
 8018d20:	681a      	ldr	r2, [r3, #0]
 8018d22:	687b      	ldr	r3, [r7, #4]
 8018d24:	4413      	add	r3, r2
 8018d26:	693a      	ldr	r2, [r7, #16]
 8018d28:	429a      	cmp	r2, r3
 8018d2a:	d207      	bcs.n	8018d3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8018d2c:	f000 fdfa 	bl	8019924 <__errno>
 8018d30:	4603      	mov	r3, r0
 8018d32:	220c      	movs	r2, #12
 8018d34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8018d36:	f04f 33ff 	mov.w	r3, #4294967295
 8018d3a:	e009      	b.n	8018d50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8018d3c:	4b08      	ldr	r3, [pc, #32]	@ (8018d60 <_sbrk+0x64>)
 8018d3e:	681b      	ldr	r3, [r3, #0]
 8018d40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8018d42:	4b07      	ldr	r3, [pc, #28]	@ (8018d60 <_sbrk+0x64>)
 8018d44:	681a      	ldr	r2, [r3, #0]
 8018d46:	687b      	ldr	r3, [r7, #4]
 8018d48:	4413      	add	r3, r2
 8018d4a:	4a05      	ldr	r2, [pc, #20]	@ (8018d60 <_sbrk+0x64>)
 8018d4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8018d4e:	68fb      	ldr	r3, [r7, #12]
}
 8018d50:	4618      	mov	r0, r3
 8018d52:	3718      	adds	r7, #24
 8018d54:	46bd      	mov	sp, r7
 8018d56:	bd80      	pop	{r7, pc}
 8018d58:	24080000 	.word	0x24080000
 8018d5c:	00000400 	.word	0x00000400
 8018d60:	24011c64 	.word	0x24011c64
 8018d64:	24014140 	.word	0x24014140

08018d68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8018d68:	b480      	push	{r7}
 8018d6a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8018d6c:	4b43      	ldr	r3, [pc, #268]	@ (8018e7c <SystemInit+0x114>)
 8018d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8018d72:	4a42      	ldr	r2, [pc, #264]	@ (8018e7c <SystemInit+0x114>)
 8018d74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8018d78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8018d7c:	4b40      	ldr	r3, [pc, #256]	@ (8018e80 <SystemInit+0x118>)
 8018d7e:	681b      	ldr	r3, [r3, #0]
 8018d80:	f003 030f 	and.w	r3, r3, #15
 8018d84:	2b06      	cmp	r3, #6
 8018d86:	d807      	bhi.n	8018d98 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8018d88:	4b3d      	ldr	r3, [pc, #244]	@ (8018e80 <SystemInit+0x118>)
 8018d8a:	681b      	ldr	r3, [r3, #0]
 8018d8c:	f023 030f 	bic.w	r3, r3, #15
 8018d90:	4a3b      	ldr	r2, [pc, #236]	@ (8018e80 <SystemInit+0x118>)
 8018d92:	f043 0307 	orr.w	r3, r3, #7
 8018d96:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8018d98:	4b3a      	ldr	r3, [pc, #232]	@ (8018e84 <SystemInit+0x11c>)
 8018d9a:	681b      	ldr	r3, [r3, #0]
 8018d9c:	4a39      	ldr	r2, [pc, #228]	@ (8018e84 <SystemInit+0x11c>)
 8018d9e:	f043 0301 	orr.w	r3, r3, #1
 8018da2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8018da4:	4b37      	ldr	r3, [pc, #220]	@ (8018e84 <SystemInit+0x11c>)
 8018da6:	2200      	movs	r2, #0
 8018da8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8018daa:	4b36      	ldr	r3, [pc, #216]	@ (8018e84 <SystemInit+0x11c>)
 8018dac:	681a      	ldr	r2, [r3, #0]
 8018dae:	4935      	ldr	r1, [pc, #212]	@ (8018e84 <SystemInit+0x11c>)
 8018db0:	4b35      	ldr	r3, [pc, #212]	@ (8018e88 <SystemInit+0x120>)
 8018db2:	4013      	ands	r3, r2
 8018db4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8018db6:	4b32      	ldr	r3, [pc, #200]	@ (8018e80 <SystemInit+0x118>)
 8018db8:	681b      	ldr	r3, [r3, #0]
 8018dba:	f003 0308 	and.w	r3, r3, #8
 8018dbe:	2b00      	cmp	r3, #0
 8018dc0:	d007      	beq.n	8018dd2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8018dc2:	4b2f      	ldr	r3, [pc, #188]	@ (8018e80 <SystemInit+0x118>)
 8018dc4:	681b      	ldr	r3, [r3, #0]
 8018dc6:	f023 030f 	bic.w	r3, r3, #15
 8018dca:	4a2d      	ldr	r2, [pc, #180]	@ (8018e80 <SystemInit+0x118>)
 8018dcc:	f043 0307 	orr.w	r3, r3, #7
 8018dd0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8018dd2:	4b2c      	ldr	r3, [pc, #176]	@ (8018e84 <SystemInit+0x11c>)
 8018dd4:	2200      	movs	r2, #0
 8018dd6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8018dd8:	4b2a      	ldr	r3, [pc, #168]	@ (8018e84 <SystemInit+0x11c>)
 8018dda:	2200      	movs	r2, #0
 8018ddc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8018dde:	4b29      	ldr	r3, [pc, #164]	@ (8018e84 <SystemInit+0x11c>)
 8018de0:	2200      	movs	r2, #0
 8018de2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8018de4:	4b27      	ldr	r3, [pc, #156]	@ (8018e84 <SystemInit+0x11c>)
 8018de6:	4a29      	ldr	r2, [pc, #164]	@ (8018e8c <SystemInit+0x124>)
 8018de8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8018dea:	4b26      	ldr	r3, [pc, #152]	@ (8018e84 <SystemInit+0x11c>)
 8018dec:	4a28      	ldr	r2, [pc, #160]	@ (8018e90 <SystemInit+0x128>)
 8018dee:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8018df0:	4b24      	ldr	r3, [pc, #144]	@ (8018e84 <SystemInit+0x11c>)
 8018df2:	4a28      	ldr	r2, [pc, #160]	@ (8018e94 <SystemInit+0x12c>)
 8018df4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8018df6:	4b23      	ldr	r3, [pc, #140]	@ (8018e84 <SystemInit+0x11c>)
 8018df8:	2200      	movs	r2, #0
 8018dfa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8018dfc:	4b21      	ldr	r3, [pc, #132]	@ (8018e84 <SystemInit+0x11c>)
 8018dfe:	4a25      	ldr	r2, [pc, #148]	@ (8018e94 <SystemInit+0x12c>)
 8018e00:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8018e02:	4b20      	ldr	r3, [pc, #128]	@ (8018e84 <SystemInit+0x11c>)
 8018e04:	2200      	movs	r2, #0
 8018e06:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8018e08:	4b1e      	ldr	r3, [pc, #120]	@ (8018e84 <SystemInit+0x11c>)
 8018e0a:	4a22      	ldr	r2, [pc, #136]	@ (8018e94 <SystemInit+0x12c>)
 8018e0c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8018e0e:	4b1d      	ldr	r3, [pc, #116]	@ (8018e84 <SystemInit+0x11c>)
 8018e10:	2200      	movs	r2, #0
 8018e12:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8018e14:	4b1b      	ldr	r3, [pc, #108]	@ (8018e84 <SystemInit+0x11c>)
 8018e16:	681b      	ldr	r3, [r3, #0]
 8018e18:	4a1a      	ldr	r2, [pc, #104]	@ (8018e84 <SystemInit+0x11c>)
 8018e1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8018e1e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8018e20:	4b18      	ldr	r3, [pc, #96]	@ (8018e84 <SystemInit+0x11c>)
 8018e22:	2200      	movs	r2, #0
 8018e24:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8018e26:	4b1c      	ldr	r3, [pc, #112]	@ (8018e98 <SystemInit+0x130>)
 8018e28:	681a      	ldr	r2, [r3, #0]
 8018e2a:	4b1c      	ldr	r3, [pc, #112]	@ (8018e9c <SystemInit+0x134>)
 8018e2c:	4013      	ands	r3, r2
 8018e2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018e32:	d202      	bcs.n	8018e3a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8018e34:	4b1a      	ldr	r3, [pc, #104]	@ (8018ea0 <SystemInit+0x138>)
 8018e36:	2201      	movs	r2, #1
 8018e38:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8018e3a:	4b12      	ldr	r3, [pc, #72]	@ (8018e84 <SystemInit+0x11c>)
 8018e3c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8018e40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8018e44:	2b00      	cmp	r3, #0
 8018e46:	d113      	bne.n	8018e70 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8018e48:	4b0e      	ldr	r3, [pc, #56]	@ (8018e84 <SystemInit+0x11c>)
 8018e4a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8018e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8018e84 <SystemInit+0x11c>)
 8018e50:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8018e54:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8018e58:	4b12      	ldr	r3, [pc, #72]	@ (8018ea4 <SystemInit+0x13c>)
 8018e5a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8018e5e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8018e60:	4b08      	ldr	r3, [pc, #32]	@ (8018e84 <SystemInit+0x11c>)
 8018e62:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8018e66:	4a07      	ldr	r2, [pc, #28]	@ (8018e84 <SystemInit+0x11c>)
 8018e68:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8018e6c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8018e70:	bf00      	nop
 8018e72:	46bd      	mov	sp, r7
 8018e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018e78:	4770      	bx	lr
 8018e7a:	bf00      	nop
 8018e7c:	e000ed00 	.word	0xe000ed00
 8018e80:	52002000 	.word	0x52002000
 8018e84:	58024400 	.word	0x58024400
 8018e88:	eaf6ed7f 	.word	0xeaf6ed7f
 8018e8c:	02020200 	.word	0x02020200
 8018e90:	01ff0000 	.word	0x01ff0000
 8018e94:	01010280 	.word	0x01010280
 8018e98:	5c001000 	.word	0x5c001000
 8018e9c:	ffff0000 	.word	0xffff0000
 8018ea0:	51008108 	.word	0x51008108
 8018ea4:	52004000 	.word	0x52004000

08018ea8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8018ea8:	b480      	push	{r7}
 8018eaa:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8018eac:	4b09      	ldr	r3, [pc, #36]	@ (8018ed4 <ExitRun0Mode+0x2c>)
 8018eae:	68db      	ldr	r3, [r3, #12]
 8018eb0:	4a08      	ldr	r2, [pc, #32]	@ (8018ed4 <ExitRun0Mode+0x2c>)
 8018eb2:	f043 0302 	orr.w	r3, r3, #2
 8018eb6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8018eb8:	bf00      	nop
 8018eba:	4b06      	ldr	r3, [pc, #24]	@ (8018ed4 <ExitRun0Mode+0x2c>)
 8018ebc:	685b      	ldr	r3, [r3, #4]
 8018ebe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8018ec2:	2b00      	cmp	r3, #0
 8018ec4:	d0f9      	beq.n	8018eba <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8018ec6:	bf00      	nop
 8018ec8:	bf00      	nop
 8018eca:	46bd      	mov	sp, r7
 8018ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ed0:	4770      	bx	lr
 8018ed2:	bf00      	nop
 8018ed4:	58024800 	.word	0x58024800

08018ed8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8018ed8:	b580      	push	{r7, lr}
 8018eda:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8018edc:	4b22      	ldr	r3, [pc, #136]	@ (8018f68 <MX_USART1_UART_Init+0x90>)
 8018ede:	4a23      	ldr	r2, [pc, #140]	@ (8018f6c <MX_USART1_UART_Init+0x94>)
 8018ee0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8018ee2:	4b21      	ldr	r3, [pc, #132]	@ (8018f68 <MX_USART1_UART_Init+0x90>)
 8018ee4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8018ee8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8018eea:	4b1f      	ldr	r3, [pc, #124]	@ (8018f68 <MX_USART1_UART_Init+0x90>)
 8018eec:	2200      	movs	r2, #0
 8018eee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8018ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8018f68 <MX_USART1_UART_Init+0x90>)
 8018ef2:	2200      	movs	r2, #0
 8018ef4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8018ef6:	4b1c      	ldr	r3, [pc, #112]	@ (8018f68 <MX_USART1_UART_Init+0x90>)
 8018ef8:	2200      	movs	r2, #0
 8018efa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8018efc:	4b1a      	ldr	r3, [pc, #104]	@ (8018f68 <MX_USART1_UART_Init+0x90>)
 8018efe:	220c      	movs	r2, #12
 8018f00:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8018f02:	4b19      	ldr	r3, [pc, #100]	@ (8018f68 <MX_USART1_UART_Init+0x90>)
 8018f04:	2200      	movs	r2, #0
 8018f06:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8018f08:	4b17      	ldr	r3, [pc, #92]	@ (8018f68 <MX_USART1_UART_Init+0x90>)
 8018f0a:	2200      	movs	r2, #0
 8018f0c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8018f0e:	4b16      	ldr	r3, [pc, #88]	@ (8018f68 <MX_USART1_UART_Init+0x90>)
 8018f10:	2200      	movs	r2, #0
 8018f12:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8018f14:	4b14      	ldr	r3, [pc, #80]	@ (8018f68 <MX_USART1_UART_Init+0x90>)
 8018f16:	2200      	movs	r2, #0
 8018f18:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8018f1a:	4b13      	ldr	r3, [pc, #76]	@ (8018f68 <MX_USART1_UART_Init+0x90>)
 8018f1c:	2200      	movs	r2, #0
 8018f1e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8018f20:	4811      	ldr	r0, [pc, #68]	@ (8018f68 <MX_USART1_UART_Init+0x90>)
 8018f22:	f7f8 fcba 	bl	801189a <HAL_UART_Init>
 8018f26:	4603      	mov	r3, r0
 8018f28:	2b00      	cmp	r3, #0
 8018f2a:	d001      	beq.n	8018f30 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8018f2c:	f7fe f984 	bl	8017238 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8018f30:	2100      	movs	r1, #0
 8018f32:	480d      	ldr	r0, [pc, #52]	@ (8018f68 <MX_USART1_UART_Init+0x90>)
 8018f34:	f7f9 fd51 	bl	80129da <HAL_UARTEx_SetTxFifoThreshold>
 8018f38:	4603      	mov	r3, r0
 8018f3a:	2b00      	cmp	r3, #0
 8018f3c:	d001      	beq.n	8018f42 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8018f3e:	f7fe f97b 	bl	8017238 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8018f42:	2100      	movs	r1, #0
 8018f44:	4808      	ldr	r0, [pc, #32]	@ (8018f68 <MX_USART1_UART_Init+0x90>)
 8018f46:	f7f9 fd86 	bl	8012a56 <HAL_UARTEx_SetRxFifoThreshold>
 8018f4a:	4603      	mov	r3, r0
 8018f4c:	2b00      	cmp	r3, #0
 8018f4e:	d001      	beq.n	8018f54 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8018f50:	f7fe f972 	bl	8017238 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8018f54:	4804      	ldr	r0, [pc, #16]	@ (8018f68 <MX_USART1_UART_Init+0x90>)
 8018f56:	f7f9 fd07 	bl	8012968 <HAL_UARTEx_DisableFifoMode>
 8018f5a:	4603      	mov	r3, r0
 8018f5c:	2b00      	cmp	r3, #0
 8018f5e:	d001      	beq.n	8018f64 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8018f60:	f7fe f96a 	bl	8017238 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8018f64:	bf00      	nop
 8018f66:	bd80      	pop	{r7, pc}
 8018f68:	24011c68 	.word	0x24011c68
 8018f6c:	40011000 	.word	0x40011000

08018f70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8018f70:	b580      	push	{r7, lr}
 8018f72:	b0ba      	sub	sp, #232	@ 0xe8
 8018f74:	af00      	add	r7, sp, #0
 8018f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8018f78:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8018f7c:	2200      	movs	r2, #0
 8018f7e:	601a      	str	r2, [r3, #0]
 8018f80:	605a      	str	r2, [r3, #4]
 8018f82:	609a      	str	r2, [r3, #8]
 8018f84:	60da      	str	r2, [r3, #12]
 8018f86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8018f88:	f107 0310 	add.w	r3, r7, #16
 8018f8c:	22c0      	movs	r2, #192	@ 0xc0
 8018f8e:	2100      	movs	r1, #0
 8018f90:	4618      	mov	r0, r3
 8018f92:	f000 fcbf 	bl	8019914 <memset>
  if(uartHandle->Instance==USART1)
 8018f96:	687b      	ldr	r3, [r7, #4]
 8018f98:	681b      	ldr	r3, [r3, #0]
 8018f9a:	4a27      	ldr	r2, [pc, #156]	@ (8019038 <HAL_UART_MspInit+0xc8>)
 8018f9c:	4293      	cmp	r3, r2
 8018f9e:	d146      	bne.n	801902e <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8018fa0:	f04f 0201 	mov.w	r2, #1
 8018fa4:	f04f 0300 	mov.w	r3, #0
 8018fa8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8018fac:	2300      	movs	r3, #0
 8018fae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8018fb2:	f107 0310 	add.w	r3, r7, #16
 8018fb6:	4618      	mov	r0, r3
 8018fb8:	f7f3 fb7c 	bl	800c6b4 <HAL_RCCEx_PeriphCLKConfig>
 8018fbc:	4603      	mov	r3, r0
 8018fbe:	2b00      	cmp	r3, #0
 8018fc0:	d001      	beq.n	8018fc6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8018fc2:	f7fe f939 	bl	8017238 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8018fc6:	4b1d      	ldr	r3, [pc, #116]	@ (801903c <HAL_UART_MspInit+0xcc>)
 8018fc8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018fcc:	4a1b      	ldr	r2, [pc, #108]	@ (801903c <HAL_UART_MspInit+0xcc>)
 8018fce:	f043 0310 	orr.w	r3, r3, #16
 8018fd2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8018fd6:	4b19      	ldr	r3, [pc, #100]	@ (801903c <HAL_UART_MspInit+0xcc>)
 8018fd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8018fdc:	f003 0310 	and.w	r3, r3, #16
 8018fe0:	60fb      	str	r3, [r7, #12]
 8018fe2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8018fe4:	4b15      	ldr	r3, [pc, #84]	@ (801903c <HAL_UART_MspInit+0xcc>)
 8018fe6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8018fea:	4a14      	ldr	r2, [pc, #80]	@ (801903c <HAL_UART_MspInit+0xcc>)
 8018fec:	f043 0301 	orr.w	r3, r3, #1
 8018ff0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8018ff4:	4b11      	ldr	r3, [pc, #68]	@ (801903c <HAL_UART_MspInit+0xcc>)
 8018ff6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8018ffa:	f003 0301 	and.w	r3, r3, #1
 8018ffe:	60bb      	str	r3, [r7, #8]
 8019000:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8019002:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8019006:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801900a:	2302      	movs	r3, #2
 801900c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8019010:	2300      	movs	r3, #0
 8019012:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8019016:	2300      	movs	r3, #0
 8019018:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 801901c:	2307      	movs	r3, #7
 801901e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8019022:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8019026:	4619      	mov	r1, r3
 8019028:	4805      	ldr	r0, [pc, #20]	@ (8019040 <HAL_UART_MspInit+0xd0>)
 801902a:	f7ee fc31 	bl	8007890 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 801902e:	bf00      	nop
 8019030:	37e8      	adds	r7, #232	@ 0xe8
 8019032:	46bd      	mov	sp, r7
 8019034:	bd80      	pop	{r7, pc}
 8019036:	bf00      	nop
 8019038:	40011000 	.word	0x40011000
 801903c:	58024400 	.word	0x58024400
 8019040:	58020000 	.word	0x58020000

08019044 <USBH_MIDI_SOFProcess>:
static USBH_StatusTypeDef USBH_MIDI_InterfaceInit(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost);
static USBH_StatusTypeDef USBH_MIDI_SOFProcess(USBH_HandleTypeDef *phost)
{
 8019044:	b480      	push	{r7}
 8019046:	b083      	sub	sp, #12
 8019048:	af00      	add	r7, sp, #0
 801904a:	6078      	str	r0, [r7, #4]
    (void)phost;
    return USBH_OK;
 801904c:	2300      	movs	r3, #0
}
 801904e:	4618      	mov	r0, r3
 8019050:	370c      	adds	r7, #12
 8019052:	46bd      	mov	sp, r7
 8019054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019058:	4770      	bx	lr

0801905a <USBH_MIDI_ResetHandle>:
  NULL,
};


static void USBH_MIDI_ResetHandle(USBH_MIDI_HandleTypeDef *handle)
{
 801905a:	b580      	push	{r7, lr}
 801905c:	b082      	sub	sp, #8
 801905e:	af00      	add	r7, sp, #0
 8019060:	6078      	str	r0, [r7, #4]
  (void)USBH_memset(handle, 0, sizeof(*handle));
 8019062:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 8019066:	2100      	movs	r1, #0
 8019068:	6878      	ldr	r0, [r7, #4]
 801906a:	f000 fc53 	bl	8019914 <memset>
  handle->InPipe = 0xFFU;
 801906e:	687b      	ldr	r3, [r7, #4]
 8019070:	22ff      	movs	r2, #255	@ 0xff
 8019072:	721a      	strb	r2, [r3, #8]
  handle->OutPipe = 0xFFU;
 8019074:	687b      	ldr	r3, [r7, #4]
 8019076:	22ff      	movs	r2, #255	@ 0xff
 8019078:	725a      	strb	r2, [r3, #9]
  handle->rx_state = USBH_MIDI_RX_IDLE;
 801907a:	687b      	ldr	r3, [r7, #4]
 801907c:	2200      	movs	r2, #0
 801907e:	72da      	strb	r2, [r3, #11]
  handle->tx_state = USBH_MIDI_TX_IDLE;
 8019080:	687b      	ldr	r3, [r7, #4]
 8019082:	2200      	movs	r2, #0
 8019084:	731a      	strb	r2, [r3, #12]
}
 8019086:	bf00      	nop
 8019088:	3708      	adds	r7, #8
 801908a:	46bd      	mov	sp, r7
 801908c:	bd80      	pop	{r7, pc}
	...

08019090 <USBH_MIDI_InterfaceInit>:

static USBH_StatusTypeDef USBH_MIDI_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8019090:	b590      	push	{r4, r7, lr}
 8019092:	b08d      	sub	sp, #52	@ 0x34
 8019094:	af04      	add	r7, sp, #16
 8019096:	6078      	str	r0, [r7, #4]
  USBH_UsrLog("USBH_MIDI_InterfaceInit");

  if (phost == NULL)
 8019098:	687b      	ldr	r3, [r7, #4]
 801909a:	2b00      	cmp	r3, #0
 801909c:	d101      	bne.n	80190a2 <USBH_MIDI_InterfaceInit+0x12>
  {
    return USBH_FAIL;
 801909e:	2302      	movs	r3, #2
 80190a0:	e110      	b.n	80192c4 <USBH_MIDI_InterfaceInit+0x234>
  }

  uint8_t interface = 0xFFU;
 80190a2:	23ff      	movs	r3, #255	@ 0xff
 80190a4:	77fb      	strb	r3, [r7, #31]
  uint8_t max_itf = (phost->device.CfgDesc.bNumInterfaces <= USBH_MAX_NUM_INTERFACES)
 80190a6:	687b      	ldr	r3, [r7, #4]
 80190a8:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80190ac:	2b05      	cmp	r3, #5
 80190ae:	bf28      	it	cs
 80190b0:	2305      	movcs	r3, #5
 80190b2:	773b      	strb	r3, [r7, #28]
                      ? phost->device.CfgDesc.bNumInterfaces
                      : USBH_MAX_NUM_INTERFACES;

  for (uint8_t idx = 0U; idx < max_itf; idx++)
 80190b4:	2300      	movs	r3, #0
 80190b6:	77bb      	strb	r3, [r7, #30]
 80190b8:	e017      	b.n	80190ea <USBH_MIDI_InterfaceInit+0x5a>
  {
    USBH_InterfaceDescTypeDef *itf = &phost->device.CfgDesc.Itf_Desc[idx];
 80190ba:	7fbb      	ldrb	r3, [r7, #30]
 80190bc:	2232      	movs	r2, #50	@ 0x32
 80190be:	fb02 f303 	mul.w	r3, r2, r3
 80190c2:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80190c6:	687a      	ldr	r2, [r7, #4]
 80190c8:	4413      	add	r3, r2
 80190ca:	330a      	adds	r3, #10
 80190cc:	61bb      	str	r3, [r7, #24]
    if ((itf->bInterfaceClass == USBH_MIDI_CLASS)
 80190ce:	69bb      	ldr	r3, [r7, #24]
 80190d0:	795b      	ldrb	r3, [r3, #5]
 80190d2:	2b01      	cmp	r3, #1
 80190d4:	d106      	bne.n	80190e4 <USBH_MIDI_InterfaceInit+0x54>
        && (itf->bInterfaceSubClass == USBH_MIDI_SUBCLASS))
 80190d6:	69bb      	ldr	r3, [r7, #24]
 80190d8:	799b      	ldrb	r3, [r3, #6]
 80190da:	2b03      	cmp	r3, #3
 80190dc:	d102      	bne.n	80190e4 <USBH_MIDI_InterfaceInit+0x54>
    {
      interface = idx;
 80190de:	7fbb      	ldrb	r3, [r7, #30]
 80190e0:	77fb      	strb	r3, [r7, #31]
      break;
 80190e2:	e006      	b.n	80190f2 <USBH_MIDI_InterfaceInit+0x62>
  for (uint8_t idx = 0U; idx < max_itf; idx++)
 80190e4:	7fbb      	ldrb	r3, [r7, #30]
 80190e6:	3301      	adds	r3, #1
 80190e8:	77bb      	strb	r3, [r7, #30]
 80190ea:	7fba      	ldrb	r2, [r7, #30]
 80190ec:	7f3b      	ldrb	r3, [r7, #28]
 80190ee:	429a      	cmp	r2, r3
 80190f0:	d3e3      	bcc.n	80190ba <USBH_MIDI_InterfaceInit+0x2a>
    }
  }

  if (interface == 0xFFU)
 80190f2:	7ffb      	ldrb	r3, [r7, #31]
 80190f4:	2bff      	cmp	r3, #255	@ 0xff
 80190f6:	d101      	bne.n	80190fc <USBH_MIDI_InterfaceInit+0x6c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: no MIDI interface");
    return USBH_FAIL;
 80190f8:	2302      	movs	r3, #2
 80190fa:	e0e3      	b.n	80192c4 <USBH_MIDI_InterfaceInit+0x234>
  }

  if (USBH_SelectInterface(phost, interface) != USBH_OK)
 80190fc:	7ffb      	ldrb	r3, [r7, #31]
 80190fe:	4619      	mov	r1, r3
 8019100:	6878      	ldr	r0, [r7, #4]
 8019102:	f7e8 ffed 	bl	80020e0 <USBH_SelectInterface>
 8019106:	4603      	mov	r3, r0
 8019108:	2b00      	cmp	r3, #0
 801910a:	d001      	beq.n	8019110 <USBH_MIDI_InterfaceInit+0x80>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: select interface failed");
    return USBH_FAIL;
 801910c:	2302      	movs	r3, #2
 801910e:	e0d9      	b.n	80192c4 <USBH_MIDI_InterfaceInit+0x234>
  }

  USBH_MIDI_HandleTypeDef *handle = &midi_handle;
 8019110:	4b6e      	ldr	r3, [pc, #440]	@ (80192cc <USBH_MIDI_InterfaceInit+0x23c>)
 8019112:	617b      	str	r3, [r7, #20]
  USBH_MIDI_ResetHandle(handle);
 8019114:	6978      	ldr	r0, [r7, #20]
 8019116:	f7ff ffa0 	bl	801905a <USBH_MIDI_ResetHandle>
  phost->pActiveClass->pData = handle;
 801911a:	687b      	ldr	r3, [r7, #4]
 801911c:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8019120:	697a      	ldr	r2, [r7, #20]
 8019122:	61da      	str	r2, [r3, #28]
  handle->interface = interface;
 8019124:	697b      	ldr	r3, [r7, #20]
 8019126:	7ffa      	ldrb	r2, [r7, #31]
 8019128:	701a      	strb	r2, [r3, #0]

  USBH_InterfaceDescTypeDef *itf = &phost->device.CfgDesc.Itf_Desc[interface];
 801912a:	7ffb      	ldrb	r3, [r7, #31]
 801912c:	2232      	movs	r2, #50	@ 0x32
 801912e:	fb02 f303 	mul.w	r3, r2, r3
 8019132:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8019136:	687a      	ldr	r2, [r7, #4]
 8019138:	4413      	add	r3, r2
 801913a:	330a      	adds	r3, #10
 801913c:	613b      	str	r3, [r7, #16]
  uint8_t max_ep = (itf->bNumEndpoints <= USBH_MAX_NUM_ENDPOINTS)
 801913e:	693b      	ldr	r3, [r7, #16]
 8019140:	791b      	ldrb	r3, [r3, #4]
 8019142:	2b05      	cmp	r3, #5
 8019144:	bf28      	it	cs
 8019146:	2305      	movcs	r3, #5
 8019148:	73fb      	strb	r3, [r7, #15]
                     ? itf->bNumEndpoints
                     : USBH_MAX_NUM_ENDPOINTS;

  for (uint8_t idx = 0U; idx < max_ep; idx++)
 801914a:	2300      	movs	r3, #0
 801914c:	777b      	strb	r3, [r7, #29]
 801914e:	e037      	b.n	80191c0 <USBH_MIDI_InterfaceInit+0x130>
  {
    USBH_EpDescTypeDef *ep = &itf->Ep_Desc[idx];
 8019150:	7f7b      	ldrb	r3, [r7, #29]
 8019152:	3301      	adds	r3, #1
 8019154:	00db      	lsls	r3, r3, #3
 8019156:	693a      	ldr	r2, [r7, #16]
 8019158:	4413      	add	r3, r2
 801915a:	3302      	adds	r3, #2
 801915c:	60bb      	str	r3, [r7, #8]

    if ((ep->bmAttributes & USB_EP_TYPE_MASK) != USB_EP_TYPE_BULK)
 801915e:	68bb      	ldr	r3, [r7, #8]
 8019160:	78db      	ldrb	r3, [r3, #3]
 8019162:	f003 0303 	and.w	r3, r3, #3
 8019166:	2b02      	cmp	r3, #2
 8019168:	d126      	bne.n	80191b8 <USBH_MIDI_InterfaceInit+0x128>
    {
      continue;
    }

    if ((ep->bEndpointAddress & 0x80U) != 0U)
 801916a:	68bb      	ldr	r3, [r7, #8]
 801916c:	789b      	ldrb	r3, [r3, #2]
 801916e:	b25b      	sxtb	r3, r3
 8019170:	2b00      	cmp	r3, #0
 8019172:	da10      	bge.n	8019196 <USBH_MIDI_InterfaceInit+0x106>
    {
      if (handle->InEp == 0U)
 8019174:	697b      	ldr	r3, [r7, #20]
 8019176:	785b      	ldrb	r3, [r3, #1]
 8019178:	2b00      	cmp	r3, #0
 801917a:	d11e      	bne.n	80191ba <USBH_MIDI_InterfaceInit+0x12a>
      {
        handle->InEp = ep->bEndpointAddress;
 801917c:	68bb      	ldr	r3, [r7, #8]
 801917e:	789a      	ldrb	r2, [r3, #2]
 8019180:	697b      	ldr	r3, [r7, #20]
 8019182:	705a      	strb	r2, [r3, #1]
        handle->InEpSize = (ep->wMaxPacketSize <= USBH_MIDI_RX_BUF_SIZE)
 8019184:	68bb      	ldr	r3, [r7, #8]
 8019186:	889b      	ldrh	r3, [r3, #4]
                             ? ep->wMaxPacketSize
                             : USBH_MIDI_RX_BUF_SIZE;
 8019188:	2b40      	cmp	r3, #64	@ 0x40
 801918a:	bf28      	it	cs
 801918c:	2340      	movcs	r3, #64	@ 0x40
 801918e:	b29a      	uxth	r2, r3
        handle->InEpSize = (ep->wMaxPacketSize <= USBH_MIDI_RX_BUF_SIZE)
 8019190:	697b      	ldr	r3, [r7, #20]
 8019192:	809a      	strh	r2, [r3, #4]
 8019194:	e011      	b.n	80191ba <USBH_MIDI_InterfaceInit+0x12a>
      }
    }
    else
    {
      if (handle->OutEp == 0U)
 8019196:	697b      	ldr	r3, [r7, #20]
 8019198:	789b      	ldrb	r3, [r3, #2]
 801919a:	2b00      	cmp	r3, #0
 801919c:	d10d      	bne.n	80191ba <USBH_MIDI_InterfaceInit+0x12a>
      {
        handle->OutEp = ep->bEndpointAddress;
 801919e:	68bb      	ldr	r3, [r7, #8]
 80191a0:	789a      	ldrb	r2, [r3, #2]
 80191a2:	697b      	ldr	r3, [r7, #20]
 80191a4:	709a      	strb	r2, [r3, #2]
        handle->OutEpSize = (ep->wMaxPacketSize <= USBH_MIDI_TX_BUF_SIZE)
 80191a6:	68bb      	ldr	r3, [r7, #8]
 80191a8:	889b      	ldrh	r3, [r3, #4]
                              ? ep->wMaxPacketSize
                              : USBH_MIDI_TX_BUF_SIZE;
 80191aa:	2b40      	cmp	r3, #64	@ 0x40
 80191ac:	bf28      	it	cs
 80191ae:	2340      	movcs	r3, #64	@ 0x40
 80191b0:	b29a      	uxth	r2, r3
        handle->OutEpSize = (ep->wMaxPacketSize <= USBH_MIDI_TX_BUF_SIZE)
 80191b2:	697b      	ldr	r3, [r7, #20]
 80191b4:	80da      	strh	r2, [r3, #6]
 80191b6:	e000      	b.n	80191ba <USBH_MIDI_InterfaceInit+0x12a>
      continue;
 80191b8:	bf00      	nop
  for (uint8_t idx = 0U; idx < max_ep; idx++)
 80191ba:	7f7b      	ldrb	r3, [r7, #29]
 80191bc:	3301      	adds	r3, #1
 80191be:	777b      	strb	r3, [r7, #29]
 80191c0:	7f7a      	ldrb	r2, [r7, #29]
 80191c2:	7bfb      	ldrb	r3, [r7, #15]
 80191c4:	429a      	cmp	r2, r3
 80191c6:	d3c3      	bcc.n	8019150 <USBH_MIDI_InterfaceInit+0xc0>
      }
    }
  }

  if ((handle->InEp == 0U) || (handle->OutEp == 0U))
 80191c8:	697b      	ldr	r3, [r7, #20]
 80191ca:	785b      	ldrb	r3, [r3, #1]
 80191cc:	2b00      	cmp	r3, #0
 80191ce:	d003      	beq.n	80191d8 <USBH_MIDI_InterfaceInit+0x148>
 80191d0:	697b      	ldr	r3, [r7, #20]
 80191d2:	789b      	ldrb	r3, [r3, #2]
 80191d4:	2b00      	cmp	r3, #0
 80191d6:	d101      	bne.n	80191dc <USBH_MIDI_InterfaceInit+0x14c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: missing endpoints");
    return USBH_FAIL;
 80191d8:	2302      	movs	r3, #2
 80191da:	e073      	b.n	80192c4 <USBH_MIDI_InterfaceInit+0x234>
  }

  if ((handle->InEpSize == 0U) || (handle->OutEpSize == 0U))
 80191dc:	697b      	ldr	r3, [r7, #20]
 80191de:	889b      	ldrh	r3, [r3, #4]
 80191e0:	2b00      	cmp	r3, #0
 80191e2:	d003      	beq.n	80191ec <USBH_MIDI_InterfaceInit+0x15c>
 80191e4:	697b      	ldr	r3, [r7, #20]
 80191e6:	88db      	ldrh	r3, [r3, #6]
 80191e8:	2b00      	cmp	r3, #0
 80191ea:	d101      	bne.n	80191f0 <USBH_MIDI_InterfaceInit+0x160>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: invalid endpoint sizes");
    return USBH_FAIL;
 80191ec:	2302      	movs	r3, #2
 80191ee:	e069      	b.n	80192c4 <USBH_MIDI_InterfaceInit+0x234>
  }

  handle->InPipe = USBH_AllocPipe(phost, handle->InEp);
 80191f0:	697b      	ldr	r3, [r7, #20]
 80191f2:	785b      	ldrb	r3, [r3, #1]
 80191f4:	4619      	mov	r1, r3
 80191f6:	6878      	ldr	r0, [r7, #4]
 80191f8:	f7ea fae1 	bl	80037be <USBH_AllocPipe>
 80191fc:	4603      	mov	r3, r0
 80191fe:	461a      	mov	r2, r3
 8019200:	697b      	ldr	r3, [r7, #20]
 8019202:	721a      	strb	r2, [r3, #8]
  handle->OutPipe = USBH_AllocPipe(phost, handle->OutEp);
 8019204:	697b      	ldr	r3, [r7, #20]
 8019206:	789b      	ldrb	r3, [r3, #2]
 8019208:	4619      	mov	r1, r3
 801920a:	6878      	ldr	r0, [r7, #4]
 801920c:	f7ea fad7 	bl	80037be <USBH_AllocPipe>
 8019210:	4603      	mov	r3, r0
 8019212:	461a      	mov	r2, r3
 8019214:	697b      	ldr	r3, [r7, #20]
 8019216:	725a      	strb	r2, [r3, #9]

  if ((handle->InPipe == 0xFFU) || (handle->OutPipe == 0xFFU))
 8019218:	697b      	ldr	r3, [r7, #20]
 801921a:	7a1b      	ldrb	r3, [r3, #8]
 801921c:	2bff      	cmp	r3, #255	@ 0xff
 801921e:	d003      	beq.n	8019228 <USBH_MIDI_InterfaceInit+0x198>
 8019220:	697b      	ldr	r3, [r7, #20]
 8019222:	7a5b      	ldrb	r3, [r3, #9]
 8019224:	2bff      	cmp	r3, #255	@ 0xff
 8019226:	d101      	bne.n	801922c <USBH_MIDI_InterfaceInit+0x19c>
  {
    USBH_ErrLog("USBH_MIDI_InterfaceInit: pipe alloc failed");
    return USBH_FAIL;
 8019228:	2302      	movs	r3, #2
 801922a:	e04b      	b.n	80192c4 <USBH_MIDI_InterfaceInit+0x234>
  }

  (void)USBH_OpenPipe(phost, handle->InPipe, handle->InEp,
 801922c:	697b      	ldr	r3, [r7, #20]
 801922e:	7a19      	ldrb	r1, [r3, #8]
 8019230:	697b      	ldr	r3, [r7, #20]
 8019232:	7858      	ldrb	r0, [r3, #1]
 8019234:	687b      	ldr	r3, [r7, #4]
 8019236:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 801923a:	687b      	ldr	r3, [r7, #4]
 801923c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8019240:	697a      	ldr	r2, [r7, #20]
 8019242:	8892      	ldrh	r2, [r2, #4]
 8019244:	9202      	str	r2, [sp, #8]
 8019246:	2202      	movs	r2, #2
 8019248:	9201      	str	r2, [sp, #4]
 801924a:	9300      	str	r3, [sp, #0]
 801924c:	4623      	mov	r3, r4
 801924e:	4602      	mov	r2, r0
 8019250:	6878      	ldr	r0, [r7, #4]
 8019252:	f7ea fa85 	bl	8003760 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed,
                      USB_EP_TYPE_BULK, handle->InEpSize);
  (void)USBH_OpenPipe(phost, handle->OutPipe, handle->OutEp,
 8019256:	697b      	ldr	r3, [r7, #20]
 8019258:	7a59      	ldrb	r1, [r3, #9]
 801925a:	697b      	ldr	r3, [r7, #20]
 801925c:	7898      	ldrb	r0, [r3, #2]
 801925e:	687b      	ldr	r3, [r7, #4]
 8019260:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8019264:	687b      	ldr	r3, [r7, #4]
 8019266:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 801926a:	697a      	ldr	r2, [r7, #20]
 801926c:	88d2      	ldrh	r2, [r2, #6]
 801926e:	9202      	str	r2, [sp, #8]
 8019270:	2202      	movs	r2, #2
 8019272:	9201      	str	r2, [sp, #4]
 8019274:	9300      	str	r3, [sp, #0]
 8019276:	4623      	mov	r3, r4
 8019278:	4602      	mov	r2, r0
 801927a:	6878      	ldr	r0, [r7, #4]
 801927c:	f7ea fa70 	bl	8003760 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed,
                      USB_EP_TYPE_BULK, handle->OutEpSize);
  (void)USBH_LL_SetToggle(phost, handle->InPipe, 0U);
 8019280:	697b      	ldr	r3, [r7, #20]
 8019282:	7a1b      	ldrb	r3, [r3, #8]
 8019284:	2200      	movs	r2, #0
 8019286:	4619      	mov	r1, r3
 8019288:	6878      	ldr	r0, [r7, #4]
 801928a:	f7eb fa7c 	bl	8004786 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, handle->OutPipe, 0U);
 801928e:	697b      	ldr	r3, [r7, #20]
 8019290:	7a5b      	ldrb	r3, [r3, #9]
 8019292:	2200      	movs	r2, #0
 8019294:	4619      	mov	r1, r3
 8019296:	6878      	ldr	r0, [r7, #4]
 8019298:	f7eb fa75 	bl	8004786 <USBH_LL_SetToggle>

  handle->rx_buffer_size = handle->InEpSize;
 801929c:	697b      	ldr	r3, [r7, #20]
 801929e:	889a      	ldrh	r2, [r3, #4]
 80192a0:	697b      	ldr	r3, [r7, #20]
 80192a2:	81da      	strh	r2, [r3, #14]
  handle->state = USBH_MIDI_STATE_TRANSFER;
 80192a4:	697b      	ldr	r3, [r7, #20]
 80192a6:	2201      	movs	r2, #1
 80192a8:	729a      	strb	r2, [r3, #10]
  handle->rx_state = USBH_MIDI_RX_RECEIVE;
 80192aa:	697b      	ldr	r3, [r7, #20]
 80192ac:	2201      	movs	r2, #1
 80192ae:	72da      	strb	r2, [r3, #11]
  handle->tx_state = USBH_MIDI_TX_IDLE;
 80192b0:	697b      	ldr	r3, [r7, #20]
 80192b2:	2200      	movs	r2, #0
 80192b4:	731a      	strb	r2, [r3, #12]
  handle->rx_busy = false;
 80192b6:	697b      	ldr	r3, [r7, #20]
 80192b8:	2200      	movs	r2, #0
 80192ba:	749a      	strb	r2, [r3, #18]
  handle->tx_busy = false;
 80192bc:	697b      	ldr	r3, [r7, #20]
 80192be:	2200      	movs	r2, #0
 80192c0:	74da      	strb	r2, [r3, #19]

  USBH_UsrLog("USBH_MIDI_InterfaceInit: IN=0x%02X OUT=0x%02X", handle->InEp, handle->OutEp);

  return USBH_OK;
 80192c2:	2300      	movs	r3, #0
}
 80192c4:	4618      	mov	r0, r3
 80192c6:	3724      	adds	r7, #36	@ 0x24
 80192c8:	46bd      	mov	sp, r7
 80192ca:	bd90      	pop	{r4, r7, pc}
 80192cc:	24011d00 	.word	0x24011d00

080192d0 <USBH_MIDI_InterfaceDeInit>:

static USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80192d0:	b580      	push	{r7, lr}
 80192d2:	b084      	sub	sp, #16
 80192d4:	af00      	add	r7, sp, #0
 80192d6:	6078      	str	r0, [r7, #4]
  USBH_UsrLog("USBH_MIDI_InterfaceDeInit (disconnect)");

  if ((phost == NULL) || (phost->pActiveClass == NULL))
 80192d8:	687b      	ldr	r3, [r7, #4]
 80192da:	2b00      	cmp	r3, #0
 80192dc:	d004      	beq.n	80192e8 <USBH_MIDI_InterfaceDeInit+0x18>
 80192de:	687b      	ldr	r3, [r7, #4]
 80192e0:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80192e4:	2b00      	cmp	r3, #0
 80192e6:	d101      	bne.n	80192ec <USBH_MIDI_InterfaceDeInit+0x1c>
  {
    return USBH_FAIL;
 80192e8:	2302      	movs	r3, #2
 80192ea:	e038      	b.n	801935e <USBH_MIDI_InterfaceDeInit+0x8e>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 80192ec:	687b      	ldr	r3, [r7, #4]
 80192ee:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80192f2:	69db      	ldr	r3, [r3, #28]
 80192f4:	60fb      	str	r3, [r7, #12]

  if (handle == NULL)
 80192f6:	68fb      	ldr	r3, [r7, #12]
 80192f8:	2b00      	cmp	r3, #0
 80192fa:	d101      	bne.n	8019300 <USBH_MIDI_InterfaceDeInit+0x30>
  {
    return USBH_FAIL;
 80192fc:	2302      	movs	r3, #2
 80192fe:	e02e      	b.n	801935e <USBH_MIDI_InterfaceDeInit+0x8e>
  }

  if (handle->InPipe != 0xFFU)
 8019300:	68fb      	ldr	r3, [r7, #12]
 8019302:	7a1b      	ldrb	r3, [r3, #8]
 8019304:	2bff      	cmp	r3, #255	@ 0xff
 8019306:	d00e      	beq.n	8019326 <USBH_MIDI_InterfaceDeInit+0x56>
  {
    (void)USBH_ClosePipe(phost, handle->InPipe);
 8019308:	68fb      	ldr	r3, [r7, #12]
 801930a:	7a1b      	ldrb	r3, [r3, #8]
 801930c:	4619      	mov	r1, r3
 801930e:	6878      	ldr	r0, [r7, #4]
 8019310:	f7ea fa45 	bl	800379e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, handle->InPipe);
 8019314:	68fb      	ldr	r3, [r7, #12]
 8019316:	7a1b      	ldrb	r3, [r3, #8]
 8019318:	4619      	mov	r1, r3
 801931a:	6878      	ldr	r0, [r7, #4]
 801931c:	f7ea fa71 	bl	8003802 <USBH_FreePipe>
    handle->InPipe = 0xFFU;
 8019320:	68fb      	ldr	r3, [r7, #12]
 8019322:	22ff      	movs	r2, #255	@ 0xff
 8019324:	721a      	strb	r2, [r3, #8]
  }

  if (handle->OutPipe != 0xFFU)
 8019326:	68fb      	ldr	r3, [r7, #12]
 8019328:	7a5b      	ldrb	r3, [r3, #9]
 801932a:	2bff      	cmp	r3, #255	@ 0xff
 801932c:	d00e      	beq.n	801934c <USBH_MIDI_InterfaceDeInit+0x7c>
  {
    (void)USBH_ClosePipe(phost, handle->OutPipe);
 801932e:	68fb      	ldr	r3, [r7, #12]
 8019330:	7a5b      	ldrb	r3, [r3, #9]
 8019332:	4619      	mov	r1, r3
 8019334:	6878      	ldr	r0, [r7, #4]
 8019336:	f7ea fa32 	bl	800379e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, handle->OutPipe);
 801933a:	68fb      	ldr	r3, [r7, #12]
 801933c:	7a5b      	ldrb	r3, [r3, #9]
 801933e:	4619      	mov	r1, r3
 8019340:	6878      	ldr	r0, [r7, #4]
 8019342:	f7ea fa5e 	bl	8003802 <USBH_FreePipe>
    handle->OutPipe = 0xFFU;
 8019346:	68fb      	ldr	r3, [r7, #12]
 8019348:	22ff      	movs	r2, #255	@ 0xff
 801934a:	725a      	strb	r2, [r3, #9]
  }

  USBH_MIDI_ResetHandle(handle);
 801934c:	68f8      	ldr	r0, [r7, #12]
 801934e:	f7ff fe84 	bl	801905a <USBH_MIDI_ResetHandle>
  phost->pActiveClass->pData = NULL;
 8019352:	687b      	ldr	r3, [r7, #4]
 8019354:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8019358:	2200      	movs	r2, #0
 801935a:	61da      	str	r2, [r3, #28]

  return USBH_OK;
 801935c:	2300      	movs	r3, #0
}
 801935e:	4618      	mov	r0, r3
 8019360:	3710      	adds	r7, #16
 8019362:	46bd      	mov	sp, r7
 8019364:	bd80      	pop	{r7, pc}

08019366 <USBH_MIDI_ClassRequest>:

static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost)
{
 8019366:	b480      	push	{r7}
 8019368:	b083      	sub	sp, #12
 801936a:	af00      	add	r7, sp, #0
 801936c:	6078      	str	r0, [r7, #4]
  (void)phost;
  USBH_UsrLog("USBH_MIDI_ClassRequest");
  return USBH_OK;
 801936e:	2300      	movs	r3, #0
}
 8019370:	4618      	mov	r0, r3
 8019372:	370c      	adds	r7, #12
 8019374:	46bd      	mov	sp, r7
 8019376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801937a:	4770      	bx	lr

0801937c <USBH_MIDI_PushRx>:

static void USBH_MIDI_PushRx(USBH_MIDI_HandleTypeDef *handle,
                            const uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 801937c:	b480      	push	{r7}
 801937e:	b083      	sub	sp, #12
 8019380:	af00      	add	r7, sp, #0
 8019382:	6078      	str	r0, [r7, #4]
 8019384:	6039      	str	r1, [r7, #0]
  if (handle->rx_count >= USBH_MIDI_RX_QUEUE_LEN)
 8019386:	687b      	ldr	r3, [r7, #4]
 8019388:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 801938c:	2b3f      	cmp	r3, #63	@ 0x3f
 801938e:	d844      	bhi.n	801941a <USBH_MIDI_PushRx+0x9e>
  {
    return;
  }

  handle->rx_queue[handle->rx_head].data[0] = packet[0];
 8019390:	687b      	ldr	r3, [r7, #4]
 8019392:	f8b3 31a0 	ldrh.w	r3, [r3, #416]	@ 0x1a0
 8019396:	461a      	mov	r2, r3
 8019398:	683b      	ldr	r3, [r7, #0]
 801939a:	7819      	ldrb	r1, [r3, #0]
 801939c:	687b      	ldr	r3, [r7, #4]
 801939e:	3228      	adds	r2, #40	@ 0x28
 80193a0:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  handle->rx_queue[handle->rx_head].data[1] = packet[1];
 80193a4:	683b      	ldr	r3, [r7, #0]
 80193a6:	3301      	adds	r3, #1
 80193a8:	687a      	ldr	r2, [r7, #4]
 80193aa:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 80193ae:	4610      	mov	r0, r2
 80193b0:	7819      	ldrb	r1, [r3, #0]
 80193b2:	687a      	ldr	r2, [r7, #4]
 80193b4:	0083      	lsls	r3, r0, #2
 80193b6:	4413      	add	r3, r2
 80193b8:	460a      	mov	r2, r1
 80193ba:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
  handle->rx_queue[handle->rx_head].data[2] = packet[2];
 80193be:	683b      	ldr	r3, [r7, #0]
 80193c0:	3302      	adds	r3, #2
 80193c2:	687a      	ldr	r2, [r7, #4]
 80193c4:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 80193c8:	4610      	mov	r0, r2
 80193ca:	7819      	ldrb	r1, [r3, #0]
 80193cc:	687a      	ldr	r2, [r7, #4]
 80193ce:	0083      	lsls	r3, r0, #2
 80193d0:	4413      	add	r3, r2
 80193d2:	460a      	mov	r2, r1
 80193d4:	f883 20a2 	strb.w	r2, [r3, #162]	@ 0xa2
  handle->rx_queue[handle->rx_head].data[3] = packet[3];
 80193d8:	683b      	ldr	r3, [r7, #0]
 80193da:	3303      	adds	r3, #3
 80193dc:	687a      	ldr	r2, [r7, #4]
 80193de:	f8b2 21a0 	ldrh.w	r2, [r2, #416]	@ 0x1a0
 80193e2:	4610      	mov	r0, r2
 80193e4:	7819      	ldrb	r1, [r3, #0]
 80193e6:	687a      	ldr	r2, [r7, #4]
 80193e8:	0083      	lsls	r3, r0, #2
 80193ea:	4413      	add	r3, r2
 80193ec:	460a      	mov	r2, r1
 80193ee:	f883 20a3 	strb.w	r2, [r3, #163]	@ 0xa3
  handle->rx_head = (uint16_t)((handle->rx_head + 1U) % USBH_MIDI_RX_QUEUE_LEN);
 80193f2:	687b      	ldr	r3, [r7, #4]
 80193f4:	f8b3 31a0 	ldrh.w	r3, [r3, #416]	@ 0x1a0
 80193f8:	3301      	adds	r3, #1
 80193fa:	b29b      	uxth	r3, r3
 80193fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8019400:	b29a      	uxth	r2, r3
 8019402:	687b      	ldr	r3, [r7, #4]
 8019404:	f8a3 21a0 	strh.w	r2, [r3, #416]	@ 0x1a0
  handle->rx_count++;
 8019408:	687b      	ldr	r3, [r7, #4]
 801940a:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 801940e:	3301      	adds	r3, #1
 8019410:	b29a      	uxth	r2, r3
 8019412:	687b      	ldr	r3, [r7, #4]
 8019414:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4
 8019418:	e000      	b.n	801941c <USBH_MIDI_PushRx+0xa0>
    return;
 801941a:	bf00      	nop
}
 801941c:	370c      	adds	r7, #12
 801941e:	46bd      	mov	sp, r7
 8019420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019424:	4770      	bx	lr

08019426 <USBH_MIDI_PopTx>:

static bool USBH_MIDI_PopTx(USBH_MIDI_HandleTypeDef *handle,
                           uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 8019426:	b480      	push	{r7}
 8019428:	b083      	sub	sp, #12
 801942a:	af00      	add	r7, sp, #0
 801942c:	6078      	str	r0, [r7, #4]
 801942e:	6039      	str	r1, [r7, #0]
  if (handle->tx_count == 0U)
 8019430:	687b      	ldr	r3, [r7, #4]
 8019432:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 8019436:	2b00      	cmp	r3, #0
 8019438:	d101      	bne.n	801943e <USBH_MIDI_PopTx+0x18>
  {
    return false;
 801943a:	2300      	movs	r3, #0
 801943c:	e041      	b.n	80194c2 <USBH_MIDI_PopTx+0x9c>
  }

  packet[0] = handle->tx_queue[handle->tx_tail].data[0];
 801943e:	687b      	ldr	r3, [r7, #4]
 8019440:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 8019444:	461a      	mov	r2, r3
 8019446:	687b      	ldr	r3, [r7, #4]
 8019448:	3270      	adds	r2, #112	@ 0x70
 801944a:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 801944e:	683b      	ldr	r3, [r7, #0]
 8019450:	701a      	strb	r2, [r3, #0]
  packet[1] = handle->tx_queue[handle->tx_tail].data[1];
 8019452:	687b      	ldr	r3, [r7, #4]
 8019454:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 8019458:	4618      	mov	r0, r3
 801945a:	683b      	ldr	r3, [r7, #0]
 801945c:	1c5a      	adds	r2, r3, #1
 801945e:	6879      	ldr	r1, [r7, #4]
 8019460:	0083      	lsls	r3, r0, #2
 8019462:	440b      	add	r3, r1
 8019464:	f893 31c1 	ldrb.w	r3, [r3, #449]	@ 0x1c1
 8019468:	7013      	strb	r3, [r2, #0]
  packet[2] = handle->tx_queue[handle->tx_tail].data[2];
 801946a:	687b      	ldr	r3, [r7, #4]
 801946c:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 8019470:	4618      	mov	r0, r3
 8019472:	683b      	ldr	r3, [r7, #0]
 8019474:	1c9a      	adds	r2, r3, #2
 8019476:	6879      	ldr	r1, [r7, #4]
 8019478:	0083      	lsls	r3, r0, #2
 801947a:	440b      	add	r3, r1
 801947c:	f893 31c2 	ldrb.w	r3, [r3, #450]	@ 0x1c2
 8019480:	7013      	strb	r3, [r2, #0]
  packet[3] = handle->tx_queue[handle->tx_tail].data[3];
 8019482:	687b      	ldr	r3, [r7, #4]
 8019484:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 8019488:	4618      	mov	r0, r3
 801948a:	683b      	ldr	r3, [r7, #0]
 801948c:	1cda      	adds	r2, r3, #3
 801948e:	6879      	ldr	r1, [r7, #4]
 8019490:	0083      	lsls	r3, r0, #2
 8019492:	440b      	add	r3, r1
 8019494:	f893 31c3 	ldrb.w	r3, [r3, #451]	@ 0x1c3
 8019498:	7013      	strb	r3, [r2, #0]
  handle->tx_tail = (uint16_t)((handle->tx_tail + 1U) % USBH_MIDI_TX_QUEUE_LEN);
 801949a:	687b      	ldr	r3, [r7, #4]
 801949c:	f8b3 32c2 	ldrh.w	r3, [r3, #706]	@ 0x2c2
 80194a0:	3301      	adds	r3, #1
 80194a2:	b29b      	uxth	r3, r3
 80194a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80194a8:	b29a      	uxth	r2, r3
 80194aa:	687b      	ldr	r3, [r7, #4]
 80194ac:	f8a3 22c2 	strh.w	r2, [r3, #706]	@ 0x2c2
  handle->tx_count--;
 80194b0:	687b      	ldr	r3, [r7, #4]
 80194b2:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 80194b6:	3b01      	subs	r3, #1
 80194b8:	b29a      	uxth	r2, r3
 80194ba:	687b      	ldr	r3, [r7, #4]
 80194bc:	f8a3 22c4 	strh.w	r2, [r3, #708]	@ 0x2c4
  return true;
 80194c0:	2301      	movs	r3, #1
}
 80194c2:	4618      	mov	r0, r3
 80194c4:	370c      	adds	r7, #12
 80194c6:	46bd      	mov	sp, r7
 80194c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194cc:	4770      	bx	lr
	...

080194d0 <USBH_MIDI_ProcessRx>:

static void USBH_MIDI_ProcessRx(USBH_HandleTypeDef *phost, USBH_MIDI_HandleTypeDef *handle)
{
 80194d0:	b580      	push	{r7, lr}
 80194d2:	b084      	sub	sp, #16
 80194d4:	af00      	add	r7, sp, #0
 80194d6:	6078      	str	r0, [r7, #4]
 80194d8:	6039      	str	r1, [r7, #0]
  switch (handle->rx_state)
 80194da:	683b      	ldr	r3, [r7, #0]
 80194dc:	7adb      	ldrb	r3, [r3, #11]
 80194de:	2b04      	cmp	r3, #4
 80194e0:	d876      	bhi.n	80195d0 <USBH_MIDI_ProcessRx+0x100>
 80194e2:	a201      	add	r2, pc, #4	@ (adr r2, 80194e8 <USBH_MIDI_ProcessRx+0x18>)
 80194e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80194e8:	080194fd 	.word	0x080194fd
 80194ec:	08019505 	.word	0x08019505
 80194f0:	08019535 	.word	0x08019535
 80194f4:	08019599 	.word	0x08019599
 80194f8:	080195a1 	.word	0x080195a1
  {
    case USBH_MIDI_RX_IDLE:
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 80194fc:	683b      	ldr	r3, [r7, #0]
 80194fe:	2201      	movs	r2, #1
 8019500:	72da      	strb	r2, [r3, #11]
      break;
 8019502:	e06c      	b.n	80195de <USBH_MIDI_ProcessRx+0x10e>

    case USBH_MIDI_RX_RECEIVE:
      if (!handle->rx_busy)
 8019504:	683b      	ldr	r3, [r7, #0]
 8019506:	7c9b      	ldrb	r3, [r3, #18]
 8019508:	f083 0301 	eor.w	r3, r3, #1
 801950c:	b2db      	uxtb	r3, r3
 801950e:	2b00      	cmp	r3, #0
 8019510:	d062      	beq.n	80195d8 <USBH_MIDI_ProcessRx+0x108>
      {
        (void)USBH_BulkReceiveData(phost, handle->rx_buffer, handle->rx_buffer_size, handle->InPipe);
 8019512:	683b      	ldr	r3, [r7, #0]
 8019514:	f103 0120 	add.w	r1, r3, #32
 8019518:	683b      	ldr	r3, [r7, #0]
 801951a:	89da      	ldrh	r2, [r3, #14]
 801951c:	683b      	ldr	r3, [r7, #0]
 801951e:	7a1b      	ldrb	r3, [r3, #8]
 8019520:	6878      	ldr	r0, [r7, #4]
 8019522:	f7ea f8ff 	bl	8003724 <USBH_BulkReceiveData>
        handle->rx_busy = true;
 8019526:	683b      	ldr	r3, [r7, #0]
 8019528:	2201      	movs	r2, #1
 801952a:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_POLL;
 801952c:	683b      	ldr	r3, [r7, #0]
 801952e:	2202      	movs	r2, #2
 8019530:	72da      	strb	r2, [r3, #11]
        USBH_UsrLog("USBH_MIDI_RX_RECEIVE -> RX_POLL (arm)");
      }
      break;
 8019532:	e051      	b.n	80195d8 <USBH_MIDI_ProcessRx+0x108>

    case USBH_MIDI_RX_POLL:
    {
      USBH_URBStateTypeDef urb_state = USBH_LL_GetURBState(phost, handle->InPipe);
 8019534:	683b      	ldr	r3, [r7, #0]
 8019536:	7a1b      	ldrb	r3, [r3, #8]
 8019538:	4619      	mov	r1, r3
 801953a:	6878      	ldr	r0, [r7, #4]
 801953c:	f7eb f902 	bl	8004744 <USBH_LL_GetURBState>
 8019540:	4603      	mov	r3, r0
 8019542:	737b      	strb	r3, [r7, #13]
      if (urb_state == USBH_URB_DONE)
 8019544:	7b7b      	ldrb	r3, [r7, #13]
 8019546:	2b01      	cmp	r3, #1
 8019548:	d110      	bne.n	801956c <USBH_MIDI_ProcessRx+0x9c>
      {
        handle->rx_last_count = USBH_LL_GetLastXferSize(phost, handle->InPipe);
 801954a:	683b      	ldr	r3, [r7, #0]
 801954c:	7a1b      	ldrb	r3, [r3, #8]
 801954e:	4619      	mov	r1, r3
 8019550:	6878      	ldr	r0, [r7, #4]
 8019552:	f7eb f865 	bl	8004620 <USBH_LL_GetLastXferSize>
 8019556:	4603      	mov	r3, r0
 8019558:	b29a      	uxth	r2, r3
 801955a:	683b      	ldr	r3, [r7, #0]
 801955c:	821a      	strh	r2, [r3, #16]
        handle->rx_busy = false;
 801955e:	683b      	ldr	r3, [r7, #0]
 8019560:	2200      	movs	r2, #0
 8019562:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_DONE;
 8019564:	683b      	ldr	r3, [r7, #0]
 8019566:	2203      	movs	r2, #3
 8019568:	72da      	strb	r2, [r3, #11]
        USBH_ErrLog("USBH_MIDI_RX_URB_ERROR: %u", (unsigned int)urb_state);
        (void)USBH_ClrFeature(phost, handle->InEp);
        handle->rx_busy = false;
        handle->rx_state = USBH_MIDI_RX_RECEIVE;
      }
      break;
 801956a:	e037      	b.n	80195dc <USBH_MIDI_ProcessRx+0x10c>
      else if (urb_state == USBH_URB_NOTREADY)
 801956c:	7b7b      	ldrb	r3, [r7, #13]
 801956e:	2b02      	cmp	r3, #2
 8019570:	d034      	beq.n	80195dc <USBH_MIDI_ProcessRx+0x10c>
      else if ((urb_state == USBH_URB_ERROR) || (urb_state == USBH_URB_STALL))
 8019572:	7b7b      	ldrb	r3, [r7, #13]
 8019574:	2b04      	cmp	r3, #4
 8019576:	d002      	beq.n	801957e <USBH_MIDI_ProcessRx+0xae>
 8019578:	7b7b      	ldrb	r3, [r7, #13]
 801957a:	2b05      	cmp	r3, #5
 801957c:	d12e      	bne.n	80195dc <USBH_MIDI_ProcessRx+0x10c>
        (void)USBH_ClrFeature(phost, handle->InEp);
 801957e:	683b      	ldr	r3, [r7, #0]
 8019580:	785b      	ldrb	r3, [r3, #1]
 8019582:	4619      	mov	r1, r3
 8019584:	6878      	ldr	r0, [r7, #4]
 8019586:	f7e9 fb63 	bl	8002c50 <USBH_ClrFeature>
        handle->rx_busy = false;
 801958a:	683b      	ldr	r3, [r7, #0]
 801958c:	2200      	movs	r2, #0
 801958e:	749a      	strb	r2, [r3, #18]
        handle->rx_state = USBH_MIDI_RX_RECEIVE;
 8019590:	683b      	ldr	r3, [r7, #0]
 8019592:	2201      	movs	r2, #1
 8019594:	72da      	strb	r2, [r3, #11]
      break;
 8019596:	e021      	b.n	80195dc <USBH_MIDI_ProcessRx+0x10c>
    }

    case USBH_MIDI_RX_DONE:
      handle->rx_state = USBH_MIDI_RX_DISPATCH;
 8019598:	683b      	ldr	r3, [r7, #0]
 801959a:	2204      	movs	r2, #4
 801959c:	72da      	strb	r2, [r3, #11]
      USBH_UsrLog("USBH_MIDI_RX_DONE -> RX_DISPATCH");
      break;
 801959e:	e01e      	b.n	80195de <USBH_MIDI_ProcessRx+0x10e>

    case USBH_MIDI_RX_DISPATCH:
      for (uint16_t offset = 0U;
 80195a0:	2300      	movs	r3, #0
 80195a2:	81fb      	strh	r3, [r7, #14]
 80195a4:	e00a      	b.n	80195bc <USBH_MIDI_ProcessRx+0xec>
           (offset + (USBH_MIDI_PACKET_SIZE - 1U)) < handle->rx_last_count;
           offset = (uint16_t)(offset + USBH_MIDI_PACKET_SIZE))
      {
        USBH_MIDI_PushRx(handle, &handle->rx_buffer[offset]);
 80195a6:	89fb      	ldrh	r3, [r7, #14]
 80195a8:	3320      	adds	r3, #32
 80195aa:	683a      	ldr	r2, [r7, #0]
 80195ac:	4413      	add	r3, r2
 80195ae:	4619      	mov	r1, r3
 80195b0:	6838      	ldr	r0, [r7, #0]
 80195b2:	f7ff fee3 	bl	801937c <USBH_MIDI_PushRx>
           offset = (uint16_t)(offset + USBH_MIDI_PACKET_SIZE))
 80195b6:	89fb      	ldrh	r3, [r7, #14]
 80195b8:	3304      	adds	r3, #4
 80195ba:	81fb      	strh	r3, [r7, #14]
           (offset + (USBH_MIDI_PACKET_SIZE - 1U)) < handle->rx_last_count;
 80195bc:	89fb      	ldrh	r3, [r7, #14]
 80195be:	3303      	adds	r3, #3
 80195c0:	683a      	ldr	r2, [r7, #0]
 80195c2:	8a12      	ldrh	r2, [r2, #16]
 80195c4:	4293      	cmp	r3, r2
 80195c6:	d3ee      	bcc.n	80195a6 <USBH_MIDI_ProcessRx+0xd6>
      }
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 80195c8:	683b      	ldr	r3, [r7, #0]
 80195ca:	2201      	movs	r2, #1
 80195cc:	72da      	strb	r2, [r3, #11]
      break;
 80195ce:	e006      	b.n	80195de <USBH_MIDI_ProcessRx+0x10e>

    default:
      handle->rx_state = USBH_MIDI_RX_RECEIVE;
 80195d0:	683b      	ldr	r3, [r7, #0]
 80195d2:	2201      	movs	r2, #1
 80195d4:	72da      	strb	r2, [r3, #11]
      break;
 80195d6:	e002      	b.n	80195de <USBH_MIDI_ProcessRx+0x10e>
      break;
 80195d8:	bf00      	nop
 80195da:	e000      	b.n	80195de <USBH_MIDI_ProcessRx+0x10e>
      break;
 80195dc:	bf00      	nop
  }
}
 80195de:	bf00      	nop
 80195e0:	3710      	adds	r7, #16
 80195e2:	46bd      	mov	sp, r7
 80195e4:	bd80      	pop	{r7, pc}
 80195e6:	bf00      	nop

080195e8 <USBH_MIDI_ProcessTx>:

static void USBH_MIDI_ProcessTx(USBH_HandleTypeDef *phost, USBH_MIDI_HandleTypeDef *handle)
{
 80195e8:	b580      	push	{r7, lr}
 80195ea:	b086      	sub	sp, #24
 80195ec:	af02      	add	r7, sp, #8
 80195ee:	6078      	str	r0, [r7, #4]
 80195f0:	6039      	str	r1, [r7, #0]
  switch (handle->tx_state)
 80195f2:	683b      	ldr	r3, [r7, #0]
 80195f4:	7b1b      	ldrb	r3, [r3, #12]
 80195f6:	2b03      	cmp	r3, #3
 80195f8:	d055      	beq.n	80196a6 <USBH_MIDI_ProcessTx+0xbe>
 80195fa:	2b03      	cmp	r3, #3
 80195fc:	dc57      	bgt.n	80196ae <USBH_MIDI_ProcessTx+0xc6>
 80195fe:	2b00      	cmp	r3, #0
 8019600:	d002      	beq.n	8019608 <USBH_MIDI_ProcessTx+0x20>
 8019602:	2b02      	cmp	r3, #2
 8019604:	d027      	beq.n	8019656 <USBH_MIDI_ProcessTx+0x6e>
 8019606:	e052      	b.n	80196ae <USBH_MIDI_ProcessTx+0xc6>
  {
    case USBH_MIDI_TX_IDLE:
      if (!handle->tx_busy && (handle->tx_count > 0U))
 8019608:	683b      	ldr	r3, [r7, #0]
 801960a:	7cdb      	ldrb	r3, [r3, #19]
 801960c:	f083 0301 	eor.w	r3, r3, #1
 8019610:	b2db      	uxtb	r3, r3
 8019612:	2b00      	cmp	r3, #0
 8019614:	d04f      	beq.n	80196b6 <USBH_MIDI_ProcessTx+0xce>
 8019616:	683b      	ldr	r3, [r7, #0]
 8019618:	f8b3 32c4 	ldrh.w	r3, [r3, #708]	@ 0x2c4
 801961c:	2b00      	cmp	r3, #0
 801961e:	d04a      	beq.n	80196b6 <USBH_MIDI_ProcessTx+0xce>
      {
        if (USBH_MIDI_PopTx(handle, handle->tx_buffer))
 8019620:	683b      	ldr	r3, [r7, #0]
 8019622:	3360      	adds	r3, #96	@ 0x60
 8019624:	4619      	mov	r1, r3
 8019626:	6838      	ldr	r0, [r7, #0]
 8019628:	f7ff fefd 	bl	8019426 <USBH_MIDI_PopTx>
 801962c:	4603      	mov	r3, r0
 801962e:	2b00      	cmp	r3, #0
 8019630:	d041      	beq.n	80196b6 <USBH_MIDI_ProcessTx+0xce>
        {
          (void)USBH_BulkSendData(phost, handle->tx_buffer, USBH_MIDI_PACKET_SIZE,
 8019632:	683b      	ldr	r3, [r7, #0]
 8019634:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 8019638:	683b      	ldr	r3, [r7, #0]
 801963a:	7a5b      	ldrb	r3, [r3, #9]
 801963c:	2201      	movs	r2, #1
 801963e:	9200      	str	r2, [sp, #0]
 8019640:	2204      	movs	r2, #4
 8019642:	6878      	ldr	r0, [r7, #4]
 8019644:	f7ea f849 	bl	80036da <USBH_BulkSendData>
                                  handle->OutPipe, 1U);
          handle->tx_busy = true;
 8019648:	683b      	ldr	r3, [r7, #0]
 801964a:	2201      	movs	r2, #1
 801964c:	74da      	strb	r2, [r3, #19]
          handle->tx_state = USBH_MIDI_TX_POLL;
 801964e:	683b      	ldr	r3, [r7, #0]
 8019650:	2202      	movs	r2, #2
 8019652:	731a      	strb	r2, [r3, #12]
          USBH_UsrLog("USBH_MIDI_TX_IDLE -> TX_SEND");
        }
      }
      break;
 8019654:	e02f      	b.n	80196b6 <USBH_MIDI_ProcessTx+0xce>

    case USBH_MIDI_TX_POLL:
    {
      USBH_URBStateTypeDef urb_state = USBH_LL_GetURBState(phost, handle->OutPipe);
 8019656:	683b      	ldr	r3, [r7, #0]
 8019658:	7a5b      	ldrb	r3, [r3, #9]
 801965a:	4619      	mov	r1, r3
 801965c:	6878      	ldr	r0, [r7, #4]
 801965e:	f7eb f871 	bl	8004744 <USBH_LL_GetURBState>
 8019662:	4603      	mov	r3, r0
 8019664:	73fb      	strb	r3, [r7, #15]
      if (urb_state == USBH_URB_DONE)
 8019666:	7bfb      	ldrb	r3, [r7, #15]
 8019668:	2b01      	cmp	r3, #1
 801966a:	d106      	bne.n	801967a <USBH_MIDI_ProcessTx+0x92>
      {
        handle->tx_busy = false;
 801966c:	683b      	ldr	r3, [r7, #0]
 801966e:	2200      	movs	r2, #0
 8019670:	74da      	strb	r2, [r3, #19]
        handle->tx_state = USBH_MIDI_TX_DONE;
 8019672:	683b      	ldr	r3, [r7, #0]
 8019674:	2203      	movs	r2, #3
 8019676:	731a      	strb	r2, [r3, #12]
        USBH_ErrLog("USBH_MIDI_TX_URB_ERROR: %u", (unsigned int)urb_state);
        (void)USBH_ClrFeature(phost, handle->OutEp);
        handle->tx_busy = false;
        handle->tx_state = USBH_MIDI_TX_DONE;
      }
      break;
 8019678:	e01f      	b.n	80196ba <USBH_MIDI_ProcessTx+0xd2>
      else if (urb_state == USBH_URB_NOTREADY)
 801967a:	7bfb      	ldrb	r3, [r7, #15]
 801967c:	2b02      	cmp	r3, #2
 801967e:	d01c      	beq.n	80196ba <USBH_MIDI_ProcessTx+0xd2>
      else if ((urb_state == USBH_URB_ERROR) || (urb_state == USBH_URB_STALL))
 8019680:	7bfb      	ldrb	r3, [r7, #15]
 8019682:	2b04      	cmp	r3, #4
 8019684:	d002      	beq.n	801968c <USBH_MIDI_ProcessTx+0xa4>
 8019686:	7bfb      	ldrb	r3, [r7, #15]
 8019688:	2b05      	cmp	r3, #5
 801968a:	d116      	bne.n	80196ba <USBH_MIDI_ProcessTx+0xd2>
        (void)USBH_ClrFeature(phost, handle->OutEp);
 801968c:	683b      	ldr	r3, [r7, #0]
 801968e:	789b      	ldrb	r3, [r3, #2]
 8019690:	4619      	mov	r1, r3
 8019692:	6878      	ldr	r0, [r7, #4]
 8019694:	f7e9 fadc 	bl	8002c50 <USBH_ClrFeature>
        handle->tx_busy = false;
 8019698:	683b      	ldr	r3, [r7, #0]
 801969a:	2200      	movs	r2, #0
 801969c:	74da      	strb	r2, [r3, #19]
        handle->tx_state = USBH_MIDI_TX_DONE;
 801969e:	683b      	ldr	r3, [r7, #0]
 80196a0:	2203      	movs	r2, #3
 80196a2:	731a      	strb	r2, [r3, #12]
      break;
 80196a4:	e009      	b.n	80196ba <USBH_MIDI_ProcessTx+0xd2>
    }

    case USBH_MIDI_TX_DONE:
      handle->tx_state = USBH_MIDI_TX_IDLE;
 80196a6:	683b      	ldr	r3, [r7, #0]
 80196a8:	2200      	movs	r2, #0
 80196aa:	731a      	strb	r2, [r3, #12]
      break;
 80196ac:	e006      	b.n	80196bc <USBH_MIDI_ProcessTx+0xd4>

    default:
      handle->tx_state = USBH_MIDI_TX_IDLE;
 80196ae:	683b      	ldr	r3, [r7, #0]
 80196b0:	2200      	movs	r2, #0
 80196b2:	731a      	strb	r2, [r3, #12]
      break;
 80196b4:	e002      	b.n	80196bc <USBH_MIDI_ProcessTx+0xd4>
      break;
 80196b6:	bf00      	nop
 80196b8:	e000      	b.n	80196bc <USBH_MIDI_ProcessTx+0xd4>
      break;
 80196ba:	bf00      	nop
  }
}
 80196bc:	bf00      	nop
 80196be:	3710      	adds	r7, #16
 80196c0:	46bd      	mov	sp, r7
 80196c2:	bd80      	pop	{r7, pc}

080196c4 <USBH_MIDI_Process>:

static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost)
{
 80196c4:	b580      	push	{r7, lr}
 80196c6:	b084      	sub	sp, #16
 80196c8:	af00      	add	r7, sp, #0
 80196ca:	6078      	str	r0, [r7, #4]
  if ((phost == NULL) || (phost->pActiveClass == NULL))
 80196cc:	687b      	ldr	r3, [r7, #4]
 80196ce:	2b00      	cmp	r3, #0
 80196d0:	d004      	beq.n	80196dc <USBH_MIDI_Process+0x18>
 80196d2:	687b      	ldr	r3, [r7, #4]
 80196d4:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80196d8:	2b00      	cmp	r3, #0
 80196da:	d101      	bne.n	80196e0 <USBH_MIDI_Process+0x1c>
  {
    return USBH_FAIL;
 80196dc:	2302      	movs	r3, #2
 80196de:	e016      	b.n	801970e <USBH_MIDI_Process+0x4a>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 80196e0:	687b      	ldr	r3, [r7, #4]
 80196e2:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 80196e6:	69db      	ldr	r3, [r3, #28]
 80196e8:	60fb      	str	r3, [r7, #12]
  if ((handle == NULL) || (handle->state != USBH_MIDI_STATE_TRANSFER))
 80196ea:	68fb      	ldr	r3, [r7, #12]
 80196ec:	2b00      	cmp	r3, #0
 80196ee:	d003      	beq.n	80196f8 <USBH_MIDI_Process+0x34>
 80196f0:	68fb      	ldr	r3, [r7, #12]
 80196f2:	7a9b      	ldrb	r3, [r3, #10]
 80196f4:	2b01      	cmp	r3, #1
 80196f6:	d001      	beq.n	80196fc <USBH_MIDI_Process+0x38>
  {
    return USBH_OK;
 80196f8:	2300      	movs	r3, #0
 80196fa:	e008      	b.n	801970e <USBH_MIDI_Process+0x4a>
  }

  USBH_MIDI_ProcessRx(phost, handle);
 80196fc:	68f9      	ldr	r1, [r7, #12]
 80196fe:	6878      	ldr	r0, [r7, #4]
 8019700:	f7ff fee6 	bl	80194d0 <USBH_MIDI_ProcessRx>
  USBH_MIDI_ProcessTx(phost, handle);
 8019704:	68f9      	ldr	r1, [r7, #12]
 8019706:	6878      	ldr	r0, [r7, #4]
 8019708:	f7ff ff6e 	bl	80195e8 <USBH_MIDI_ProcessTx>

  return USBH_OK;
 801970c:	2300      	movs	r3, #0
}
 801970e:	4618      	mov	r0, r3
 8019710:	3710      	adds	r7, #16
 8019712:	46bd      	mov	sp, r7
 8019714:	bd80      	pop	{r7, pc}
	...

08019718 <USBH_MIDI_ReadPacket>:

USBH_StatusTypeDef USBH_MIDI_ReadPacket(USBH_HandleTypeDef *phost,
                                        uint8_t packet[USBH_MIDI_PACKET_SIZE])
{
 8019718:	b480      	push	{r7}
 801971a:	b085      	sub	sp, #20
 801971c:	af00      	add	r7, sp, #0
 801971e:	6078      	str	r0, [r7, #4]
 8019720:	6039      	str	r1, [r7, #0]
  if ((phost == NULL) || (phost->pActiveClass == NULL) || (phost->pActiveClass != &USBH_MIDI_Class))
 8019722:	687b      	ldr	r3, [r7, #4]
 8019724:	2b00      	cmp	r3, #0
 8019726:	d00a      	beq.n	801973e <USBH_MIDI_ReadPacket+0x26>
 8019728:	687b      	ldr	r3, [r7, #4]
 801972a:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 801972e:	2b00      	cmp	r3, #0
 8019730:	d005      	beq.n	801973e <USBH_MIDI_ReadPacket+0x26>
 8019732:	687b      	ldr	r3, [r7, #4]
 8019734:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8019738:	4a2d      	ldr	r2, [pc, #180]	@ (80197f0 <USBH_MIDI_ReadPacket+0xd8>)
 801973a:	4293      	cmp	r3, r2
 801973c:	d001      	beq.n	8019742 <USBH_MIDI_ReadPacket+0x2a>
  {
    return USBH_FAIL;
 801973e:	2302      	movs	r3, #2
 8019740:	e050      	b.n	80197e4 <USBH_MIDI_ReadPacket+0xcc>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 8019742:	687b      	ldr	r3, [r7, #4]
 8019744:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8019748:	69db      	ldr	r3, [r3, #28]
 801974a:	60fb      	str	r3, [r7, #12]

  if ((handle == NULL) || (handle->rx_count == 0U))
 801974c:	68fb      	ldr	r3, [r7, #12]
 801974e:	2b00      	cmp	r3, #0
 8019750:	d004      	beq.n	801975c <USBH_MIDI_ReadPacket+0x44>
 8019752:	68fb      	ldr	r3, [r7, #12]
 8019754:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 8019758:	2b00      	cmp	r3, #0
 801975a:	d101      	bne.n	8019760 <USBH_MIDI_ReadPacket+0x48>
  {
    return USBH_BUSY;
 801975c:	2301      	movs	r3, #1
 801975e:	e041      	b.n	80197e4 <USBH_MIDI_ReadPacket+0xcc>
  }

  packet[0] = handle->rx_queue[handle->rx_tail].data[0];
 8019760:	68fb      	ldr	r3, [r7, #12]
 8019762:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 8019766:	461a      	mov	r2, r3
 8019768:	68fb      	ldr	r3, [r7, #12]
 801976a:	3228      	adds	r2, #40	@ 0x28
 801976c:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 8019770:	683b      	ldr	r3, [r7, #0]
 8019772:	701a      	strb	r2, [r3, #0]
  packet[1] = handle->rx_queue[handle->rx_tail].data[1];
 8019774:	68fb      	ldr	r3, [r7, #12]
 8019776:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 801977a:	4618      	mov	r0, r3
 801977c:	683b      	ldr	r3, [r7, #0]
 801977e:	1c5a      	adds	r2, r3, #1
 8019780:	68f9      	ldr	r1, [r7, #12]
 8019782:	0083      	lsls	r3, r0, #2
 8019784:	440b      	add	r3, r1
 8019786:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 801978a:	7013      	strb	r3, [r2, #0]
  packet[2] = handle->rx_queue[handle->rx_tail].data[2];
 801978c:	68fb      	ldr	r3, [r7, #12]
 801978e:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 8019792:	4618      	mov	r0, r3
 8019794:	683b      	ldr	r3, [r7, #0]
 8019796:	1c9a      	adds	r2, r3, #2
 8019798:	68f9      	ldr	r1, [r7, #12]
 801979a:	0083      	lsls	r3, r0, #2
 801979c:	440b      	add	r3, r1
 801979e:	f893 30a2 	ldrb.w	r3, [r3, #162]	@ 0xa2
 80197a2:	7013      	strb	r3, [r2, #0]
  packet[3] = handle->rx_queue[handle->rx_tail].data[3];
 80197a4:	68fb      	ldr	r3, [r7, #12]
 80197a6:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 80197aa:	4618      	mov	r0, r3
 80197ac:	683b      	ldr	r3, [r7, #0]
 80197ae:	1cda      	adds	r2, r3, #3
 80197b0:	68f9      	ldr	r1, [r7, #12]
 80197b2:	0083      	lsls	r3, r0, #2
 80197b4:	440b      	add	r3, r1
 80197b6:	f893 30a3 	ldrb.w	r3, [r3, #163]	@ 0xa3
 80197ba:	7013      	strb	r3, [r2, #0]
  handle->rx_tail = (uint16_t)((handle->rx_tail + 1U) % USBH_MIDI_RX_QUEUE_LEN);
 80197bc:	68fb      	ldr	r3, [r7, #12]
 80197be:	f8b3 31a2 	ldrh.w	r3, [r3, #418]	@ 0x1a2
 80197c2:	3301      	adds	r3, #1
 80197c4:	b29b      	uxth	r3, r3
 80197c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80197ca:	b29a      	uxth	r2, r3
 80197cc:	68fb      	ldr	r3, [r7, #12]
 80197ce:	f8a3 21a2 	strh.w	r2, [r3, #418]	@ 0x1a2
  handle->rx_count--;
 80197d2:	68fb      	ldr	r3, [r7, #12]
 80197d4:	f8b3 31a4 	ldrh.w	r3, [r3, #420]	@ 0x1a4
 80197d8:	3b01      	subs	r3, #1
 80197da:	b29a      	uxth	r2, r3
 80197dc:	68fb      	ldr	r3, [r7, #12]
 80197de:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4

  return USBH_OK;
 80197e2:	2300      	movs	r3, #0
}
 80197e4:	4618      	mov	r0, r3
 80197e6:	3714      	adds	r7, #20
 80197e8:	46bd      	mov	sp, r7
 80197ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80197ee:	4770      	bx	lr
 80197f0:	24000104 	.word	0x24000104

080197f4 <USBH_MIDI_IsReady>:

  return USBH_OK;
}

bool USBH_MIDI_IsReady(USBH_HandleTypeDef *phost)
{
 80197f4:	b480      	push	{r7}
 80197f6:	b085      	sub	sp, #20
 80197f8:	af00      	add	r7, sp, #0
 80197fa:	6078      	str	r0, [r7, #4]
  if ((phost == NULL) || (phost->pActiveClass == NULL) || (phost->pActiveClass != &USBH_MIDI_Class))
 80197fc:	687b      	ldr	r3, [r7, #4]
 80197fe:	2b00      	cmp	r3, #0
 8019800:	d00a      	beq.n	8019818 <USBH_MIDI_IsReady+0x24>
 8019802:	687b      	ldr	r3, [r7, #4]
 8019804:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8019808:	2b00      	cmp	r3, #0
 801980a:	d005      	beq.n	8019818 <USBH_MIDI_IsReady+0x24>
 801980c:	687b      	ldr	r3, [r7, #4]
 801980e:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8019812:	4a0e      	ldr	r2, [pc, #56]	@ (801984c <USBH_MIDI_IsReady+0x58>)
 8019814:	4293      	cmp	r3, r2
 8019816:	d001      	beq.n	801981c <USBH_MIDI_IsReady+0x28>
  {
    return false;
 8019818:	2300      	movs	r3, #0
 801981a:	e011      	b.n	8019840 <USBH_MIDI_IsReady+0x4c>
  }

  USBH_MIDI_HandleTypeDef *handle = (USBH_MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 801981c:	687b      	ldr	r3, [r7, #4]
 801981e:	f8d3 3454 	ldr.w	r3, [r3, #1108]	@ 0x454
 8019822:	69db      	ldr	r3, [r3, #28]
 8019824:	60fb      	str	r3, [r7, #12]
  return (handle != NULL) && (handle->state == USBH_MIDI_STATE_TRANSFER);
 8019826:	68fb      	ldr	r3, [r7, #12]
 8019828:	2b00      	cmp	r3, #0
 801982a:	d005      	beq.n	8019838 <USBH_MIDI_IsReady+0x44>
 801982c:	68fb      	ldr	r3, [r7, #12]
 801982e:	7a9b      	ldrb	r3, [r3, #10]
 8019830:	2b01      	cmp	r3, #1
 8019832:	d101      	bne.n	8019838 <USBH_MIDI_IsReady+0x44>
 8019834:	2301      	movs	r3, #1
 8019836:	e000      	b.n	801983a <USBH_MIDI_IsReady+0x46>
 8019838:	2300      	movs	r3, #0
 801983a:	f003 0301 	and.w	r3, r3, #1
 801983e:	b2db      	uxtb	r3, r3
}
 8019840:	4618      	mov	r0, r3
 8019842:	3714      	adds	r7, #20
 8019844:	46bd      	mov	sp, r7
 8019846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801984a:	4770      	bx	lr
 801984c:	24000104 	.word	0x24000104

08019850 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8019850:	f8df d038 	ldr.w	sp, [pc, #56]	@ 801988c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8019854:	f7ff fb28 	bl	8018ea8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8019858:	f7ff fa86 	bl	8018d68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 801985c:	480c      	ldr	r0, [pc, #48]	@ (8019890 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 801985e:	490d      	ldr	r1, [pc, #52]	@ (8019894 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8019860:	4a0d      	ldr	r2, [pc, #52]	@ (8019898 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8019862:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8019864:	e002      	b.n	801986c <LoopCopyDataInit>

08019866 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8019866:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8019868:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 801986a:	3304      	adds	r3, #4

0801986c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 801986c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 801986e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8019870:	d3f9      	bcc.n	8019866 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8019872:	4a0a      	ldr	r2, [pc, #40]	@ (801989c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8019874:	4c0a      	ldr	r4, [pc, #40]	@ (80198a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8019876:	2300      	movs	r3, #0
  b LoopFillZerobss
 8019878:	e001      	b.n	801987e <LoopFillZerobss>

0801987a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 801987a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 801987c:	3204      	adds	r2, #4

0801987e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 801987e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8019880:	d3fb      	bcc.n	801987a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8019882:	f000 f855 	bl	8019930 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8019886:	f7fd f901 	bl	8016a8c <main>
  bx  lr
 801988a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 801988c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8019890:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8019894:	24000174 	.word	0x24000174
  ldr r2, =_sidata
 8019898:	0801ad28 	.word	0x0801ad28
  ldr r2, =_sbss
 801989c:	24000180 	.word	0x24000180
  ldr r4, =_ebss
 80198a0:	24012128 	.word	0x24012128

080198a4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80198a4:	e7fe      	b.n	80198a4 <ADC3_IRQHandler>
	...

080198a8 <sniprintf>:
 80198a8:	b40c      	push	{r2, r3}
 80198aa:	b530      	push	{r4, r5, lr}
 80198ac:	4b18      	ldr	r3, [pc, #96]	@ (8019910 <sniprintf+0x68>)
 80198ae:	1e0c      	subs	r4, r1, #0
 80198b0:	681d      	ldr	r5, [r3, #0]
 80198b2:	b09d      	sub	sp, #116	@ 0x74
 80198b4:	da08      	bge.n	80198c8 <sniprintf+0x20>
 80198b6:	238b      	movs	r3, #139	@ 0x8b
 80198b8:	602b      	str	r3, [r5, #0]
 80198ba:	f04f 30ff 	mov.w	r0, #4294967295
 80198be:	b01d      	add	sp, #116	@ 0x74
 80198c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80198c4:	b002      	add	sp, #8
 80198c6:	4770      	bx	lr
 80198c8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80198cc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80198d0:	f04f 0300 	mov.w	r3, #0
 80198d4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80198d6:	bf14      	ite	ne
 80198d8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80198dc:	4623      	moveq	r3, r4
 80198de:	9304      	str	r3, [sp, #16]
 80198e0:	9307      	str	r3, [sp, #28]
 80198e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80198e6:	9002      	str	r0, [sp, #8]
 80198e8:	9006      	str	r0, [sp, #24]
 80198ea:	f8ad 3016 	strh.w	r3, [sp, #22]
 80198ee:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80198f0:	ab21      	add	r3, sp, #132	@ 0x84
 80198f2:	a902      	add	r1, sp, #8
 80198f4:	4628      	mov	r0, r5
 80198f6:	9301      	str	r3, [sp, #4]
 80198f8:	f000 f994 	bl	8019c24 <_svfiprintf_r>
 80198fc:	1c43      	adds	r3, r0, #1
 80198fe:	bfbc      	itt	lt
 8019900:	238b      	movlt	r3, #139	@ 0x8b
 8019902:	602b      	strlt	r3, [r5, #0]
 8019904:	2c00      	cmp	r4, #0
 8019906:	d0da      	beq.n	80198be <sniprintf+0x16>
 8019908:	9b02      	ldr	r3, [sp, #8]
 801990a:	2200      	movs	r2, #0
 801990c:	701a      	strb	r2, [r3, #0]
 801990e:	e7d6      	b.n	80198be <sniprintf+0x16>
 8019910:	24000124 	.word	0x24000124

08019914 <memset>:
 8019914:	4402      	add	r2, r0
 8019916:	4603      	mov	r3, r0
 8019918:	4293      	cmp	r3, r2
 801991a:	d100      	bne.n	801991e <memset+0xa>
 801991c:	4770      	bx	lr
 801991e:	f803 1b01 	strb.w	r1, [r3], #1
 8019922:	e7f9      	b.n	8019918 <memset+0x4>

08019924 <__errno>:
 8019924:	4b01      	ldr	r3, [pc, #4]	@ (801992c <__errno+0x8>)
 8019926:	6818      	ldr	r0, [r3, #0]
 8019928:	4770      	bx	lr
 801992a:	bf00      	nop
 801992c:	24000124 	.word	0x24000124

08019930 <__libc_init_array>:
 8019930:	b570      	push	{r4, r5, r6, lr}
 8019932:	4d0d      	ldr	r5, [pc, #52]	@ (8019968 <__libc_init_array+0x38>)
 8019934:	4c0d      	ldr	r4, [pc, #52]	@ (801996c <__libc_init_array+0x3c>)
 8019936:	1b64      	subs	r4, r4, r5
 8019938:	10a4      	asrs	r4, r4, #2
 801993a:	2600      	movs	r6, #0
 801993c:	42a6      	cmp	r6, r4
 801993e:	d109      	bne.n	8019954 <__libc_init_array+0x24>
 8019940:	4d0b      	ldr	r5, [pc, #44]	@ (8019970 <__libc_init_array+0x40>)
 8019942:	4c0c      	ldr	r4, [pc, #48]	@ (8019974 <__libc_init_array+0x44>)
 8019944:	f000 fc64 	bl	801a210 <_init>
 8019948:	1b64      	subs	r4, r4, r5
 801994a:	10a4      	asrs	r4, r4, #2
 801994c:	2600      	movs	r6, #0
 801994e:	42a6      	cmp	r6, r4
 8019950:	d105      	bne.n	801995e <__libc_init_array+0x2e>
 8019952:	bd70      	pop	{r4, r5, r6, pc}
 8019954:	f855 3b04 	ldr.w	r3, [r5], #4
 8019958:	4798      	blx	r3
 801995a:	3601      	adds	r6, #1
 801995c:	e7ee      	b.n	801993c <__libc_init_array+0xc>
 801995e:	f855 3b04 	ldr.w	r3, [r5], #4
 8019962:	4798      	blx	r3
 8019964:	3601      	adds	r6, #1
 8019966:	e7f2      	b.n	801994e <__libc_init_array+0x1e>
 8019968:	0801ad20 	.word	0x0801ad20
 801996c:	0801ad20 	.word	0x0801ad20
 8019970:	0801ad20 	.word	0x0801ad20
 8019974:	0801ad24 	.word	0x0801ad24

08019978 <__retarget_lock_acquire_recursive>:
 8019978:	4770      	bx	lr

0801997a <__retarget_lock_release_recursive>:
 801997a:	4770      	bx	lr

0801997c <_free_r>:
 801997c:	b538      	push	{r3, r4, r5, lr}
 801997e:	4605      	mov	r5, r0
 8019980:	2900      	cmp	r1, #0
 8019982:	d041      	beq.n	8019a08 <_free_r+0x8c>
 8019984:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019988:	1f0c      	subs	r4, r1, #4
 801998a:	2b00      	cmp	r3, #0
 801998c:	bfb8      	it	lt
 801998e:	18e4      	addlt	r4, r4, r3
 8019990:	f000 f8e0 	bl	8019b54 <__malloc_lock>
 8019994:	4a1d      	ldr	r2, [pc, #116]	@ (8019a0c <_free_r+0x90>)
 8019996:	6813      	ldr	r3, [r2, #0]
 8019998:	b933      	cbnz	r3, 80199a8 <_free_r+0x2c>
 801999a:	6063      	str	r3, [r4, #4]
 801999c:	6014      	str	r4, [r2, #0]
 801999e:	4628      	mov	r0, r5
 80199a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80199a4:	f000 b8dc 	b.w	8019b60 <__malloc_unlock>
 80199a8:	42a3      	cmp	r3, r4
 80199aa:	d908      	bls.n	80199be <_free_r+0x42>
 80199ac:	6820      	ldr	r0, [r4, #0]
 80199ae:	1821      	adds	r1, r4, r0
 80199b0:	428b      	cmp	r3, r1
 80199b2:	bf01      	itttt	eq
 80199b4:	6819      	ldreq	r1, [r3, #0]
 80199b6:	685b      	ldreq	r3, [r3, #4]
 80199b8:	1809      	addeq	r1, r1, r0
 80199ba:	6021      	streq	r1, [r4, #0]
 80199bc:	e7ed      	b.n	801999a <_free_r+0x1e>
 80199be:	461a      	mov	r2, r3
 80199c0:	685b      	ldr	r3, [r3, #4]
 80199c2:	b10b      	cbz	r3, 80199c8 <_free_r+0x4c>
 80199c4:	42a3      	cmp	r3, r4
 80199c6:	d9fa      	bls.n	80199be <_free_r+0x42>
 80199c8:	6811      	ldr	r1, [r2, #0]
 80199ca:	1850      	adds	r0, r2, r1
 80199cc:	42a0      	cmp	r0, r4
 80199ce:	d10b      	bne.n	80199e8 <_free_r+0x6c>
 80199d0:	6820      	ldr	r0, [r4, #0]
 80199d2:	4401      	add	r1, r0
 80199d4:	1850      	adds	r0, r2, r1
 80199d6:	4283      	cmp	r3, r0
 80199d8:	6011      	str	r1, [r2, #0]
 80199da:	d1e0      	bne.n	801999e <_free_r+0x22>
 80199dc:	6818      	ldr	r0, [r3, #0]
 80199de:	685b      	ldr	r3, [r3, #4]
 80199e0:	6053      	str	r3, [r2, #4]
 80199e2:	4408      	add	r0, r1
 80199e4:	6010      	str	r0, [r2, #0]
 80199e6:	e7da      	b.n	801999e <_free_r+0x22>
 80199e8:	d902      	bls.n	80199f0 <_free_r+0x74>
 80199ea:	230c      	movs	r3, #12
 80199ec:	602b      	str	r3, [r5, #0]
 80199ee:	e7d6      	b.n	801999e <_free_r+0x22>
 80199f0:	6820      	ldr	r0, [r4, #0]
 80199f2:	1821      	adds	r1, r4, r0
 80199f4:	428b      	cmp	r3, r1
 80199f6:	bf04      	itt	eq
 80199f8:	6819      	ldreq	r1, [r3, #0]
 80199fa:	685b      	ldreq	r3, [r3, #4]
 80199fc:	6063      	str	r3, [r4, #4]
 80199fe:	bf04      	itt	eq
 8019a00:	1809      	addeq	r1, r1, r0
 8019a02:	6021      	streq	r1, [r4, #0]
 8019a04:	6054      	str	r4, [r2, #4]
 8019a06:	e7ca      	b.n	801999e <_free_r+0x22>
 8019a08:	bd38      	pop	{r3, r4, r5, pc}
 8019a0a:	bf00      	nop
 8019a0c:	24012124 	.word	0x24012124

08019a10 <sbrk_aligned>:
 8019a10:	b570      	push	{r4, r5, r6, lr}
 8019a12:	4e0f      	ldr	r6, [pc, #60]	@ (8019a50 <sbrk_aligned+0x40>)
 8019a14:	460c      	mov	r4, r1
 8019a16:	6831      	ldr	r1, [r6, #0]
 8019a18:	4605      	mov	r5, r0
 8019a1a:	b911      	cbnz	r1, 8019a22 <sbrk_aligned+0x12>
 8019a1c:	f000 fba4 	bl	801a168 <_sbrk_r>
 8019a20:	6030      	str	r0, [r6, #0]
 8019a22:	4621      	mov	r1, r4
 8019a24:	4628      	mov	r0, r5
 8019a26:	f000 fb9f 	bl	801a168 <_sbrk_r>
 8019a2a:	1c43      	adds	r3, r0, #1
 8019a2c:	d103      	bne.n	8019a36 <sbrk_aligned+0x26>
 8019a2e:	f04f 34ff 	mov.w	r4, #4294967295
 8019a32:	4620      	mov	r0, r4
 8019a34:	bd70      	pop	{r4, r5, r6, pc}
 8019a36:	1cc4      	adds	r4, r0, #3
 8019a38:	f024 0403 	bic.w	r4, r4, #3
 8019a3c:	42a0      	cmp	r0, r4
 8019a3e:	d0f8      	beq.n	8019a32 <sbrk_aligned+0x22>
 8019a40:	1a21      	subs	r1, r4, r0
 8019a42:	4628      	mov	r0, r5
 8019a44:	f000 fb90 	bl	801a168 <_sbrk_r>
 8019a48:	3001      	adds	r0, #1
 8019a4a:	d1f2      	bne.n	8019a32 <sbrk_aligned+0x22>
 8019a4c:	e7ef      	b.n	8019a2e <sbrk_aligned+0x1e>
 8019a4e:	bf00      	nop
 8019a50:	24012120 	.word	0x24012120

08019a54 <_malloc_r>:
 8019a54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019a58:	1ccd      	adds	r5, r1, #3
 8019a5a:	f025 0503 	bic.w	r5, r5, #3
 8019a5e:	3508      	adds	r5, #8
 8019a60:	2d0c      	cmp	r5, #12
 8019a62:	bf38      	it	cc
 8019a64:	250c      	movcc	r5, #12
 8019a66:	2d00      	cmp	r5, #0
 8019a68:	4606      	mov	r6, r0
 8019a6a:	db01      	blt.n	8019a70 <_malloc_r+0x1c>
 8019a6c:	42a9      	cmp	r1, r5
 8019a6e:	d904      	bls.n	8019a7a <_malloc_r+0x26>
 8019a70:	230c      	movs	r3, #12
 8019a72:	6033      	str	r3, [r6, #0]
 8019a74:	2000      	movs	r0, #0
 8019a76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019a7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019b50 <_malloc_r+0xfc>
 8019a7e:	f000 f869 	bl	8019b54 <__malloc_lock>
 8019a82:	f8d8 3000 	ldr.w	r3, [r8]
 8019a86:	461c      	mov	r4, r3
 8019a88:	bb44      	cbnz	r4, 8019adc <_malloc_r+0x88>
 8019a8a:	4629      	mov	r1, r5
 8019a8c:	4630      	mov	r0, r6
 8019a8e:	f7ff ffbf 	bl	8019a10 <sbrk_aligned>
 8019a92:	1c43      	adds	r3, r0, #1
 8019a94:	4604      	mov	r4, r0
 8019a96:	d158      	bne.n	8019b4a <_malloc_r+0xf6>
 8019a98:	f8d8 4000 	ldr.w	r4, [r8]
 8019a9c:	4627      	mov	r7, r4
 8019a9e:	2f00      	cmp	r7, #0
 8019aa0:	d143      	bne.n	8019b2a <_malloc_r+0xd6>
 8019aa2:	2c00      	cmp	r4, #0
 8019aa4:	d04b      	beq.n	8019b3e <_malloc_r+0xea>
 8019aa6:	6823      	ldr	r3, [r4, #0]
 8019aa8:	4639      	mov	r1, r7
 8019aaa:	4630      	mov	r0, r6
 8019aac:	eb04 0903 	add.w	r9, r4, r3
 8019ab0:	f000 fb5a 	bl	801a168 <_sbrk_r>
 8019ab4:	4581      	cmp	r9, r0
 8019ab6:	d142      	bne.n	8019b3e <_malloc_r+0xea>
 8019ab8:	6821      	ldr	r1, [r4, #0]
 8019aba:	1a6d      	subs	r5, r5, r1
 8019abc:	4629      	mov	r1, r5
 8019abe:	4630      	mov	r0, r6
 8019ac0:	f7ff ffa6 	bl	8019a10 <sbrk_aligned>
 8019ac4:	3001      	adds	r0, #1
 8019ac6:	d03a      	beq.n	8019b3e <_malloc_r+0xea>
 8019ac8:	6823      	ldr	r3, [r4, #0]
 8019aca:	442b      	add	r3, r5
 8019acc:	6023      	str	r3, [r4, #0]
 8019ace:	f8d8 3000 	ldr.w	r3, [r8]
 8019ad2:	685a      	ldr	r2, [r3, #4]
 8019ad4:	bb62      	cbnz	r2, 8019b30 <_malloc_r+0xdc>
 8019ad6:	f8c8 7000 	str.w	r7, [r8]
 8019ada:	e00f      	b.n	8019afc <_malloc_r+0xa8>
 8019adc:	6822      	ldr	r2, [r4, #0]
 8019ade:	1b52      	subs	r2, r2, r5
 8019ae0:	d420      	bmi.n	8019b24 <_malloc_r+0xd0>
 8019ae2:	2a0b      	cmp	r2, #11
 8019ae4:	d917      	bls.n	8019b16 <_malloc_r+0xc2>
 8019ae6:	1961      	adds	r1, r4, r5
 8019ae8:	42a3      	cmp	r3, r4
 8019aea:	6025      	str	r5, [r4, #0]
 8019aec:	bf18      	it	ne
 8019aee:	6059      	strne	r1, [r3, #4]
 8019af0:	6863      	ldr	r3, [r4, #4]
 8019af2:	bf08      	it	eq
 8019af4:	f8c8 1000 	streq.w	r1, [r8]
 8019af8:	5162      	str	r2, [r4, r5]
 8019afa:	604b      	str	r3, [r1, #4]
 8019afc:	4630      	mov	r0, r6
 8019afe:	f000 f82f 	bl	8019b60 <__malloc_unlock>
 8019b02:	f104 000b 	add.w	r0, r4, #11
 8019b06:	1d23      	adds	r3, r4, #4
 8019b08:	f020 0007 	bic.w	r0, r0, #7
 8019b0c:	1ac2      	subs	r2, r0, r3
 8019b0e:	bf1c      	itt	ne
 8019b10:	1a1b      	subne	r3, r3, r0
 8019b12:	50a3      	strne	r3, [r4, r2]
 8019b14:	e7af      	b.n	8019a76 <_malloc_r+0x22>
 8019b16:	6862      	ldr	r2, [r4, #4]
 8019b18:	42a3      	cmp	r3, r4
 8019b1a:	bf0c      	ite	eq
 8019b1c:	f8c8 2000 	streq.w	r2, [r8]
 8019b20:	605a      	strne	r2, [r3, #4]
 8019b22:	e7eb      	b.n	8019afc <_malloc_r+0xa8>
 8019b24:	4623      	mov	r3, r4
 8019b26:	6864      	ldr	r4, [r4, #4]
 8019b28:	e7ae      	b.n	8019a88 <_malloc_r+0x34>
 8019b2a:	463c      	mov	r4, r7
 8019b2c:	687f      	ldr	r7, [r7, #4]
 8019b2e:	e7b6      	b.n	8019a9e <_malloc_r+0x4a>
 8019b30:	461a      	mov	r2, r3
 8019b32:	685b      	ldr	r3, [r3, #4]
 8019b34:	42a3      	cmp	r3, r4
 8019b36:	d1fb      	bne.n	8019b30 <_malloc_r+0xdc>
 8019b38:	2300      	movs	r3, #0
 8019b3a:	6053      	str	r3, [r2, #4]
 8019b3c:	e7de      	b.n	8019afc <_malloc_r+0xa8>
 8019b3e:	230c      	movs	r3, #12
 8019b40:	6033      	str	r3, [r6, #0]
 8019b42:	4630      	mov	r0, r6
 8019b44:	f000 f80c 	bl	8019b60 <__malloc_unlock>
 8019b48:	e794      	b.n	8019a74 <_malloc_r+0x20>
 8019b4a:	6005      	str	r5, [r0, #0]
 8019b4c:	e7d6      	b.n	8019afc <_malloc_r+0xa8>
 8019b4e:	bf00      	nop
 8019b50:	24012124 	.word	0x24012124

08019b54 <__malloc_lock>:
 8019b54:	4801      	ldr	r0, [pc, #4]	@ (8019b5c <__malloc_lock+0x8>)
 8019b56:	f7ff bf0f 	b.w	8019978 <__retarget_lock_acquire_recursive>
 8019b5a:	bf00      	nop
 8019b5c:	2401211c 	.word	0x2401211c

08019b60 <__malloc_unlock>:
 8019b60:	4801      	ldr	r0, [pc, #4]	@ (8019b68 <__malloc_unlock+0x8>)
 8019b62:	f7ff bf0a 	b.w	801997a <__retarget_lock_release_recursive>
 8019b66:	bf00      	nop
 8019b68:	2401211c 	.word	0x2401211c

08019b6c <__ssputs_r>:
 8019b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019b70:	688e      	ldr	r6, [r1, #8]
 8019b72:	461f      	mov	r7, r3
 8019b74:	42be      	cmp	r6, r7
 8019b76:	680b      	ldr	r3, [r1, #0]
 8019b78:	4682      	mov	sl, r0
 8019b7a:	460c      	mov	r4, r1
 8019b7c:	4690      	mov	r8, r2
 8019b7e:	d82d      	bhi.n	8019bdc <__ssputs_r+0x70>
 8019b80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019b84:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019b88:	d026      	beq.n	8019bd8 <__ssputs_r+0x6c>
 8019b8a:	6965      	ldr	r5, [r4, #20]
 8019b8c:	6909      	ldr	r1, [r1, #16]
 8019b8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019b92:	eba3 0901 	sub.w	r9, r3, r1
 8019b96:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019b9a:	1c7b      	adds	r3, r7, #1
 8019b9c:	444b      	add	r3, r9
 8019b9e:	106d      	asrs	r5, r5, #1
 8019ba0:	429d      	cmp	r5, r3
 8019ba2:	bf38      	it	cc
 8019ba4:	461d      	movcc	r5, r3
 8019ba6:	0553      	lsls	r3, r2, #21
 8019ba8:	d527      	bpl.n	8019bfa <__ssputs_r+0x8e>
 8019baa:	4629      	mov	r1, r5
 8019bac:	f7ff ff52 	bl	8019a54 <_malloc_r>
 8019bb0:	4606      	mov	r6, r0
 8019bb2:	b360      	cbz	r0, 8019c0e <__ssputs_r+0xa2>
 8019bb4:	6921      	ldr	r1, [r4, #16]
 8019bb6:	464a      	mov	r2, r9
 8019bb8:	f000 fae6 	bl	801a188 <memcpy>
 8019bbc:	89a3      	ldrh	r3, [r4, #12]
 8019bbe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8019bc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019bc6:	81a3      	strh	r3, [r4, #12]
 8019bc8:	6126      	str	r6, [r4, #16]
 8019bca:	6165      	str	r5, [r4, #20]
 8019bcc:	444e      	add	r6, r9
 8019bce:	eba5 0509 	sub.w	r5, r5, r9
 8019bd2:	6026      	str	r6, [r4, #0]
 8019bd4:	60a5      	str	r5, [r4, #8]
 8019bd6:	463e      	mov	r6, r7
 8019bd8:	42be      	cmp	r6, r7
 8019bda:	d900      	bls.n	8019bde <__ssputs_r+0x72>
 8019bdc:	463e      	mov	r6, r7
 8019bde:	6820      	ldr	r0, [r4, #0]
 8019be0:	4632      	mov	r2, r6
 8019be2:	4641      	mov	r1, r8
 8019be4:	f000 faa6 	bl	801a134 <memmove>
 8019be8:	68a3      	ldr	r3, [r4, #8]
 8019bea:	1b9b      	subs	r3, r3, r6
 8019bec:	60a3      	str	r3, [r4, #8]
 8019bee:	6823      	ldr	r3, [r4, #0]
 8019bf0:	4433      	add	r3, r6
 8019bf2:	6023      	str	r3, [r4, #0]
 8019bf4:	2000      	movs	r0, #0
 8019bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019bfa:	462a      	mov	r2, r5
 8019bfc:	f000 fad2 	bl	801a1a4 <_realloc_r>
 8019c00:	4606      	mov	r6, r0
 8019c02:	2800      	cmp	r0, #0
 8019c04:	d1e0      	bne.n	8019bc8 <__ssputs_r+0x5c>
 8019c06:	6921      	ldr	r1, [r4, #16]
 8019c08:	4650      	mov	r0, sl
 8019c0a:	f7ff feb7 	bl	801997c <_free_r>
 8019c0e:	230c      	movs	r3, #12
 8019c10:	f8ca 3000 	str.w	r3, [sl]
 8019c14:	89a3      	ldrh	r3, [r4, #12]
 8019c16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019c1a:	81a3      	strh	r3, [r4, #12]
 8019c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8019c20:	e7e9      	b.n	8019bf6 <__ssputs_r+0x8a>
	...

08019c24 <_svfiprintf_r>:
 8019c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019c28:	4698      	mov	r8, r3
 8019c2a:	898b      	ldrh	r3, [r1, #12]
 8019c2c:	061b      	lsls	r3, r3, #24
 8019c2e:	b09d      	sub	sp, #116	@ 0x74
 8019c30:	4607      	mov	r7, r0
 8019c32:	460d      	mov	r5, r1
 8019c34:	4614      	mov	r4, r2
 8019c36:	d510      	bpl.n	8019c5a <_svfiprintf_r+0x36>
 8019c38:	690b      	ldr	r3, [r1, #16]
 8019c3a:	b973      	cbnz	r3, 8019c5a <_svfiprintf_r+0x36>
 8019c3c:	2140      	movs	r1, #64	@ 0x40
 8019c3e:	f7ff ff09 	bl	8019a54 <_malloc_r>
 8019c42:	6028      	str	r0, [r5, #0]
 8019c44:	6128      	str	r0, [r5, #16]
 8019c46:	b930      	cbnz	r0, 8019c56 <_svfiprintf_r+0x32>
 8019c48:	230c      	movs	r3, #12
 8019c4a:	603b      	str	r3, [r7, #0]
 8019c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8019c50:	b01d      	add	sp, #116	@ 0x74
 8019c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019c56:	2340      	movs	r3, #64	@ 0x40
 8019c58:	616b      	str	r3, [r5, #20]
 8019c5a:	2300      	movs	r3, #0
 8019c5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8019c5e:	2320      	movs	r3, #32
 8019c60:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019c64:	f8cd 800c 	str.w	r8, [sp, #12]
 8019c68:	2330      	movs	r3, #48	@ 0x30
 8019c6a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019e08 <_svfiprintf_r+0x1e4>
 8019c6e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019c72:	f04f 0901 	mov.w	r9, #1
 8019c76:	4623      	mov	r3, r4
 8019c78:	469a      	mov	sl, r3
 8019c7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019c7e:	b10a      	cbz	r2, 8019c84 <_svfiprintf_r+0x60>
 8019c80:	2a25      	cmp	r2, #37	@ 0x25
 8019c82:	d1f9      	bne.n	8019c78 <_svfiprintf_r+0x54>
 8019c84:	ebba 0b04 	subs.w	fp, sl, r4
 8019c88:	d00b      	beq.n	8019ca2 <_svfiprintf_r+0x7e>
 8019c8a:	465b      	mov	r3, fp
 8019c8c:	4622      	mov	r2, r4
 8019c8e:	4629      	mov	r1, r5
 8019c90:	4638      	mov	r0, r7
 8019c92:	f7ff ff6b 	bl	8019b6c <__ssputs_r>
 8019c96:	3001      	adds	r0, #1
 8019c98:	f000 80a7 	beq.w	8019dea <_svfiprintf_r+0x1c6>
 8019c9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019c9e:	445a      	add	r2, fp
 8019ca0:	9209      	str	r2, [sp, #36]	@ 0x24
 8019ca2:	f89a 3000 	ldrb.w	r3, [sl]
 8019ca6:	2b00      	cmp	r3, #0
 8019ca8:	f000 809f 	beq.w	8019dea <_svfiprintf_r+0x1c6>
 8019cac:	2300      	movs	r3, #0
 8019cae:	f04f 32ff 	mov.w	r2, #4294967295
 8019cb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019cb6:	f10a 0a01 	add.w	sl, sl, #1
 8019cba:	9304      	str	r3, [sp, #16]
 8019cbc:	9307      	str	r3, [sp, #28]
 8019cbe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019cc2:	931a      	str	r3, [sp, #104]	@ 0x68
 8019cc4:	4654      	mov	r4, sl
 8019cc6:	2205      	movs	r2, #5
 8019cc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019ccc:	484e      	ldr	r0, [pc, #312]	@ (8019e08 <_svfiprintf_r+0x1e4>)
 8019cce:	f7e6 fb1f 	bl	8000310 <memchr>
 8019cd2:	9a04      	ldr	r2, [sp, #16]
 8019cd4:	b9d8      	cbnz	r0, 8019d0e <_svfiprintf_r+0xea>
 8019cd6:	06d0      	lsls	r0, r2, #27
 8019cd8:	bf44      	itt	mi
 8019cda:	2320      	movmi	r3, #32
 8019cdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019ce0:	0711      	lsls	r1, r2, #28
 8019ce2:	bf44      	itt	mi
 8019ce4:	232b      	movmi	r3, #43	@ 0x2b
 8019ce6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019cea:	f89a 3000 	ldrb.w	r3, [sl]
 8019cee:	2b2a      	cmp	r3, #42	@ 0x2a
 8019cf0:	d015      	beq.n	8019d1e <_svfiprintf_r+0xfa>
 8019cf2:	9a07      	ldr	r2, [sp, #28]
 8019cf4:	4654      	mov	r4, sl
 8019cf6:	2000      	movs	r0, #0
 8019cf8:	f04f 0c0a 	mov.w	ip, #10
 8019cfc:	4621      	mov	r1, r4
 8019cfe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019d02:	3b30      	subs	r3, #48	@ 0x30
 8019d04:	2b09      	cmp	r3, #9
 8019d06:	d94b      	bls.n	8019da0 <_svfiprintf_r+0x17c>
 8019d08:	b1b0      	cbz	r0, 8019d38 <_svfiprintf_r+0x114>
 8019d0a:	9207      	str	r2, [sp, #28]
 8019d0c:	e014      	b.n	8019d38 <_svfiprintf_r+0x114>
 8019d0e:	eba0 0308 	sub.w	r3, r0, r8
 8019d12:	fa09 f303 	lsl.w	r3, r9, r3
 8019d16:	4313      	orrs	r3, r2
 8019d18:	9304      	str	r3, [sp, #16]
 8019d1a:	46a2      	mov	sl, r4
 8019d1c:	e7d2      	b.n	8019cc4 <_svfiprintf_r+0xa0>
 8019d1e:	9b03      	ldr	r3, [sp, #12]
 8019d20:	1d19      	adds	r1, r3, #4
 8019d22:	681b      	ldr	r3, [r3, #0]
 8019d24:	9103      	str	r1, [sp, #12]
 8019d26:	2b00      	cmp	r3, #0
 8019d28:	bfbb      	ittet	lt
 8019d2a:	425b      	neglt	r3, r3
 8019d2c:	f042 0202 	orrlt.w	r2, r2, #2
 8019d30:	9307      	strge	r3, [sp, #28]
 8019d32:	9307      	strlt	r3, [sp, #28]
 8019d34:	bfb8      	it	lt
 8019d36:	9204      	strlt	r2, [sp, #16]
 8019d38:	7823      	ldrb	r3, [r4, #0]
 8019d3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8019d3c:	d10a      	bne.n	8019d54 <_svfiprintf_r+0x130>
 8019d3e:	7863      	ldrb	r3, [r4, #1]
 8019d40:	2b2a      	cmp	r3, #42	@ 0x2a
 8019d42:	d132      	bne.n	8019daa <_svfiprintf_r+0x186>
 8019d44:	9b03      	ldr	r3, [sp, #12]
 8019d46:	1d1a      	adds	r2, r3, #4
 8019d48:	681b      	ldr	r3, [r3, #0]
 8019d4a:	9203      	str	r2, [sp, #12]
 8019d4c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019d50:	3402      	adds	r4, #2
 8019d52:	9305      	str	r3, [sp, #20]
 8019d54:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019e18 <_svfiprintf_r+0x1f4>
 8019d58:	7821      	ldrb	r1, [r4, #0]
 8019d5a:	2203      	movs	r2, #3
 8019d5c:	4650      	mov	r0, sl
 8019d5e:	f7e6 fad7 	bl	8000310 <memchr>
 8019d62:	b138      	cbz	r0, 8019d74 <_svfiprintf_r+0x150>
 8019d64:	9b04      	ldr	r3, [sp, #16]
 8019d66:	eba0 000a 	sub.w	r0, r0, sl
 8019d6a:	2240      	movs	r2, #64	@ 0x40
 8019d6c:	4082      	lsls	r2, r0
 8019d6e:	4313      	orrs	r3, r2
 8019d70:	3401      	adds	r4, #1
 8019d72:	9304      	str	r3, [sp, #16]
 8019d74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019d78:	4824      	ldr	r0, [pc, #144]	@ (8019e0c <_svfiprintf_r+0x1e8>)
 8019d7a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019d7e:	2206      	movs	r2, #6
 8019d80:	f7e6 fac6 	bl	8000310 <memchr>
 8019d84:	2800      	cmp	r0, #0
 8019d86:	d036      	beq.n	8019df6 <_svfiprintf_r+0x1d2>
 8019d88:	4b21      	ldr	r3, [pc, #132]	@ (8019e10 <_svfiprintf_r+0x1ec>)
 8019d8a:	bb1b      	cbnz	r3, 8019dd4 <_svfiprintf_r+0x1b0>
 8019d8c:	9b03      	ldr	r3, [sp, #12]
 8019d8e:	3307      	adds	r3, #7
 8019d90:	f023 0307 	bic.w	r3, r3, #7
 8019d94:	3308      	adds	r3, #8
 8019d96:	9303      	str	r3, [sp, #12]
 8019d98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019d9a:	4433      	add	r3, r6
 8019d9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8019d9e:	e76a      	b.n	8019c76 <_svfiprintf_r+0x52>
 8019da0:	fb0c 3202 	mla	r2, ip, r2, r3
 8019da4:	460c      	mov	r4, r1
 8019da6:	2001      	movs	r0, #1
 8019da8:	e7a8      	b.n	8019cfc <_svfiprintf_r+0xd8>
 8019daa:	2300      	movs	r3, #0
 8019dac:	3401      	adds	r4, #1
 8019dae:	9305      	str	r3, [sp, #20]
 8019db0:	4619      	mov	r1, r3
 8019db2:	f04f 0c0a 	mov.w	ip, #10
 8019db6:	4620      	mov	r0, r4
 8019db8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019dbc:	3a30      	subs	r2, #48	@ 0x30
 8019dbe:	2a09      	cmp	r2, #9
 8019dc0:	d903      	bls.n	8019dca <_svfiprintf_r+0x1a6>
 8019dc2:	2b00      	cmp	r3, #0
 8019dc4:	d0c6      	beq.n	8019d54 <_svfiprintf_r+0x130>
 8019dc6:	9105      	str	r1, [sp, #20]
 8019dc8:	e7c4      	b.n	8019d54 <_svfiprintf_r+0x130>
 8019dca:	fb0c 2101 	mla	r1, ip, r1, r2
 8019dce:	4604      	mov	r4, r0
 8019dd0:	2301      	movs	r3, #1
 8019dd2:	e7f0      	b.n	8019db6 <_svfiprintf_r+0x192>
 8019dd4:	ab03      	add	r3, sp, #12
 8019dd6:	9300      	str	r3, [sp, #0]
 8019dd8:	462a      	mov	r2, r5
 8019dda:	4b0e      	ldr	r3, [pc, #56]	@ (8019e14 <_svfiprintf_r+0x1f0>)
 8019ddc:	a904      	add	r1, sp, #16
 8019dde:	4638      	mov	r0, r7
 8019de0:	f3af 8000 	nop.w
 8019de4:	1c42      	adds	r2, r0, #1
 8019de6:	4606      	mov	r6, r0
 8019de8:	d1d6      	bne.n	8019d98 <_svfiprintf_r+0x174>
 8019dea:	89ab      	ldrh	r3, [r5, #12]
 8019dec:	065b      	lsls	r3, r3, #25
 8019dee:	f53f af2d 	bmi.w	8019c4c <_svfiprintf_r+0x28>
 8019df2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019df4:	e72c      	b.n	8019c50 <_svfiprintf_r+0x2c>
 8019df6:	ab03      	add	r3, sp, #12
 8019df8:	9300      	str	r3, [sp, #0]
 8019dfa:	462a      	mov	r2, r5
 8019dfc:	4b05      	ldr	r3, [pc, #20]	@ (8019e14 <_svfiprintf_r+0x1f0>)
 8019dfe:	a904      	add	r1, sp, #16
 8019e00:	4638      	mov	r0, r7
 8019e02:	f000 f879 	bl	8019ef8 <_printf_i>
 8019e06:	e7ed      	b.n	8019de4 <_svfiprintf_r+0x1c0>
 8019e08:	0801ace4 	.word	0x0801ace4
 8019e0c:	0801acee 	.word	0x0801acee
 8019e10:	00000000 	.word	0x00000000
 8019e14:	08019b6d 	.word	0x08019b6d
 8019e18:	0801acea 	.word	0x0801acea

08019e1c <_printf_common>:
 8019e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019e20:	4616      	mov	r6, r2
 8019e22:	4698      	mov	r8, r3
 8019e24:	688a      	ldr	r2, [r1, #8]
 8019e26:	690b      	ldr	r3, [r1, #16]
 8019e28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019e2c:	4293      	cmp	r3, r2
 8019e2e:	bfb8      	it	lt
 8019e30:	4613      	movlt	r3, r2
 8019e32:	6033      	str	r3, [r6, #0]
 8019e34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019e38:	4607      	mov	r7, r0
 8019e3a:	460c      	mov	r4, r1
 8019e3c:	b10a      	cbz	r2, 8019e42 <_printf_common+0x26>
 8019e3e:	3301      	adds	r3, #1
 8019e40:	6033      	str	r3, [r6, #0]
 8019e42:	6823      	ldr	r3, [r4, #0]
 8019e44:	0699      	lsls	r1, r3, #26
 8019e46:	bf42      	ittt	mi
 8019e48:	6833      	ldrmi	r3, [r6, #0]
 8019e4a:	3302      	addmi	r3, #2
 8019e4c:	6033      	strmi	r3, [r6, #0]
 8019e4e:	6825      	ldr	r5, [r4, #0]
 8019e50:	f015 0506 	ands.w	r5, r5, #6
 8019e54:	d106      	bne.n	8019e64 <_printf_common+0x48>
 8019e56:	f104 0a19 	add.w	sl, r4, #25
 8019e5a:	68e3      	ldr	r3, [r4, #12]
 8019e5c:	6832      	ldr	r2, [r6, #0]
 8019e5e:	1a9b      	subs	r3, r3, r2
 8019e60:	42ab      	cmp	r3, r5
 8019e62:	dc26      	bgt.n	8019eb2 <_printf_common+0x96>
 8019e64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019e68:	6822      	ldr	r2, [r4, #0]
 8019e6a:	3b00      	subs	r3, #0
 8019e6c:	bf18      	it	ne
 8019e6e:	2301      	movne	r3, #1
 8019e70:	0692      	lsls	r2, r2, #26
 8019e72:	d42b      	bmi.n	8019ecc <_printf_common+0xb0>
 8019e74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019e78:	4641      	mov	r1, r8
 8019e7a:	4638      	mov	r0, r7
 8019e7c:	47c8      	blx	r9
 8019e7e:	3001      	adds	r0, #1
 8019e80:	d01e      	beq.n	8019ec0 <_printf_common+0xa4>
 8019e82:	6823      	ldr	r3, [r4, #0]
 8019e84:	6922      	ldr	r2, [r4, #16]
 8019e86:	f003 0306 	and.w	r3, r3, #6
 8019e8a:	2b04      	cmp	r3, #4
 8019e8c:	bf02      	ittt	eq
 8019e8e:	68e5      	ldreq	r5, [r4, #12]
 8019e90:	6833      	ldreq	r3, [r6, #0]
 8019e92:	1aed      	subeq	r5, r5, r3
 8019e94:	68a3      	ldr	r3, [r4, #8]
 8019e96:	bf0c      	ite	eq
 8019e98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019e9c:	2500      	movne	r5, #0
 8019e9e:	4293      	cmp	r3, r2
 8019ea0:	bfc4      	itt	gt
 8019ea2:	1a9b      	subgt	r3, r3, r2
 8019ea4:	18ed      	addgt	r5, r5, r3
 8019ea6:	2600      	movs	r6, #0
 8019ea8:	341a      	adds	r4, #26
 8019eaa:	42b5      	cmp	r5, r6
 8019eac:	d11a      	bne.n	8019ee4 <_printf_common+0xc8>
 8019eae:	2000      	movs	r0, #0
 8019eb0:	e008      	b.n	8019ec4 <_printf_common+0xa8>
 8019eb2:	2301      	movs	r3, #1
 8019eb4:	4652      	mov	r2, sl
 8019eb6:	4641      	mov	r1, r8
 8019eb8:	4638      	mov	r0, r7
 8019eba:	47c8      	blx	r9
 8019ebc:	3001      	adds	r0, #1
 8019ebe:	d103      	bne.n	8019ec8 <_printf_common+0xac>
 8019ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8019ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019ec8:	3501      	adds	r5, #1
 8019eca:	e7c6      	b.n	8019e5a <_printf_common+0x3e>
 8019ecc:	18e1      	adds	r1, r4, r3
 8019ece:	1c5a      	adds	r2, r3, #1
 8019ed0:	2030      	movs	r0, #48	@ 0x30
 8019ed2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019ed6:	4422      	add	r2, r4
 8019ed8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019edc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019ee0:	3302      	adds	r3, #2
 8019ee2:	e7c7      	b.n	8019e74 <_printf_common+0x58>
 8019ee4:	2301      	movs	r3, #1
 8019ee6:	4622      	mov	r2, r4
 8019ee8:	4641      	mov	r1, r8
 8019eea:	4638      	mov	r0, r7
 8019eec:	47c8      	blx	r9
 8019eee:	3001      	adds	r0, #1
 8019ef0:	d0e6      	beq.n	8019ec0 <_printf_common+0xa4>
 8019ef2:	3601      	adds	r6, #1
 8019ef4:	e7d9      	b.n	8019eaa <_printf_common+0x8e>
	...

08019ef8 <_printf_i>:
 8019ef8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019efc:	7e0f      	ldrb	r7, [r1, #24]
 8019efe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019f00:	2f78      	cmp	r7, #120	@ 0x78
 8019f02:	4691      	mov	r9, r2
 8019f04:	4680      	mov	r8, r0
 8019f06:	460c      	mov	r4, r1
 8019f08:	469a      	mov	sl, r3
 8019f0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019f0e:	d807      	bhi.n	8019f20 <_printf_i+0x28>
 8019f10:	2f62      	cmp	r7, #98	@ 0x62
 8019f12:	d80a      	bhi.n	8019f2a <_printf_i+0x32>
 8019f14:	2f00      	cmp	r7, #0
 8019f16:	f000 80d1 	beq.w	801a0bc <_printf_i+0x1c4>
 8019f1a:	2f58      	cmp	r7, #88	@ 0x58
 8019f1c:	f000 80b8 	beq.w	801a090 <_printf_i+0x198>
 8019f20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019f24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019f28:	e03a      	b.n	8019fa0 <_printf_i+0xa8>
 8019f2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019f2e:	2b15      	cmp	r3, #21
 8019f30:	d8f6      	bhi.n	8019f20 <_printf_i+0x28>
 8019f32:	a101      	add	r1, pc, #4	@ (adr r1, 8019f38 <_printf_i+0x40>)
 8019f34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019f38:	08019f91 	.word	0x08019f91
 8019f3c:	08019fa5 	.word	0x08019fa5
 8019f40:	08019f21 	.word	0x08019f21
 8019f44:	08019f21 	.word	0x08019f21
 8019f48:	08019f21 	.word	0x08019f21
 8019f4c:	08019f21 	.word	0x08019f21
 8019f50:	08019fa5 	.word	0x08019fa5
 8019f54:	08019f21 	.word	0x08019f21
 8019f58:	08019f21 	.word	0x08019f21
 8019f5c:	08019f21 	.word	0x08019f21
 8019f60:	08019f21 	.word	0x08019f21
 8019f64:	0801a0a3 	.word	0x0801a0a3
 8019f68:	08019fcf 	.word	0x08019fcf
 8019f6c:	0801a05d 	.word	0x0801a05d
 8019f70:	08019f21 	.word	0x08019f21
 8019f74:	08019f21 	.word	0x08019f21
 8019f78:	0801a0c5 	.word	0x0801a0c5
 8019f7c:	08019f21 	.word	0x08019f21
 8019f80:	08019fcf 	.word	0x08019fcf
 8019f84:	08019f21 	.word	0x08019f21
 8019f88:	08019f21 	.word	0x08019f21
 8019f8c:	0801a065 	.word	0x0801a065
 8019f90:	6833      	ldr	r3, [r6, #0]
 8019f92:	1d1a      	adds	r2, r3, #4
 8019f94:	681b      	ldr	r3, [r3, #0]
 8019f96:	6032      	str	r2, [r6, #0]
 8019f98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019f9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8019fa0:	2301      	movs	r3, #1
 8019fa2:	e09c      	b.n	801a0de <_printf_i+0x1e6>
 8019fa4:	6833      	ldr	r3, [r6, #0]
 8019fa6:	6820      	ldr	r0, [r4, #0]
 8019fa8:	1d19      	adds	r1, r3, #4
 8019faa:	6031      	str	r1, [r6, #0]
 8019fac:	0606      	lsls	r6, r0, #24
 8019fae:	d501      	bpl.n	8019fb4 <_printf_i+0xbc>
 8019fb0:	681d      	ldr	r5, [r3, #0]
 8019fb2:	e003      	b.n	8019fbc <_printf_i+0xc4>
 8019fb4:	0645      	lsls	r5, r0, #25
 8019fb6:	d5fb      	bpl.n	8019fb0 <_printf_i+0xb8>
 8019fb8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019fbc:	2d00      	cmp	r5, #0
 8019fbe:	da03      	bge.n	8019fc8 <_printf_i+0xd0>
 8019fc0:	232d      	movs	r3, #45	@ 0x2d
 8019fc2:	426d      	negs	r5, r5
 8019fc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019fc8:	4858      	ldr	r0, [pc, #352]	@ (801a12c <_printf_i+0x234>)
 8019fca:	230a      	movs	r3, #10
 8019fcc:	e011      	b.n	8019ff2 <_printf_i+0xfa>
 8019fce:	6821      	ldr	r1, [r4, #0]
 8019fd0:	6833      	ldr	r3, [r6, #0]
 8019fd2:	0608      	lsls	r0, r1, #24
 8019fd4:	f853 5b04 	ldr.w	r5, [r3], #4
 8019fd8:	d402      	bmi.n	8019fe0 <_printf_i+0xe8>
 8019fda:	0649      	lsls	r1, r1, #25
 8019fdc:	bf48      	it	mi
 8019fde:	b2ad      	uxthmi	r5, r5
 8019fe0:	2f6f      	cmp	r7, #111	@ 0x6f
 8019fe2:	4852      	ldr	r0, [pc, #328]	@ (801a12c <_printf_i+0x234>)
 8019fe4:	6033      	str	r3, [r6, #0]
 8019fe6:	bf14      	ite	ne
 8019fe8:	230a      	movne	r3, #10
 8019fea:	2308      	moveq	r3, #8
 8019fec:	2100      	movs	r1, #0
 8019fee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019ff2:	6866      	ldr	r6, [r4, #4]
 8019ff4:	60a6      	str	r6, [r4, #8]
 8019ff6:	2e00      	cmp	r6, #0
 8019ff8:	db05      	blt.n	801a006 <_printf_i+0x10e>
 8019ffa:	6821      	ldr	r1, [r4, #0]
 8019ffc:	432e      	orrs	r6, r5
 8019ffe:	f021 0104 	bic.w	r1, r1, #4
 801a002:	6021      	str	r1, [r4, #0]
 801a004:	d04b      	beq.n	801a09e <_printf_i+0x1a6>
 801a006:	4616      	mov	r6, r2
 801a008:	fbb5 f1f3 	udiv	r1, r5, r3
 801a00c:	fb03 5711 	mls	r7, r3, r1, r5
 801a010:	5dc7      	ldrb	r7, [r0, r7]
 801a012:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801a016:	462f      	mov	r7, r5
 801a018:	42bb      	cmp	r3, r7
 801a01a:	460d      	mov	r5, r1
 801a01c:	d9f4      	bls.n	801a008 <_printf_i+0x110>
 801a01e:	2b08      	cmp	r3, #8
 801a020:	d10b      	bne.n	801a03a <_printf_i+0x142>
 801a022:	6823      	ldr	r3, [r4, #0]
 801a024:	07df      	lsls	r7, r3, #31
 801a026:	d508      	bpl.n	801a03a <_printf_i+0x142>
 801a028:	6923      	ldr	r3, [r4, #16]
 801a02a:	6861      	ldr	r1, [r4, #4]
 801a02c:	4299      	cmp	r1, r3
 801a02e:	bfde      	ittt	le
 801a030:	2330      	movle	r3, #48	@ 0x30
 801a032:	f806 3c01 	strble.w	r3, [r6, #-1]
 801a036:	f106 36ff 	addle.w	r6, r6, #4294967295
 801a03a:	1b92      	subs	r2, r2, r6
 801a03c:	6122      	str	r2, [r4, #16]
 801a03e:	f8cd a000 	str.w	sl, [sp]
 801a042:	464b      	mov	r3, r9
 801a044:	aa03      	add	r2, sp, #12
 801a046:	4621      	mov	r1, r4
 801a048:	4640      	mov	r0, r8
 801a04a:	f7ff fee7 	bl	8019e1c <_printf_common>
 801a04e:	3001      	adds	r0, #1
 801a050:	d14a      	bne.n	801a0e8 <_printf_i+0x1f0>
 801a052:	f04f 30ff 	mov.w	r0, #4294967295
 801a056:	b004      	add	sp, #16
 801a058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a05c:	6823      	ldr	r3, [r4, #0]
 801a05e:	f043 0320 	orr.w	r3, r3, #32
 801a062:	6023      	str	r3, [r4, #0]
 801a064:	4832      	ldr	r0, [pc, #200]	@ (801a130 <_printf_i+0x238>)
 801a066:	2778      	movs	r7, #120	@ 0x78
 801a068:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801a06c:	6823      	ldr	r3, [r4, #0]
 801a06e:	6831      	ldr	r1, [r6, #0]
 801a070:	061f      	lsls	r7, r3, #24
 801a072:	f851 5b04 	ldr.w	r5, [r1], #4
 801a076:	d402      	bmi.n	801a07e <_printf_i+0x186>
 801a078:	065f      	lsls	r7, r3, #25
 801a07a:	bf48      	it	mi
 801a07c:	b2ad      	uxthmi	r5, r5
 801a07e:	6031      	str	r1, [r6, #0]
 801a080:	07d9      	lsls	r1, r3, #31
 801a082:	bf44      	itt	mi
 801a084:	f043 0320 	orrmi.w	r3, r3, #32
 801a088:	6023      	strmi	r3, [r4, #0]
 801a08a:	b11d      	cbz	r5, 801a094 <_printf_i+0x19c>
 801a08c:	2310      	movs	r3, #16
 801a08e:	e7ad      	b.n	8019fec <_printf_i+0xf4>
 801a090:	4826      	ldr	r0, [pc, #152]	@ (801a12c <_printf_i+0x234>)
 801a092:	e7e9      	b.n	801a068 <_printf_i+0x170>
 801a094:	6823      	ldr	r3, [r4, #0]
 801a096:	f023 0320 	bic.w	r3, r3, #32
 801a09a:	6023      	str	r3, [r4, #0]
 801a09c:	e7f6      	b.n	801a08c <_printf_i+0x194>
 801a09e:	4616      	mov	r6, r2
 801a0a0:	e7bd      	b.n	801a01e <_printf_i+0x126>
 801a0a2:	6833      	ldr	r3, [r6, #0]
 801a0a4:	6825      	ldr	r5, [r4, #0]
 801a0a6:	6961      	ldr	r1, [r4, #20]
 801a0a8:	1d18      	adds	r0, r3, #4
 801a0aa:	6030      	str	r0, [r6, #0]
 801a0ac:	062e      	lsls	r6, r5, #24
 801a0ae:	681b      	ldr	r3, [r3, #0]
 801a0b0:	d501      	bpl.n	801a0b6 <_printf_i+0x1be>
 801a0b2:	6019      	str	r1, [r3, #0]
 801a0b4:	e002      	b.n	801a0bc <_printf_i+0x1c4>
 801a0b6:	0668      	lsls	r0, r5, #25
 801a0b8:	d5fb      	bpl.n	801a0b2 <_printf_i+0x1ba>
 801a0ba:	8019      	strh	r1, [r3, #0]
 801a0bc:	2300      	movs	r3, #0
 801a0be:	6123      	str	r3, [r4, #16]
 801a0c0:	4616      	mov	r6, r2
 801a0c2:	e7bc      	b.n	801a03e <_printf_i+0x146>
 801a0c4:	6833      	ldr	r3, [r6, #0]
 801a0c6:	1d1a      	adds	r2, r3, #4
 801a0c8:	6032      	str	r2, [r6, #0]
 801a0ca:	681e      	ldr	r6, [r3, #0]
 801a0cc:	6862      	ldr	r2, [r4, #4]
 801a0ce:	2100      	movs	r1, #0
 801a0d0:	4630      	mov	r0, r6
 801a0d2:	f7e6 f91d 	bl	8000310 <memchr>
 801a0d6:	b108      	cbz	r0, 801a0dc <_printf_i+0x1e4>
 801a0d8:	1b80      	subs	r0, r0, r6
 801a0da:	6060      	str	r0, [r4, #4]
 801a0dc:	6863      	ldr	r3, [r4, #4]
 801a0de:	6123      	str	r3, [r4, #16]
 801a0e0:	2300      	movs	r3, #0
 801a0e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a0e6:	e7aa      	b.n	801a03e <_printf_i+0x146>
 801a0e8:	6923      	ldr	r3, [r4, #16]
 801a0ea:	4632      	mov	r2, r6
 801a0ec:	4649      	mov	r1, r9
 801a0ee:	4640      	mov	r0, r8
 801a0f0:	47d0      	blx	sl
 801a0f2:	3001      	adds	r0, #1
 801a0f4:	d0ad      	beq.n	801a052 <_printf_i+0x15a>
 801a0f6:	6823      	ldr	r3, [r4, #0]
 801a0f8:	079b      	lsls	r3, r3, #30
 801a0fa:	d413      	bmi.n	801a124 <_printf_i+0x22c>
 801a0fc:	68e0      	ldr	r0, [r4, #12]
 801a0fe:	9b03      	ldr	r3, [sp, #12]
 801a100:	4298      	cmp	r0, r3
 801a102:	bfb8      	it	lt
 801a104:	4618      	movlt	r0, r3
 801a106:	e7a6      	b.n	801a056 <_printf_i+0x15e>
 801a108:	2301      	movs	r3, #1
 801a10a:	4632      	mov	r2, r6
 801a10c:	4649      	mov	r1, r9
 801a10e:	4640      	mov	r0, r8
 801a110:	47d0      	blx	sl
 801a112:	3001      	adds	r0, #1
 801a114:	d09d      	beq.n	801a052 <_printf_i+0x15a>
 801a116:	3501      	adds	r5, #1
 801a118:	68e3      	ldr	r3, [r4, #12]
 801a11a:	9903      	ldr	r1, [sp, #12]
 801a11c:	1a5b      	subs	r3, r3, r1
 801a11e:	42ab      	cmp	r3, r5
 801a120:	dcf2      	bgt.n	801a108 <_printf_i+0x210>
 801a122:	e7eb      	b.n	801a0fc <_printf_i+0x204>
 801a124:	2500      	movs	r5, #0
 801a126:	f104 0619 	add.w	r6, r4, #25
 801a12a:	e7f5      	b.n	801a118 <_printf_i+0x220>
 801a12c:	0801acf5 	.word	0x0801acf5
 801a130:	0801ad06 	.word	0x0801ad06

0801a134 <memmove>:
 801a134:	4288      	cmp	r0, r1
 801a136:	b510      	push	{r4, lr}
 801a138:	eb01 0402 	add.w	r4, r1, r2
 801a13c:	d902      	bls.n	801a144 <memmove+0x10>
 801a13e:	4284      	cmp	r4, r0
 801a140:	4623      	mov	r3, r4
 801a142:	d807      	bhi.n	801a154 <memmove+0x20>
 801a144:	1e43      	subs	r3, r0, #1
 801a146:	42a1      	cmp	r1, r4
 801a148:	d008      	beq.n	801a15c <memmove+0x28>
 801a14a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801a14e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801a152:	e7f8      	b.n	801a146 <memmove+0x12>
 801a154:	4402      	add	r2, r0
 801a156:	4601      	mov	r1, r0
 801a158:	428a      	cmp	r2, r1
 801a15a:	d100      	bne.n	801a15e <memmove+0x2a>
 801a15c:	bd10      	pop	{r4, pc}
 801a15e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a162:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801a166:	e7f7      	b.n	801a158 <memmove+0x24>

0801a168 <_sbrk_r>:
 801a168:	b538      	push	{r3, r4, r5, lr}
 801a16a:	4d06      	ldr	r5, [pc, #24]	@ (801a184 <_sbrk_r+0x1c>)
 801a16c:	2300      	movs	r3, #0
 801a16e:	4604      	mov	r4, r0
 801a170:	4608      	mov	r0, r1
 801a172:	602b      	str	r3, [r5, #0]
 801a174:	f7fe fdc2 	bl	8018cfc <_sbrk>
 801a178:	1c43      	adds	r3, r0, #1
 801a17a:	d102      	bne.n	801a182 <_sbrk_r+0x1a>
 801a17c:	682b      	ldr	r3, [r5, #0]
 801a17e:	b103      	cbz	r3, 801a182 <_sbrk_r+0x1a>
 801a180:	6023      	str	r3, [r4, #0]
 801a182:	bd38      	pop	{r3, r4, r5, pc}
 801a184:	24012118 	.word	0x24012118

0801a188 <memcpy>:
 801a188:	440a      	add	r2, r1
 801a18a:	4291      	cmp	r1, r2
 801a18c:	f100 33ff 	add.w	r3, r0, #4294967295
 801a190:	d100      	bne.n	801a194 <memcpy+0xc>
 801a192:	4770      	bx	lr
 801a194:	b510      	push	{r4, lr}
 801a196:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a19a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a19e:	4291      	cmp	r1, r2
 801a1a0:	d1f9      	bne.n	801a196 <memcpy+0xe>
 801a1a2:	bd10      	pop	{r4, pc}

0801a1a4 <_realloc_r>:
 801a1a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a1a8:	4607      	mov	r7, r0
 801a1aa:	4614      	mov	r4, r2
 801a1ac:	460d      	mov	r5, r1
 801a1ae:	b921      	cbnz	r1, 801a1ba <_realloc_r+0x16>
 801a1b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a1b4:	4611      	mov	r1, r2
 801a1b6:	f7ff bc4d 	b.w	8019a54 <_malloc_r>
 801a1ba:	b92a      	cbnz	r2, 801a1c8 <_realloc_r+0x24>
 801a1bc:	f7ff fbde 	bl	801997c <_free_r>
 801a1c0:	4625      	mov	r5, r4
 801a1c2:	4628      	mov	r0, r5
 801a1c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a1c8:	f000 f81a 	bl	801a200 <_malloc_usable_size_r>
 801a1cc:	4284      	cmp	r4, r0
 801a1ce:	4606      	mov	r6, r0
 801a1d0:	d802      	bhi.n	801a1d8 <_realloc_r+0x34>
 801a1d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801a1d6:	d8f4      	bhi.n	801a1c2 <_realloc_r+0x1e>
 801a1d8:	4621      	mov	r1, r4
 801a1da:	4638      	mov	r0, r7
 801a1dc:	f7ff fc3a 	bl	8019a54 <_malloc_r>
 801a1e0:	4680      	mov	r8, r0
 801a1e2:	b908      	cbnz	r0, 801a1e8 <_realloc_r+0x44>
 801a1e4:	4645      	mov	r5, r8
 801a1e6:	e7ec      	b.n	801a1c2 <_realloc_r+0x1e>
 801a1e8:	42b4      	cmp	r4, r6
 801a1ea:	4622      	mov	r2, r4
 801a1ec:	4629      	mov	r1, r5
 801a1ee:	bf28      	it	cs
 801a1f0:	4632      	movcs	r2, r6
 801a1f2:	f7ff ffc9 	bl	801a188 <memcpy>
 801a1f6:	4629      	mov	r1, r5
 801a1f8:	4638      	mov	r0, r7
 801a1fa:	f7ff fbbf 	bl	801997c <_free_r>
 801a1fe:	e7f1      	b.n	801a1e4 <_realloc_r+0x40>

0801a200 <_malloc_usable_size_r>:
 801a200:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a204:	1f18      	subs	r0, r3, #4
 801a206:	2b00      	cmp	r3, #0
 801a208:	bfbc      	itt	lt
 801a20a:	580b      	ldrlt	r3, [r1, r0]
 801a20c:	18c0      	addlt	r0, r0, r3
 801a20e:	4770      	bx	lr

0801a210 <_init>:
 801a210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a212:	bf00      	nop
 801a214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a216:	bc08      	pop	{r3}
 801a218:	469e      	mov	lr, r3
 801a21a:	4770      	bx	lr

0801a21c <_fini>:
 801a21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a21e:	bf00      	nop
 801a220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a222:	bc08      	pop	{r3}
 801a224:	469e      	mov	lr, r3
 801a226:	4770      	bx	lr
