
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v
# synth_design -part xc7z020clg484-3 -top cavlc_top -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top cavlc_top -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 137880 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.535 ; gain = 27.895 ; free physical = 246803 ; free virtual = 314542
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cavlc_top' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:2981]
INFO: [Synth 8-6157] synthesizing module 'cavlc_read_total_coeffs' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:1072]
INFO: [Synth 8-6155] done synthesizing module 'cavlc_read_total_coeffs' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:1072]
INFO: [Synth 8-6157] synthesizing module 'cavlc_read_levels' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:308]
INFO: [Synth 8-6155] done synthesizing module 'cavlc_read_levels' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:308]
INFO: [Synth 8-6157] synthesizing module 'cavlc_read_total_zeros' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:2266]
INFO: [Synth 8-6155] done synthesizing module 'cavlc_read_total_zeros' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:2266]
INFO: [Synth 8-6157] synthesizing module 'cavlc_read_run_befores' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:703]
INFO: [Synth 8-6155] done synthesizing module 'cavlc_read_run_befores' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:703]
INFO: [Synth 8-6157] synthesizing module 'cavlc_len_gen' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:222]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:251]
INFO: [Synth 8-6155] done synthesizing module 'cavlc_len_gen' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:222]
INFO: [Synth 8-6157] synthesizing module 'cavlc_fsm' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:115]
INFO: [Synth 8-6155] done synthesizing module 'cavlc_fsm' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:61]
INFO: [Synth 8-6155] done synthesizing module 'cavlc_top' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:2981]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.301 ; gain = 81.660 ; free physical = 247813 ; free virtual = 315553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.301 ; gain = 81.660 ; free physical = 247819 ; free virtual = 315558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1563.301 ; gain = 89.660 ; free physical = 247819 ; free virtual = 315558
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "TotalCoeff_2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TotalCoeff_1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "len_3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_00" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_00" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_00" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_code_tmp1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "level_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "len_chroma_DC" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "len" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "coeff_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_4" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_6" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_7" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_8" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_9" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_10" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_11" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_12" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_13" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_14" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "coeff_15" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "coeff_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/cavlc.v:115]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cavlc_fsm'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE6 |                         00000001 |                         00000001
                 iSTATE1 |                         00000010 |                         00000010
                 iSTATE2 |                         00000100 |                         00000100
                 iSTATE4 |                         00001000 |                         00001000
                  iSTATE |                         00010000 |                         00010000
                 iSTATE0 |                         00100000 |                         00100000
                 iSTATE3 |                         01000000 |                         01000000
                 iSTATE5 |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'cavlc_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1607.336 ; gain = 133.695 ; free physical = 248854 ; free virtual = 316592
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 34    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 54    
	  16 Input      9 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 9     
	   8 Input      4 Bit        Muxes := 12    
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 35    
	  10 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 28    
	   4 Input      3 Bit        Muxes := 12    
	   3 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      2 Bit        Muxes := 38    
	   3 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 8     
	   7 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	  16 Input      1 Bit        Muxes := 46    
	   9 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cavlc_read_total_coeffs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 12    
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 12    
	   3 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 8     
	   7 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 1     
Module cavlc_read_levels 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 21    
	  16 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 21    
	  16 Input      1 Bit        Muxes := 31    
Module cavlc_read_total_zeros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 20    
	   4 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 15    
	   5 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 20    
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
Module cavlc_read_run_befores 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 16    
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 31    
	   2 Input      4 Bit        Muxes := 9     
	   9 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 21    
	  16 Input      1 Bit        Muxes := 15    
Module cavlc_len_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
Module cavlc_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "coeff_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1752.641 ; gain = 279.000 ; free physical = 247967 ; free virtual = 315708
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1752.645 ; gain = 279.004 ; free physical = 247938 ; free virtual = 315678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1752.645 ; gain = 279.004 ; free physical = 247879 ; free virtual = 315619
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1752.645 ; gain = 279.004 ; free physical = 247793 ; free virtual = 315534
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1752.645 ; gain = 279.004 ; free physical = 247793 ; free virtual = 315534
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1752.645 ; gain = 279.004 ; free physical = 247793 ; free virtual = 315534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1752.645 ; gain = 279.004 ; free physical = 247793 ; free virtual = 315534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1752.645 ; gain = 279.004 ; free physical = 247793 ; free virtual = 315534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1752.645 ; gain = 279.004 ; free physical = 247793 ; free virtual = 315534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    11|
|2     |LUT1   |    12|
|3     |LUT2   |   122|
|4     |LUT3   |    71|
|5     |LUT4   |   193|
|6     |LUT5   |   100|
|7     |LUT6   |   387|
|8     |MUXF7  |    34|
|9     |MUXF8  |     9|
|10    |FDCE   |   390|
|11    |FDPE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+------------------------+------+
|      |Instance                  |Module                  |Cells |
+------+--------------------------+------------------------+------+
|1     |top                       |                        |  1330|
|2     |  cavlc_fsm               |cavlc_fsm               |   190|
|3     |  cavlc_len_gen           |cavlc_len_gen           |    23|
|4     |  cavlc_read_levels       |cavlc_read_levels       |   549|
|5     |  cavlc_read_run_befores  |cavlc_read_run_befores  |   196|
|6     |  cavlc_read_total_coeffs |cavlc_read_total_coeffs |   372|
+------+--------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1752.645 ; gain = 279.004 ; free physical = 247793 ; free virtual = 315534
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1752.645 ; gain = 279.004 ; free physical = 247793 ; free virtual = 315534
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1752.648 ; gain = 279.004 ; free physical = 247795 ; free virtual = 315535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.812 ; gain = 0.000 ; free physical = 247552 ; free virtual = 315296
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1853.812 ; gain = 380.270 ; free physical = 247604 ; free virtual = 315347
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2416.469 ; gain = 562.656 ; free physical = 246479 ; free virtual = 314225
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2416.469 ; gain = 0.000 ; free physical = 246478 ; free virtual = 314224
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.477 ; gain = 0.000 ; free physical = 246470 ; free virtual = 314216
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2551.758 ; gain = 0.004 ; free physical = 246086 ; free virtual = 313832

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 26c05ee9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.758 ; gain = 0.000 ; free physical = 246089 ; free virtual = 313835

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11497ab56

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2551.758 ; gain = 0.000 ; free physical = 245626 ; free virtual = 313372
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 78a56273

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2551.758 ; gain = 0.000 ; free physical = 245632 ; free virtual = 313378
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 60262750

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2551.758 ; gain = 0.000 ; free physical = 245639 ; free virtual = 313385
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 60262750

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2551.758 ; gain = 0.000 ; free physical = 245639 ; free virtual = 313385
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16e131a7

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2551.758 ; gain = 0.000 ; free physical = 245635 ; free virtual = 313381
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16e131a7

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2551.758 ; gain = 0.000 ; free physical = 245635 ; free virtual = 313381
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.758 ; gain = 0.000 ; free physical = 245635 ; free virtual = 313381
Ending Logic Optimization Task | Checksum: 16e131a7

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2551.758 ; gain = 0.000 ; free physical = 245634 ; free virtual = 313380

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16e131a7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2551.758 ; gain = 0.000 ; free physical = 245631 ; free virtual = 313377

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16e131a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.758 ; gain = 0.000 ; free physical = 245631 ; free virtual = 313377

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.758 ; gain = 0.000 ; free physical = 245631 ; free virtual = 313377
Ending Netlist Obfuscation Task | Checksum: 16e131a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2551.758 ; gain = 0.000 ; free physical = 245631 ; free virtual = 313377
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2551.758 ; gain = 0.004 ; free physical = 245630 ; free virtual = 313376
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 16e131a7
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module cavlc_top ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2583.754 ; gain = 0.000 ; free physical = 245573 ; free virtual = 313319
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.451 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2583.754 ; gain = 0.000 ; free physical = 245568 ; free virtual = 313314
IDT: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2687.793 ; gain = 104.039 ; free physical = 245563 ; free virtual = 313309
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2781.934 ; gain = 94.141 ; free physical = 245560 ; free virtual = 313306
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2781.934 ; gain = 198.180 ; free physical = 245560 ; free virtual = 313306

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245581 ; free virtual = 313327


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design cavlc_top ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 3 accepted clusters 3

Number of Slice Registers augmented: 8 newly gated: 4 Total: 391
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/12 RAMS dropped: 0/0 Clusters dropped: 0/3 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: eeaf1a2a

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245509 ; free virtual = 313255
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: eeaf1a2a
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2781.934 ; gain = 230.176 ; free physical = 245573 ; free virtual = 313319
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28688552 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1840cf1ba

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245600 ; free virtual = 313346
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 1840cf1ba

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245599 ; free virtual = 313345
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: afc403a5

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245592 ; free virtual = 313338
INFO: [Opt 31-389] Phase Remap created 1 cells and removed 2 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 10fc9293f

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245591 ; free virtual = 313337
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               1  |               2  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d5ef4240

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245590 ; free virtual = 313337

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245590 ; free virtual = 313336
Ending Netlist Obfuscation Task | Checksum: d5ef4240

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245590 ; free virtual = 313336
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245125 ; free virtual = 312871
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 303c5f30

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245125 ; free virtual = 312871
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245225 ; free virtual = 312971

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a7d00556

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245203 ; free virtual = 312949

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14ef8f100

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245195 ; free virtual = 312941

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14ef8f100

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245194 ; free virtual = 312940
Phase 1 Placer Initialization | Checksum: 14ef8f100

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245194 ; free virtual = 312940

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1727af904

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245189 ; free virtual = 312935

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245064 ; free virtual = 312810

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: e2cbad65

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245060 ; free virtual = 312806
Phase 2 Global Placement | Checksum: fcebcdb5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245064 ; free virtual = 312810

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fcebcdb5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245063 ; free virtual = 312809

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26a53afae

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245046 ; free virtual = 312792

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2344bab2b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245054 ; free virtual = 312800

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ef0b679d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245052 ; free virtual = 312799

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 215637c68

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245064 ; free virtual = 312810

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12cf8d965

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245063 ; free virtual = 312809

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 155b895f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245063 ; free virtual = 312809
Phase 3 Detail Placement | Checksum: 155b895f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245063 ; free virtual = 312809

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 131c48e13

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 131c48e13

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245001 ; free virtual = 312748
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.539. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15c9b920c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245002 ; free virtual = 312748
Phase 4.1 Post Commit Optimization | Checksum: 15c9b920c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245001 ; free virtual = 312748

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15c9b920c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245000 ; free virtual = 312746

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15c9b920c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245000 ; free virtual = 312746

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245000 ; free virtual = 312746
Phase 4.4 Final Placement Cleanup | Checksum: 14b681d08

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245000 ; free virtual = 312746
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14b681d08

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245000 ; free virtual = 312746
Ending Placer Task | Checksum: b0cd67cf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245015 ; free virtual = 312762
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245016 ; free virtual = 312762
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 244904 ; free virtual = 312651
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 244983 ; free virtual = 312730
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 245045 ; free virtual = 312794
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: bc97527 ConstDB: 0 ShapeSum: a503f2a8 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ena" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ena". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nC[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nC[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nC[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nC[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rbsp[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rbsp[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nC[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nC[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nC[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nC[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nC[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nC[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "nC[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "nC[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "max_coeff_num[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "max_coeff_num[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "max_coeff_num[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "max_coeff_num[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "max_coeff_num[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "max_coeff_num[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "max_coeff_num[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "max_coeff_num[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "max_coeff_num[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "max_coeff_num[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1a529bc0b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246364 ; free virtual = 314109
Post Restoration Checksum: NetGraph: eba4e0be NumContArr: b984db4d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a529bc0b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246357 ; free virtual = 314103

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a529bc0b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246337 ; free virtual = 314082

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a529bc0b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246337 ; free virtual = 314082
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 106a0579a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246333 ; free virtual = 314078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.740  | TNS=0.000  | WHS=0.143  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 10c36f410

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246326 ; free virtual = 314071

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f6bccb65

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246263 ; free virtual = 314008

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.292  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 137d2920b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246231 ; free virtual = 313976
Phase 4 Rip-up And Reroute | Checksum: 137d2920b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246231 ; free virtual = 313976

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 137d2920b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246231 ; free virtual = 313976

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 137d2920b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246231 ; free virtual = 313976
Phase 5 Delay and Skew Optimization | Checksum: 137d2920b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246231 ; free virtual = 313976

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ac5d24ee

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246230 ; free virtual = 313975
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.292  | TNS=0.000  | WHS=0.196  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ac5d24ee

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246230 ; free virtual = 313975
Phase 6 Post Hold Fix | Checksum: 1ac5d24ee

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246230 ; free virtual = 313975

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.142436 %
  Global Horizontal Routing Utilization  = 0.18264 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 134eab638

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246226 ; free virtual = 313971

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 134eab638

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246225 ; free virtual = 313971

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 64f7fbf0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246182 ; free virtual = 313927

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.292  | TNS=0.000  | WHS=0.196  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 64f7fbf0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246182 ; free virtual = 313927
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246214 ; free virtual = 313959

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246212 ; free virtual = 313957
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246211 ; free virtual = 313956
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246223 ; free virtual = 313970
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2781.934 ; gain = 0.000 ; free physical = 246217 ; free virtual = 313965
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/cavlc/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2792.020 ; gain = 0.000 ; free physical = 246422 ; free virtual = 314168
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 20:50:56 2022...
