
Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-OUF4AF5

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
8        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16)

*******************************************************************
Modules that may have changed as a result of file changes: 15
MID:  lib.cell.view
0        work.CoreResetP.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16) <-- (may instantiate this module)
1        work.MSS_010.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16) <-- (may instantiate this module)
2        work.RCOSC_1MHZ.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16) <-- (may instantiate this module)
3        work.RCOSC_1MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16) <-- (may instantiate this module)
4        work.RCOSC_25_50MHZ.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16) <-- (may instantiate this module)
5        work.RCOSC_25_50MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16) <-- (may instantiate this module)
6        work.XTLOSC.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16) <-- (may instantiate this module)
7        work.XTLOSC_FAB.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16) <-- (may instantiate this module)
8        work.coreresetp_pcie_hotreset.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16) <-- (may instantiate this module)
9        work.led_blink_mss2.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16) <-- (module definition)
10       work.led_blink_mss2_sb.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16) <-- (may instantiate this module)
11       work.led_blink_mss2_sb_CCC_0_FCCC.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16) <-- (may instantiate this module)
12       work.led_blink_mss2_sb_FABOSC_0_OSC.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16) <-- (may instantiate this module)
13       work.led_blink_mss2_sb_MSS.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16) <-- (may instantiate this module)
14       work.not_test.verilog may have changed because the following files changed:
                        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2\led_blink_mss2.v (2023-12-04 18:42:12, 2023-12-11 11:43:16) <-- (may instantiate this module)

*******************************************************************
Unmodified files: 14
FID:  path (timestamp)
0        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v (2023-08-08 07:25:45)
1        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v (2023-08-08 07:25:46)
2        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v (2023-08-08 07:25:46)
3        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh (2023-08-08 07:25:46)
4        C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v (2023-08-08 07:25:46)
5        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v (2023-11-24 10:33:46)
6        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v (2023-11-24 10:33:46)
7        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2023-11-24 10:33:48)
9        C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2_sb\CCC_0\led_blink_mss2_sb_CCC_0_FCCC.v (2023-12-04 18:36:30)
10       C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2_sb\FABOSC_0\led_blink_mss2_sb_FABOSC_0_OSC.v (2023-12-04 18:36:32)
11       C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2_sb\led_blink_mss2_sb.v (2023-12-04 18:36:32)
12       C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2_sb_MSS\led_blink_mss2_sb_MSS.v (2023-12-04 18:36:27)
13       C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\component\work\led_blink_mss2_sb_MSS\led_blink_mss2_sb_MSS_syn.v (2023-12-04 18:36:27)
14       C:\Users\Lesc\Documents\LiberoProjects\led_blink_mss2\hdl\not_test.v (2023-12-04 18:39:34)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
