#-----------------------------------------------------------
# xsim v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Dec 18 16:19:47 2024
# Process ID: 6088
# Current directory: D:/Vivado/final_conv2d/solution3/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/do_convolution/xsim_script.tcl}
# Log file: D:/Vivado/final_conv2d/solution3/sim/verilog/xsim.log
# Journal file: D:/Vivado/final_conv2d/solution3/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/do_convolution/xsim_script.tcl
# xsim {do_convolution} -autoloadwcfg -tclbatch {do_convolution.tcl}
Vivado Simulator 2018.1
Time resolution is 1 ps
source do_convolution.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "615000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 655 ns : File "D:/Vivado/final_conv2d/solution3/sim/verilog/do_convolution.autotb.v" Line 274
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec 18 16:19:53 2024...
