
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity tlc is
    Port ( CLK32 : in  STD_LOGIC;
           antenna : out  STD_LOGIC);
end tlc;

architecture Behavioral of tlc is

    component DCM
    generic (CLKFX_MULTIPLY        : integer;
             CLKFX_DIVIDE          : integer);
    port    (CLKIN                 : in  std_logic;
             CLKFB                 : in  std_logic;
             DSSEN                 : in  std_logic;
             PSINCDEC              : in  std_logic;
             PSEN                  : in  std_logic;
             PSCLK                 : in  std_logic;
             RST                   : in  std_logic;
             CLK0                  : out std_logic;
             CLK90                 : out std_logic;
             CLK180                : out std_logic;
             CLK270                : out std_logic;
             CLK2X                 : out std_logic;
             CLK2X180              : out std_logic;
             CLKDV                 : out std_logic;
             CLKFX                 : out std_logic;
             CLKFX180              : out std_logic;
             LOCKED                : out std_logic;
             PSDONE                : out std_logic;
             STATUS                : out std_logic_vector(7 downto 0));
    end component;
    component BUFG
    port    (I   : in  std_logic;
             O   : out std_logic);
    end component;

   signal clkfx             : std_logic;
   signal gnd               : std_logic := '0';
   signal clk320            : std_logic;
   signal shift_ctr         : unsigned (4 downto 0) := (others => '0');
   signal phase_accumulator : unsigned (31 downto 0) := (others => '0');
   signal beep_counter      : unsigned (19 downto 0):= (others => '0'); -- gives a 305Hz beep signal
   signal message           : std_logic_vector(33 downto 0) := "1010100011101110111000101010000000";
begin

antenna <= std_logic(phase_accumulator(31));

U0: DCM generic map (CLKFX_MULTIPLY  => 29,
                     CLKFX_DIVIDE    => 5)
        port    map (CLKIN           => CLK32,
                     CLKFB           => GND,
                     DSSEN           => GND,
                     PSINCDEC        => GND,
                     PSEN            => GND,
                     PSCLK           => GND,
                     RST             => GND,
                     CLKFX           => CLKFX);
B0: BUFG port   map (CLKFX, CLK320);

   process(clk320)
   begin
      if rising_edge(clk320) then
         if beep_counter = x"FFFFF" then
            if shift_ctr = "00000" then
               message <= message(0) & message(33 downto 1);
            end if;
            shift_ctr <= shift_ctr + 1;
         end if;

         -- The constants are calculated as (desired freq)/320Mhz*2^32
         if message(0) = '1' then
            if beep_counter(19) = '1' then
               phase_accumulator <= phase_accumulator + 1222387958; -- gives a 91075kHz signal
            else
               phase_accumulator <= phase_accumulator + 1220374692; -- gives 90925kHz signal
            end if;
         else
            phase_accumulator <= phase_accumulator + 1221381325; -- gives 91000kHz signal
         end if;

         beep_counter <= beep_counter+1;
      end if;
   end process;
end Behavioral;
