-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ==============================================================

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity bmesensor2_AXILiteS_s_axi is
generic (
    C_S_AXI_ADDR_WIDTH    : INTEGER := 9;
    C_S_AXI_DATA_WIDTH    : INTEGER := 32);
port (
    -- axi4 lite slave signals
    ACLK                  :in   STD_LOGIC;
    ARESET                :in   STD_LOGIC;
    ACLK_EN               :in   STD_LOGIC;
    AWADDR                :in   STD_LOGIC_VECTOR(C_S_AXI_ADDR_WIDTH-1 downto 0);
    AWVALID               :in   STD_LOGIC;
    AWREADY               :out  STD_LOGIC;
    WDATA                 :in   STD_LOGIC_VECTOR(C_S_AXI_DATA_WIDTH-1 downto 0);
    WSTRB                 :in   STD_LOGIC_VECTOR(C_S_AXI_DATA_WIDTH/8-1 downto 0);
    WVALID                :in   STD_LOGIC;
    WREADY                :out  STD_LOGIC;
    BRESP                 :out  STD_LOGIC_VECTOR(1 downto 0);
    BVALID                :out  STD_LOGIC;
    BREADY                :in   STD_LOGIC;
    ARADDR                :in   STD_LOGIC_VECTOR(C_S_AXI_ADDR_WIDTH-1 downto 0);
    ARVALID               :in   STD_LOGIC;
    ARREADY               :out  STD_LOGIC;
    RDATA                 :out  STD_LOGIC_VECTOR(C_S_AXI_DATA_WIDTH-1 downto 0);
    RRESP                 :out  STD_LOGIC_VECTOR(1 downto 0);
    RVALID                :out  STD_LOGIC;
    RREADY                :in   STD_LOGIC;
    interrupt             :out  STD_LOGIC;
    -- user signals
    ap_start              :out  STD_LOGIC;
    ap_done               :in   STD_LOGIC;
    ap_ready              :in   STD_LOGIC;
    ap_idle               :in   STD_LOGIC;
    stat_reg_outValue1_i  :out  STD_LOGIC_VECTOR(31 downto 0);
    stat_reg_outValue1_o  :in   STD_LOGIC_VECTOR(31 downto 0);
    stat_reg_outValue1_o_ap_vld :in   STD_LOGIC;
    empty_pirq_outValue_i :out  STD_LOGIC_VECTOR(31 downto 0);
    empty_pirq_outValue_o :in   STD_LOGIC_VECTOR(31 downto 0);
    empty_pirq_outValue_o_ap_vld :in   STD_LOGIC;
    full_pirq_outValue_i  :out  STD_LOGIC_VECTOR(31 downto 0);
    full_pirq_outValue_o  :in   STD_LOGIC_VECTOR(31 downto 0);
    full_pirq_outValue_o_ap_vld :in   STD_LOGIC;
    ctrl_reg_outValue1_i  :out  STD_LOGIC_VECTOR(31 downto 0);
    ctrl_reg_outValue1_o  :in   STD_LOGIC_VECTOR(31 downto 0);
    ctrl_reg_outValue1_o_ap_vld :in   STD_LOGIC;
    clearedInterrStatus1_i :out  STD_LOGIC_VECTOR(31 downto 0);
    clearedInterrStatus1_o :in   STD_LOGIC_VECTOR(31 downto 0);
    clearedInterrStatus1_o_ap_vld :in   STD_LOGIC;
    rxFifoDepth1_i        :out  STD_LOGIC_VECTOR(31 downto 0);
    rxFifoDepth1_o        :in   STD_LOGIC_VECTOR(31 downto 0);
    rxFifoDepth1_o_ap_vld :in   STD_LOGIC;
    resetAxiEnabled       :in   STD_LOGIC_VECTOR(31 downto 0);
    resetAxiEnabled_ap_vld :in   STD_LOGIC;
    ctrl2RegState_enabled :in   STD_LOGIC_VECTOR(31 downto 0);
    ctrl2RegState_enabled_ap_vld :in   STD_LOGIC;
    byteCountZero         :out  STD_LOGIC_VECTOR(31 downto 0);
    clearedInterruptStatus2 :out  STD_LOGIC_VECTOR(31 downto 0);
    interrStatus2_i       :out  STD_LOGIC_VECTOR(31 downto 0);
    interrStatus2_o       :in   STD_LOGIC_VECTOR(31 downto 0);
    interrStatus2_o_ap_vld :in   STD_LOGIC;
    disableTxBitDirection :in   STD_LOGIC_VECTOR(31 downto 0);
    disableTxBitDirection_ap_vld :in   STD_LOGIC;
    pressByteCountEnabled :in   STD_LOGIC_VECTOR(31 downto 0);
    pressByteCountEnabled_ap_vld :in   STD_LOGIC;
    byteTracker           :in   STD_LOGIC_VECTOR(31 downto 0);
    byteTracker_ap_vld    :in   STD_LOGIC;
    interrStatus3StateEnabled :in   STD_LOGIC_VECTOR(31 downto 0);
    interrStatus3StateEnabled_ap_vld :in   STD_LOGIC;
    checkInterrReg        :in   STD_LOGIC_VECTOR(31 downto 0);
    checkInterrReg_ap_vld :in   STD_LOGIC;
    ctrl_reg_val3_i       :out  STD_LOGIC_VECTOR(31 downto 0);
    ctrl_reg_val3_o       :in   STD_LOGIC_VECTOR(31 downto 0);
    ctrl_reg_val3_o_ap_vld :in   STD_LOGIC;
    lastByteRead_i        :out  STD_LOGIC_VECTOR(31 downto 0);
    lastByteRead_o        :in   STD_LOGIC_VECTOR(31 downto 0);
    lastByteRead_o_ap_vld :in   STD_LOGIC;
    rx_fifo_Outvalue_i    :out  STD_LOGIC_VECTOR(31 downto 0);
    rx_fifo_Outvalue_o    :in   STD_LOGIC_VECTOR(31 downto 0);
    rx_fifo_Outvalue_o_ap_vld :in   STD_LOGIC;
    clearLatchedInterr_i  :out  STD_LOGIC_VECTOR(31 downto 0);
    clearLatchedInterr_o  :in   STD_LOGIC_VECTOR(31 downto 0);
    clearLatchedInterr_o_ap_vld :in   STD_LOGIC;
    releaseBus            :in   STD_LOGIC_VECTOR(31 downto 0);
    releaseBus_ap_vld     :in   STD_LOGIC;
    receivedSuccess       :in   STD_LOGIC_VECTOR(31 downto 0);
    receivedSuccess_ap_vld :in   STD_LOGIC;
    pressure_msb_i        :out  STD_LOGIC_VECTOR(31 downto 0);
    pressure_msb_o        :in   STD_LOGIC_VECTOR(31 downto 0);
    pressure_msb_o_ap_vld :in   STD_LOGIC;
    pressure_lsb_i        :out  STD_LOGIC_VECTOR(31 downto 0);
    pressure_lsb_o        :in   STD_LOGIC_VECTOR(31 downto 0);
    pressure_lsb_o_ap_vld :in   STD_LOGIC;
    pressure_xlsb_i       :out  STD_LOGIC_VECTOR(31 downto 0);
    pressure_xlsb_o       :in   STD_LOGIC_VECTOR(31 downto 0);
    pressure_xlsb_o_ap_vld :in   STD_LOGIC;
    stat_reg_val6_state   :in   STD_LOGIC_VECTOR(31 downto 0);
    stat_reg_val6_state_ap_vld :in   STD_LOGIC;
    ctrl_reg_val2         :in   STD_LOGIC_VECTOR(31 downto 0);
    ctrl_reg_val2_ap_vld  :in   STD_LOGIC;
    ctrl2RegState         :in   STD_LOGIC_VECTOR(31 downto 0);
    ctrl2RegState_ap_vld  :in   STD_LOGIC;
    ctrl_reg_check        :in   STD_LOGIC_VECTOR(31 downto 0);
    ctrl_reg_check_ap_vld :in   STD_LOGIC;
    zeroBytes             :out  STD_LOGIC_VECTOR(31 downto 0);
    interrStatus3State    :in   STD_LOGIC_VECTOR(31 downto 0);
    interrStatus3State_ap_vld :in   STD_LOGIC;
    interrStatus5State    :in   STD_LOGIC_VECTOR(31 downto 0);
    interrStatus5State_ap_vld :in   STD_LOGIC;
    tx_fifo_1             :in   STD_LOGIC_VECTOR(31 downto 0);
    tx_fifo_1_ap_vld      :in   STD_LOGIC;
    tx_fifo_2             :in   STD_LOGIC_VECTOR(31 downto 0);
    tx_fifo_2_ap_vld      :in   STD_LOGIC;
    interrStatus          :in   STD_LOGIC_VECTOR(31 downto 0);
    interrStatus_ap_vld   :in   STD_LOGIC;
    stat_reg_val          :in   STD_LOGIC_VECTOR(31 downto 0);
    stat_reg_val_ap_vld   :in   STD_LOGIC;
    statRegState          :in   STD_LOGIC_VECTOR(31 downto 0);
    statRegState_ap_vld   :in   STD_LOGIC;
    clearInterrStatus     :in   STD_LOGIC_VECTOR(31 downto 0);
    clearInterrStatus_ap_vld :in   STD_LOGIC;
    clearInterrStatusCheck :in   STD_LOGIC_VECTOR(31 downto 0);
    clearInterrStatusCheck_ap_vld :in   STD_LOGIC;
    error1                :out  STD_LOGIC_VECTOR(31 downto 0);
    tx_fifo_3             :in   STD_LOGIC_VECTOR(31 downto 0);
    tx_fifo_3_ap_vld      :in   STD_LOGIC;
    interrStatus3         :in   STD_LOGIC_VECTOR(31 downto 0);
    interrStatus3_ap_vld  :in   STD_LOGIC
);
end entity bmesensor2_AXILiteS_s_axi;

-- ------------------------Address Info-------------------
-- 0x000 : Control signals
--         bit 0  - ap_start (Read/Write/COH)
--         bit 1  - ap_done (Read/COR)
--         bit 2  - ap_idle (Read)
--         bit 3  - ap_ready (Read)
--         bit 7  - auto_restart (Read/Write)
--         others - reserved
-- 0x004 : Global Interrupt Enable Register
--         bit 0  - Global Interrupt Enable (Read/Write)
--         others - reserved
-- 0x008 : IP Interrupt Enable Register (Read/Write)
--         bit 0  - Channel 0 (ap_done)
--         bit 1  - Channel 1 (ap_ready)
--         others - reserved
-- 0x00c : IP Interrupt Status Register (Read/TOW)
--         bit 0  - Channel 0 (ap_done)
--         bit 1  - Channel 1 (ap_ready)
--         others - reserved
-- 0x010 : Data signal of stat_reg_outValue1_i
--         bit 31~0 - stat_reg_outValue1_i[31:0] (Read/Write)
-- 0x014 : reserved
-- 0x018 : Data signal of stat_reg_outValue1_o
--         bit 31~0 - stat_reg_outValue1_o[31:0] (Read)
-- 0x01c : Control signal of stat_reg_outValue1_o
--         bit 0  - stat_reg_outValue1_o_ap_vld (Read/COR)
--         others - reserved
-- 0x020 : Data signal of empty_pirq_outValue_i
--         bit 31~0 - empty_pirq_outValue_i[31:0] (Read/Write)
-- 0x024 : reserved
-- 0x028 : Data signal of empty_pirq_outValue_o
--         bit 31~0 - empty_pirq_outValue_o[31:0] (Read)
-- 0x02c : Control signal of empty_pirq_outValue_o
--         bit 0  - empty_pirq_outValue_o_ap_vld (Read/COR)
--         others - reserved
-- 0x030 : Data signal of full_pirq_outValue_i
--         bit 31~0 - full_pirq_outValue_i[31:0] (Read/Write)
-- 0x034 : reserved
-- 0x038 : Data signal of full_pirq_outValue_o
--         bit 31~0 - full_pirq_outValue_o[31:0] (Read)
-- 0x03c : Control signal of full_pirq_outValue_o
--         bit 0  - full_pirq_outValue_o_ap_vld (Read/COR)
--         others - reserved
-- 0x040 : Data signal of ctrl_reg_outValue1_i
--         bit 31~0 - ctrl_reg_outValue1_i[31:0] (Read/Write)
-- 0x044 : reserved
-- 0x048 : Data signal of ctrl_reg_outValue1_o
--         bit 31~0 - ctrl_reg_outValue1_o[31:0] (Read)
-- 0x04c : Control signal of ctrl_reg_outValue1_o
--         bit 0  - ctrl_reg_outValue1_o_ap_vld (Read/COR)
--         others - reserved
-- 0x050 : Data signal of clearedInterrStatus1_i
--         bit 31~0 - clearedInterrStatus1_i[31:0] (Read/Write)
-- 0x054 : reserved
-- 0x058 : Data signal of clearedInterrStatus1_o
--         bit 31~0 - clearedInterrStatus1_o[31:0] (Read)
-- 0x05c : Control signal of clearedInterrStatus1_o
--         bit 0  - clearedInterrStatus1_o_ap_vld (Read/COR)
--         others - reserved
-- 0x060 : Data signal of rxFifoDepth1_i
--         bit 31~0 - rxFifoDepth1_i[31:0] (Read/Write)
-- 0x064 : reserved
-- 0x068 : Data signal of rxFifoDepth1_o
--         bit 31~0 - rxFifoDepth1_o[31:0] (Read)
-- 0x06c : Control signal of rxFifoDepth1_o
--         bit 0  - rxFifoDepth1_o_ap_vld (Read/COR)
--         others - reserved
-- 0x070 : Data signal of resetAxiEnabled
--         bit 31~0 - resetAxiEnabled[31:0] (Read)
-- 0x074 : Control signal of resetAxiEnabled
--         bit 0  - resetAxiEnabled_ap_vld (Read/COR)
--         others - reserved
-- 0x078 : Data signal of ctrl2RegState_enabled
--         bit 31~0 - ctrl2RegState_enabled[31:0] (Read)
-- 0x07c : Control signal of ctrl2RegState_enabled
--         bit 0  - ctrl2RegState_enabled_ap_vld (Read/COR)
--         others - reserved
-- 0x080 : Data signal of byteCountZero
--         bit 31~0 - byteCountZero[31:0] (Read/Write)
-- 0x084 : reserved
-- 0x088 : Data signal of clearedInterruptStatus2
--         bit 31~0 - clearedInterruptStatus2[31:0] (Read/Write)
-- 0x08c : reserved
-- 0x090 : Data signal of interrStatus2_i
--         bit 31~0 - interrStatus2_i[31:0] (Read/Write)
-- 0x094 : reserved
-- 0x098 : Data signal of interrStatus2_o
--         bit 31~0 - interrStatus2_o[31:0] (Read)
-- 0x09c : Control signal of interrStatus2_o
--         bit 0  - interrStatus2_o_ap_vld (Read/COR)
--         others - reserved
-- 0x0a0 : Data signal of disableTxBitDirection
--         bit 31~0 - disableTxBitDirection[31:0] (Read)
-- 0x0a4 : Control signal of disableTxBitDirection
--         bit 0  - disableTxBitDirection_ap_vld (Read/COR)
--         others - reserved
-- 0x0a8 : Data signal of pressByteCountEnabled
--         bit 31~0 - pressByteCountEnabled[31:0] (Read)
-- 0x0ac : Control signal of pressByteCountEnabled
--         bit 0  - pressByteCountEnabled_ap_vld (Read/COR)
--         others - reserved
-- 0x0b0 : Data signal of byteTracker
--         bit 31~0 - byteTracker[31:0] (Read)
-- 0x0b4 : Control signal of byteTracker
--         bit 0  - byteTracker_ap_vld (Read/COR)
--         others - reserved
-- 0x0b8 : Data signal of interrStatus3StateEnabled
--         bit 31~0 - interrStatus3StateEnabled[31:0] (Read)
-- 0x0bc : Control signal of interrStatus3StateEnabled
--         bit 0  - interrStatus3StateEnabled_ap_vld (Read/COR)
--         others - reserved
-- 0x0c0 : Data signal of checkInterrReg
--         bit 31~0 - checkInterrReg[31:0] (Read)
-- 0x0c4 : Control signal of checkInterrReg
--         bit 0  - checkInterrReg_ap_vld (Read/COR)
--         others - reserved
-- 0x0c8 : Data signal of ctrl_reg_val3_i
--         bit 31~0 - ctrl_reg_val3_i[31:0] (Read/Write)
-- 0x0cc : reserved
-- 0x0d0 : Data signal of ctrl_reg_val3_o
--         bit 31~0 - ctrl_reg_val3_o[31:0] (Read)
-- 0x0d4 : Control signal of ctrl_reg_val3_o
--         bit 0  - ctrl_reg_val3_o_ap_vld (Read/COR)
--         others - reserved
-- 0x0d8 : Data signal of lastByteRead_i
--         bit 31~0 - lastByteRead_i[31:0] (Read/Write)
-- 0x0dc : reserved
-- 0x0e0 : Data signal of lastByteRead_o
--         bit 31~0 - lastByteRead_o[31:0] (Read)
-- 0x0e4 : Control signal of lastByteRead_o
--         bit 0  - lastByteRead_o_ap_vld (Read/COR)
--         others - reserved
-- 0x0e8 : Data signal of rx_fifo_Outvalue_i
--         bit 31~0 - rx_fifo_Outvalue_i[31:0] (Read/Write)
-- 0x0ec : reserved
-- 0x0f0 : Data signal of rx_fifo_Outvalue_o
--         bit 31~0 - rx_fifo_Outvalue_o[31:0] (Read)
-- 0x0f4 : Control signal of rx_fifo_Outvalue_o
--         bit 0  - rx_fifo_Outvalue_o_ap_vld (Read/COR)
--         others - reserved
-- 0x0f8 : Data signal of clearLatchedInterr_i
--         bit 31~0 - clearLatchedInterr_i[31:0] (Read/Write)
-- 0x0fc : reserved
-- 0x100 : Data signal of clearLatchedInterr_o
--         bit 31~0 - clearLatchedInterr_o[31:0] (Read)
-- 0x104 : Control signal of clearLatchedInterr_o
--         bit 0  - clearLatchedInterr_o_ap_vld (Read/COR)
--         others - reserved
-- 0x108 : Data signal of releaseBus
--         bit 31~0 - releaseBus[31:0] (Read)
-- 0x10c : Control signal of releaseBus
--         bit 0  - releaseBus_ap_vld (Read/COR)
--         others - reserved
-- 0x110 : Data signal of receivedSuccess
--         bit 31~0 - receivedSuccess[31:0] (Read)
-- 0x114 : Control signal of receivedSuccess
--         bit 0  - receivedSuccess_ap_vld (Read/COR)
--         others - reserved
-- 0x118 : Data signal of pressure_msb_i
--         bit 31~0 - pressure_msb_i[31:0] (Read/Write)
-- 0x11c : reserved
-- 0x120 : Data signal of pressure_msb_o
--         bit 31~0 - pressure_msb_o[31:0] (Read)
-- 0x124 : Control signal of pressure_msb_o
--         bit 0  - pressure_msb_o_ap_vld (Read/COR)
--         others - reserved
-- 0x128 : Data signal of pressure_lsb_i
--         bit 31~0 - pressure_lsb_i[31:0] (Read/Write)
-- 0x12c : reserved
-- 0x130 : Data signal of pressure_lsb_o
--         bit 31~0 - pressure_lsb_o[31:0] (Read)
-- 0x134 : Control signal of pressure_lsb_o
--         bit 0  - pressure_lsb_o_ap_vld (Read/COR)
--         others - reserved
-- 0x138 : Data signal of pressure_xlsb_i
--         bit 31~0 - pressure_xlsb_i[31:0] (Read/Write)
-- 0x13c : reserved
-- 0x140 : Data signal of pressure_xlsb_o
--         bit 31~0 - pressure_xlsb_o[31:0] (Read)
-- 0x144 : Control signal of pressure_xlsb_o
--         bit 0  - pressure_xlsb_o_ap_vld (Read/COR)
--         others - reserved
-- 0x148 : Data signal of stat_reg_val6_state
--         bit 31~0 - stat_reg_val6_state[31:0] (Read)
-- 0x14c : Control signal of stat_reg_val6_state
--         bit 0  - stat_reg_val6_state_ap_vld (Read/COR)
--         others - reserved
-- 0x150 : Data signal of ctrl_reg_val2
--         bit 31~0 - ctrl_reg_val2[31:0] (Read)
-- 0x154 : Control signal of ctrl_reg_val2
--         bit 0  - ctrl_reg_val2_ap_vld (Read/COR)
--         others - reserved
-- 0x158 : Data signal of ctrl2RegState
--         bit 31~0 - ctrl2RegState[31:0] (Read)
-- 0x15c : Control signal of ctrl2RegState
--         bit 0  - ctrl2RegState_ap_vld (Read/COR)
--         others - reserved
-- 0x160 : Data signal of ctrl_reg_check
--         bit 31~0 - ctrl_reg_check[31:0] (Read)
-- 0x164 : Control signal of ctrl_reg_check
--         bit 0  - ctrl_reg_check_ap_vld (Read/COR)
--         others - reserved
-- 0x168 : Data signal of zeroBytes
--         bit 31~0 - zeroBytes[31:0] (Read/Write)
-- 0x16c : reserved
-- 0x170 : Data signal of interrStatus3State
--         bit 31~0 - interrStatus3State[31:0] (Read)
-- 0x174 : Control signal of interrStatus3State
--         bit 0  - interrStatus3State_ap_vld (Read/COR)
--         others - reserved
-- 0x178 : Data signal of interrStatus5State
--         bit 31~0 - interrStatus5State[31:0] (Read)
-- 0x17c : Control signal of interrStatus5State
--         bit 0  - interrStatus5State_ap_vld (Read/COR)
--         others - reserved
-- 0x180 : Data signal of tx_fifo_1
--         bit 31~0 - tx_fifo_1[31:0] (Read)
-- 0x184 : Control signal of tx_fifo_1
--         bit 0  - tx_fifo_1_ap_vld (Read/COR)
--         others - reserved
-- 0x188 : Data signal of tx_fifo_2
--         bit 31~0 - tx_fifo_2[31:0] (Read)
-- 0x18c : Control signal of tx_fifo_2
--         bit 0  - tx_fifo_2_ap_vld (Read/COR)
--         others - reserved
-- 0x190 : Data signal of interrStatus
--         bit 31~0 - interrStatus[31:0] (Read)
-- 0x194 : Control signal of interrStatus
--         bit 0  - interrStatus_ap_vld (Read/COR)
--         others - reserved
-- 0x198 : Data signal of stat_reg_val
--         bit 31~0 - stat_reg_val[31:0] (Read)
-- 0x19c : Control signal of stat_reg_val
--         bit 0  - stat_reg_val_ap_vld (Read/COR)
--         others - reserved
-- 0x1a0 : Data signal of statRegState
--         bit 31~0 - statRegState[31:0] (Read)
-- 0x1a4 : Control signal of statRegState
--         bit 0  - statRegState_ap_vld (Read/COR)
--         others - reserved
-- 0x1a8 : Data signal of clearInterrStatus
--         bit 31~0 - clearInterrStatus[31:0] (Read)
-- 0x1ac : Control signal of clearInterrStatus
--         bit 0  - clearInterrStatus_ap_vld (Read/COR)
--         others - reserved
-- 0x1b0 : Data signal of clearInterrStatusCheck
--         bit 31~0 - clearInterrStatusCheck[31:0] (Read)
-- 0x1b4 : Control signal of clearInterrStatusCheck
--         bit 0  - clearInterrStatusCheck_ap_vld (Read/COR)
--         others - reserved
-- 0x1b8 : Data signal of error1
--         bit 31~0 - error1[31:0] (Read/Write)
-- 0x1bc : reserved
-- 0x1c0 : Data signal of tx_fifo_3
--         bit 31~0 - tx_fifo_3[31:0] (Read)
-- 0x1c4 : Control signal of tx_fifo_3
--         bit 0  - tx_fifo_3_ap_vld (Read/COR)
--         others - reserved
-- 0x1c8 : Data signal of interrStatus3
--         bit 31~0 - interrStatus3[31:0] (Read)
-- 0x1cc : Control signal of interrStatus3
--         bit 0  - interrStatus3_ap_vld (Read/COR)
--         others - reserved
-- (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

architecture behave of bmesensor2_AXILiteS_s_axi is
    type states is (wridle, wrdata, wrresp, wrreset, rdidle, rddata, rdreset);  -- read and write fsm states
    signal wstate  : states := wrreset;
    signal rstate  : states := rdreset;
    signal wnext, rnext: states;
    constant ADDR_AP_CTRL                          : INTEGER := 16#000#;
    constant ADDR_GIE                              : INTEGER := 16#004#;
    constant ADDR_IER                              : INTEGER := 16#008#;
    constant ADDR_ISR                              : INTEGER := 16#00c#;
    constant ADDR_STAT_REG_OUTVALUE1_I_DATA_0      : INTEGER := 16#010#;
    constant ADDR_STAT_REG_OUTVALUE1_I_CTRL        : INTEGER := 16#014#;
    constant ADDR_STAT_REG_OUTVALUE1_O_DATA_0      : INTEGER := 16#018#;
    constant ADDR_STAT_REG_OUTVALUE1_O_CTRL        : INTEGER := 16#01c#;
    constant ADDR_EMPTY_PIRQ_OUTVALUE_I_DATA_0     : INTEGER := 16#020#;
    constant ADDR_EMPTY_PIRQ_OUTVALUE_I_CTRL       : INTEGER := 16#024#;
    constant ADDR_EMPTY_PIRQ_OUTVALUE_O_DATA_0     : INTEGER := 16#028#;
    constant ADDR_EMPTY_PIRQ_OUTVALUE_O_CTRL       : INTEGER := 16#02c#;
    constant ADDR_FULL_PIRQ_OUTVALUE_I_DATA_0      : INTEGER := 16#030#;
    constant ADDR_FULL_PIRQ_OUTVALUE_I_CTRL        : INTEGER := 16#034#;
    constant ADDR_FULL_PIRQ_OUTVALUE_O_DATA_0      : INTEGER := 16#038#;
    constant ADDR_FULL_PIRQ_OUTVALUE_O_CTRL        : INTEGER := 16#03c#;
    constant ADDR_CTRL_REG_OUTVALUE1_I_DATA_0      : INTEGER := 16#040#;
    constant ADDR_CTRL_REG_OUTVALUE1_I_CTRL        : INTEGER := 16#044#;
    constant ADDR_CTRL_REG_OUTVALUE1_O_DATA_0      : INTEGER := 16#048#;
    constant ADDR_CTRL_REG_OUTVALUE1_O_CTRL        : INTEGER := 16#04c#;
    constant ADDR_CLEAREDINTERRSTATUS1_I_DATA_0    : INTEGER := 16#050#;
    constant ADDR_CLEAREDINTERRSTATUS1_I_CTRL      : INTEGER := 16#054#;
    constant ADDR_CLEAREDINTERRSTATUS1_O_DATA_0    : INTEGER := 16#058#;
    constant ADDR_CLEAREDINTERRSTATUS1_O_CTRL      : INTEGER := 16#05c#;
    constant ADDR_RXFIFODEPTH1_I_DATA_0            : INTEGER := 16#060#;
    constant ADDR_RXFIFODEPTH1_I_CTRL              : INTEGER := 16#064#;
    constant ADDR_RXFIFODEPTH1_O_DATA_0            : INTEGER := 16#068#;
    constant ADDR_RXFIFODEPTH1_O_CTRL              : INTEGER := 16#06c#;
    constant ADDR_RESETAXIENABLED_DATA_0           : INTEGER := 16#070#;
    constant ADDR_RESETAXIENABLED_CTRL             : INTEGER := 16#074#;
    constant ADDR_CTRL2REGSTATE_ENABLED_DATA_0     : INTEGER := 16#078#;
    constant ADDR_CTRL2REGSTATE_ENABLED_CTRL       : INTEGER := 16#07c#;
    constant ADDR_BYTECOUNTZERO_DATA_0             : INTEGER := 16#080#;
    constant ADDR_BYTECOUNTZERO_CTRL               : INTEGER := 16#084#;
    constant ADDR_CLEAREDINTERRUPTSTATUS2_DATA_0   : INTEGER := 16#088#;
    constant ADDR_CLEAREDINTERRUPTSTATUS2_CTRL     : INTEGER := 16#08c#;
    constant ADDR_INTERRSTATUS2_I_DATA_0           : INTEGER := 16#090#;
    constant ADDR_INTERRSTATUS2_I_CTRL             : INTEGER := 16#094#;
    constant ADDR_INTERRSTATUS2_O_DATA_0           : INTEGER := 16#098#;
    constant ADDR_INTERRSTATUS2_O_CTRL             : INTEGER := 16#09c#;
    constant ADDR_DISABLETXBITDIRECTION_DATA_0     : INTEGER := 16#0a0#;
    constant ADDR_DISABLETXBITDIRECTION_CTRL       : INTEGER := 16#0a4#;
    constant ADDR_PRESSBYTECOUNTENABLED_DATA_0     : INTEGER := 16#0a8#;
    constant ADDR_PRESSBYTECOUNTENABLED_CTRL       : INTEGER := 16#0ac#;
    constant ADDR_BYTETRACKER_DATA_0               : INTEGER := 16#0b0#;
    constant ADDR_BYTETRACKER_CTRL                 : INTEGER := 16#0b4#;
    constant ADDR_INTERRSTATUS3STATEENABLED_DATA_0 : INTEGER := 16#0b8#;
    constant ADDR_INTERRSTATUS3STATEENABLED_CTRL   : INTEGER := 16#0bc#;
    constant ADDR_CHECKINTERRREG_DATA_0            : INTEGER := 16#0c0#;
    constant ADDR_CHECKINTERRREG_CTRL              : INTEGER := 16#0c4#;
    constant ADDR_CTRL_REG_VAL3_I_DATA_0           : INTEGER := 16#0c8#;
    constant ADDR_CTRL_REG_VAL3_I_CTRL             : INTEGER := 16#0cc#;
    constant ADDR_CTRL_REG_VAL3_O_DATA_0           : INTEGER := 16#0d0#;
    constant ADDR_CTRL_REG_VAL3_O_CTRL             : INTEGER := 16#0d4#;
    constant ADDR_LASTBYTEREAD_I_DATA_0            : INTEGER := 16#0d8#;
    constant ADDR_LASTBYTEREAD_I_CTRL              : INTEGER := 16#0dc#;
    constant ADDR_LASTBYTEREAD_O_DATA_0            : INTEGER := 16#0e0#;
    constant ADDR_LASTBYTEREAD_O_CTRL              : INTEGER := 16#0e4#;
    constant ADDR_RX_FIFO_OUTVALUE_I_DATA_0        : INTEGER := 16#0e8#;
    constant ADDR_RX_FIFO_OUTVALUE_I_CTRL          : INTEGER := 16#0ec#;
    constant ADDR_RX_FIFO_OUTVALUE_O_DATA_0        : INTEGER := 16#0f0#;
    constant ADDR_RX_FIFO_OUTVALUE_O_CTRL          : INTEGER := 16#0f4#;
    constant ADDR_CLEARLATCHEDINTERR_I_DATA_0      : INTEGER := 16#0f8#;
    constant ADDR_CLEARLATCHEDINTERR_I_CTRL        : INTEGER := 16#0fc#;
    constant ADDR_CLEARLATCHEDINTERR_O_DATA_0      : INTEGER := 16#100#;
    constant ADDR_CLEARLATCHEDINTERR_O_CTRL        : INTEGER := 16#104#;
    constant ADDR_RELEASEBUS_DATA_0                : INTEGER := 16#108#;
    constant ADDR_RELEASEBUS_CTRL                  : INTEGER := 16#10c#;
    constant ADDR_RECEIVEDSUCCESS_DATA_0           : INTEGER := 16#110#;
    constant ADDR_RECEIVEDSUCCESS_CTRL             : INTEGER := 16#114#;
    constant ADDR_PRESSURE_MSB_I_DATA_0            : INTEGER := 16#118#;
    constant ADDR_PRESSURE_MSB_I_CTRL              : INTEGER := 16#11c#;
    constant ADDR_PRESSURE_MSB_O_DATA_0            : INTEGER := 16#120#;
    constant ADDR_PRESSURE_MSB_O_CTRL              : INTEGER := 16#124#;
    constant ADDR_PRESSURE_LSB_I_DATA_0            : INTEGER := 16#128#;
    constant ADDR_PRESSURE_LSB_I_CTRL              : INTEGER := 16#12c#;
    constant ADDR_PRESSURE_LSB_O_DATA_0            : INTEGER := 16#130#;
    constant ADDR_PRESSURE_LSB_O_CTRL              : INTEGER := 16#134#;
    constant ADDR_PRESSURE_XLSB_I_DATA_0           : INTEGER := 16#138#;
    constant ADDR_PRESSURE_XLSB_I_CTRL             : INTEGER := 16#13c#;
    constant ADDR_PRESSURE_XLSB_O_DATA_0           : INTEGER := 16#140#;
    constant ADDR_PRESSURE_XLSB_O_CTRL             : INTEGER := 16#144#;
    constant ADDR_STAT_REG_VAL6_STATE_DATA_0       : INTEGER := 16#148#;
    constant ADDR_STAT_REG_VAL6_STATE_CTRL         : INTEGER := 16#14c#;
    constant ADDR_CTRL_REG_VAL2_DATA_0             : INTEGER := 16#150#;
    constant ADDR_CTRL_REG_VAL2_CTRL               : INTEGER := 16#154#;
    constant ADDR_CTRL2REGSTATE_DATA_0             : INTEGER := 16#158#;
    constant ADDR_CTRL2REGSTATE_CTRL               : INTEGER := 16#15c#;
    constant ADDR_CTRL_REG_CHECK_DATA_0            : INTEGER := 16#160#;
    constant ADDR_CTRL_REG_CHECK_CTRL              : INTEGER := 16#164#;
    constant ADDR_ZEROBYTES_DATA_0                 : INTEGER := 16#168#;
    constant ADDR_ZEROBYTES_CTRL                   : INTEGER := 16#16c#;
    constant ADDR_INTERRSTATUS3STATE_DATA_0        : INTEGER := 16#170#;
    constant ADDR_INTERRSTATUS3STATE_CTRL          : INTEGER := 16#174#;
    constant ADDR_INTERRSTATUS5STATE_DATA_0        : INTEGER := 16#178#;
    constant ADDR_INTERRSTATUS5STATE_CTRL          : INTEGER := 16#17c#;
    constant ADDR_TX_FIFO_1_DATA_0                 : INTEGER := 16#180#;
    constant ADDR_TX_FIFO_1_CTRL                   : INTEGER := 16#184#;
    constant ADDR_TX_FIFO_2_DATA_0                 : INTEGER := 16#188#;
    constant ADDR_TX_FIFO_2_CTRL                   : INTEGER := 16#18c#;
    constant ADDR_INTERRSTATUS_DATA_0              : INTEGER := 16#190#;
    constant ADDR_INTERRSTATUS_CTRL                : INTEGER := 16#194#;
    constant ADDR_STAT_REG_VAL_DATA_0              : INTEGER := 16#198#;
    constant ADDR_STAT_REG_VAL_CTRL                : INTEGER := 16#19c#;
    constant ADDR_STATREGSTATE_DATA_0              : INTEGER := 16#1a0#;
    constant ADDR_STATREGSTATE_CTRL                : INTEGER := 16#1a4#;
    constant ADDR_CLEARINTERRSTATUS_DATA_0         : INTEGER := 16#1a8#;
    constant ADDR_CLEARINTERRSTATUS_CTRL           : INTEGER := 16#1ac#;
    constant ADDR_CLEARINTERRSTATUSCHECK_DATA_0    : INTEGER := 16#1b0#;
    constant ADDR_CLEARINTERRSTATUSCHECK_CTRL      : INTEGER := 16#1b4#;
    constant ADDR_ERROR1_DATA_0                    : INTEGER := 16#1b8#;
    constant ADDR_ERROR1_CTRL                      : INTEGER := 16#1bc#;
    constant ADDR_TX_FIFO_3_DATA_0                 : INTEGER := 16#1c0#;
    constant ADDR_TX_FIFO_3_CTRL                   : INTEGER := 16#1c4#;
    constant ADDR_INTERRSTATUS3_DATA_0             : INTEGER := 16#1c8#;
    constant ADDR_INTERRSTATUS3_CTRL               : INTEGER := 16#1cc#;
    constant ADDR_BITS         : INTEGER := 9;

    signal waddr               : UNSIGNED(ADDR_BITS-1 downto 0);
    signal wmask               : UNSIGNED(31 downto 0);
    signal aw_hs               : STD_LOGIC;
    signal w_hs                : STD_LOGIC;
    signal rdata_data          : UNSIGNED(31 downto 0);
    signal ar_hs               : STD_LOGIC;
    signal raddr               : UNSIGNED(ADDR_BITS-1 downto 0);
    signal AWREADY_t           : STD_LOGIC;
    signal WREADY_t            : STD_LOGIC;
    signal ARREADY_t           : STD_LOGIC;
    signal RVALID_t            : STD_LOGIC;
    -- internal registers
    signal int_ap_idle         : STD_LOGIC;
    signal int_ap_ready        : STD_LOGIC;
    signal int_ap_done         : STD_LOGIC := '0';
    signal int_ap_start        : STD_LOGIC := '0';
    signal int_auto_restart    : STD_LOGIC := '0';
    signal int_gie             : STD_LOGIC := '0';
    signal int_ier             : UNSIGNED(1 downto 0) := (others => '0');
    signal int_isr             : UNSIGNED(1 downto 0) := (others => '0');
    signal int_stat_reg_outValue1_i : UNSIGNED(31 downto 0) := (others => '0');
    signal int_stat_reg_outValue1_o : UNSIGNED(31 downto 0) := (others => '0');
    signal int_stat_reg_outValue1_o_ap_vld : STD_LOGIC;
    signal int_empty_pirq_outValue_i : UNSIGNED(31 downto 0) := (others => '0');
    signal int_empty_pirq_outValue_o : UNSIGNED(31 downto 0) := (others => '0');
    signal int_empty_pirq_outValue_o_ap_vld : STD_LOGIC;
    signal int_full_pirq_outValue_i : UNSIGNED(31 downto 0) := (others => '0');
    signal int_full_pirq_outValue_o : UNSIGNED(31 downto 0) := (others => '0');
    signal int_full_pirq_outValue_o_ap_vld : STD_LOGIC;
    signal int_ctrl_reg_outValue1_i : UNSIGNED(31 downto 0) := (others => '0');
    signal int_ctrl_reg_outValue1_o : UNSIGNED(31 downto 0) := (others => '0');
    signal int_ctrl_reg_outValue1_o_ap_vld : STD_LOGIC;
    signal int_clearedInterrStatus1_i : UNSIGNED(31 downto 0) := (others => '0');
    signal int_clearedInterrStatus1_o : UNSIGNED(31 downto 0) := (others => '0');
    signal int_clearedInterrStatus1_o_ap_vld : STD_LOGIC;
    signal int_rxFifoDepth1_i  : UNSIGNED(31 downto 0) := (others => '0');
    signal int_rxFifoDepth1_o  : UNSIGNED(31 downto 0) := (others => '0');
    signal int_rxFifoDepth1_o_ap_vld : STD_LOGIC;
    signal int_resetAxiEnabled : UNSIGNED(31 downto 0) := (others => '0');
    signal int_resetAxiEnabled_ap_vld : STD_LOGIC;
    signal int_ctrl2RegState_enabled : UNSIGNED(31 downto 0) := (others => '0');
    signal int_ctrl2RegState_enabled_ap_vld : STD_LOGIC;
    signal int_byteCountZero   : UNSIGNED(31 downto 0) := (others => '0');
    signal int_clearedInterruptStatus2 : UNSIGNED(31 downto 0) := (others => '0');
    signal int_interrStatus2_i : UNSIGNED(31 downto 0) := (others => '0');
    signal int_interrStatus2_o : UNSIGNED(31 downto 0) := (others => '0');
    signal int_interrStatus2_o_ap_vld : STD_LOGIC;
    signal int_disableTxBitDirection : UNSIGNED(31 downto 0) := (others => '0');
    signal int_disableTxBitDirection_ap_vld : STD_LOGIC;
    signal int_pressByteCountEnabled : UNSIGNED(31 downto 0) := (others => '0');
    signal int_pressByteCountEnabled_ap_vld : STD_LOGIC;
    signal int_byteTracker     : UNSIGNED(31 downto 0) := (others => '0');
    signal int_byteTracker_ap_vld : STD_LOGIC;
    signal int_interrStatus3StateEnabled : UNSIGNED(31 downto 0) := (others => '0');
    signal int_interrStatus3StateEnabled_ap_vld : STD_LOGIC;
    signal int_checkInterrReg  : UNSIGNED(31 downto 0) := (others => '0');
    signal int_checkInterrReg_ap_vld : STD_LOGIC;
    signal int_ctrl_reg_val3_i : UNSIGNED(31 downto 0) := (others => '0');
    signal int_ctrl_reg_val3_o : UNSIGNED(31 downto 0) := (others => '0');
    signal int_ctrl_reg_val3_o_ap_vld : STD_LOGIC;
    signal int_lastByteRead_i  : UNSIGNED(31 downto 0) := (others => '0');
    signal int_lastByteRead_o  : UNSIGNED(31 downto 0) := (others => '0');
    signal int_lastByteRead_o_ap_vld : STD_LOGIC;
    signal int_rx_fifo_Outvalue_i : UNSIGNED(31 downto 0) := (others => '0');
    signal int_rx_fifo_Outvalue_o : UNSIGNED(31 downto 0) := (others => '0');
    signal int_rx_fifo_Outvalue_o_ap_vld : STD_LOGIC;
    signal int_clearLatchedInterr_i : UNSIGNED(31 downto 0) := (others => '0');
    signal int_clearLatchedInterr_o : UNSIGNED(31 downto 0) := (others => '0');
    signal int_clearLatchedInterr_o_ap_vld : STD_LOGIC;
    signal int_releaseBus      : UNSIGNED(31 downto 0) := (others => '0');
    signal int_releaseBus_ap_vld : STD_LOGIC;
    signal int_receivedSuccess : UNSIGNED(31 downto 0) := (others => '0');
    signal int_receivedSuccess_ap_vld : STD_LOGIC;
    signal int_pressure_msb_i  : UNSIGNED(31 downto 0) := (others => '0');
    signal int_pressure_msb_o  : UNSIGNED(31 downto 0) := (others => '0');
    signal int_pressure_msb_o_ap_vld : STD_LOGIC;
    signal int_pressure_lsb_i  : UNSIGNED(31 downto 0) := (others => '0');
    signal int_pressure_lsb_o  : UNSIGNED(31 downto 0) := (others => '0');
    signal int_pressure_lsb_o_ap_vld : STD_LOGIC;
    signal int_pressure_xlsb_i : UNSIGNED(31 downto 0) := (others => '0');
    signal int_pressure_xlsb_o : UNSIGNED(31 downto 0) := (others => '0');
    signal int_pressure_xlsb_o_ap_vld : STD_LOGIC;
    signal int_stat_reg_val6_state : UNSIGNED(31 downto 0) := (others => '0');
    signal int_stat_reg_val6_state_ap_vld : STD_LOGIC;
    signal int_ctrl_reg_val2   : UNSIGNED(31 downto 0) := (others => '0');
    signal int_ctrl_reg_val2_ap_vld : STD_LOGIC;
    signal int_ctrl2RegState   : UNSIGNED(31 downto 0) := (others => '0');
    signal int_ctrl2RegState_ap_vld : STD_LOGIC;
    signal int_ctrl_reg_check  : UNSIGNED(31 downto 0) := (others => '0');
    signal int_ctrl_reg_check_ap_vld : STD_LOGIC;
    signal int_zeroBytes       : UNSIGNED(31 downto 0) := (others => '0');
    signal int_interrStatus3State : UNSIGNED(31 downto 0) := (others => '0');
    signal int_interrStatus3State_ap_vld : STD_LOGIC;
    signal int_interrStatus5State : UNSIGNED(31 downto 0) := (others => '0');
    signal int_interrStatus5State_ap_vld : STD_LOGIC;
    signal int_tx_fifo_1       : UNSIGNED(31 downto 0) := (others => '0');
    signal int_tx_fifo_1_ap_vld : STD_LOGIC;
    signal int_tx_fifo_2       : UNSIGNED(31 downto 0) := (others => '0');
    signal int_tx_fifo_2_ap_vld : STD_LOGIC;
    signal int_interrStatus    : UNSIGNED(31 downto 0) := (others => '0');
    signal int_interrStatus_ap_vld : STD_LOGIC;
    signal int_stat_reg_val    : UNSIGNED(31 downto 0) := (others => '0');
    signal int_stat_reg_val_ap_vld : STD_LOGIC;
    signal int_statRegState    : UNSIGNED(31 downto 0) := (others => '0');
    signal int_statRegState_ap_vld : STD_LOGIC;
    signal int_clearInterrStatus : UNSIGNED(31 downto 0) := (others => '0');
    signal int_clearInterrStatus_ap_vld : STD_LOGIC;
    signal int_clearInterrStatusCheck : UNSIGNED(31 downto 0) := (others => '0');
    signal int_clearInterrStatusCheck_ap_vld : STD_LOGIC;
    signal int_error1          : UNSIGNED(31 downto 0) := (others => '0');
    signal int_tx_fifo_3       : UNSIGNED(31 downto 0) := (others => '0');
    signal int_tx_fifo_3_ap_vld : STD_LOGIC;
    signal int_interrStatus3   : UNSIGNED(31 downto 0) := (others => '0');
    signal int_interrStatus3_ap_vld : STD_LOGIC;


begin
-- ----------------------- Instantiation------------------

-- ----------------------- AXI WRITE ---------------------
    AWREADY_t <=  '1' when wstate = wridle else '0';
    AWREADY   <=  AWREADY_t;
    WREADY_t  <=  '1' when wstate = wrdata else '0';
    WREADY    <=  WREADY_t;
    BRESP     <=  "00";  -- OKAY
    BVALID    <=  '1' when wstate = wrresp else '0';
    wmask     <=  (31 downto 24 => WSTRB(3), 23 downto 16 => WSTRB(2), 15 downto 8 => WSTRB(1), 7 downto 0 => WSTRB(0));
    aw_hs     <=  AWVALID and AWREADY_t;
    w_hs      <=  WVALID and WREADY_t;

    -- write FSM
    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                wstate <= wrreset;
            elsif (ACLK_EN = '1') then
                wstate <= wnext;
            end if;
        end if;
    end process;

    process (wstate, AWVALID, WVALID, BREADY)
    begin
        case (wstate) is
        when wridle =>
            if (AWVALID = '1') then
                wnext <= wrdata;
            else
                wnext <= wridle;
            end if;
        when wrdata =>
            if (WVALID = '1') then
                wnext <= wrresp;
            else
                wnext <= wrdata;
            end if;
        when wrresp =>
            if (BREADY = '1') then
                wnext <= wridle;
            else
                wnext <= wrresp;
            end if;
        when others =>
            wnext <= wridle;
        end case;
    end process;

    waddr_proc : process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (aw_hs = '1') then
                    waddr <= UNSIGNED(AWADDR(ADDR_BITS-1 downto 0));
                end if;
            end if;
        end if;
    end process;

-- ----------------------- AXI READ ----------------------
    ARREADY_t <= '1' when (rstate = rdidle) else '0';
    ARREADY <= ARREADY_t;
    RDATA   <= STD_LOGIC_VECTOR(rdata_data);
    RRESP   <= "00";  -- OKAY
    RVALID_t  <= '1' when (rstate = rddata) else '0';
    RVALID    <= RVALID_t;
    ar_hs   <= ARVALID and ARREADY_t;
    raddr   <= UNSIGNED(ARADDR(ADDR_BITS-1 downto 0));

    -- read FSM
    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                rstate <= rdreset;
            elsif (ACLK_EN = '1') then
                rstate <= rnext;
            end if;
        end if;
    end process;

    process (rstate, ARVALID, RREADY, RVALID_t)
    begin
        case (rstate) is
        when rdidle =>
            if (ARVALID = '1') then
                rnext <= rddata;
            else
                rnext <= rdidle;
            end if;
        when rddata =>
            if (RREADY = '1' and RVALID_t = '1') then
                rnext <= rdidle;
            else
                rnext <= rddata;
            end if;
        when others =>
            rnext <= rdidle;
        end case;
    end process;

    rdata_proc : process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (ar_hs = '1') then
                    case (TO_INTEGER(raddr)) is
                    when ADDR_AP_CTRL =>
                        rdata_data <= (7 => int_auto_restart, 3 => int_ap_ready, 2 => int_ap_idle, 1 => int_ap_done, 0 => int_ap_start, others => '0');
                    when ADDR_GIE =>
                        rdata_data <= (0 => int_gie, others => '0');
                    when ADDR_IER =>
                        rdata_data <= (1 => int_ier(1), 0 => int_ier(0), others => '0');
                    when ADDR_ISR =>
                        rdata_data <= (1 => int_isr(1), 0 => int_isr(0), others => '0');
                    when ADDR_STAT_REG_OUTVALUE1_I_DATA_0 =>
                        rdata_data <= RESIZE(int_stat_reg_outValue1_i(31 downto 0), 32);
                    when ADDR_STAT_REG_OUTVALUE1_O_DATA_0 =>
                        rdata_data <= RESIZE(int_stat_reg_outValue1_o(31 downto 0), 32);
                    when ADDR_STAT_REG_OUTVALUE1_O_CTRL =>
                        rdata_data <= (0 => int_stat_reg_outValue1_o_ap_vld, others => '0');
                    when ADDR_EMPTY_PIRQ_OUTVALUE_I_DATA_0 =>
                        rdata_data <= RESIZE(int_empty_pirq_outValue_i(31 downto 0), 32);
                    when ADDR_EMPTY_PIRQ_OUTVALUE_O_DATA_0 =>
                        rdata_data <= RESIZE(int_empty_pirq_outValue_o(31 downto 0), 32);
                    when ADDR_EMPTY_PIRQ_OUTVALUE_O_CTRL =>
                        rdata_data <= (0 => int_empty_pirq_outValue_o_ap_vld, others => '0');
                    when ADDR_FULL_PIRQ_OUTVALUE_I_DATA_0 =>
                        rdata_data <= RESIZE(int_full_pirq_outValue_i(31 downto 0), 32);
                    when ADDR_FULL_PIRQ_OUTVALUE_O_DATA_0 =>
                        rdata_data <= RESIZE(int_full_pirq_outValue_o(31 downto 0), 32);
                    when ADDR_FULL_PIRQ_OUTVALUE_O_CTRL =>
                        rdata_data <= (0 => int_full_pirq_outValue_o_ap_vld, others => '0');
                    when ADDR_CTRL_REG_OUTVALUE1_I_DATA_0 =>
                        rdata_data <= RESIZE(int_ctrl_reg_outValue1_i(31 downto 0), 32);
                    when ADDR_CTRL_REG_OUTVALUE1_O_DATA_0 =>
                        rdata_data <= RESIZE(int_ctrl_reg_outValue1_o(31 downto 0), 32);
                    when ADDR_CTRL_REG_OUTVALUE1_O_CTRL =>
                        rdata_data <= (0 => int_ctrl_reg_outValue1_o_ap_vld, others => '0');
                    when ADDR_CLEAREDINTERRSTATUS1_I_DATA_0 =>
                        rdata_data <= RESIZE(int_clearedInterrStatus1_i(31 downto 0), 32);
                    when ADDR_CLEAREDINTERRSTATUS1_O_DATA_0 =>
                        rdata_data <= RESIZE(int_clearedInterrStatus1_o(31 downto 0), 32);
                    when ADDR_CLEAREDINTERRSTATUS1_O_CTRL =>
                        rdata_data <= (0 => int_clearedInterrStatus1_o_ap_vld, others => '0');
                    when ADDR_RXFIFODEPTH1_I_DATA_0 =>
                        rdata_data <= RESIZE(int_rxFifoDepth1_i(31 downto 0), 32);
                    when ADDR_RXFIFODEPTH1_O_DATA_0 =>
                        rdata_data <= RESIZE(int_rxFifoDepth1_o(31 downto 0), 32);
                    when ADDR_RXFIFODEPTH1_O_CTRL =>
                        rdata_data <= (0 => int_rxFifoDepth1_o_ap_vld, others => '0');
                    when ADDR_RESETAXIENABLED_DATA_0 =>
                        rdata_data <= RESIZE(int_resetAxiEnabled(31 downto 0), 32);
                    when ADDR_RESETAXIENABLED_CTRL =>
                        rdata_data <= (0 => int_resetAxiEnabled_ap_vld, others => '0');
                    when ADDR_CTRL2REGSTATE_ENABLED_DATA_0 =>
                        rdata_data <= RESIZE(int_ctrl2RegState_enabled(31 downto 0), 32);
                    when ADDR_CTRL2REGSTATE_ENABLED_CTRL =>
                        rdata_data <= (0 => int_ctrl2RegState_enabled_ap_vld, others => '0');
                    when ADDR_BYTECOUNTZERO_DATA_0 =>
                        rdata_data <= RESIZE(int_byteCountZero(31 downto 0), 32);
                    when ADDR_CLEAREDINTERRUPTSTATUS2_DATA_0 =>
                        rdata_data <= RESIZE(int_clearedInterruptStatus2(31 downto 0), 32);
                    when ADDR_INTERRSTATUS2_I_DATA_0 =>
                        rdata_data <= RESIZE(int_interrStatus2_i(31 downto 0), 32);
                    when ADDR_INTERRSTATUS2_O_DATA_0 =>
                        rdata_data <= RESIZE(int_interrStatus2_o(31 downto 0), 32);
                    when ADDR_INTERRSTATUS2_O_CTRL =>
                        rdata_data <= (0 => int_interrStatus2_o_ap_vld, others => '0');
                    when ADDR_DISABLETXBITDIRECTION_DATA_0 =>
                        rdata_data <= RESIZE(int_disableTxBitDirection(31 downto 0), 32);
                    when ADDR_DISABLETXBITDIRECTION_CTRL =>
                        rdata_data <= (0 => int_disableTxBitDirection_ap_vld, others => '0');
                    when ADDR_PRESSBYTECOUNTENABLED_DATA_0 =>
                        rdata_data <= RESIZE(int_pressByteCountEnabled(31 downto 0), 32);
                    when ADDR_PRESSBYTECOUNTENABLED_CTRL =>
                        rdata_data <= (0 => int_pressByteCountEnabled_ap_vld, others => '0');
                    when ADDR_BYTETRACKER_DATA_0 =>
                        rdata_data <= RESIZE(int_byteTracker(31 downto 0), 32);
                    when ADDR_BYTETRACKER_CTRL =>
                        rdata_data <= (0 => int_byteTracker_ap_vld, others => '0');
                    when ADDR_INTERRSTATUS3STATEENABLED_DATA_0 =>
                        rdata_data <= RESIZE(int_interrStatus3StateEnabled(31 downto 0), 32);
                    when ADDR_INTERRSTATUS3STATEENABLED_CTRL =>
                        rdata_data <= (0 => int_interrStatus3StateEnabled_ap_vld, others => '0');
                    when ADDR_CHECKINTERRREG_DATA_0 =>
                        rdata_data <= RESIZE(int_checkInterrReg(31 downto 0), 32);
                    when ADDR_CHECKINTERRREG_CTRL =>
                        rdata_data <= (0 => int_checkInterrReg_ap_vld, others => '0');
                    when ADDR_CTRL_REG_VAL3_I_DATA_0 =>
                        rdata_data <= RESIZE(int_ctrl_reg_val3_i(31 downto 0), 32);
                    when ADDR_CTRL_REG_VAL3_O_DATA_0 =>
                        rdata_data <= RESIZE(int_ctrl_reg_val3_o(31 downto 0), 32);
                    when ADDR_CTRL_REG_VAL3_O_CTRL =>
                        rdata_data <= (0 => int_ctrl_reg_val3_o_ap_vld, others => '0');
                    when ADDR_LASTBYTEREAD_I_DATA_0 =>
                        rdata_data <= RESIZE(int_lastByteRead_i(31 downto 0), 32);
                    when ADDR_LASTBYTEREAD_O_DATA_0 =>
                        rdata_data <= RESIZE(int_lastByteRead_o(31 downto 0), 32);
                    when ADDR_LASTBYTEREAD_O_CTRL =>
                        rdata_data <= (0 => int_lastByteRead_o_ap_vld, others => '0');
                    when ADDR_RX_FIFO_OUTVALUE_I_DATA_0 =>
                        rdata_data <= RESIZE(int_rx_fifo_Outvalue_i(31 downto 0), 32);
                    when ADDR_RX_FIFO_OUTVALUE_O_DATA_0 =>
                        rdata_data <= RESIZE(int_rx_fifo_Outvalue_o(31 downto 0), 32);
                    when ADDR_RX_FIFO_OUTVALUE_O_CTRL =>
                        rdata_data <= (0 => int_rx_fifo_Outvalue_o_ap_vld, others => '0');
                    when ADDR_CLEARLATCHEDINTERR_I_DATA_0 =>
                        rdata_data <= RESIZE(int_clearLatchedInterr_i(31 downto 0), 32);
                    when ADDR_CLEARLATCHEDINTERR_O_DATA_0 =>
                        rdata_data <= RESIZE(int_clearLatchedInterr_o(31 downto 0), 32);
                    when ADDR_CLEARLATCHEDINTERR_O_CTRL =>
                        rdata_data <= (0 => int_clearLatchedInterr_o_ap_vld, others => '0');
                    when ADDR_RELEASEBUS_DATA_0 =>
                        rdata_data <= RESIZE(int_releaseBus(31 downto 0), 32);
                    when ADDR_RELEASEBUS_CTRL =>
                        rdata_data <= (0 => int_releaseBus_ap_vld, others => '0');
                    when ADDR_RECEIVEDSUCCESS_DATA_0 =>
                        rdata_data <= RESIZE(int_receivedSuccess(31 downto 0), 32);
                    when ADDR_RECEIVEDSUCCESS_CTRL =>
                        rdata_data <= (0 => int_receivedSuccess_ap_vld, others => '0');
                    when ADDR_PRESSURE_MSB_I_DATA_0 =>
                        rdata_data <= RESIZE(int_pressure_msb_i(31 downto 0), 32);
                    when ADDR_PRESSURE_MSB_O_DATA_0 =>
                        rdata_data <= RESIZE(int_pressure_msb_o(31 downto 0), 32);
                    when ADDR_PRESSURE_MSB_O_CTRL =>
                        rdata_data <= (0 => int_pressure_msb_o_ap_vld, others => '0');
                    when ADDR_PRESSURE_LSB_I_DATA_0 =>
                        rdata_data <= RESIZE(int_pressure_lsb_i(31 downto 0), 32);
                    when ADDR_PRESSURE_LSB_O_DATA_0 =>
                        rdata_data <= RESIZE(int_pressure_lsb_o(31 downto 0), 32);
                    when ADDR_PRESSURE_LSB_O_CTRL =>
                        rdata_data <= (0 => int_pressure_lsb_o_ap_vld, others => '0');
                    when ADDR_PRESSURE_XLSB_I_DATA_0 =>
                        rdata_data <= RESIZE(int_pressure_xlsb_i(31 downto 0), 32);
                    when ADDR_PRESSURE_XLSB_O_DATA_0 =>
                        rdata_data <= RESIZE(int_pressure_xlsb_o(31 downto 0), 32);
                    when ADDR_PRESSURE_XLSB_O_CTRL =>
                        rdata_data <= (0 => int_pressure_xlsb_o_ap_vld, others => '0');
                    when ADDR_STAT_REG_VAL6_STATE_DATA_0 =>
                        rdata_data <= RESIZE(int_stat_reg_val6_state(31 downto 0), 32);
                    when ADDR_STAT_REG_VAL6_STATE_CTRL =>
                        rdata_data <= (0 => int_stat_reg_val6_state_ap_vld, others => '0');
                    when ADDR_CTRL_REG_VAL2_DATA_0 =>
                        rdata_data <= RESIZE(int_ctrl_reg_val2(31 downto 0), 32);
                    when ADDR_CTRL_REG_VAL2_CTRL =>
                        rdata_data <= (0 => int_ctrl_reg_val2_ap_vld, others => '0');
                    when ADDR_CTRL2REGSTATE_DATA_0 =>
                        rdata_data <= RESIZE(int_ctrl2RegState(31 downto 0), 32);
                    when ADDR_CTRL2REGSTATE_CTRL =>
                        rdata_data <= (0 => int_ctrl2RegState_ap_vld, others => '0');
                    when ADDR_CTRL_REG_CHECK_DATA_0 =>
                        rdata_data <= RESIZE(int_ctrl_reg_check(31 downto 0), 32);
                    when ADDR_CTRL_REG_CHECK_CTRL =>
                        rdata_data <= (0 => int_ctrl_reg_check_ap_vld, others => '0');
                    when ADDR_ZEROBYTES_DATA_0 =>
                        rdata_data <= RESIZE(int_zeroBytes(31 downto 0), 32);
                    when ADDR_INTERRSTATUS3STATE_DATA_0 =>
                        rdata_data <= RESIZE(int_interrStatus3State(31 downto 0), 32);
                    when ADDR_INTERRSTATUS3STATE_CTRL =>
                        rdata_data <= (0 => int_interrStatus3State_ap_vld, others => '0');
                    when ADDR_INTERRSTATUS5STATE_DATA_0 =>
                        rdata_data <= RESIZE(int_interrStatus5State(31 downto 0), 32);
                    when ADDR_INTERRSTATUS5STATE_CTRL =>
                        rdata_data <= (0 => int_interrStatus5State_ap_vld, others => '0');
                    when ADDR_TX_FIFO_1_DATA_0 =>
                        rdata_data <= RESIZE(int_tx_fifo_1(31 downto 0), 32);
                    when ADDR_TX_FIFO_1_CTRL =>
                        rdata_data <= (0 => int_tx_fifo_1_ap_vld, others => '0');
                    when ADDR_TX_FIFO_2_DATA_0 =>
                        rdata_data <= RESIZE(int_tx_fifo_2(31 downto 0), 32);
                    when ADDR_TX_FIFO_2_CTRL =>
                        rdata_data <= (0 => int_tx_fifo_2_ap_vld, others => '0');
                    when ADDR_INTERRSTATUS_DATA_0 =>
                        rdata_data <= RESIZE(int_interrStatus(31 downto 0), 32);
                    when ADDR_INTERRSTATUS_CTRL =>
                        rdata_data <= (0 => int_interrStatus_ap_vld, others => '0');
                    when ADDR_STAT_REG_VAL_DATA_0 =>
                        rdata_data <= RESIZE(int_stat_reg_val(31 downto 0), 32);
                    when ADDR_STAT_REG_VAL_CTRL =>
                        rdata_data <= (0 => int_stat_reg_val_ap_vld, others => '0');
                    when ADDR_STATREGSTATE_DATA_0 =>
                        rdata_data <= RESIZE(int_statRegState(31 downto 0), 32);
                    when ADDR_STATREGSTATE_CTRL =>
                        rdata_data <= (0 => int_statRegState_ap_vld, others => '0');
                    when ADDR_CLEARINTERRSTATUS_DATA_0 =>
                        rdata_data <= RESIZE(int_clearInterrStatus(31 downto 0), 32);
                    when ADDR_CLEARINTERRSTATUS_CTRL =>
                        rdata_data <= (0 => int_clearInterrStatus_ap_vld, others => '0');
                    when ADDR_CLEARINTERRSTATUSCHECK_DATA_0 =>
                        rdata_data <= RESIZE(int_clearInterrStatusCheck(31 downto 0), 32);
                    when ADDR_CLEARINTERRSTATUSCHECK_CTRL =>
                        rdata_data <= (0 => int_clearInterrStatusCheck_ap_vld, others => '0');
                    when ADDR_ERROR1_DATA_0 =>
                        rdata_data <= RESIZE(int_error1(31 downto 0), 32);
                    when ADDR_TX_FIFO_3_DATA_0 =>
                        rdata_data <= RESIZE(int_tx_fifo_3(31 downto 0), 32);
                    when ADDR_TX_FIFO_3_CTRL =>
                        rdata_data <= (0 => int_tx_fifo_3_ap_vld, others => '0');
                    when ADDR_INTERRSTATUS3_DATA_0 =>
                        rdata_data <= RESIZE(int_interrStatus3(31 downto 0), 32);
                    when ADDR_INTERRSTATUS3_CTRL =>
                        rdata_data <= (0 => int_interrStatus3_ap_vld, others => '0');
                    when others =>
                        rdata_data <= (others => '0');
                    end case;
                end if;
            end if;
        end if;
    end process;

-- ----------------------- Register logic ----------------
    interrupt            <= int_gie and (int_isr(0) or int_isr(1));
    ap_start             <= int_ap_start;
    stat_reg_outValue1_i <= STD_LOGIC_VECTOR(int_stat_reg_outValue1_i);
    empty_pirq_outValue_i <= STD_LOGIC_VECTOR(int_empty_pirq_outValue_i);
    full_pirq_outValue_i <= STD_LOGIC_VECTOR(int_full_pirq_outValue_i);
    ctrl_reg_outValue1_i <= STD_LOGIC_VECTOR(int_ctrl_reg_outValue1_i);
    clearedInterrStatus1_i <= STD_LOGIC_VECTOR(int_clearedInterrStatus1_i);
    rxFifoDepth1_i       <= STD_LOGIC_VECTOR(int_rxFifoDepth1_i);
    byteCountZero        <= STD_LOGIC_VECTOR(int_byteCountZero);
    clearedInterruptStatus2 <= STD_LOGIC_VECTOR(int_clearedInterruptStatus2);
    interrStatus2_i      <= STD_LOGIC_VECTOR(int_interrStatus2_i);
    ctrl_reg_val3_i      <= STD_LOGIC_VECTOR(int_ctrl_reg_val3_i);
    lastByteRead_i       <= STD_LOGIC_VECTOR(int_lastByteRead_i);
    rx_fifo_Outvalue_i   <= STD_LOGIC_VECTOR(int_rx_fifo_Outvalue_i);
    clearLatchedInterr_i <= STD_LOGIC_VECTOR(int_clearLatchedInterr_i);
    pressure_msb_i       <= STD_LOGIC_VECTOR(int_pressure_msb_i);
    pressure_lsb_i       <= STD_LOGIC_VECTOR(int_pressure_lsb_i);
    pressure_xlsb_i      <= STD_LOGIC_VECTOR(int_pressure_xlsb_i);
    zeroBytes            <= STD_LOGIC_VECTOR(int_zeroBytes);
    error1               <= STD_LOGIC_VECTOR(int_error1);

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ap_start <= '0';
            elsif (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_AP_CTRL and WSTRB(0) = '1' and WDATA(0) = '1') then
                    int_ap_start <= '1';
                elsif (ap_ready = '1') then
                    int_ap_start <= int_auto_restart; -- clear on handshake/auto restart
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ap_done <= '0';
            elsif (ACLK_EN = '1') then
                if (ap_done = '1') then
                    int_ap_done <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_AP_CTRL) then
                    int_ap_done <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ap_idle <= '0';
            elsif (ACLK_EN = '1') then
                if (true) then
                    int_ap_idle <= ap_idle;
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ap_ready <= '0';
            elsif (ACLK_EN = '1') then
                if (true) then
                    int_ap_ready <= ap_ready;
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_auto_restart <= '0';
            elsif (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_AP_CTRL and WSTRB(0) = '1') then
                    int_auto_restart <= WDATA(7);
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_gie <= '0';
            elsif (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_GIE and WSTRB(0) = '1') then
                    int_gie <= WDATA(0);
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ier <= "00";
            elsif (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_IER and WSTRB(0) = '1') then
                    int_ier <= UNSIGNED(WDATA(1 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_isr(0) <= '0';
            elsif (ACLK_EN = '1') then
                if (int_ier(0) = '1' and ap_done = '1') then
                    int_isr(0) <= '1';
                elsif (w_hs = '1' and waddr = ADDR_ISR and WSTRB(0) = '1') then
                    int_isr(0) <= int_isr(0) xor WDATA(0); -- toggle on write
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_isr(1) <= '0';
            elsif (ACLK_EN = '1') then
                if (int_ier(1) = '1' and ap_ready = '1') then
                    int_isr(1) <= '1';
                elsif (w_hs = '1' and waddr = ADDR_ISR and WSTRB(0) = '1') then
                    int_isr(1) <= int_isr(1) xor WDATA(1); -- toggle on write
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_STAT_REG_OUTVALUE1_I_DATA_0) then
                    int_stat_reg_outValue1_i(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_stat_reg_outValue1_i(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_stat_reg_outValue1_o <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (stat_reg_outValue1_o_ap_vld = '1') then
                    int_stat_reg_outValue1_o <= UNSIGNED(stat_reg_outValue1_o); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_stat_reg_outValue1_o_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (stat_reg_outValue1_o_ap_vld = '1') then
                    int_stat_reg_outValue1_o_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_STAT_REG_OUTVALUE1_O_CTRL) then
                    int_stat_reg_outValue1_o_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_EMPTY_PIRQ_OUTVALUE_I_DATA_0) then
                    int_empty_pirq_outValue_i(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_empty_pirq_outValue_i(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_empty_pirq_outValue_o <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (empty_pirq_outValue_o_ap_vld = '1') then
                    int_empty_pirq_outValue_o <= UNSIGNED(empty_pirq_outValue_o); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_empty_pirq_outValue_o_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (empty_pirq_outValue_o_ap_vld = '1') then
                    int_empty_pirq_outValue_o_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_EMPTY_PIRQ_OUTVALUE_O_CTRL) then
                    int_empty_pirq_outValue_o_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_FULL_PIRQ_OUTVALUE_I_DATA_0) then
                    int_full_pirq_outValue_i(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_full_pirq_outValue_i(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_full_pirq_outValue_o <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (full_pirq_outValue_o_ap_vld = '1') then
                    int_full_pirq_outValue_o <= UNSIGNED(full_pirq_outValue_o); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_full_pirq_outValue_o_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (full_pirq_outValue_o_ap_vld = '1') then
                    int_full_pirq_outValue_o_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_FULL_PIRQ_OUTVALUE_O_CTRL) then
                    int_full_pirq_outValue_o_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_CTRL_REG_OUTVALUE1_I_DATA_0) then
                    int_ctrl_reg_outValue1_i(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_ctrl_reg_outValue1_i(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ctrl_reg_outValue1_o <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (ctrl_reg_outValue1_o_ap_vld = '1') then
                    int_ctrl_reg_outValue1_o <= UNSIGNED(ctrl_reg_outValue1_o); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ctrl_reg_outValue1_o_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (ctrl_reg_outValue1_o_ap_vld = '1') then
                    int_ctrl_reg_outValue1_o_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_CTRL_REG_OUTVALUE1_O_CTRL) then
                    int_ctrl_reg_outValue1_o_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_CLEAREDINTERRSTATUS1_I_DATA_0) then
                    int_clearedInterrStatus1_i(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_clearedInterrStatus1_i(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_clearedInterrStatus1_o <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (clearedInterrStatus1_o_ap_vld = '1') then
                    int_clearedInterrStatus1_o <= UNSIGNED(clearedInterrStatus1_o); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_clearedInterrStatus1_o_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (clearedInterrStatus1_o_ap_vld = '1') then
                    int_clearedInterrStatus1_o_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_CLEAREDINTERRSTATUS1_O_CTRL) then
                    int_clearedInterrStatus1_o_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_RXFIFODEPTH1_I_DATA_0) then
                    int_rxFifoDepth1_i(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_rxFifoDepth1_i(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_rxFifoDepth1_o <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (rxFifoDepth1_o_ap_vld = '1') then
                    int_rxFifoDepth1_o <= UNSIGNED(rxFifoDepth1_o); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_rxFifoDepth1_o_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (rxFifoDepth1_o_ap_vld = '1') then
                    int_rxFifoDepth1_o_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_RXFIFODEPTH1_O_CTRL) then
                    int_rxFifoDepth1_o_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_resetAxiEnabled <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (resetAxiEnabled_ap_vld = '1') then
                    int_resetAxiEnabled <= UNSIGNED(resetAxiEnabled); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_resetAxiEnabled_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (resetAxiEnabled_ap_vld = '1') then
                    int_resetAxiEnabled_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_RESETAXIENABLED_CTRL) then
                    int_resetAxiEnabled_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ctrl2RegState_enabled <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (ctrl2RegState_enabled_ap_vld = '1') then
                    int_ctrl2RegState_enabled <= UNSIGNED(ctrl2RegState_enabled); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ctrl2RegState_enabled_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (ctrl2RegState_enabled_ap_vld = '1') then
                    int_ctrl2RegState_enabled_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_CTRL2REGSTATE_ENABLED_CTRL) then
                    int_ctrl2RegState_enabled_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_BYTECOUNTZERO_DATA_0) then
                    int_byteCountZero(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_byteCountZero(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_CLEAREDINTERRUPTSTATUS2_DATA_0) then
                    int_clearedInterruptStatus2(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_clearedInterruptStatus2(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_INTERRSTATUS2_I_DATA_0) then
                    int_interrStatus2_i(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_interrStatus2_i(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_interrStatus2_o <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (interrStatus2_o_ap_vld = '1') then
                    int_interrStatus2_o <= UNSIGNED(interrStatus2_o); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_interrStatus2_o_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (interrStatus2_o_ap_vld = '1') then
                    int_interrStatus2_o_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_INTERRSTATUS2_O_CTRL) then
                    int_interrStatus2_o_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_disableTxBitDirection <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (disableTxBitDirection_ap_vld = '1') then
                    int_disableTxBitDirection <= UNSIGNED(disableTxBitDirection); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_disableTxBitDirection_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (disableTxBitDirection_ap_vld = '1') then
                    int_disableTxBitDirection_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_DISABLETXBITDIRECTION_CTRL) then
                    int_disableTxBitDirection_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_pressByteCountEnabled <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (pressByteCountEnabled_ap_vld = '1') then
                    int_pressByteCountEnabled <= UNSIGNED(pressByteCountEnabled); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_pressByteCountEnabled_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (pressByteCountEnabled_ap_vld = '1') then
                    int_pressByteCountEnabled_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_PRESSBYTECOUNTENABLED_CTRL) then
                    int_pressByteCountEnabled_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_byteTracker <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (byteTracker_ap_vld = '1') then
                    int_byteTracker <= UNSIGNED(byteTracker); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_byteTracker_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (byteTracker_ap_vld = '1') then
                    int_byteTracker_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_BYTETRACKER_CTRL) then
                    int_byteTracker_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_interrStatus3StateEnabled <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (interrStatus3StateEnabled_ap_vld = '1') then
                    int_interrStatus3StateEnabled <= UNSIGNED(interrStatus3StateEnabled); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_interrStatus3StateEnabled_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (interrStatus3StateEnabled_ap_vld = '1') then
                    int_interrStatus3StateEnabled_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_INTERRSTATUS3STATEENABLED_CTRL) then
                    int_interrStatus3StateEnabled_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_checkInterrReg <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (checkInterrReg_ap_vld = '1') then
                    int_checkInterrReg <= UNSIGNED(checkInterrReg); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_checkInterrReg_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (checkInterrReg_ap_vld = '1') then
                    int_checkInterrReg_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_CHECKINTERRREG_CTRL) then
                    int_checkInterrReg_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_CTRL_REG_VAL3_I_DATA_0) then
                    int_ctrl_reg_val3_i(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_ctrl_reg_val3_i(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ctrl_reg_val3_o <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (ctrl_reg_val3_o_ap_vld = '1') then
                    int_ctrl_reg_val3_o <= UNSIGNED(ctrl_reg_val3_o); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ctrl_reg_val3_o_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (ctrl_reg_val3_o_ap_vld = '1') then
                    int_ctrl_reg_val3_o_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_CTRL_REG_VAL3_O_CTRL) then
                    int_ctrl_reg_val3_o_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_LASTBYTEREAD_I_DATA_0) then
                    int_lastByteRead_i(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_lastByteRead_i(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_lastByteRead_o <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (lastByteRead_o_ap_vld = '1') then
                    int_lastByteRead_o <= UNSIGNED(lastByteRead_o); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_lastByteRead_o_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (lastByteRead_o_ap_vld = '1') then
                    int_lastByteRead_o_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_LASTBYTEREAD_O_CTRL) then
                    int_lastByteRead_o_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_RX_FIFO_OUTVALUE_I_DATA_0) then
                    int_rx_fifo_Outvalue_i(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_rx_fifo_Outvalue_i(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_rx_fifo_Outvalue_o <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (rx_fifo_Outvalue_o_ap_vld = '1') then
                    int_rx_fifo_Outvalue_o <= UNSIGNED(rx_fifo_Outvalue_o); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_rx_fifo_Outvalue_o_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (rx_fifo_Outvalue_o_ap_vld = '1') then
                    int_rx_fifo_Outvalue_o_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_RX_FIFO_OUTVALUE_O_CTRL) then
                    int_rx_fifo_Outvalue_o_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_CLEARLATCHEDINTERR_I_DATA_0) then
                    int_clearLatchedInterr_i(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_clearLatchedInterr_i(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_clearLatchedInterr_o <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (clearLatchedInterr_o_ap_vld = '1') then
                    int_clearLatchedInterr_o <= UNSIGNED(clearLatchedInterr_o); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_clearLatchedInterr_o_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (clearLatchedInterr_o_ap_vld = '1') then
                    int_clearLatchedInterr_o_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_CLEARLATCHEDINTERR_O_CTRL) then
                    int_clearLatchedInterr_o_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_releaseBus <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (releaseBus_ap_vld = '1') then
                    int_releaseBus <= UNSIGNED(releaseBus); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_releaseBus_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (releaseBus_ap_vld = '1') then
                    int_releaseBus_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_RELEASEBUS_CTRL) then
                    int_releaseBus_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_receivedSuccess <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (receivedSuccess_ap_vld = '1') then
                    int_receivedSuccess <= UNSIGNED(receivedSuccess); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_receivedSuccess_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (receivedSuccess_ap_vld = '1') then
                    int_receivedSuccess_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_RECEIVEDSUCCESS_CTRL) then
                    int_receivedSuccess_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_PRESSURE_MSB_I_DATA_0) then
                    int_pressure_msb_i(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_pressure_msb_i(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_pressure_msb_o <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (pressure_msb_o_ap_vld = '1') then
                    int_pressure_msb_o <= UNSIGNED(pressure_msb_o); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_pressure_msb_o_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (pressure_msb_o_ap_vld = '1') then
                    int_pressure_msb_o_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_PRESSURE_MSB_O_CTRL) then
                    int_pressure_msb_o_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_PRESSURE_LSB_I_DATA_0) then
                    int_pressure_lsb_i(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_pressure_lsb_i(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_pressure_lsb_o <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (pressure_lsb_o_ap_vld = '1') then
                    int_pressure_lsb_o <= UNSIGNED(pressure_lsb_o); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_pressure_lsb_o_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (pressure_lsb_o_ap_vld = '1') then
                    int_pressure_lsb_o_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_PRESSURE_LSB_O_CTRL) then
                    int_pressure_lsb_o_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_PRESSURE_XLSB_I_DATA_0) then
                    int_pressure_xlsb_i(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_pressure_xlsb_i(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_pressure_xlsb_o <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (pressure_xlsb_o_ap_vld = '1') then
                    int_pressure_xlsb_o <= UNSIGNED(pressure_xlsb_o); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_pressure_xlsb_o_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (pressure_xlsb_o_ap_vld = '1') then
                    int_pressure_xlsb_o_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_PRESSURE_XLSB_O_CTRL) then
                    int_pressure_xlsb_o_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_stat_reg_val6_state <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (stat_reg_val6_state_ap_vld = '1') then
                    int_stat_reg_val6_state <= UNSIGNED(stat_reg_val6_state); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_stat_reg_val6_state_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (stat_reg_val6_state_ap_vld = '1') then
                    int_stat_reg_val6_state_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_STAT_REG_VAL6_STATE_CTRL) then
                    int_stat_reg_val6_state_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ctrl_reg_val2 <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (ctrl_reg_val2_ap_vld = '1') then
                    int_ctrl_reg_val2 <= UNSIGNED(ctrl_reg_val2); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ctrl_reg_val2_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (ctrl_reg_val2_ap_vld = '1') then
                    int_ctrl_reg_val2_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_CTRL_REG_VAL2_CTRL) then
                    int_ctrl_reg_val2_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ctrl2RegState <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (ctrl2RegState_ap_vld = '1') then
                    int_ctrl2RegState <= UNSIGNED(ctrl2RegState); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ctrl2RegState_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (ctrl2RegState_ap_vld = '1') then
                    int_ctrl2RegState_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_CTRL2REGSTATE_CTRL) then
                    int_ctrl2RegState_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ctrl_reg_check <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (ctrl_reg_check_ap_vld = '1') then
                    int_ctrl_reg_check <= UNSIGNED(ctrl_reg_check); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_ctrl_reg_check_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (ctrl_reg_check_ap_vld = '1') then
                    int_ctrl_reg_check_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_CTRL_REG_CHECK_CTRL) then
                    int_ctrl_reg_check_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_ZEROBYTES_DATA_0) then
                    int_zeroBytes(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_zeroBytes(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_interrStatus3State <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (interrStatus3State_ap_vld = '1') then
                    int_interrStatus3State <= UNSIGNED(interrStatus3State); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_interrStatus3State_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (interrStatus3State_ap_vld = '1') then
                    int_interrStatus3State_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_INTERRSTATUS3STATE_CTRL) then
                    int_interrStatus3State_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_interrStatus5State <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (interrStatus5State_ap_vld = '1') then
                    int_interrStatus5State <= UNSIGNED(interrStatus5State); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_interrStatus5State_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (interrStatus5State_ap_vld = '1') then
                    int_interrStatus5State_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_INTERRSTATUS5STATE_CTRL) then
                    int_interrStatus5State_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_tx_fifo_1 <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (tx_fifo_1_ap_vld = '1') then
                    int_tx_fifo_1 <= UNSIGNED(tx_fifo_1); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_tx_fifo_1_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (tx_fifo_1_ap_vld = '1') then
                    int_tx_fifo_1_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_TX_FIFO_1_CTRL) then
                    int_tx_fifo_1_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_tx_fifo_2 <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (tx_fifo_2_ap_vld = '1') then
                    int_tx_fifo_2 <= UNSIGNED(tx_fifo_2); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_tx_fifo_2_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (tx_fifo_2_ap_vld = '1') then
                    int_tx_fifo_2_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_TX_FIFO_2_CTRL) then
                    int_tx_fifo_2_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_interrStatus <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (interrStatus_ap_vld = '1') then
                    int_interrStatus <= UNSIGNED(interrStatus); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_interrStatus_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (interrStatus_ap_vld = '1') then
                    int_interrStatus_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_INTERRSTATUS_CTRL) then
                    int_interrStatus_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_stat_reg_val <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (stat_reg_val_ap_vld = '1') then
                    int_stat_reg_val <= UNSIGNED(stat_reg_val); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_stat_reg_val_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (stat_reg_val_ap_vld = '1') then
                    int_stat_reg_val_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_STAT_REG_VAL_CTRL) then
                    int_stat_reg_val_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_statRegState <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (statRegState_ap_vld = '1') then
                    int_statRegState <= UNSIGNED(statRegState); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_statRegState_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (statRegState_ap_vld = '1') then
                    int_statRegState_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_STATREGSTATE_CTRL) then
                    int_statRegState_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_clearInterrStatus <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (clearInterrStatus_ap_vld = '1') then
                    int_clearInterrStatus <= UNSIGNED(clearInterrStatus); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_clearInterrStatus_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (clearInterrStatus_ap_vld = '1') then
                    int_clearInterrStatus_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_CLEARINTERRSTATUS_CTRL) then
                    int_clearInterrStatus_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_clearInterrStatusCheck <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (clearInterrStatusCheck_ap_vld = '1') then
                    int_clearInterrStatusCheck <= UNSIGNED(clearInterrStatusCheck); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_clearInterrStatusCheck_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (clearInterrStatusCheck_ap_vld = '1') then
                    int_clearInterrStatusCheck_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_CLEARINTERRSTATUSCHECK_CTRL) then
                    int_clearInterrStatusCheck_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ACLK_EN = '1') then
                if (w_hs = '1' and waddr = ADDR_ERROR1_DATA_0) then
                    int_error1(31 downto 0) <= (UNSIGNED(WDATA(31 downto 0)) and wmask(31 downto 0)) or ((not wmask(31 downto 0)) and int_error1(31 downto 0));
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_tx_fifo_3 <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (tx_fifo_3_ap_vld = '1') then
                    int_tx_fifo_3 <= UNSIGNED(tx_fifo_3); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_tx_fifo_3_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (tx_fifo_3_ap_vld = '1') then
                    int_tx_fifo_3_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_TX_FIFO_3_CTRL) then
                    int_tx_fifo_3_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_interrStatus3 <= (others => '0');
            elsif (ACLK_EN = '1') then
                if (interrStatus3_ap_vld = '1') then
                    int_interrStatus3 <= UNSIGNED(interrStatus3); -- clear on read
                end if;
            end if;
        end if;
    end process;

    process (ACLK)
    begin
        if (ACLK'event and ACLK = '1') then
            if (ARESET = '1') then
                int_interrStatus3_ap_vld <= '0';
            elsif (ACLK_EN = '1') then
                if (interrStatus3_ap_vld = '1') then
                    int_interrStatus3_ap_vld <= '1';
                elsif (ar_hs = '1' and raddr = ADDR_INTERRSTATUS3_CTRL) then
                    int_interrStatus3_ap_vld <= '0'; -- clear on read
                end if;
            end if;
        end if;
    end process;


-- ----------------------- Memory logic ------------------

end architecture behave;
