#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 26 23:44:03 2024
# Process ID: 6248
# Current directory: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23520 C:\Users\Ethan\Desktop\Classes\ECE460M-DigitalSysDesign\Labs\Lab7\Lab7.xpr
# Log file: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/vivado.log
# Journal file: C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7\vivado.jou
# Running On: EthanWindows, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16886 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.621 ; gain = 302.426
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1201.867 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:44]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
add_bp {C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v} 98
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 98 in file 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v' not restored because it is no longer a breakable line.
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1202.152 ; gain = 0.285
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reaching           1 iteration
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1204.965 ; gain = 0.000
run 1000
run 1000
run 1000
run 100000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reaching           1 iteration
Reaching           2 iteration
Reaching           3 iteration
Reaching           4 iteration
Reaching           5 iteration
Reaching           6 iteration
Reaching           7 iteration
Reaching           8 iteration
Reaching           9 iteration
Reaching          10 iteration
TEST COMPLETE
$stop called at time : 120 ns : File "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" Line 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1207.438 ; gain = 0.934
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reaching           1 iteration
Membus status          x
Reaching           2 iteration
Membus status          x
Reaching           3 iteration
Membus status          z
Reaching           4 iteration
Membus status          z
Reaching           5 iteration
Membus status          x
Reaching           6 iteration
Membus status          z
Reaching           7 iteration
Membus status          z
Reaching           8 iteration
Membus status          x
Reaching           9 iteration
Membus status          z
Reaching          10 iteration
Membus status          z
TEST COMPLETE
$stop called at time : 120 ns : File "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1209.766 ; gain = 1.320
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Reaching           1 iteration
Membus status          x
Reaching           2 iteration
Membus status          x
Reaching           3 iteration
Membus status          z
Reaching           4 iteration
Membus status          z
Reaching           5 iteration
Membus status          x
Reaching           6 iteration
Membus status          z
Reaching           7 iteration
Membus status          z
Reaching           8 iteration
Membus status          x
Reaching           9 iteration
Membus status          z
Reaching          10 iteration
Membus status          z
TEST COMPLETE
$stop called at time : 120 ns : File "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1211.516 ; gain = 1.250
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
Reaching           1 iteration
Membus status          x
Reaching           2 iteration
Membus status          x
Reaching           3 iteration
Membus status          z
Reaching           4 iteration
Membus status          z
Reaching           5 iteration
Membus status          x
Reaching           6 iteration
Membus status          z
Reaching           7 iteration
Membus status          z
Reaching           8 iteration
Membus status          x
Reaching           9 iteration
Membus status          z
Reaching          10 iteration
Membus status          z
TEST COMPLETE
$stop called at time : 120 ns : File "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1213.422 ; gain = 1.867
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
Reaching           1 iteration
Membus status          x
Reaching           2 iteration
Membus status          x
Reaching           3 iteration
Membus status          z
Reaching           4 iteration
Membus status          z
Reaching           5 iteration
Membus status          x
Reaching           6 iteration
Membus status          z
Reaching           7 iteration
Membus status          z
Reaching           8 iteration
Membus status          x
Reaching           9 iteration
Membus status          z
Reaching          10 iteration
Membus status          z
TEST COMPLETE
$stop called at time : 120 ns : File "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" Line 101
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1213.566 ; gain = 0.145
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
ERROR: [Wavedata 42-21] A waveform data source could not be established for the requested wave configuration.
set_property -name {xsim.simulate.runtime} -value {0ns} -objects [get_filesets sim_1]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Ethan\Desktop\Classes\ECE460M-DigitalSysDesign\Labs\Lab7\Lab7.srcs\sources_1\new\Complete_MIPS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Ethan\Desktop\Classes\ECE460M-DigitalSysDesign\Labs\Lab7\Lab7.srcs\sources_1\new\MIPS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Ethan\Desktop\Classes\ECE460M-DigitalSysDesign\Labs\Lab7\Lab7.srcs\sources_1\new\Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Ethan\Desktop\Classes\ECE460M-DigitalSysDesign\Labs\Lab7\Lab7.srcs\sim_1\new\Complete_MIPS_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Ethan\Desktop\Classes\ECE460M-DigitalSysDesign\Labs\Lab7\Lab7.srcs\sources_1\new\Complete_MIPS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Ethan\Desktop\Classes\ECE460M-DigitalSysDesign\Labs\Lab7\Lab7.srcs\sources_1\new\MIPS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Ethan\Desktop\Classes\ECE460M-DigitalSysDesign\Labs\Lab7\Lab7.srcs\sources_1\new\Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Ethan\Desktop\Classes\ECE460M-DigitalSysDesign\Labs\Lab7\Lab7.srcs\sim_1\new\Complete_MIPS_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Ethan\Desktop\Classes\ECE460M-DigitalSysDesign\Labs\Lab7\Lab7.srcs\sources_1\new\Complete_MIPS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Ethan\Desktop\Classes\ECE460M-DigitalSysDesign\Labs\Lab7\Lab7.srcs\sources_1\new\MIPS.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Ethan\Desktop\Classes\ECE460M-DigitalSysDesign\Labs\Lab7\Lab7.srcs\sources_1\new\Memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Ethan\Desktop\Classes\ECE460M-DigitalSysDesign\Labs\Lab7\Lab7.srcs\sim_1\new\Complete_MIPS_tb.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1213.898 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Reaching           1 iteration
Membus status          x
Reaching           2 iteration
Membus status          x
Reaching           3 iteration
Membus status          z
Reaching           4 iteration
Membus status          z
Reaching           5 iteration
Membus status          x
Reaching           6 iteration
Membus status          z
Reaching           7 iteration
Membus status          z
Reaching           8 iteration
Membus status          x
Reaching           9 iteration
Membus status          z
Reaching          10 iteration
Membus status          z
TEST COMPLETE
$stop called at time : 120 ns : File "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" Line 101
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1234.621 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Reaching           1 iteration
Membus status          x
run 2000
run 100000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1358.961 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Reaching           1 iteration
Membus status          x
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1360.098 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Reaching           1 iteration
Membus status          x
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1360.098 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/addr
ERROR: [Wavedata 42-471] Note: Nothing was found for the following items: /Complete_MIPS_tb/CPU/addr 
ERROR: [Common 17-39] 'add_wave' failed due to earlier errors.
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Reaching           1 iteration
Membus status          x
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
Aight Brodie What are we doing here?
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1360.875 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Reaching           1 iteration
Membus status          x
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.527 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Reaching           1 iteration
Membus status          x
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.527 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Reaching           1 iteration
Membus status          x
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1361.785 ; gain = 0.000
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.527 ; gain = 0.000
invalid command name "launch_simulation:"
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Reaching           1 iteration
Membus status          x
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.922 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Reaching           1 iteration
Membus status          x
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.496 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Reaching           1 iteration
Membus status          x
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
Memory Status:
CS=x, WE=x, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=x, WE=x, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1363.270 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Reaching           1 iteration
Membus status          x
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=zzzzzzzz
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=zzzzzzzz
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
Mem_Bus=xxxxxxxx
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
Mem_Bus=xxxxxxxx
RAM[0]=30000000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'Mem_Bus' is not declared [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v:69]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
Memory Status:
CS=x, WE=x, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Memory Status:
CS=x, WE=x, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1364.660 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Reaching           1 iteration
Membus status          x
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
Memory Status:
CS=x, WE=x, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Memory Status:
CS=x, WE=x, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2373.824 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Reaching           1 iteration
Membus status          x
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out=zzzzzzzz
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out=zzzzzzzz
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'ADDR' [C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
Memory Status:
CS=x, WE=x, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Memory Status:
CS=x, WE=x, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2373.824 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Reaching           1 iteration
Membus status          x
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=0, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zX
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=zZ
data_out_reg=xxxxxxxx
RAM[0]=30000000
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = xxxxxxxx
New PC will be: xx
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Memory Status:
CS=x, WE=x, ADDR=xx
data_out_reg=xxxxxxxx
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Memory Status:
CS=x, WE=x, ADDR=00
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=00
data_out_reg=xxxxxxxx
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2373.824 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Memory Status:
CS=1, WE=0, ADDR=00
data_out_reg=30000000
RAM[0]=30000000
Reaching           1 iteration
Membus status  805306368
Fetch Status:
CS=1, WE=0, ADDR=00
instr=30000000
Memory Status:
CS=1, WE=0, ADDR=xx
data_out_reg=30000000
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=xx
data_out_reg=30000000
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=xx
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=00
data_out_reg=xxxxxxxx
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=00
data_out_reg=30000000
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=30000000
Fetch Status:
CS=1, WE=0, ADDR=01
instr=30000000
Memory Status:
CS=0, WE=0, ADDR=01
data_out_reg=30000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=01
data_out_reg=30000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=01
data_out_reg=20010006
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=00
data_out_reg=20010006
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=00
data_out_reg=20010006
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=00
data_out_reg=30000000
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=06
data_out_reg=30000000
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=06
data_out_reg=00223025
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=06
instr=20010006
Fetch Status:
CS=1, WE=0, ADDR=02
instr=20010006
Memory Status:
CS=0, WE=0, ADDR=02
data_out_reg=00223025
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=02
data_out_reg=00223025
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=02
data_out_reg=34020012
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=06
data_out_reg=34020012
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=06
data_out_reg=34020012
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=06
data_out_reg=00223025
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=12
data_out_reg=00223025
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=12
data_out_reg=ac010040
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=12
instr=34020012
Fetch Status:
CS=1, WE=0, ADDR=03
instr=34020012
Memory Status:
CS=0, WE=0, ADDR=03
data_out_reg=ac010040
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=03
data_out_reg=ac010040
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=03
data_out_reg=00221820
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=12
data_out_reg=00221820
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=12
data_out_reg=00221820
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=12
data_out_reg=ac010040
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=18
data_out_reg=ac010040
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=18
data_out_reg=ac070046
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=18
instr=00221820
Fetch Status:
CS=1, WE=0, ADDR=04
instr=00221820
Memory Status:
CS=0, WE=0, ADDR=04
data_out_reg=ac070046
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=04
data_out_reg=ac070046
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=04
data_out_reg=00412022
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=18
data_out_reg=00412022
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=18
data_out_reg=00412022
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=18
data_out_reg=ac070046
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=0c
data_out_reg=ac070046
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=0c
data_out_reg=14620001
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=0c
instr=00412022
Fetch Status:
CS=1, WE=0, ADDR=05
instr=00412022
Memory Status:
CS=0, WE=0, ADDR=05
data_out_reg=14620001
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=05
data_out_reg=14620001
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=05
data_out_reg=00222824
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=0c
data_out_reg=00222824
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=0c
data_out_reg=00222824
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=0c
data_out_reg=14620001
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=02
data_out_reg=14620001
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=02
data_out_reg=34020012
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=02
instr=00222824
Fetch Status:
CS=1, WE=0, ADDR=06
instr=00222824
Memory Status:
CS=0, WE=0, ADDR=06
data_out_reg=34020012
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=06
data_out_reg=34020012
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=06
data_out_reg=00223025
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=02
data_out_reg=00223025
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=02
data_out_reg=00223025
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=02
data_out_reg=34020012
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=16
data_out_reg=34020012
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=16
data_out_reg=ac050044
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=16
instr=00223025
Fetch Status:
CS=1, WE=0, ADDR=07
instr=00223025
Memory Status:
CS=0, WE=0, ADDR=07
data_out_reg=ac050044
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=07
data_out_reg=ac050044
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=07
data_out_reg=0022382a
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=16
data_out_reg=0022382a
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=16
data_out_reg=0022382a
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=16
data_out_reg=ac050044
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=01
data_out_reg=ac050044
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=01
data_out_reg=20010006
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=01
instr=0022382a
Fetch Status:
CS=1, WE=0, ADDR=08
instr=0022382a
Memory Status:
CS=0, WE=0, ADDR=08
data_out_reg=20010006
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=08
data_out_reg=20010006
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=08
data_out_reg=00024100
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=01
data_out_reg=00024100
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=01
data_out_reg=00024100
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=01
data_out_reg=20010006
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=20
data_out_reg=20010006
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=20
data_out_reg=00000000
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=20
instr=00024100
Fetch Status:
CS=1, WE=0, ADDR=09
instr=00024100
Memory Status:
CS=0, WE=0, ADDR=09
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=09
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=09
data_out_reg=00014842
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=20
data_out_reg=00014842
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=20
data_out_reg=00014842
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=20
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=03
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=03
data_out_reg=00221820
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=03
instr=00014842
Fetch Status:
CS=1, WE=0, ADDR=0a
instr=00014842
Memory Status:
CS=0, WE=0, ADDR=0a
data_out_reg=00221820
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=0a
data_out_reg=00221820
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=0a
data_out_reg=10220001
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=03
data_out_reg=10220001
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=03
data_out_reg=10220001
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=03
data_out_reg=00221820
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=74
instr=10220001
Memory Status:
CS=0, WE=0, ADDR=0b
data_out_reg=00221820
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=0b
instr=10220001
Memory Status:
CS=1, WE=0, ADDR=0b
data_out_reg=00221820
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=0b
data_out_reg=8c0a0004
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=74
data_out_reg=8c0a0004
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=74
data_out_reg=8c0a0004
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=74
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=04
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=04
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=04
data_out_reg=00412022
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=04
instr=8c0a0004
Fetch Status:
CS=1, WE=0, ADDR=0c
instr=8c0a0004
Memory Status:
CS=1, WE=0, ADDR=0c
data_out_reg=00412022
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=0c
data_out_reg=14620001
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=04
data_out_reg=14620001
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=04
data_out_reg=14620001
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=04
data_out_reg=00412022
RAM[0]=30000000
Aight Brodie why are we in BEQ?
Aight Brodie why are we in BEQ?
Fetch Status:
CS=1, WE=0, ADDR=06
instr=14620001
Memory Status:
CS=0, WE=0, ADDR=0e
data_out_reg=00412022
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=0e
instr=14620001
Memory Status:
CS=1, WE=0, ADDR=0e
data_out_reg=00412022
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=0e
data_out_reg=08000010
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=06
data_out_reg=08000010
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=06
data_out_reg=08000010
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=06
data_out_reg=00223025
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=06
instr=08000010
Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000010
Memory Status:
CS=0, WE=0, ADDR=10
data_out_reg=00223025
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=10
data_out_reg=00223025
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000010
Memory Status:
CS=1, WE=0, ADDR=10
data_out_reg=00400008
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=06
data_out_reg=00400008
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=06
data_out_reg=00400008
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=06
data_out_reg=00223025
RAM[0]=30000000
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = 00000012
New PC will be: 12
JR instruction detected!
alu_in_A = 00000012
New PC will be: 12
Fetch Status:
CS=1, WE=0, ADDR=00
instr=00400008
Memory Status:
CS=0, WE=0, ADDR=12
data_out_reg=00223025
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=12
instr=00400008
Memory Status:
CS=1, WE=0, ADDR=12
data_out_reg=00223025
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=12
data_out_reg=ac010040
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=00
data_out_reg=ac010040
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=00
data_out_reg=ac010040
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=00
data_out_reg=30000000
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=40
data_out_reg=30000000
RAM[0]=30000000
Memory Status:
CS=1, WE=1, ADDR=40
data_out_reg=30000000
RAM[0]=30000000
Reaching           2 iteration
Membus status          6
Memory Status:
CS=1, WE=1, ADDR=40
data_out_reg=00000000
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=40
instr=ac010040
Fetch Status:
CS=1, WE=0, ADDR=13
instr=ac010040
Memory Status:
CS=1, WE=1, ADDR=13
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=13
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=13
data_out_reg=ac020041
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=40
data_out_reg=ac020041
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=40
data_out_reg=ac020041
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=40
data_out_reg=00000006
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=41
data_out_reg=00000006
RAM[0]=30000000
Memory Status:
CS=1, WE=1, ADDR=41
data_out_reg=00000006
RAM[0]=30000000
Reaching           3 iteration
Membus status         18
Memory Status:
CS=1, WE=1, ADDR=41
data_out_reg=00000000
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=41
instr=ac020041
Fetch Status:
CS=1, WE=0, ADDR=14
instr=ac020041
Memory Status:
CS=1, WE=1, ADDR=14
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=14
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=14
data_out_reg=ac030042
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=41
data_out_reg=ac030042
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=41
data_out_reg=ac030042
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=41
data_out_reg=00000012
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=42
data_out_reg=00000012
RAM[0]=30000000
Memory Status:
CS=1, WE=1, ADDR=42
data_out_reg=00000012
RAM[0]=30000000
Reaching           4 iteration
Membus status         24
Memory Status:
CS=1, WE=1, ADDR=42
data_out_reg=00000000
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=42
instr=ac030042
Fetch Status:
CS=1, WE=0, ADDR=15
instr=ac030042
Memory Status:
CS=1, WE=1, ADDR=15
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=15
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=15
data_out_reg=ac040043
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=42
data_out_reg=ac040043
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=42
data_out_reg=ac040043
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=42
data_out_reg=00000018
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=43
data_out_reg=00000018
RAM[0]=30000000
Memory Status:
CS=1, WE=1, ADDR=43
data_out_reg=00000018
RAM[0]=30000000
Reaching           5 iteration
Membus status         12
Memory Status:
CS=1, WE=1, ADDR=43
data_out_reg=00000000
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=43
instr=ac040043
Fetch Status:
CS=1, WE=0, ADDR=16
instr=ac040043
Memory Status:
CS=1, WE=1, ADDR=16
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=16
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=16
data_out_reg=ac050044
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=43
data_out_reg=ac050044
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=43
data_out_reg=ac050044
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=43
data_out_reg=0000000c
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=44
data_out_reg=0000000c
RAM[0]=30000000
Memory Status:
CS=1, WE=1, ADDR=44
data_out_reg=0000000c
RAM[0]=30000000
Reaching           6 iteration
Membus status          2
Memory Status:
CS=1, WE=1, ADDR=44
data_out_reg=00000000
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=44
instr=ac050044
Fetch Status:
CS=1, WE=0, ADDR=17
instr=ac050044
Memory Status:
CS=1, WE=1, ADDR=17
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=17
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=17
data_out_reg=ac060045
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=44
data_out_reg=ac060045
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=44
data_out_reg=ac060045
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=44
data_out_reg=00000002
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=45
data_out_reg=00000002
RAM[0]=30000000
Memory Status:
CS=1, WE=1, ADDR=45
data_out_reg=00000002
RAM[0]=30000000
Reaching           7 iteration
Membus status         22
Memory Status:
CS=1, WE=1, ADDR=45
data_out_reg=00000000
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=45
instr=ac060045
Fetch Status:
CS=1, WE=0, ADDR=18
instr=ac060045
Memory Status:
CS=1, WE=1, ADDR=18
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=18
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=18
data_out_reg=ac070046
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=45
data_out_reg=ac070046
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=45
data_out_reg=ac070046
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=45
data_out_reg=00000016
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=46
data_out_reg=00000016
RAM[0]=30000000
Memory Status:
CS=1, WE=1, ADDR=46
data_out_reg=00000016
RAM[0]=30000000
Reaching           8 iteration
Membus status          1
Memory Status:
CS=1, WE=1, ADDR=46
data_out_reg=00000000
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=46
instr=ac070046
Fetch Status:
CS=1, WE=0, ADDR=19
instr=ac070046
Memory Status:
CS=1, WE=1, ADDR=19
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=19
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=19
data_out_reg=ac080047
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=46
data_out_reg=ac080047
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=46
data_out_reg=ac080047
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=46
data_out_reg=00000001
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=47
data_out_reg=00000001
RAM[0]=30000000
Memory Status:
CS=1, WE=1, ADDR=47
data_out_reg=00000001
RAM[0]=30000000
Reaching           9 iteration
Membus status        288
Memory Status:
CS=1, WE=1, ADDR=47
data_out_reg=00000000
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=47
instr=ac080047
Fetch Status:
CS=1, WE=0, ADDR=1a
instr=ac080047
Memory Status:
CS=1, WE=1, ADDR=1a
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=1a
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=1a
data_out_reg=ac090048
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=47
data_out_reg=ac090048
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=47
data_out_reg=ac090048
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=47
data_out_reg=00000120
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=48
data_out_reg=00000120
RAM[0]=30000000
Memory Status:
CS=1, WE=1, ADDR=48
data_out_reg=00000120
RAM[0]=30000000
Reaching          10 iteration
Membus status          3
Memory Status:
CS=1, WE=1, ADDR=48
data_out_reg=00000000
RAM[0]=30000000
Fetch Status:
CS=1, WE=0, ADDR=48
instr=ac090048
Fetch Status:
CS=1, WE=0, ADDR=1b
instr=ac090048
Memory Status:
CS=1, WE=1, ADDR=1b
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=1b
data_out_reg=00000000
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=1b
data_out_reg=ac0a0049
RAM[0]=30000000
Memory Status:
CS=1, WE=0, ADDR=48
data_out_reg=ac0a0049
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=48
data_out_reg=ac0a0049
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=48
data_out_reg=00000003
RAM[0]=30000000
Memory Status:
CS=0, WE=0, ADDR=49
data_out_reg=00000003
RAM[0]=30000000
Memory Status:
CS=1, WE=1, ADDR=49
data_out_reg=00000003
RAM[0]=30000000
TEST COMPLETE
$stop called at time : 1940 ns : File "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" Line 113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2373.824 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx
Reaching           1 iteration
Membus status  805306368
Fetch Status:
CS=1, WE=0, ADDR=00
instr=30000000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=30000000
Fetch Status:
CS=1, WE=0, ADDR=01
instr=30000000
Fetch Status:
CS=1, WE=0, ADDR=06
instr=20010006
Fetch Status:
CS=1, WE=0, ADDR=02
instr=20010006
Fetch Status:
CS=1, WE=0, ADDR=12
instr=34020012
Fetch Status:
CS=1, WE=0, ADDR=03
instr=34020012
Fetch Status:
CS=1, WE=0, ADDR=18
instr=00221820
Fetch Status:
CS=1, WE=0, ADDR=04
instr=00221820
Fetch Status:
CS=1, WE=0, ADDR=0c
instr=00412022
Fetch Status:
CS=1, WE=0, ADDR=05
instr=00412022
Fetch Status:
CS=1, WE=0, ADDR=02
instr=00222824
Fetch Status:
CS=1, WE=0, ADDR=06
instr=00222824
Fetch Status:
CS=1, WE=0, ADDR=16
instr=00223025
Fetch Status:
CS=1, WE=0, ADDR=07
instr=00223025
Fetch Status:
CS=1, WE=0, ADDR=01
instr=0022382a
Fetch Status:
CS=1, WE=0, ADDR=08
instr=0022382a
Fetch Status:
CS=1, WE=0, ADDR=20
instr=00024100
Fetch Status:
CS=1, WE=0, ADDR=09
instr=00024100
Fetch Status:
CS=1, WE=0, ADDR=03
instr=00014842
Fetch Status:
CS=1, WE=0, ADDR=0a
instr=00014842
Fetch Status:
CS=1, WE=0, ADDR=74
instr=10220001
Fetch Status:
CS=1, WE=0, ADDR=0b
instr=10220001
Fetch Status:
CS=1, WE=0, ADDR=04
instr=8c0a0004
Fetch Status:
CS=1, WE=0, ADDR=0c
instr=8c0a0004
Aight Brodie why are we in BEQ?
Aight Brodie why are we in BEQ?
Fetch Status:
CS=1, WE=0, ADDR=06
instr=14620001
Fetch Status:
CS=1, WE=0, ADDR=0e
instr=14620001
Fetch Status:
CS=1, WE=0, ADDR=06
instr=08000010
Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000010
Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000010
Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = 00000012
New PC will be: 12
JR instruction detected!
alu_in_A = 00000012
New PC will be: 12
Fetch Status:
CS=1, WE=0, ADDR=00
instr=00400008
Fetch Status:
CS=1, WE=0, ADDR=12
instr=00400008
Reaching           2 iteration
Membus status          6
Fetch Status:
CS=1, WE=0, ADDR=40
instr=ac010040
Fetch Status:
CS=1, WE=0, ADDR=13
instr=ac010040
Reaching           3 iteration
Membus status         18
Fetch Status:
CS=1, WE=0, ADDR=41
instr=ac020041
Fetch Status:
CS=1, WE=0, ADDR=14
instr=ac020041
Reaching           4 iteration
Membus status         24
Fetch Status:
CS=1, WE=0, ADDR=42
instr=ac030042
Fetch Status:
CS=1, WE=0, ADDR=15
instr=ac030042
Reaching           5 iteration
Membus status         12
Fetch Status:
CS=1, WE=0, ADDR=43
instr=ac040043
Fetch Status:
CS=1, WE=0, ADDR=16
instr=ac040043
Reaching           6 iteration
Membus status          2
Fetch Status:
CS=1, WE=0, ADDR=44
instr=ac050044
Fetch Status:
CS=1, WE=0, ADDR=17
instr=ac050044
Reaching           7 iteration
Membus status         22
Fetch Status:
CS=1, WE=0, ADDR=45
instr=ac060045
Fetch Status:
CS=1, WE=0, ADDR=18
instr=ac060045
Reaching           8 iteration
Membus status          1
Fetch Status:
CS=1, WE=0, ADDR=46
instr=ac070046
Fetch Status:
CS=1, WE=0, ADDR=19
instr=ac070046
Reaching           9 iteration
Membus status        288
Fetch Status:
CS=1, WE=0, ADDR=47
instr=ac080047
Fetch Status:
CS=1, WE=0, ADDR=1a
instr=ac080047
Reaching          10 iteration
Membus status          3
Fetch Status:
CS=1, WE=0, ADDR=48
instr=ac090048
Fetch Status:
CS=1, WE=0, ADDR=1b
instr=ac090048
TEST COMPLETE
$stop called at time : 1940 ns : File "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" Line 113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2373.824 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Reaching           1 iteration
Membus status  805306368

Fetch Status:
CS=1, WE=0, ADDR=00
instr=30000000

Fetch Status:
CS=1, WE=0, ADDR=00
instr=30000000

Fetch Status:
CS=1, WE=0, ADDR=01
instr=30000000

Fetch Status:
CS=1, WE=0, ADDR=06
instr=20010006

Fetch Status:
CS=1, WE=0, ADDR=02
instr=20010006

Fetch Status:
CS=1, WE=0, ADDR=12
instr=34020012

Fetch Status:
CS=1, WE=0, ADDR=03
instr=34020012

Fetch Status:
CS=1, WE=0, ADDR=18
instr=00221820

Fetch Status:
CS=1, WE=0, ADDR=04
instr=00221820

Fetch Status:
CS=1, WE=0, ADDR=0c
instr=00412022

Fetch Status:
CS=1, WE=0, ADDR=05
instr=00412022

Fetch Status:
CS=1, WE=0, ADDR=02
instr=00222824

Fetch Status:
CS=1, WE=0, ADDR=06
instr=00222824

Fetch Status:
CS=1, WE=0, ADDR=16
instr=00223025

Fetch Status:
CS=1, WE=0, ADDR=07
instr=00223025

Fetch Status:
CS=1, WE=0, ADDR=01
instr=0022382a

Fetch Status:
CS=1, WE=0, ADDR=08
instr=0022382a

Fetch Status:
CS=1, WE=0, ADDR=20
instr=00024100

Fetch Status:
CS=1, WE=0, ADDR=09
instr=00024100

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00014842

Fetch Status:
CS=1, WE=0, ADDR=0a
instr=00014842

Fetch Status:
CS=1, WE=0, ADDR=74
instr=10220001

Fetch Status:
CS=1, WE=0, ADDR=0b
instr=10220001

Fetch Status:
CS=1, WE=0, ADDR=04
instr=8c0a0004

Fetch Status:
CS=1, WE=0, ADDR=0c
instr=8c0a0004

Aight Brodie why are we in BEQ?
Aight Brodie why are we in BEQ?
Fetch Status:
CS=1, WE=0, ADDR=06
instr=14620001

Fetch Status:
CS=1, WE=0, ADDR=0e
instr=14620001

Fetch Status:
CS=1, WE=0, ADDR=06
instr=08000010

Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000010

Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000010

Aight Brodie why are we in JR?
Aight Brodie why are we in JR?
JR instruction detected!
alu_in_A = 00000012
New PC will be: 12
JR instruction detected!
alu_in_A = 00000012
New PC will be: 12
Fetch Status:
CS=1, WE=0, ADDR=00
instr=00400008

Fetch Status:
CS=1, WE=0, ADDR=12
instr=00400008

Reaching           2 iteration
Membus status          6

Fetch Status:
CS=1, WE=0, ADDR=40
instr=ac010040

Fetch Status:
CS=1, WE=0, ADDR=13
instr=ac010040

Reaching           3 iteration
Membus status         18

Fetch Status:
CS=1, WE=0, ADDR=41
instr=ac020041

Fetch Status:
CS=1, WE=0, ADDR=14
instr=ac020041

Reaching           4 iteration
Membus status         24

Fetch Status:
CS=1, WE=0, ADDR=42
instr=ac030042

Fetch Status:
CS=1, WE=0, ADDR=15
instr=ac030042

Reaching           5 iteration
Membus status         12

Fetch Status:
CS=1, WE=0, ADDR=43
instr=ac040043

Fetch Status:
CS=1, WE=0, ADDR=16
instr=ac040043

Reaching           6 iteration
Membus status          2

Fetch Status:
CS=1, WE=0, ADDR=44
instr=ac050044

Fetch Status:
CS=1, WE=0, ADDR=17
instr=ac050044

Reaching           7 iteration
Membus status         22

Fetch Status:
CS=1, WE=0, ADDR=45
instr=ac060045

Fetch Status:
CS=1, WE=0, ADDR=18
instr=ac060045

Reaching           8 iteration
Membus status          1

Fetch Status:
CS=1, WE=0, ADDR=46
instr=ac070046

Fetch Status:
CS=1, WE=0, ADDR=19
instr=ac070046

Reaching           9 iteration
Membus status        288

Fetch Status:
CS=1, WE=0, ADDR=47
instr=ac080047

Fetch Status:
CS=1, WE=0, ADDR=1a
instr=ac080047

Reaching          10 iteration
Membus status          3

Fetch Status:
CS=1, WE=0, ADDR=48
instr=ac090048

Fetch Status:
CS=1, WE=0, ADDR=1b
instr=ac090048

TEST COMPLETE
$stop called at time : 1940 ns : File "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" Line 113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2373.824 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Reaching           1 iteration
Membus status  805306368

Fetch Status:
CS=1, WE=0, ADDR=00
instr=30000000

Decode Status:
CS=0, WE=0, ADDR=01
instr=30000000

Decode Status:
CS=0, WE=0, ADDR=xx
instr=30000000

Execute Status:
ALU_A          x, ALU_B          0, ALU_Result          0
Writeback
Fetch Status:
CS=1, WE=0, ADDR=00
instr=30000000

Fetch Status:
CS=1, WE=0, ADDR=01
instr=30000000

Decode Status:
CS=0, WE=0, ADDR=02
instr=20010006

Decode Status:
CS=0, WE=0, ADDR=00
instr=20010006

Decode Status:
CS=0, WE=0, ADDR=00
instr=20010006

Execute Status:
ALU_A          0, ALU_B          6, ALU_Result          6
Writeback
Fetch Status:
CS=1, WE=0, ADDR=06
instr=20010006

Fetch Status:
CS=1, WE=0, ADDR=02
instr=20010006

Decode Status:
CS=0, WE=0, ADDR=03
instr=34020012

Decode Status:
CS=0, WE=0, ADDR=06
instr=34020012

Execute Status:
ALU_A          0, ALU_B         18, ALU_Result         18
Writeback
Fetch Status:
CS=1, WE=0, ADDR=12
instr=34020012

Fetch Status:
CS=1, WE=0, ADDR=03
instr=34020012

Decode Status:
CS=0, WE=0, ADDR=04
instr=00221820

Decode Status:
CS=0, WE=0, ADDR=12
instr=00221820

Execute Status:
ALU_A          0, ALU_B         18, ALU_Result         18
Execute Status:
ALU_A          6, ALU_B         18, ALU_Result         24
Writeback
Fetch Status:
CS=1, WE=0, ADDR=18
instr=00221820

Fetch Status:
CS=1, WE=0, ADDR=04
instr=00221820

Decode Status:
CS=0, WE=0, ADDR=05
instr=00412022

Decode Status:
CS=0, WE=0, ADDR=18
instr=00412022

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result 4294967284
Execute Status:
ALU_A         18, ALU_B          6, ALU_Result         12
Writeback
Fetch Status:
CS=1, WE=0, ADDR=0c
instr=00412022

Fetch Status:
CS=1, WE=0, ADDR=05
instr=00412022

Decode Status:
CS=0, WE=0, ADDR=06
instr=00222824

Decode Status:
CS=0, WE=0, ADDR=0c
instr=00222824

Execute Status:
ALU_A         18, ALU_B          6, ALU_Result          2
Execute Status:
ALU_A          6, ALU_B         18, ALU_Result          2
Writeback
Fetch Status:
CS=1, WE=0, ADDR=02
instr=00222824

Fetch Status:
CS=1, WE=0, ADDR=06
instr=00222824

Decode Status:
CS=0, WE=0, ADDR=07
instr=00223025

Decode Status:
CS=0, WE=0, ADDR=02
instr=00223025

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result         22
Writeback
Fetch Status:
CS=1, WE=0, ADDR=16
instr=00223025

Fetch Status:
CS=1, WE=0, ADDR=07
instr=00223025

Decode Status:
CS=0, WE=0, ADDR=08
instr=0022382a

Decode Status:
CS=0, WE=0, ADDR=16
instr=0022382a

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result          1
Writeback
Fetch Status:
CS=1, WE=0, ADDR=01
instr=0022382a

Fetch Status:
CS=1, WE=0, ADDR=08
instr=0022382a

Decode Status:
CS=0, WE=0, ADDR=09
instr=00024100

Decode Status:
CS=0, WE=0, ADDR=01
instr=00024100

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result        288
Execute Status:
ALU_A          0, ALU_B         18, ALU_Result        288
Writeback
Fetch Status:
CS=1, WE=0, ADDR=20
instr=00024100

Fetch Status:
CS=1, WE=0, ADDR=09
instr=00024100

Decode Status:
CS=0, WE=0, ADDR=0a
instr=00014842

Decode Status:
CS=0, WE=0, ADDR=20
instr=00014842

Execute Status:
ALU_A          0, ALU_B         18, ALU_Result          9
Execute Status:
ALU_A          0, ALU_B          6, ALU_Result          3
Writeback
Fetch Status:
CS=1, WE=0, ADDR=03
instr=00014842

Fetch Status:
CS=1, WE=0, ADDR=0a
instr=00014842

Decode Status:
CS=0, WE=0, ADDR=0b
instr=10220001

Decode Status:
CS=0, WE=0, ADDR=03
instr=10220001

Execute Status:
ALU_A          0, ALU_B          6, ALU_Result 4294967290
Execute Status:
ALU_A          6, ALU_B         18, ALU_Result 4294967284
Fetch Status:
CS=1, WE=0, ADDR=74
instr=10220001

Fetch Status:
CS=1, WE=0, ADDR=0b
instr=10220001

Decode Status:
CS=0, WE=0, ADDR=0c
instr=8c0a0004

Decode Status:
CS=0, WE=0, ADDR=74
instr=8c0a0004

Execute Status:
ALU_A          6, ALU_B          4, ALU_Result         10
Execute Status:
ALU_A          0, ALU_B          4, ALU_Result          4
Writeback
Fetch Status:
CS=1, WE=0, ADDR=04
instr=8c0a0004

Fetch Status:
CS=1, WE=0, ADDR=0c
instr=8c0a0004

Decode Status:
CS=0, WE=0, ADDR=0d
instr=14620001

Decode Status:
CS=0, WE=0, ADDR=04
instr=14620001

Execute Status:
ALU_A          0, ALU_B    4268066, ALU_Result 4290699230
Execute Status:
ALU_A         24, ALU_B         18, ALU_Result          6
Fetch Status:
CS=1, WE=0, ADDR=06
instr=14620001

Fetch Status:
CS=1, WE=0, ADDR=0e
instr=14620001

Decode Status:
CS=0, WE=0, ADDR=0f
instr=08000010

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000010

Fetch Status:
CS=1, WE=0, ADDR=06
instr=08000010

Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000010

Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000010

Decode Status:
CS=0, WE=0, ADDR=11
instr=00400008

Decode Status:
CS=0, WE=0, ADDR=06
instr=00400008

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0
Execute Status:
ALU_A         18, ALU_B          0, ALU_Result          0
JR instruction detected!
alu_in_A = 00000012
New PC will be: 12
JR instruction detected!
alu_in_A = 00000012
New PC will be: 12
Fetch Status:
CS=1, WE=0, ADDR=00
instr=00400008

Fetch Status:
CS=1, WE=0, ADDR=12
instr=00400008

Decode Status:
CS=0, WE=0, ADDR=13
instr=ac010040

Decode Status:
CS=0, WE=0, ADDR=00
instr=ac010040

Execute Status:
ALU_A         18, ALU_B         64, ALU_Result         82
Execute Status:
ALU_A          0, ALU_B         64, ALU_Result         64
Writeback
Reaching           2 iteration
Membus status          6

Fetch Status:
CS=1, WE=0, ADDR=40
instr=ac010040

Fetch Status:
CS=1, WE=0, ADDR=13
instr=ac010040

Decode Status:
CS=0, WE=0, ADDR=14
instr=ac020041

Decode Status:
CS=0, WE=0, ADDR=40
instr=ac020041

Execute Status:
ALU_A          0, ALU_B         65, ALU_Result         65
Writeback
Reaching           3 iteration
Membus status         18

Fetch Status:
CS=1, WE=0, ADDR=41
instr=ac020041

Fetch Status:
CS=1, WE=0, ADDR=14
instr=ac020041

Decode Status:
CS=0, WE=0, ADDR=15
instr=ac030042

Decode Status:
CS=0, WE=0, ADDR=41
instr=ac030042

Execute Status:
ALU_A          0, ALU_B         66, ALU_Result         66
Writeback
Reaching           4 iteration
Membus status         24

Fetch Status:
CS=1, WE=0, ADDR=42
instr=ac030042

Fetch Status:
CS=1, WE=0, ADDR=15
instr=ac030042

Decode Status:
CS=0, WE=0, ADDR=16
instr=ac040043

Decode Status:
CS=0, WE=0, ADDR=42
instr=ac040043

Execute Status:
ALU_A          0, ALU_B         67, ALU_Result         67
Writeback
Reaching           5 iteration
Membus status         12

Fetch Status:
CS=1, WE=0, ADDR=43
instr=ac040043

Fetch Status:
CS=1, WE=0, ADDR=16
instr=ac040043

Decode Status:
CS=0, WE=0, ADDR=17
instr=ac050044

Decode Status:
CS=0, WE=0, ADDR=43
instr=ac050044

Execute Status:
ALU_A          0, ALU_B         68, ALU_Result         68
Writeback
Reaching           6 iteration
Membus status          2

Fetch Status:
CS=1, WE=0, ADDR=44
instr=ac050044

Fetch Status:
CS=1, WE=0, ADDR=17
instr=ac050044

Decode Status:
CS=0, WE=0, ADDR=18
instr=ac060045

Decode Status:
CS=0, WE=0, ADDR=44
instr=ac060045

Execute Status:
ALU_A          0, ALU_B         69, ALU_Result         69
Writeback
Reaching           7 iteration
Membus status         22

Fetch Status:
CS=1, WE=0, ADDR=45
instr=ac060045

Fetch Status:
CS=1, WE=0, ADDR=18
instr=ac060045

Decode Status:
CS=0, WE=0, ADDR=19
instr=ac070046

Decode Status:
CS=0, WE=0, ADDR=45
instr=ac070046

Execute Status:
ALU_A          0, ALU_B         70, ALU_Result         70
Writeback
Reaching           8 iteration
Membus status          1

Fetch Status:
CS=1, WE=0, ADDR=46
instr=ac070046

Fetch Status:
CS=1, WE=0, ADDR=19
instr=ac070046

Decode Status:
CS=0, WE=0, ADDR=1a
instr=ac080047

Decode Status:
CS=0, WE=0, ADDR=46
instr=ac080047

Execute Status:
ALU_A          0, ALU_B         71, ALU_Result         71
Writeback
Reaching           9 iteration
Membus status        288

Fetch Status:
CS=1, WE=0, ADDR=47
instr=ac080047

Fetch Status:
CS=1, WE=0, ADDR=1a
instr=ac080047

Decode Status:
CS=0, WE=0, ADDR=1b
instr=ac090048

Decode Status:
CS=0, WE=0, ADDR=47
instr=ac090048

Execute Status:
ALU_A          0, ALU_B         72, ALU_Result         72
Writeback
Reaching          10 iteration
Membus status          3

Fetch Status:
CS=1, WE=0, ADDR=48
instr=ac090048

Fetch Status:
CS=1, WE=0, ADDR=1b
instr=ac090048

Decode Status:
CS=0, WE=0, ADDR=1c
instr=ac0a0049

Decode Status:
CS=0, WE=0, ADDR=48
instr=ac0a0049

Execute Status:
ALU_A          0, ALU_B         73, ALU_Result         73
Writeback
TEST COMPLETE
$stop called at time : 1940 ns : File "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" Line 112
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2373.824 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Reaching           1 iteration
Membus status  805306368

Fetch Status:
CS=1, WE=0, ADDR=00
instr=30000000

Decode Status:
CS=0, WE=0, ADDR=01
instr=30000000

Decode Status:
CS=0, WE=0, ADDR=xx
instr=30000000

Execute Status:
ALU_A          x, ALU_B          0, ALU_Result          0

Writeback

Fetch Status:
CS=1, WE=0, ADDR=00
instr=30000000

Fetch Status:
CS=1, WE=0, ADDR=01
instr=30000000

Decode Status:
CS=0, WE=0, ADDR=02
instr=20010006

Decode Status:
CS=0, WE=0, ADDR=00
instr=20010006

Decode Status:
CS=0, WE=0, ADDR=00
instr=20010006

Execute Status:
ALU_A          0, ALU_B          6, ALU_Result          6

Writeback

Fetch Status:
CS=1, WE=0, ADDR=06
instr=20010006

Fetch Status:
CS=1, WE=0, ADDR=02
instr=20010006

Decode Status:
CS=0, WE=0, ADDR=03
instr=34020012

Decode Status:
CS=0, WE=0, ADDR=06
instr=34020012

Execute Status:
ALU_A          0, ALU_B         18, ALU_Result         18

Writeback

Fetch Status:
CS=1, WE=0, ADDR=12
instr=34020012

Fetch Status:
CS=1, WE=0, ADDR=03
instr=34020012

Decode Status:
CS=0, WE=0, ADDR=04
instr=00221820

Decode Status:
CS=0, WE=0, ADDR=12
instr=00221820

Execute Status:
ALU_A          0, ALU_B         18, ALU_Result         18

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result         24

Writeback

Fetch Status:
CS=1, WE=0, ADDR=18
instr=00221820

Fetch Status:
CS=1, WE=0, ADDR=04
instr=00221820

Decode Status:
CS=0, WE=0, ADDR=05
instr=00412022

Decode Status:
CS=0, WE=0, ADDR=18
instr=00412022

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result 4294967284

Execute Status:
ALU_A         18, ALU_B          6, ALU_Result         12

Writeback

Fetch Status:
CS=1, WE=0, ADDR=0c
instr=00412022

Fetch Status:
CS=1, WE=0, ADDR=05
instr=00412022

Decode Status:
CS=0, WE=0, ADDR=06
instr=00222824

Decode Status:
CS=0, WE=0, ADDR=0c
instr=00222824

Execute Status:
ALU_A         18, ALU_B          6, ALU_Result          2

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result          2

Writeback

Fetch Status:
CS=1, WE=0, ADDR=02
instr=00222824

Fetch Status:
CS=1, WE=0, ADDR=06
instr=00222824

Decode Status:
CS=0, WE=0, ADDR=07
instr=00223025

Decode Status:
CS=0, WE=0, ADDR=02
instr=00223025

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result         22

Writeback

Fetch Status:
CS=1, WE=0, ADDR=16
instr=00223025

Fetch Status:
CS=1, WE=0, ADDR=07
instr=00223025

Decode Status:
CS=0, WE=0, ADDR=08
instr=0022382a

Decode Status:
CS=0, WE=0, ADDR=16
instr=0022382a

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result          1

Writeback

Fetch Status:
CS=1, WE=0, ADDR=01
instr=0022382a

Fetch Status:
CS=1, WE=0, ADDR=08
instr=0022382a

Decode Status:
CS=0, WE=0, ADDR=09
instr=00024100

Decode Status:
CS=0, WE=0, ADDR=01
instr=00024100

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result        288

Execute Status:
ALU_A          0, ALU_B         18, ALU_Result        288

Writeback

Fetch Status:
CS=1, WE=0, ADDR=20
instr=00024100

Fetch Status:
CS=1, WE=0, ADDR=09
instr=00024100

Decode Status:
CS=0, WE=0, ADDR=0a
instr=00014842

Decode Status:
CS=0, WE=0, ADDR=20
instr=00014842

Execute Status:
ALU_A          0, ALU_B         18, ALU_Result          9

Execute Status:
ALU_A          0, ALU_B          6, ALU_Result          3

Writeback

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00014842

Fetch Status:
CS=1, WE=0, ADDR=0a
instr=00014842

Decode Status:
CS=0, WE=0, ADDR=0b
instr=10220001

Decode Status:
CS=0, WE=0, ADDR=03
instr=10220001

Execute Status:
ALU_A          0, ALU_B          6, ALU_Result 4294967290

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result 4294967284

Fetch Status:
CS=1, WE=0, ADDR=74
instr=10220001

Fetch Status:
CS=1, WE=0, ADDR=0b
instr=10220001

Decode Status:
CS=0, WE=0, ADDR=0c
instr=8c0a0004

Decode Status:
CS=0, WE=0, ADDR=74
instr=8c0a0004

Execute Status:
ALU_A          6, ALU_B          4, ALU_Result         10

Execute Status:
ALU_A          0, ALU_B          4, ALU_Result          4

Writeback

Fetch Status:
CS=1, WE=0, ADDR=04
instr=8c0a0004

Fetch Status:
CS=1, WE=0, ADDR=0c
instr=8c0a0004

Decode Status:
CS=0, WE=0, ADDR=0d
instr=14620001

Decode Status:
CS=0, WE=0, ADDR=04
instr=14620001

Execute Status:
ALU_A          0, ALU_B    4268066, ALU_Result 4290699230

Execute Status:
ALU_A         24, ALU_B         18, ALU_Result          6

Fetch Status:
CS=1, WE=0, ADDR=06
instr=14620001

Fetch Status:
CS=1, WE=0, ADDR=0e
instr=14620001

Decode Status:
CS=0, WE=0, ADDR=0f
instr=08000010

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000010

Fetch Status:
CS=1, WE=0, ADDR=06
instr=08000010

Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000010

Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000010

Decode Status:
CS=0, WE=0, ADDR=11
instr=00400008

Decode Status:
CS=0, WE=0, ADDR=06
instr=00400008

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A         18, ALU_B          0, ALU_Result          0

JR instruction detected!
alu_in_A = 00000012
New PC will be: 12
JR instruction detected!
alu_in_A = 00000012
New PC will be: 12
Fetch Status:
CS=1, WE=0, ADDR=00
instr=00400008

Fetch Status:
CS=1, WE=0, ADDR=12
instr=00400008

Decode Status:
CS=0, WE=0, ADDR=13
instr=ac010040

Decode Status:
CS=0, WE=0, ADDR=00
instr=ac010040

Execute Status:
ALU_A         18, ALU_B         64, ALU_Result         82

Execute Status:
ALU_A          0, ALU_B         64, ALU_Result         64

Writeback

Reaching           2 iteration
Membus status          6

Fetch Status:
CS=1, WE=0, ADDR=40
instr=ac010040

Fetch Status:
CS=1, WE=0, ADDR=13
instr=ac010040

Decode Status:
CS=0, WE=0, ADDR=14
instr=ac020041

Decode Status:
CS=0, WE=0, ADDR=40
instr=ac020041

Execute Status:
ALU_A          0, ALU_B         65, ALU_Result         65

Writeback

Reaching           3 iteration
Membus status         18

Fetch Status:
CS=1, WE=0, ADDR=41
instr=ac020041

Fetch Status:
CS=1, WE=0, ADDR=14
instr=ac020041

Decode Status:
CS=0, WE=0, ADDR=15
instr=ac030042

Decode Status:
CS=0, WE=0, ADDR=41
instr=ac030042

Execute Status:
ALU_A          0, ALU_B         66, ALU_Result         66

Writeback

Reaching           4 iteration
Membus status         24

Fetch Status:
CS=1, WE=0, ADDR=42
instr=ac030042

Fetch Status:
CS=1, WE=0, ADDR=15
instr=ac030042

Decode Status:
CS=0, WE=0, ADDR=16
instr=ac040043

Decode Status:
CS=0, WE=0, ADDR=42
instr=ac040043

Execute Status:
ALU_A          0, ALU_B         67, ALU_Result         67

Writeback

Reaching           5 iteration
Membus status         12

Fetch Status:
CS=1, WE=0, ADDR=43
instr=ac040043

Fetch Status:
CS=1, WE=0, ADDR=16
instr=ac040043

Decode Status:
CS=0, WE=0, ADDR=17
instr=ac050044

Decode Status:
CS=0, WE=0, ADDR=43
instr=ac050044

Execute Status:
ALU_A          0, ALU_B         68, ALU_Result         68

Writeback

Reaching           6 iteration
Membus status          2

Fetch Status:
CS=1, WE=0, ADDR=44
instr=ac050044

Fetch Status:
CS=1, WE=0, ADDR=17
instr=ac050044

Decode Status:
CS=0, WE=0, ADDR=18
instr=ac060045

Decode Status:
CS=0, WE=0, ADDR=44
instr=ac060045

Execute Status:
ALU_A          0, ALU_B         69, ALU_Result         69

Writeback

Reaching           7 iteration
Membus status         22

Fetch Status:
CS=1, WE=0, ADDR=45
instr=ac060045

Fetch Status:
CS=1, WE=0, ADDR=18
instr=ac060045

Decode Status:
CS=0, WE=0, ADDR=19
instr=ac070046

Decode Status:
CS=0, WE=0, ADDR=45
instr=ac070046

Execute Status:
ALU_A          0, ALU_B         70, ALU_Result         70

Writeback

Reaching           8 iteration
Membus status          1

Fetch Status:
CS=1, WE=0, ADDR=46
instr=ac070046

Fetch Status:
CS=1, WE=0, ADDR=19
instr=ac070046

Decode Status:
CS=0, WE=0, ADDR=1a
instr=ac080047

Decode Status:
CS=0, WE=0, ADDR=46
instr=ac080047

Execute Status:
ALU_A          0, ALU_B         71, ALU_Result         71

Writeback

Reaching           9 iteration
Membus status        288

Fetch Status:
CS=1, WE=0, ADDR=47
instr=ac080047

Fetch Status:
CS=1, WE=0, ADDR=1a
instr=ac080047

Decode Status:
CS=0, WE=0, ADDR=1b
instr=ac090048

Decode Status:
CS=0, WE=0, ADDR=47
instr=ac090048

Execute Status:
ALU_A          0, ALU_B         72, ALU_Result         72

Writeback

Reaching          10 iteration
Membus status          3

Fetch Status:
CS=1, WE=0, ADDR=48
instr=ac090048

Fetch Status:
CS=1, WE=0, ADDR=1b
instr=ac090048

Decode Status:
CS=0, WE=0, ADDR=1c
instr=ac0a0049

Decode Status:
CS=0, WE=0, ADDR=48
instr=ac0a0049

Execute Status:
ALU_A          0, ALU_B         73, ALU_Result         73

Writeback

TEST COMPLETE
$stop called at time : 1940 ns : File "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" Line 112
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2373.824 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Reaching           1 iteration
Fetch Status:
CS=1, WE=0, ADDR=00
instr=30000000

Decode Status:
CS=0, WE=0, ADDR=01
instr=30000000

Decode Status:
CS=0, WE=0, ADDR=xx
instr=30000000

Execute Status:
ALU_A          x, ALU_B          0, ALU_Result          0

Writeback

Fetch Status:
CS=1, WE=0, ADDR=00
instr=30000000

Fetch Status:
CS=1, WE=0, ADDR=01
instr=30000000

Decode Status:
CS=0, WE=0, ADDR=02
instr=20010006

Decode Status:
CS=0, WE=0, ADDR=00
instr=20010006

Decode Status:
CS=0, WE=0, ADDR=00
instr=20010006

Execute Status:
ALU_A          0, ALU_B          6, ALU_Result          6

Writeback

Fetch Status:
CS=1, WE=0, ADDR=06
instr=20010006

Fetch Status:
CS=1, WE=0, ADDR=02
instr=20010006

Decode Status:
CS=0, WE=0, ADDR=03
instr=34020012

Decode Status:
CS=0, WE=0, ADDR=06
instr=34020012

Execute Status:
ALU_A          0, ALU_B         18, ALU_Result         18

Writeback

Fetch Status:
CS=1, WE=0, ADDR=12
instr=34020012

Fetch Status:
CS=1, WE=0, ADDR=03
instr=34020012

Decode Status:
CS=0, WE=0, ADDR=04
instr=00221820

Decode Status:
CS=0, WE=0, ADDR=12
instr=00221820

Execute Status:
ALU_A          0, ALU_B         18, ALU_Result         18

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result         24

Writeback

Fetch Status:
CS=1, WE=0, ADDR=18
instr=00221820

Fetch Status:
CS=1, WE=0, ADDR=04
instr=00221820

Decode Status:
CS=0, WE=0, ADDR=05
instr=00412022

Decode Status:
CS=0, WE=0, ADDR=18
instr=00412022

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result 4294967284

Execute Status:
ALU_A         18, ALU_B          6, ALU_Result         12

Writeback

Fetch Status:
CS=1, WE=0, ADDR=0c
instr=00412022

Fetch Status:
CS=1, WE=0, ADDR=05
instr=00412022

Decode Status:
CS=0, WE=0, ADDR=06
instr=00222824

Decode Status:
CS=0, WE=0, ADDR=0c
instr=00222824

Execute Status:
ALU_A         18, ALU_B          6, ALU_Result          2

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result          2

Writeback

Fetch Status:
CS=1, WE=0, ADDR=02
instr=00222824

Fetch Status:
CS=1, WE=0, ADDR=06
instr=00222824

Decode Status:
CS=0, WE=0, ADDR=07
instr=00223025

Decode Status:
CS=0, WE=0, ADDR=02
instr=00223025

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result         22

Writeback

Fetch Status:
CS=1, WE=0, ADDR=16
instr=00223025

Fetch Status:
CS=1, WE=0, ADDR=07
instr=00223025

Decode Status:
CS=0, WE=0, ADDR=08
instr=0022382a

Decode Status:
CS=0, WE=0, ADDR=16
instr=0022382a

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result          1

Writeback

Fetch Status:
CS=1, WE=0, ADDR=01
instr=0022382a

Fetch Status:
CS=1, WE=0, ADDR=08
instr=0022382a

Decode Status:
CS=0, WE=0, ADDR=09
instr=00024100

Decode Status:
CS=0, WE=0, ADDR=01
instr=00024100

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result        288

Execute Status:
ALU_A          0, ALU_B         18, ALU_Result        288

Writeback

Fetch Status:
CS=1, WE=0, ADDR=20
instr=00024100

Fetch Status:
CS=1, WE=0, ADDR=09
instr=00024100

Decode Status:
CS=0, WE=0, ADDR=0a
instr=00014842

Decode Status:
CS=0, WE=0, ADDR=20
instr=00014842

Execute Status:
ALU_A          0, ALU_B         18, ALU_Result          9

Execute Status:
ALU_A          0, ALU_B          6, ALU_Result          3

Writeback

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00014842

Fetch Status:
CS=1, WE=0, ADDR=0a
instr=00014842

Decode Status:
CS=0, WE=0, ADDR=0b
instr=10220001

Decode Status:
CS=0, WE=0, ADDR=03
instr=10220001

Execute Status:
ALU_A          0, ALU_B          6, ALU_Result 4294967290

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result 4294967284

Fetch Status:
CS=1, WE=0, ADDR=74
instr=10220001

Fetch Status:
CS=1, WE=0, ADDR=0b
instr=10220001

Decode Status:
CS=0, WE=0, ADDR=0c
instr=8c0a0004

Decode Status:
CS=0, WE=0, ADDR=74
instr=8c0a0004

Execute Status:
ALU_A          6, ALU_B          4, ALU_Result         10

Execute Status:
ALU_A          0, ALU_B          4, ALU_Result          4

Writeback

Fetch Status:
CS=1, WE=0, ADDR=04
instr=8c0a0004

Fetch Status:
CS=1, WE=0, ADDR=0c
instr=8c0a0004

Decode Status:
CS=0, WE=0, ADDR=0d
instr=14620001

Decode Status:
CS=0, WE=0, ADDR=04
instr=14620001

Execute Status:
ALU_A          0, ALU_B    4268066, ALU_Result 4290699230

Execute Status:
ALU_A         24, ALU_B         18, ALU_Result          6

Fetch Status:
CS=1, WE=0, ADDR=06
instr=14620001

Fetch Status:
CS=1, WE=0, ADDR=0e
instr=14620001

Decode Status:
CS=0, WE=0, ADDR=0f
instr=08000010

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000010

Fetch Status:
CS=1, WE=0, ADDR=06
instr=08000010

Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000010

Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000010

Decode Status:
CS=0, WE=0, ADDR=11
instr=00400008

Decode Status:
CS=0, WE=0, ADDR=06
instr=00400008

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A         18, ALU_B          0, ALU_Result          0

JR instruction detected!
alu_in_A = 00000012
New PC will be: 12
JR instruction detected!
alu_in_A = 00000012
New PC will be: 12
Fetch Status:
CS=1, WE=0, ADDR=00
instr=00400008

Fetch Status:
CS=1, WE=0, ADDR=12
instr=00400008

Decode Status:
CS=0, WE=0, ADDR=13
instr=ac010040

Decode Status:
CS=0, WE=0, ADDR=00
instr=ac010040

Execute Status:
ALU_A         18, ALU_B         64, ALU_Result         82

Execute Status:
ALU_A          0, ALU_B         64, ALU_Result         64

Writeback

Membus status          6

Reaching           2 iteration
Fetch Status:
CS=1, WE=0, ADDR=40
instr=ac010040

Fetch Status:
CS=1, WE=0, ADDR=13
instr=ac010040

Decode Status:
CS=0, WE=0, ADDR=14
instr=ac020041

Decode Status:
CS=0, WE=0, ADDR=40
instr=ac020041

Execute Status:
ALU_A          0, ALU_B         65, ALU_Result         65

Writeback

Membus status         18

Reaching           3 iteration
Fetch Status:
CS=1, WE=0, ADDR=41
instr=ac020041

Fetch Status:
CS=1, WE=0, ADDR=14
instr=ac020041

Decode Status:
CS=0, WE=0, ADDR=15
instr=ac030042

Decode Status:
CS=0, WE=0, ADDR=41
instr=ac030042

Execute Status:
ALU_A          0, ALU_B         66, ALU_Result         66

Writeback

Membus status         24

Reaching           4 iteration
Fetch Status:
CS=1, WE=0, ADDR=42
instr=ac030042

Fetch Status:
CS=1, WE=0, ADDR=15
instr=ac030042

Decode Status:
CS=0, WE=0, ADDR=16
instr=ac040043

Decode Status:
CS=0, WE=0, ADDR=42
instr=ac040043

Execute Status:
ALU_A          0, ALU_B         67, ALU_Result         67

Writeback

Membus status         12

Reaching           5 iteration
Fetch Status:
CS=1, WE=0, ADDR=43
instr=ac040043

Fetch Status:
CS=1, WE=0, ADDR=16
instr=ac040043

Decode Status:
CS=0, WE=0, ADDR=17
instr=ac050044

Decode Status:
CS=0, WE=0, ADDR=43
instr=ac050044

Execute Status:
ALU_A          0, ALU_B         68, ALU_Result         68

Writeback

Membus status          2

Reaching           6 iteration
Fetch Status:
CS=1, WE=0, ADDR=44
instr=ac050044

Fetch Status:
CS=1, WE=0, ADDR=17
instr=ac050044

Decode Status:
CS=0, WE=0, ADDR=18
instr=ac060045

Decode Status:
CS=0, WE=0, ADDR=44
instr=ac060045

Execute Status:
ALU_A          0, ALU_B         69, ALU_Result         69

Writeback

Membus status         22

Reaching           7 iteration
Fetch Status:
CS=1, WE=0, ADDR=45
instr=ac060045

Fetch Status:
CS=1, WE=0, ADDR=18
instr=ac060045

Decode Status:
CS=0, WE=0, ADDR=19
instr=ac070046

Decode Status:
CS=0, WE=0, ADDR=45
instr=ac070046

Execute Status:
ALU_A          0, ALU_B         70, ALU_Result         70

Writeback

Membus status          1

Reaching           8 iteration
Fetch Status:
CS=1, WE=0, ADDR=46
instr=ac070046

Fetch Status:
CS=1, WE=0, ADDR=19
instr=ac070046

Decode Status:
CS=0, WE=0, ADDR=1a
instr=ac080047

Decode Status:
CS=0, WE=0, ADDR=46
instr=ac080047

Execute Status:
ALU_A          0, ALU_B         71, ALU_Result         71

Writeback

Membus status        288

Reaching           9 iteration
Fetch Status:
CS=1, WE=0, ADDR=47
instr=ac080047

Fetch Status:
CS=1, WE=0, ADDR=1a
instr=ac080047

Decode Status:
CS=0, WE=0, ADDR=1b
instr=ac090048

Decode Status:
CS=0, WE=0, ADDR=47
instr=ac090048

Execute Status:
ALU_A          0, ALU_B         72, ALU_Result         72

Writeback

Membus status          3

Reaching          10 iteration
Fetch Status:
CS=1, WE=0, ADDR=48
instr=ac090048

Fetch Status:
CS=1, WE=0, ADDR=1b
instr=ac090048

Decode Status:
CS=0, WE=0, ADDR=1c
instr=ac0a0049

Decode Status:
CS=0, WE=0, ADDR=48
instr=ac0a0049

Execute Status:
ALU_A          0, ALU_B         73, ALU_Result         73

Writeback

Membus status    4268066

TEST COMPLETE
$stop called at time : 1940 ns : File "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" Line 112
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Complete_MIPS_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Complete_MIPS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Complete_MIPS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sources_1/new/REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Complete_MIPS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Complete_MIPS_tb_behav xil_defaultlib.Complete_MIPS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Complete_MIPS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Complete_MIPS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Complete_MIPS_tb_behav -key {Behavioral:sim_1:Functional:Complete_MIPS_tb} -tclbatch {Complete_MIPS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Complete_MIPS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0ns
RAM[0] = 30000000
RAM[1] = 20010006
RAM[2] = 34020012
RAM[3] = 00221820
RAM[4] = 00412022
RAM[5] = 00222824
RAM[6] = 00223025
RAM[7] = 0022382a
RAM[8] = 00024100
RAM[9] = 00014842
RAM[10] = 10220001
RAM[11] = 8c0a0004
RAM[12] = 14620001
RAM[13] = 30210000
RAM[14] = 08000010
RAM[15] = 30420000
RAM[16] = 00400008
RAM[17] = 30630000
RAM[18] = ac010040
RAM[19] = ac020041
RAM[20] = ac030042
RAM[21] = ac040043
RAM[22] = ac050044
RAM[23] = ac060045
RAM[24] = ac070046
RAM[25] = ac080047
RAM[26] = ac090048
RAM[27] = ac0a0049
Fetch Status:
CS=1, WE=0, ADDR=xx
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

INFO: [USF-XSim-96] XSim completed. Design snapshot 'Complete_MIPS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2373.824 ; gain = 0.000
add_wave -radix hex /Complete_MIPS_tb/CPU/instr
/Complete_MIPS_tb/CPU/instr
add_wave -radix unsigned /Complete_MIPS_tb/CPU/npc
/Complete_MIPS_tb/CPU/npc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/pc
/Complete_MIPS_tb/CPU/pc
add_wave -radix unsigned /Complete_MIPS_tb/CPU/state
/Complete_MIPS_tb/CPU/state
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_A
/Complete_MIPS_tb/CPU/alu_in_A
add_wave -radix unsigned /Complete_MIPS_tb/CPU/alu_in_B
/Complete_MIPS_tb/CPU/alu_in_B
add_wave -radix dec /Complete_MIPS_tb/CPU/alu_result
/Complete_MIPS_tb/CPU/alu_result
add_wave -radix dec /Complete_MIPS_tb/CPU/ADDR
/Complete_MIPS_tb/CPU/ADDR
run 2000
Fetch Status:
CS=1, WE=0, ADDR=00
instr=xxxxxxxx

Fetch Status:
CS=1, WE=0, ADDR=00
instr=30000000

Decode Status:
CS=0, WE=0, ADDR=01
instr=30000000

Decode Status:
CS=0, WE=0, ADDR=xx
instr=30000000

Execute Status:
ALU_A          x, ALU_B          0, ALU_Result          0

Writeback

Fetch Status:
CS=1, WE=0, ADDR=00
instr=30000000

Fetch Status:
CS=1, WE=0, ADDR=01
instr=30000000

Decode Status:
CS=0, WE=0, ADDR=02
instr=20010006

Decode Status:
CS=0, WE=0, ADDR=00
instr=20010006

Decode Status:
CS=0, WE=0, ADDR=00
instr=20010006

Execute Status:
ALU_A          0, ALU_B          6, ALU_Result          6

Writeback

Fetch Status:
CS=1, WE=0, ADDR=06
instr=20010006

Fetch Status:
CS=1, WE=0, ADDR=02
instr=20010006

Decode Status:
CS=0, WE=0, ADDR=03
instr=34020012

Decode Status:
CS=0, WE=0, ADDR=06
instr=34020012

Execute Status:
ALU_A          0, ALU_B         18, ALU_Result         18

Writeback

Fetch Status:
CS=1, WE=0, ADDR=12
instr=34020012

Fetch Status:
CS=1, WE=0, ADDR=03
instr=34020012

Decode Status:
CS=0, WE=0, ADDR=04
instr=00221820

Decode Status:
CS=0, WE=0, ADDR=12
instr=00221820

Execute Status:
ALU_A          0, ALU_B         18, ALU_Result         18

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result         24

Writeback

Fetch Status:
CS=1, WE=0, ADDR=18
instr=00221820

Fetch Status:
CS=1, WE=0, ADDR=04
instr=00221820

Decode Status:
CS=0, WE=0, ADDR=05
instr=00412022

Decode Status:
CS=0, WE=0, ADDR=18
instr=00412022

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result 4294967284

Execute Status:
ALU_A         18, ALU_B          6, ALU_Result         12

Writeback

Fetch Status:
CS=1, WE=0, ADDR=0c
instr=00412022

Fetch Status:
CS=1, WE=0, ADDR=05
instr=00412022

Decode Status:
CS=0, WE=0, ADDR=06
instr=00222824

Decode Status:
CS=0, WE=0, ADDR=0c
instr=00222824

Execute Status:
ALU_A         18, ALU_B          6, ALU_Result          2

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result          2

Writeback

Fetch Status:
CS=1, WE=0, ADDR=02
instr=00222824

Fetch Status:
CS=1, WE=0, ADDR=06
instr=00222824

Decode Status:
CS=0, WE=0, ADDR=07
instr=00223025

Decode Status:
CS=0, WE=0, ADDR=02
instr=00223025

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result         22

Writeback

Fetch Status:
CS=1, WE=0, ADDR=16
instr=00223025

Fetch Status:
CS=1, WE=0, ADDR=07
instr=00223025

Decode Status:
CS=0, WE=0, ADDR=08
instr=0022382a

Decode Status:
CS=0, WE=0, ADDR=16
instr=0022382a

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result          1

Writeback

Fetch Status:
CS=1, WE=0, ADDR=01
instr=0022382a

Fetch Status:
CS=1, WE=0, ADDR=08
instr=0022382a

Decode Status:
CS=0, WE=0, ADDR=09
instr=00024100

Decode Status:
CS=0, WE=0, ADDR=01
instr=00024100

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result        288

Execute Status:
ALU_A          0, ALU_B         18, ALU_Result        288

Writeback

Fetch Status:
CS=1, WE=0, ADDR=20
instr=00024100

Fetch Status:
CS=1, WE=0, ADDR=09
instr=00024100

Decode Status:
CS=0, WE=0, ADDR=0a
instr=00014842

Decode Status:
CS=0, WE=0, ADDR=20
instr=00014842

Execute Status:
ALU_A          0, ALU_B         18, ALU_Result          9

Execute Status:
ALU_A          0, ALU_B          6, ALU_Result          3

Writeback

Fetch Status:
CS=1, WE=0, ADDR=03
instr=00014842

Fetch Status:
CS=1, WE=0, ADDR=0a
instr=00014842

Decode Status:
CS=0, WE=0, ADDR=0b
instr=10220001

Decode Status:
CS=0, WE=0, ADDR=03
instr=10220001

Execute Status:
ALU_A          0, ALU_B          6, ALU_Result 4294967290

Execute Status:
ALU_A          6, ALU_B         18, ALU_Result 4294967284

Fetch Status:
CS=1, WE=0, ADDR=74
instr=10220001

Fetch Status:
CS=1, WE=0, ADDR=0b
instr=10220001

Decode Status:
CS=0, WE=0, ADDR=0c
instr=8c0a0004

Decode Status:
CS=0, WE=0, ADDR=74
instr=8c0a0004

Execute Status:
ALU_A          6, ALU_B          4, ALU_Result         10

Execute Status:
ALU_A          0, ALU_B          4, ALU_Result          4

Writeback

Fetch Status:
CS=1, WE=0, ADDR=04
instr=8c0a0004

Fetch Status:
CS=1, WE=0, ADDR=0c
instr=8c0a0004

Decode Status:
CS=0, WE=0, ADDR=0d
instr=14620001

Decode Status:
CS=0, WE=0, ADDR=04
instr=14620001

Execute Status:
ALU_A          0, ALU_B    4268066, ALU_Result 4290699230

Execute Status:
ALU_A         24, ALU_B         18, ALU_Result          6

Fetch Status:
CS=1, WE=0, ADDR=06
instr=14620001

Fetch Status:
CS=1, WE=0, ADDR=0e
instr=14620001

Decode Status:
CS=0, WE=0, ADDR=0f
instr=08000010

Decode Status:
CS=0, WE=0, ADDR=06
instr=08000010

Fetch Status:
CS=1, WE=0, ADDR=06
instr=08000010

Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000010

Fetch Status:
CS=1, WE=0, ADDR=10
instr=08000010

Decode Status:
CS=0, WE=0, ADDR=11
instr=00400008

Decode Status:
CS=0, WE=0, ADDR=06
instr=00400008

Execute Status:
ALU_A          0, ALU_B          0, ALU_Result          0

Execute Status:
ALU_A         18, ALU_B          0, ALU_Result          0

JR instruction detected!
alu_in_A = 00000012
New PC will be: 12
JR instruction detected!
alu_in_A = 00000012
New PC will be: 12
Fetch Status:
CS=1, WE=0, ADDR=00
instr=00400008

Fetch Status:
CS=1, WE=0, ADDR=12
instr=00400008

Decode Status:
CS=0, WE=0, ADDR=13
instr=ac010040

Decode Status:
CS=0, WE=0, ADDR=00
instr=ac010040

Execute Status:
ALU_A         18, ALU_B         64, ALU_Result         82

Execute Status:
ALU_A          0, ALU_B         64, ALU_Result         64

Writeback

Finished iteration           1
Membus status          6

Fetch Status:
CS=1, WE=0, ADDR=40
instr=ac010040

Fetch Status:
CS=1, WE=0, ADDR=13
instr=ac010040

Decode Status:
CS=0, WE=0, ADDR=14
instr=ac020041

Decode Status:
CS=0, WE=0, ADDR=40
instr=ac020041

Execute Status:
ALU_A          0, ALU_B         65, ALU_Result         65

Writeback

Finished iteration           2
Membus status         18

Fetch Status:
CS=1, WE=0, ADDR=41
instr=ac020041

Fetch Status:
CS=1, WE=0, ADDR=14
instr=ac020041

Decode Status:
CS=0, WE=0, ADDR=15
instr=ac030042

Decode Status:
CS=0, WE=0, ADDR=41
instr=ac030042

Execute Status:
ALU_A          0, ALU_B         66, ALU_Result         66

Writeback

Finished iteration           3
Membus status         24

Fetch Status:
CS=1, WE=0, ADDR=42
instr=ac030042

Fetch Status:
CS=1, WE=0, ADDR=15
instr=ac030042

Decode Status:
CS=0, WE=0, ADDR=16
instr=ac040043

Decode Status:
CS=0, WE=0, ADDR=42
instr=ac040043

Execute Status:
ALU_A          0, ALU_B         67, ALU_Result         67

Writeback

Finished iteration           4
Membus status         12

Fetch Status:
CS=1, WE=0, ADDR=43
instr=ac040043

Fetch Status:
CS=1, WE=0, ADDR=16
instr=ac040043

Decode Status:
CS=0, WE=0, ADDR=17
instr=ac050044

Decode Status:
CS=0, WE=0, ADDR=43
instr=ac050044

Execute Status:
ALU_A          0, ALU_B         68, ALU_Result         68

Writeback

Finished iteration           5
Membus status          2

Fetch Status:
CS=1, WE=0, ADDR=44
instr=ac050044

Fetch Status:
CS=1, WE=0, ADDR=17
instr=ac050044

Decode Status:
CS=0, WE=0, ADDR=18
instr=ac060045

Decode Status:
CS=0, WE=0, ADDR=44
instr=ac060045

Execute Status:
ALU_A          0, ALU_B         69, ALU_Result         69

Writeback

Finished iteration           6
Membus status         22

Fetch Status:
CS=1, WE=0, ADDR=45
instr=ac060045

Fetch Status:
CS=1, WE=0, ADDR=18
instr=ac060045

Decode Status:
CS=0, WE=0, ADDR=19
instr=ac070046

Decode Status:
CS=0, WE=0, ADDR=45
instr=ac070046

Execute Status:
ALU_A          0, ALU_B         70, ALU_Result         70

Writeback

Finished iteration           7
Membus status          1

Fetch Status:
CS=1, WE=0, ADDR=46
instr=ac070046

Fetch Status:
CS=1, WE=0, ADDR=19
instr=ac070046

Decode Status:
CS=0, WE=0, ADDR=1a
instr=ac080047

Decode Status:
CS=0, WE=0, ADDR=46
instr=ac080047

Execute Status:
ALU_A          0, ALU_B         71, ALU_Result         71

Writeback

Finished iteration           8
Membus status        288

Fetch Status:
CS=1, WE=0, ADDR=47
instr=ac080047

Fetch Status:
CS=1, WE=0, ADDR=1a
instr=ac080047

Decode Status:
CS=0, WE=0, ADDR=1b
instr=ac090048

Decode Status:
CS=0, WE=0, ADDR=47
instr=ac090048

Execute Status:
ALU_A          0, ALU_B         72, ALU_Result         72

Writeback

Finished iteration           9
Membus status          3

Fetch Status:
CS=1, WE=0, ADDR=48
instr=ac090048

Fetch Status:
CS=1, WE=0, ADDR=1b
instr=ac090048

Decode Status:
CS=0, WE=0, ADDR=1c
instr=ac0a0049

Decode Status:
CS=0, WE=0, ADDR=48
instr=ac0a0049

Execute Status:
ALU_A          0, ALU_B         73, ALU_Result         73

Writeback

Finished iteration          10
Membus status    4268066

TEST COMPLETE
$stop called at time : 1940 ns : File "C:/Users/Ethan/Desktop/Classes/ECE460M-DigitalSysDesign/Labs/Lab7/Lab7.srcs/sim_1/new/Complete_MIPS_tb.v" Line 113
