{
    "memories": {
        "mem_0": {
            "capacity": 4,
            "word_width": 16,
            "num_read_ports": 1,
            "write_width": 1,
            "read_width": 4,
            "write_info": {
                "latency": 1,
                "consecutive_latency": 0
            },
            "read_info": {
                "latency": 0,
                "consecutive_latency": 0
            },
            "write_width_bits": 1,
            "read_width_bits": 2,
            "mem_width": 4,
            "mem_width_bits": 2,
            "addr_width": 2,
            "write_bits": 2,
            "read_bits": 0
        },
        "mem_1": {
            "capacity": 4,
            "word_width": 16,
            "num_read_ports": 1,
            "write_width": 1,
            "read_width": 4,
            "write_info": {
                "latency": 1,
                "consecutive_latency": 0
            },
            "read_info": {
                "latency": 0,
                "consecutive_latency": 0
            },
            "write_width_bits": 1,
            "read_width_bits": 2,
            "mem_width": 4,
            "mem_width_bits": 2,
            "addr_width": 2,
            "write_bits": 2,
            "read_bits": 0
        },
        "mem_2": {
            "capacity": 8,
            "word_width": 16,
            "num_read_ports": 1,
            "write_width": 4,
            "read_width": 1,
            "write_info": {
                "latency": 1,
                "consecutive_latency": 0
            },
            "read_info": {
                "latency": 0,
                "consecutive_latency": 0
            },
            "write_width_bits": 2,
            "read_width_bits": 1,
            "mem_width": 4,
            "mem_width_bits": 2,
            "addr_width": 3,
            "write_bits": 1,
            "read_bits": 3
        },
        "mem_3": {
            "capacity": 8,
            "word_width": 16,
            "num_read_ports": 1,
            "write_width": 4,
            "read_width": 1,
            "write_info": {
                "latency": 1,
                "consecutive_latency": 0
            },
            "read_info": {
                "latency": 0,
                "consecutive_latency": 0
            },
            "write_width_bits": 2,
            "read_width_bits": 1,
            "mem_width": 4,
            "mem_width_bits": 2,
            "addr_width": 3,
            "write_bits": 1,
            "read_bits": 3
        }
    }
}