Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 06:46:17 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_79/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.040      -18.423                     27                 2929       -0.042       -0.923                     54                 2929        1.725        0.000                       0                  2930  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -1.040      -18.423                     27                 2929       -0.042       -0.923                     54                 2929        1.725        0.000                       0                  2930  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           27  Failing Endpoints,  Worst Slack       -1.040ns,  Total Violation      -18.423ns
Hold  :           54  Failing Endpoints,  Worst Slack       -0.042ns,  Total Violation       -0.923ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.040ns  (required time - arrival time)
  Source:                 genblk1[242].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.971ns (39.972%)  route 2.960ns (60.028%))
  Logic Levels:           23  (CARRY8=13 LUT2=7 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 5.754 - 4.000 ) 
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.270ns (routing 0.210ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.084ns (routing 0.190ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2929, estimated)     1.270     2.231    genblk1[242].reg_in/CLK
    SLICE_X124Y467       FDRE                                         r  genblk1[242].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y467       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.312 f  genblk1[242].reg_in/reg_out_reg[1]/Q
                         net (fo=4, estimated)        0.099     2.411    genblk1[242].reg_in/reg_out_reg[7]_0[0]
    SLICE_X124Y468       LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.500 r  genblk1[242].reg_in/reg_out[7]_i_873/O
                         net (fo=2, estimated)        0.146     2.646    genblk1[242].reg_in/reg_out_reg[5]_0[1]
    SLICE_X123Y468       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.769 r  genblk1[242].reg_in/reg_out[7]_i_877/O
                         net (fo=1, routed)           0.022     2.791    conv/mul117/reg_out[7]_i_375_0[5]
    SLICE_X123Y468       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.950 r  conv/mul117/reg_out_reg[7]_i_369/CO[7]
                         net (fo=1, estimated)        0.026     2.976    conv/mul117/reg_out_reg[7]_i_369_n_0
    SLICE_X123Y469       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.052 r  conv/mul117/reg_out_reg[7]_i_1619/O[1]
                         net (fo=1, estimated)        0.185     3.237    genblk1[241].reg_in/reg_out_reg[7]_i_883[6]
    SLICE_X122Y467       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.288 r  genblk1[241].reg_in/reg_out[7]_i_848/O
                         net (fo=1, routed)           0.010     3.298    conv/add000178/reg_out_reg[7]_i_131_1[6]
    SLICE_X122Y467       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.413 r  conv/add000178/reg_out_reg[7]_i_367/CO[7]
                         net (fo=1, estimated)        0.026     3.439    conv/add000178/reg_out_reg[7]_i_367_n_0
    SLICE_X122Y468       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.515 r  conv/add000178/reg_out_reg[7]_i_883/O[1]
                         net (fo=2, estimated)        0.306     3.821    conv/add000178/reg_out_reg[7]_i_883_n_14
    SLICE_X121Y467       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     3.858 r  conv/add000178/reg_out[7]_i_886/O
                         net (fo=1, routed)           0.022     3.880    conv/add000178/reg_out[7]_i_886_n_0
    SLICE_X121Y467       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.039 r  conv/add000178/reg_out_reg[7]_i_377/CO[7]
                         net (fo=1, estimated)        0.026     4.065    conv/add000178/reg_out_reg[7]_i_377_n_0
    SLICE_X121Y468       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.121 r  conv/add000178/reg_out_reg[23]_i_1140/O[0]
                         net (fo=1, estimated)        0.419     4.540    conv/add000178/reg_out_reg[23]_i_1140_n_15
    SLICE_X122Y461       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     4.576 r  conv/add000178/reg_out[23]_i_819/O
                         net (fo=1, routed)           0.010     4.586    conv/add000178/reg_out[23]_i_819_n_0
    SLICE_X122Y461       CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.054     4.640 r  conv/add000178/reg_out_reg[23]_i_524/O[7]
                         net (fo=2, estimated)        0.275     4.915    conv/add000178/reg_out_reg[23]_i_524_n_8
    SLICE_X126Y461       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.951 r  conv/add000178/reg_out[23]_i_525/O
                         net (fo=1, routed)           0.010     4.961    conv/add000178/reg_out[23]_i_525_n_0
    SLICE_X126Y461       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.076 r  conv/add000178/reg_out_reg[23]_i_327/CO[7]
                         net (fo=1, estimated)        0.026     5.102    conv/add000178/reg_out_reg[23]_i_327_n_0
    SLICE_X126Y462       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.158 r  conv/add000178/reg_out_reg[23]_i_317/O[0]
                         net (fo=1, estimated)        0.348     5.506    conv/add000178/reg_out_reg[23]_i_317_n_15
    SLICE_X128Y454       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     5.541 r  conv/add000178/reg_out[23]_i_190/O
                         net (fo=1, routed)           0.009     5.550    conv/add000178/reg_out[23]_i_190_n_0
    SLICE_X128Y454       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     5.613 r  conv/add000178/reg_out_reg[23]_i_112/O[0]
                         net (fo=1, estimated)        0.324     5.937    conv/add000178/reg_out_reg[23]_i_112_n_15
    SLICE_X129Y449       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.974 r  conv/add000178/reg_out[23]_i_62/O
                         net (fo=1, routed)           0.016     5.990    conv/add000178/reg_out[23]_i_62_n_0
    SLICE_X129Y449       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.117     6.107 r  conv/add000178/reg_out_reg[23]_i_34/O[2]
                         net (fo=1, estimated)        0.218     6.325    conv/add000178/reg_out_reg[23]_i_34_n_13
    SLICE_X130Y449       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     6.360 r  conv/add000178/reg_out[23]_i_16/O
                         net (fo=1, routed)           0.010     6.370    conv/add000178/reg_out[23]_i_16_n_0
    SLICE_X130Y449       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     6.566 r  conv/add000178/reg_out_reg[23]_i_3/O[5]
                         net (fo=2, estimated)        0.390     6.956    conv/add000179/tmp07[0]_58[21]
    SLICE_X130Y456       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     6.991 r  conv/add000179/reg_out[23]_i_5/O
                         net (fo=1, routed)           0.011     7.002    conv/add000179/reg_out[23]_i_5_n_0
    SLICE_X130Y456       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     7.136 r  conv/add000179/reg_out_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     7.162    reg_out/D[23]
    SLICE_X130Y456       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2929, estimated)     1.084     5.754    reg_out/CLK
    SLICE_X130Y456       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.378     6.133    
                         clock uncertainty           -0.035     6.097    
    SLICE_X130Y456       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.122    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.122    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                 -1.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.042ns  (arrival time - required time)
  Source:                 demux/genblk1[326].z_reg[326][1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[326].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.060ns (33.149%)  route 0.121ns (66.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.098ns (routing 0.190ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.210ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2929, estimated)     1.098     1.768    demux/CLK
    SLICE_X125Y479       FDRE                                         r  demux/genblk1[326].z_reg[326][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y479       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     1.828 r  demux/genblk1[326].z_reg[326][1]/Q
                         net (fo=1, estimated)        0.121     1.949    genblk1[326].reg_in/D[1]
    SLICE_X125Y482       FDRE                                         r  genblk1[326].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2929, estimated)     1.279     2.240    genblk1[326].reg_in/CLK
    SLICE_X125Y482       FDRE                                         r  genblk1[326].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.311     1.929    
    SLICE_X125Y482       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.991    genblk1[326].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                 -0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X133Y458  genblk1[29].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X132Y467  demux/genblk1[24].z_reg[24][2]/C



