// coding: utf-8
// ----------------------------------------------------------------------------
/* Copyright (c) 2011, Roboterclub Aachen e.V.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 * 
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of the Roboterclub Aachen e.V. nor the
 *       names of its contributors may be used to endorse or promote products
 *       derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY ROBOTERCLUB AACHEN E.V. ''AS IS'' AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL ROBOTERCLUB AACHEN E.V. BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
// ----------------------------------------------------------------------------
{{ generation_block }}

#include "../gpio.hpp"
#include "../device.h"

#include "timer_{{ id }}.hpp"

#include <xpcc_config.hpp>
{% if id == 8 %}
#if defined (STM32F10X_HD) || defined (STM32F10X_XL) || defined(STM32F2XX) \
							   || defined(STM32F3XX) || defined(STM32F4XX)
{% endif %}

#if defined(STM32F10X_XL) || defined(STM32F2XX) || defined(STM32F4XX)
#	define TIM1_BRK_IRQn		TIM1_BRK_TIM9_IRQn
#	define TIM1_UP_IRQn			TIM1_UP_TIM10_IRQn
#	define TIM1_TRG_COM_IRQn	TIM1_TRG_COM_TIM11_IRQn

#	define TIM8_BRK_IRQn		TIM8_BRK_TIM12_IRQn
#	define TIM8_UP_IRQn			TIM8_UP_TIM13_IRQn
#	define TIM8_TRG_COM_IRQn	TIM8_TRG_COM_TIM14_IRQn
#elif defined(STM32F3XX)
#	define TIM1_BRK_IRQn		TIM1_BRK_TIM15_IRQn
#	define TIM1_UP_IRQn			TIM1_UP_TIM16_IRQn
#	define TIM1_TRG_COM_IRQn	TIM1_TRG_COM_TIM17_IRQn
#endif

// ----------------------------------------------------------------------------
void
xpcc::stm32::Timer{{ id }}::enable()
{
	// enable clock
	RCC->APB2ENR  |=  RCC_APB2ENR_TIM{{ id }}EN;
	
	// reset timer
	RCC->APB2RSTR |=  RCC_APB2RSTR_TIM{{ id }}RST;
	RCC->APB2RSTR &= ~RCC_APB2RSTR_TIM{{ id }}RST;
}

void
xpcc::stm32::Timer{{ id }}::disable()
{
	// disable clock
	RCC->APB2ENR &= ~RCC_APB2ENR_TIM{{ id }}EN;
	
	TIM{{ id }}->CR1 = 0;
	TIM{{ id }}->DIER = 0;
	TIM{{ id }}->CCER = 0;
}

// ----------------------------------------------------------------------------
void
xpcc::stm32::Timer{{ id }}::setMode(Mode mode, SlaveMode slaveMode,
		SlaveModeTrigger slaveModeTrigger, MasterMode masterMode
#if defined(STM32F3XX)
		, MasterMode2 masterMode2
#endif /* defined(STM32F3XX) */
		)
{
	// disable timer
	TIM{{ id }}->CR1 = 0;
	TIM{{ id }}->CR2 = 0;
	
	if (slaveMode == SLAVE_ENCODER_1 || slaveMode == SLAVE_ENCODER_2 || slaveMode == SLAVE_ENCODER_3)
	{
		setPrescaler(1);
	}
	
	// ARR Register is buffered, only Under/Overflow generates update interrupt
	TIM{{ id }}->CR1 = TIM_CR1_ARPE | TIM_CR1_URS | mode;
#if defined(STM32F3XX)
	TIM{{ id }}->CR2 = masterMode | masterMode2;
#else
	TIM{{ id }}->CR2 = masterMode;
#endif
	TIM{{ id }}->SMCR = slaveMode|slaveModeTrigger;
}

// ----------------------------------------------------------------------------
uint16_t
xpcc::stm32::Timer{{ id }}::setPeriod(uint32_t microseconds, bool autoApply)
{
	// This will be inaccurate for non-smooth frequencies (last six digits
	// unequal to zero)
	uint32_t cycles = microseconds * (
			((STM32_APB2_FREQUENCY==STM32_AHB_FREQUENCY)?1:2) * 
			STM32_APB2_FREQUENCY / 1000000UL);
	uint16_t prescaler = (cycles + 65535) / 65536;	// always round up
	uint16_t overflow = cycles / prescaler;
	
	overflow = overflow - 1;	// e.g. 36000 cycles are from 0 to 35999
	
	setPrescaler(prescaler);
	setOverflow(overflow);
	
	if (autoApply) {
		// Generate Update Event to apply the new settings for ARR
		TIM{{ id }}->EGR |= TIM_EGR_UG;
	}
	
	return overflow;
}

// ----------------------------------------------------------------------------
void
xpcc::stm32::Timer{{ id }}::configureInputChannel(uint32_t channel,
		InputCaptureMapping input, InputCapturePrescaler prescaler,
		InputCapturePolarity polarity, uint8_t filter,
		bool xor_ch1_3)
{
	channel -= 1;	// 1..4 -> 0..3
	
	// disable channel
	TIM{{ id }}->CCER &= ~((TIM_CCER_CC1NP | TIM_CCER_CC1P | TIM_CCER_CC1E) << (channel * 4));
	
	uint32_t flags = input;
	flags |= ((uint32_t)prescaler) << 2;
	flags |= ((uint32_t)(filter&0xf)) << 4;
	
	if (channel <= 1)
	{
		uint32_t offset = 8 * channel;

		flags <<= offset;
		flags |= TIM{{ id }}->CCMR1 & ~(0xff << offset);

		TIM{{ id }}->CCMR1 = flags;

		if(channel == 0) {
			if(xor_ch1_3)
				TIM{{ id }}->CR2 |= TIM_CR2_TI1S;
			else
				TIM{{ id }}->CR2 &= ~TIM_CR2_TI1S;
		}
	}
	else {
		uint32_t offset = 8 * (channel - 2);
		
		flags <<= offset;
		flags |= TIM{{ id }}->CCMR2 & ~(0xff << offset);
		
		TIM{{ id }}->CCMR2 = flags; 
	}
	
	TIM{{ id }}->CCER |= (TIM_CCER_CC1E | polarity) << (channel * 4);
}

// ----------------------------------------------------------------------------
void
xpcc::stm32::Timer{{ id }}::configureOutputChannel(uint32_t channel,
		OutputCompareMode mode, uint16_t compareValue)
{
	channel -= 1;	// 1..4 -> 0..3
	
	// disable output
	TIM{{ id }}->CCER &= ~(0xf << (channel * 4));
	
	setCompareValue(channel + 1, compareValue);
	
	// enable preload (the compare value is loaded at each update event)
	uint32_t flags = mode | TIM_CCMR1_OC1PE;
		
	if (channel <= 1)
	{
		uint32_t offset = 8 * channel;
		
		flags <<= offset;
		flags |= TIM{{ id }}->CCMR1 & ~(0xff << offset);
		
		TIM{{ id }}->CCMR1 = flags;
	}
	else {
		uint32_t offset = 8 * (channel - 2);
		
		flags <<= offset;
		flags |= TIM{{ id }}->CCMR2 & ~(0xff << offset);
		
		TIM{{ id }}->CCMR2 = flags; 
	}
	
	// Disable Repetition Counter (FIXME has to be done here for some unknown reason)
	TIM{{ id }}->RCR = 0;
	
	if (mode != OUTPUT_INACTIVE) {
		TIM{{ id }}->CCER |= (TIM_CCER_CC1E) << (channel * 4);
	}
}

void
xpcc::stm32::Timer{{ id }}::configureOutputChannel(uint32_t channel,
OutputCompareMode mode,
PinState out, OutputComparePolarity polarity,
PinState out_n, OutputComparePolarity polarity_n,
OutputComparePreload preload)
{
	channel -= 1;	// 1..4 -> 0..3

	// disable output
	TIM{{ id }}->CCER &= ~(0xf << (channel * 4));

	uint32_t flags = mode | preload;

	if (channel <= 1)
	{
		uint32_t offset = 8 * channel;

		flags <<= offset;
		flags |= TIM{{ id }}->CCMR1 & ~(0xff << offset);

		TIM{{ id }}->CCMR1 = flags;
	}
	else {
		uint32_t offset = 8 * (channel - 2);

		flags <<= offset;
		flags |= TIM{{ id }}->CCMR2 & ~(0xff << offset);

		TIM{{ id }}->CCMR2 = flags; 
	}

	// Disable Repetition Counter (FIXME has to be done here for some unknown reason)
	TIM{{ id }}->RCR = 0;

	// CCER Flags (Enable/Polarity)
	flags = (polarity_n<<2) | (out_n<<2) | polarity | out;

	TIM{{ id }}->CCER |= flags << (channel * 4);
}

void
xpcc::stm32::Timer{{ id }}::configureOutputChannel(uint32_t channel,
uint32_t modeOutputPorts)
{
	channel -= 1;	// 1..4 -> 0..3

	// disable output
	TIM{{ id }}->CCER &= ~(0xf << (channel * 4));

	uint32_t flags = modeOutputPorts & (0x70);

	if (channel <= 1)
	{
		uint32_t offset = 8 * channel;

		flags <<= offset;
		flags |= TIM{{ id }}->CCMR1 & ~(TIM_CCMR1_OC1M << offset);
		TIM{{ id }}->CCMR1 = flags;
	}
	else {
		uint32_t offset = 8 * (channel - 2);

		flags <<= offset;
		flags |= TIM{{ id }}->CCMR2 & ~(TIM_CCMR1_OC1M << offset);

		TIM{{ id }}->CCMR2 = flags; 
	}

	// Disable Repetition Counter (FIXME has to be done here for some unknown reason)
	TIM{{ id }}->RCR = 0;

	TIM{{ id }}->CCER |= (modeOutputPorts & (0xf)) << (channel * 4);
}

// ----------------------------------------------------------------------------
// Re-implemented here to save some code space. As all arguments in the calls
// below are constant the compiler is able to calculate everything at
// compile time.
static ALWAYS_INLINE void
nvicEnableInterrupt(IRQn_Type IRQn)
{
	NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
}

static ALWAYS_INLINE void
nvicDisableInterrupt(IRQn_Type IRQn)
{
	NVIC_DisableIRQ(IRQn);
}

// ----------------------------------------------------------------------------
void
xpcc::stm32::Timer{{ id }}::enableInterruptVector(Interrupt interrupt, bool enable, uint32_t priority)
{
	if (enable)
	{
		if (interrupt & INTERRUPT_UPDATE) {
			NVIC_SetPriority(TIM{{ id }}_UP_IRQn, priority);
			nvicEnableInterrupt(TIM{{ id }}_UP_IRQn);
		}
		
		if (interrupt & INTERRUPT_BREAK) {
			NVIC_SetPriority(TIM{{ id }}_BRK_IRQn, priority);
			nvicEnableInterrupt(TIM{{ id }}_BRK_IRQn);
		}
		
		if (interrupt & (INTERRUPT_COM | INTERRUPT_TRIGGER)) {
			NVIC_SetPriority(TIM{{ id }}_TRG_COM_IRQn, priority);
			nvicEnableInterrupt(TIM{{ id }}_TRG_COM_IRQn);
		}	
		
		if (interrupt & 
				(INTERRUPT_CAPTURE_COMPARE_1 | INTERRUPT_CAPTURE_COMPARE_2 |
				 INTERRUPT_CAPTURE_COMPARE_3 | INTERRUPT_CAPTURE_COMPARE_4)) {
			NVIC_SetPriority(TIM{{ id }}_CC_IRQn, priority);
			nvicEnableInterrupt(TIM{{ id }}_CC_IRQn);
		}
	}
	else
	{
		if (interrupt & INTERRUPT_UPDATE) {
			nvicDisableInterrupt(TIM{{ id }}_UP_IRQn);
		}
		
		if (interrupt & INTERRUPT_BREAK) {
			nvicDisableInterrupt(TIM{{ id }}_BRK_IRQn);
		}
		
		if (interrupt & (INTERRUPT_COM | INTERRUPT_TRIGGER)) {
			nvicDisableInterrupt(TIM{{ id }}_TRG_COM_IRQn);
		}
		
		if (interrupt & 
				(INTERRUPT_CAPTURE_COMPARE_1 | INTERRUPT_CAPTURE_COMPARE_2 |
				 INTERRUPT_CAPTURE_COMPARE_3 | INTERRUPT_CAPTURE_COMPARE_4)) {
			nvicDisableInterrupt(TIM{{ id }}_CC_IRQn);
		}
	}
}

{% if id == 8 %}
#endif
{% endif %}
