<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1592</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1592-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1592.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-312&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:79px;white-space:nowrap" class="ft02">481H</p>
<p style="position:absolute;top:189px;left:135px;white-space:nowrap" class="ft02">1153</p>
<p style="position:absolute;top:189px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_PINBASED_</p>
<p style="position:absolute;top:205px;left:185px;white-space:nowrap" class="ft02">CTLS</p>
<p style="position:absolute;top:189px;left:357px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:189px;left:449px;white-space:nowrap" class="ft02">Capability Reporting&#160;Register&#160;of&#160;Pin-based&#160;VM-execution&#160;</p>
<p style="position:absolute;top:205px;left:449px;white-space:nowrap" class="ft05">Controls (R/O)<br/>See<a href="o_fe12b1e2a880e0ce-1944.html">&#160;Appendix&#160;A.3,&#160;‚ÄúVM-Execution Controls‚Äù<br/></a>(If&#160;CPUID.01H:ECX.[bit 9])</p>
<p style="position:absolute;top:271px;left:79px;white-space:nowrap" class="ft02">482H</p>
<p style="position:absolute;top:271px;left:135px;white-space:nowrap" class="ft02">1154</p>
<p style="position:absolute;top:271px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_PROCBASED_</p>
<p style="position:absolute;top:288px;left:185px;white-space:nowrap" class="ft02">CTLS</p>
<p style="position:absolute;top:271px;left:357px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:271px;left:449px;white-space:nowrap" class="ft02">Capability Reporting&#160;Register&#160;of&#160;Primary Processor-based&#160;</p>
<p style="position:absolute;top:288px;left:449px;white-space:nowrap" class="ft04">VM-execution Controls&#160;(R/O)<br/>See<a href="o_fe12b1e2a880e0ce-1944.html">&#160;Appendix&#160;A.3,&#160;‚ÄúVM-Execution Controls‚Äù<br/></a>(If&#160;CPUID.01H:ECX.[bit 9])</p>
<p style="position:absolute;top:353px;left:79px;white-space:nowrap" class="ft02">483H</p>
<p style="position:absolute;top:353px;left:135px;white-space:nowrap" class="ft02">1155</p>
<p style="position:absolute;top:353px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_EXIT_CTLS</p>
<p style="position:absolute;top:353px;left:357px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:353px;left:449px;white-space:nowrap" class="ft05">Capability Reporting&#160;Register&#160;of&#160;VM-exit&#160;Controls&#160;(R/O)<br/>S<a href="o_fe12b1e2a880e0ce-1946.html">ee&#160;Appendix A.4,&#160;‚ÄúVM-Exit&#160;Controls‚Äù<br/></a>(If&#160;CPUID.01H:ECX.[bit 9])</p>
<p style="position:absolute;top:420px;left:79px;white-space:nowrap" class="ft02">484H</p>
<p style="position:absolute;top:420px;left:135px;white-space:nowrap" class="ft02">1156</p>
<p style="position:absolute;top:420px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_ENTRY_CTLS</p>
<p style="position:absolute;top:420px;left:357px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:420px;left:449px;white-space:nowrap" class="ft04">Capability Reporting&#160;Register&#160;of&#160;VM-entry&#160;Controls&#160;(R/O)<br/>See<a href="o_fe12b1e2a880e0ce-1947.html">&#160;Appendix&#160;A.5,&#160;‚ÄúVM-Entry Controls‚Äù<br/></a>(If&#160;CPUID.01H:ECX.[bit 9])</p>
<p style="position:absolute;top:485px;left:79px;white-space:nowrap" class="ft02">485H</p>
<p style="position:absolute;top:485px;left:135px;white-space:nowrap" class="ft02">1157</p>
<p style="position:absolute;top:485px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_MISC</p>
<p style="position:absolute;top:485px;left:357px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:485px;left:449px;white-space:nowrap" class="ft05">Reporting Register of&#160;Miscellaneous&#160;VMX&#160;Capabilities (R/O)<br/>S<a href="o_fe12b1e2a880e0ce-1947.html">ee&#160;Appendix A.6,&#160;‚ÄúMiscellaneous Data‚Äù<br/></a>(If&#160;CPUID.01H:ECX.[bit 9])</p>
<p style="position:absolute;top:552px;left:79px;white-space:nowrap" class="ft02">486H</p>
<p style="position:absolute;top:552px;left:135px;white-space:nowrap" class="ft02">1158</p>
<p style="position:absolute;top:552px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_CR0_FIXED0</p>
<p style="position:absolute;top:552px;left:357px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:552px;left:449px;white-space:nowrap" class="ft05">Capability Reporting&#160;Register&#160;of&#160;CR0 Bits Fixed to&#160;0 (R/O)<br/>S<a href="o_fe12b1e2a880e0ce-1948.html">ee&#160;Appendix A.7,&#160;‚ÄúVMX-Fixed&#160;Bits in&#160;CR0‚Äù<br/></a>(If&#160;CPUID.01H:ECX.[bit 9])</p>
<p style="position:absolute;top:618px;left:79px;white-space:nowrap" class="ft02">487H</p>
<p style="position:absolute;top:618px;left:135px;white-space:nowrap" class="ft02">1159</p>
<p style="position:absolute;top:618px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_CR0_FIXED1</p>
<p style="position:absolute;top:618px;left:357px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:618px;left:449px;white-space:nowrap" class="ft04">Capability Reporting&#160;Register&#160;of&#160;CR0 Bits Fixed to&#160;1 (R/O)<br/>S<a href="o_fe12b1e2a880e0ce-1948.html">ee&#160;Appendix A.7,&#160;‚ÄúVMX-Fixed&#160;Bits in&#160;CR0‚Äù<br/></a>(If&#160;CPUID.01H:ECX.[bit 9])</p>
<p style="position:absolute;top:683px;left:79px;white-space:nowrap" class="ft02">488H</p>
<p style="position:absolute;top:683px;left:135px;white-space:nowrap" class="ft02">1160</p>
<p style="position:absolute;top:683px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_CR4_FIXED0</p>
<p style="position:absolute;top:683px;left:357px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:683px;left:449px;white-space:nowrap" class="ft05">Capability Reporting&#160;Register&#160;of&#160;CR4 Bits Fixed to&#160;0 (R/O)<br/>S<a href="o_fe12b1e2a880e0ce-1948.html">ee&#160;Appendix A.8,&#160;‚ÄúVMX-Fixed&#160;Bits in&#160;CR4‚Äù<br/></a>(If&#160;CPUID.01H:ECX.[bit 9])</p>
<p style="position:absolute;top:750px;left:79px;white-space:nowrap" class="ft02">489H</p>
<p style="position:absolute;top:750px;left:135px;white-space:nowrap" class="ft02">1161</p>
<p style="position:absolute;top:750px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_CR4_FIXED1</p>
<p style="position:absolute;top:750px;left:357px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:750px;left:449px;white-space:nowrap" class="ft05">Capability Reporting&#160;Register&#160;of&#160;CR4 Bits Fixed to&#160;1 (R/O)<br/>S<a href="o_fe12b1e2a880e0ce-1948.html">ee&#160;Appendix A.8,&#160;‚ÄúVMX-Fixed&#160;Bits in&#160;CR4‚Äù<br/></a>(If&#160;CPUID.01H:ECX.[bit 9])</p>
<p style="position:absolute;top:816px;left:79px;white-space:nowrap" class="ft02">48AH</p>
<p style="position:absolute;top:816px;left:135px;white-space:nowrap" class="ft02">1162</p>
<p style="position:absolute;top:816px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_VMCS_ENUM</p>
<p style="position:absolute;top:816px;left:357px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:816px;left:449px;white-space:nowrap" class="ft04">Capability Reporting&#160;Register&#160;of&#160;VMCS&#160;Field&#160;Enumeration (R/O)<br/>See<a href="o_fe12b1e2a880e0ce-1949.html">&#160;Appendix&#160;A.9,&#160;‚ÄúVMCS Enumeration‚Äù<br/></a>(If&#160;CPUID.01H:ECX.[bit 9])</p>
<p style="position:absolute;top:881px;left:79px;white-space:nowrap" class="ft02">48BH</p>
<p style="position:absolute;top:881px;left:135px;white-space:nowrap" class="ft02">1163</p>
<p style="position:absolute;top:881px;left:185px;white-space:nowrap" class="ft02">IA32_VMX_PROCBASED_</p>
<p style="position:absolute;top:898px;left:185px;white-space:nowrap" class="ft02">CTLS2</p>
<p style="position:absolute;top:881px;left:357px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:881px;left:449px;white-space:nowrap" class="ft02">Capability Reporting&#160;Register&#160;of&#160;Secondary&#160;Processor-based&#160;</p>
<p style="position:absolute;top:898px;left:449px;white-space:nowrap" class="ft05">VM-execution Controls&#160;(R/O)<br/>See<a href="o_fe12b1e2a880e0ce-1944.html">&#160;Appendix&#160;A.3,&#160;‚ÄúVM-Execution Controls‚Äù<br/></a>(If&#160;CPUID.01H:ECX.[bit 9] and&#160;</p>
<p style="position:absolute;top:957px;left:449px;white-space:nowrap" class="ft02">IA32_VMX_PROCBASED_CTLS[bit&#160;63])</p>
<p style="position:absolute;top:980px;left:79px;white-space:nowrap" class="ft02">600H</p>
<p style="position:absolute;top:980px;left:135px;white-space:nowrap" class="ft02">1536</p>
<p style="position:absolute;top:980px;left:185px;white-space:nowrap" class="ft02">IA32_DS_AREA</p>
<p style="position:absolute;top:980px;left:357px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:980px;left:449px;white-space:nowrap" class="ft05">DS Save&#160;Area&#160;(R/W)&#160;<br/>S<a href="o_fe12b1e2a880e0ce-1283.html">ee Table&#160;35-2</a>.<br/>See<a href="˛ˇ">&#160;Section&#160;18.12.4, ‚ÄúDebug&#160;Store&#160;(DS) Mechanism.‚Äù</a></p>
<p style="position:absolute;top:100px;left:88px;white-space:nowrap" class="ft03">Table 35-44.&#160;&#160;MSRs in Intel¬Æ&#160;Core‚Ñ¢ Solo, Intel¬Æ&#160;Core‚Ñ¢ Duo&#160;Processors, and&#160;Dual-Core Intel¬Æ&#160;Xeon¬Æ Processor&#160;LV&#160;</p>
<p style="position:absolute;top:124px;left:98px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:99px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:141px;left:220px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:124px;left:373px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:141px;left:375px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:141px;left:594px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:164px;left:82px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:140px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
