#########################################################3
# Design
#########################################################3

class FuncTest extends Module
  constructor: ->
    super()

    Port(
      in1: input(5)
      in2: input(5)
      enable: input()
    )

    Wire(
      w1: wire(5)
      w2: wire(15)
      w3: wire(15)
      w4:
        w5: wire(10)
      w6: wire(15)
      w7: wire(15)
      w8: wire(15)
    )

    Reg(
      r1: reg(10)
    )

  add: (v1,v2) -> $ @in1+v1+v2

  mul: (v1,v2) -> $ v1*v2

  build: ->
    assign(@w1) = @add(@mul(hex(10,0x123),@in1),@in2)
    assign(@w2) = cat(@in1,@in2,@w1)
    list=[@w1,@w2,hex(5,0x1f)]
    assign(@w3) = cat(3\b0,list...)

    always
      assign(@r1)
        @verilog('$display("data is %d",ff1);')
        $ 100

    assign(@w6) = $reduce([@w1,@w2,@w3,@w4.w5],(a,b,first,last)=>
        if first
          $ b
        else
          $ a + b * 2
      )

    ##assign(@w3) = $reduceRight([[$(@w1==2),@w2],[$(@w3>1),@w4.w5],0],(sum,a,first,last)=>
    
    assign(@w7) = $order(
        [
          $cond(@w1==2) => $ @w2
          $cond(@w3>1)  => $ @w4.w5
        ]
      ,0)

    assign(@w8) = $reduceRight([[$(@w1==2),@w2],[$(@w3>1),@w4.w5],0],(sum,a,first,last)=>
      if first
        $ a
      else
        $if(a[0])
          $ a[1]
        $else
          $ sum
        $endif
    )

module.exports=FuncTest

