
*** Running vivado
    with args -log PWM_Generator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PWM_Generator.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/rojo_/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source PWM_Generator.tcl -notrace
WARNING: [Board 49-91] Board repository path 'C:/Xilinx/BoardStore/XilinxBoardStore-2023.2' does not exist, it will not be used to search board files.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 486.406 ; gain = 182.133
Command: synth_design -top PWM_Generator -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31040
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1316.605 ; gain = 440.059
---------------------------------------------------------------------------------
ERROR: [Synth 8-2716] syntax error near 'endmodule' [C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sources_1/new/PWM_Generator.v:34]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'endmodule' used in incorrect context [C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sources_1/new/PWM_Generator.v:34]
INFO: [Synth 8-9084] Verilog file 'C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sources_1/new/PWM_Generator.v' ignored due to errors
INFO: [Synth 8-6157] synthesizing module 'PWM_Generator' [C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sources_1/new/PWM_Generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'pulse_generator' [C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sources_1/new/pulse_generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sources_1/new/clk_divider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sources_1/new/clk_divider.v:3]
INFO: [Synth 8-226] default block is never used [C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sources_1/new/pulse_generator.v:82]
INFO: [Synth 8-6155] done synthesizing module 'pulse_generator' (0#1) [C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sources_1/new/pulse_generator.v:3]
WARNING: [Synth 8-7071] port 'burst_counter_history_out' of module 'pulse_generator' is unconnected for instance 'uut' [C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sources_1/new/PWM_Generator.v:19]
WARNING: [Synth 8-7023] instance 'uut' of module 'pulse_generator' has 9 connections declared, but only 8 given [C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sources_1/new/PWM_Generator.v:19]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Generator' (0#1) [C:/COMPE475_Project/test_working_viv/test_working_viv.srcs/sources_1/new/PWM_Generator.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1423.035 ; gain = 546.488
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Dec  3 02:25:31 2023...
