Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: signal_gen.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "signal_gen.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "signal_gen"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : signal_gen
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLCompilers:176 - Include directory \Users\niki\Desktop\proiectLDH\ does not exist
Compiling verilog file "C:/Users/niki/Desktop/proiectLDH/Rotary_Shaft.v" in library work
Compiling verilog file "C:/Users/niki/Desktop/proiectLDH/quantumPeriod.v" in library work
Module <Rotary_Shaft> compiled
Compiling verilog file "C:/Users/niki/Desktop/proiectLDH/priority_enc.v" in library work
Module <quantumPeriod> compiled
Compiling verilog file "C:/Users/niki/Desktop/proiectLDH/NOT.v" in library work
Module <pirority_end> compiled
Compiling verilog file "C:/Users/niki/Desktop/proiectLDH/freq_generator.v" in library work
Module <NOT> compiled
Compiling verilog file "C:/Users/niki/Desktop/proiectLDH/final_module.v" in library work
Module <freq_generator> compiled
Compiling verilog file "C:/Users/niki/Desktop/proiectLDH/edge.v" in library work
Module <final_module> compiled
Compiling verilog file "C:/Users/niki/Desktop/proiectLDH/duty_cycle.v" in library work
Module <edgedet> compiled
Compiling verilog file "C:/Users/niki/Desktop/proiectLDH/divider.v" in library work
Module <duty_cycle> compiled
Compiling verilog file "C:/Users/niki/Desktop/proiectLDH/debounce.v" in library work
Module <divider> compiled
Compiling verilog file "C:/Users/niki/Desktop/proiectLDH/signal_gen.v" in library work
Module <debounce> compiled
Module <signal_gen> compiled
No errors in compilation
Analysis of file <"signal_gen.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <signal_gen> in library <work>.

Analyzing hierarchy for module <debounce> in library <work> with parameters.
	CNT_WIDTH = "00000000000000000000000000010010"
	END_CNT = "00000000000000000001100101100100"

Analyzing hierarchy for module <Rotary_Shaft> in library <work>.

Analyzing hierarchy for module <edgedet> in library <work>.

Analyzing hierarchy for module <NOT> in library <work>.

Analyzing hierarchy for module <pirority_end> in library <work>.

Analyzing hierarchy for module <freq_generator> in library <work>.

Analyzing hierarchy for module <duty_cycle> in library <work>.

Analyzing hierarchy for module <divider> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011010"

Analyzing hierarchy for module <quantumPeriod> in library <work> with parameters.
	WIDTH = "00000000000000000000000000010110"

Analyzing hierarchy for module <final_module> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <signal_gen>.
Module <signal_gen> is correct for synthesis.
 
Analyzing module <debounce> in library <work>.
	CNT_WIDTH = 32'sb00000000000000000000000000010010
	END_CNT = 32'sb00000000000000000001100101100100
Module <debounce> is correct for synthesis.
 
Analyzing module <Rotary_Shaft> in library <work>.
Module <Rotary_Shaft> is correct for synthesis.
 
Analyzing module <edgedet> in library <work>.
WARNING:Xst:2320 - "C:/Users/niki/Desktop/proiectLDH/edge.v" line 25: Value for signal temp in initial block is not constant. The initialization will be ignored.
Module <edgedet> is correct for synthesis.
 
Analyzing module <NOT> in library <work>.
Module <NOT> is correct for synthesis.
 
Analyzing module <pirority_end> in library <work>.
Module <pirority_end> is correct for synthesis.
 
Analyzing module <freq_generator> in library <work>.
Module <freq_generator> is correct for synthesis.
 
Analyzing module <duty_cycle> in library <work>.
Module <duty_cycle> is correct for synthesis.
 
Analyzing module <divider> in library <work>.
	WIDTH = 32'sb00000000000000000000000000011010
Module <divider> is correct for synthesis.
 
Analyzing module <quantumPeriod> in library <work>.
	WIDTH = 32'sb00000000000000000000000000010110
Module <quantumPeriod> is correct for synthesis.
 
Analyzing module <final_module> in library <work>.
Module <final_module> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce>.
    Related source file is "C:/Users/niki/Desktop/proiectLDH/debounce.v".
    Found 1-bit register for signal <signal_debounce_o>.
    Found 18-bit register for signal <counter>.
    Found 18-bit adder for signal <counter$addsub0000> created at line 28.
    Found 1-bit xor2 for signal <counter$xor0000> created at line 26.
    Found 1-bit register for signal <signal_in_d>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <debounce> synthesized.


Synthesizing Unit <Rotary_Shaft>.
    Related source file is "C:/Users/niki/Desktop/proiectLDH/Rotary_Shaft.v".
    Found 1-bit register for signal <right_step_o>.
    Found 1-bit register for signal <left_step_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Rotary_Shaft> synthesized.


Synthesizing Unit <edgedet>.
    Related source file is "C:/Users/niki/Desktop/proiectLDH/edge.v".
WARNING:Xst:646 - Signal <signal_edges_o> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <signal_posedge_o>.
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <edgedet> synthesized.


Synthesizing Unit <NOT>.
    Related source file is "C:/Users/niki/Desktop/proiectLDH/NOT.v".
Unit <NOT> synthesized.


Synthesizing Unit <pirority_end>.
    Related source file is "C:/Users/niki/Desktop/proiectLDH/priority_enc.v".
Unit <pirority_end> synthesized.


Synthesizing Unit <freq_generator>.
    Related source file is "C:/Users/niki/Desktop/proiectLDH/freq_generator.v".
    Found 4x26-bit ROM for signal <freq_o$mux0001>.
    Found 26-bit register for signal <freq_o>.
    Found 1-bit register for signal <freq_changed_o>.
    Found 26-bit comparator greater for signal <freq_o$cmp_gt0000> created at line 112.
    Found 26-bit comparator greater for signal <freq_o$cmp_gt0001> created at line 121.
    Found 26-bit comparator greater for signal <freq_o$cmp_gt0002> created at line 137.
    Found 26-bit comparator greater for signal <freq_o$cmp_gt0003> created at line 153.
    Found 26-bit comparator less for signal <freq_o$cmp_lt0000> created at line 46.
    Found 26-bit comparator less for signal <freq_o$cmp_lt0001> created at line 55.
    Found 26-bit comparator less for signal <freq_o$cmp_lt0002> created at line 71.
    Found 26-bit comparator less for signal <freq_o$cmp_lt0003> created at line 88.
    Found 26-bit addsub for signal <freq_o$share0000>.
    Summary:
	inferred   1 ROM(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <freq_generator> synthesized.


Synthesizing Unit <duty_cycle>.
    Related source file is "C:/Users/niki/Desktop/proiectLDH/duty_cycle.v".
    Found 5-bit updown counter for signal <t_high_o>.
    Found 5-bit updown counter for signal <t_low_o>.
    Found 5-bit comparator greatequal for signal <t_high_o$cmp_ge0000> created at line 33.
    Found 5-bit comparator lessequal for signal <t_high_o$cmp_le0000> created at line 42.
    Summary:
	inferred   2 Counter(s).
	inferred   2 Comparator(s).
Unit <duty_cycle> synthesized.


Synthesizing Unit <divider>.
    Related source file is "C:/Users/niki/Desktop/proiectLDH/divider.v".
WARNING:Xst:643 - "C:/Users/niki/Desktop/proiectLDH/divider.v" line 28: The result of a 26x5-bit multiplication is partially used. Only the 26 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 26-bit up counter for signal <result_o>.
    Found 26-bit comparator less for signal <end_op_o$cmp_lt0000> created at line 46.
    Found 26-bit register for signal <op2>.
    Found 26x5-bit multiplier for signal <op2$mult0001> created at line 28.
    Found 26-bit register for signal <rest_o>.
    Found 26-bit subtractor for signal <rest_o$addsub0000> created at line 42.
    Found 26-bit comparator greater for signal <result_o$cmp_gt0000> created at line 36.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <divider> synthesized.


Synthesizing Unit <quantumPeriod>.
    Related source file is "C:/Users/niki/Desktop/proiectLDH/quantumPeriod.v".
    Found 22-bit register for signal <count>.
    Found 22-bit adder for signal <count$addsub0000> created at line 22.
    Found 22-bit comparator less for signal <count$cmp_lt0000> created at line 22.
    Found 22-bit comparator equal for signal <q_pulse_o$cmp_eq0000> created at line 25.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <quantumPeriod> synthesized.


Synthesizing Unit <final_module>.
    Related source file is "C:/Users/niki/Desktop/proiectLDH/final_module.v".
    Found 5-bit register for signal <high>.
    Found 5-bit subtractor for signal <high$addsub0000> created at line 36.
    Found 5-bit register for signal <low>.
    Found 5-bit subtractor for signal <old_low_2$addsub0000> created at line 42.
    Found 5-bit comparator greater for signal <old_low_2$cmp_gt0000> created at line 33.
    Found 5-bit comparator greater for signal <old_low_2$cmp_gt0001> created at line 39.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <final_module> synthesized.


Synthesizing Unit <signal_gen>.
    Related source file is "C:/Users/niki/Desktop/proiectLDH/signal_gen.v".
WARNING:Xst:653 - Signal <rr> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:646 - Signal <q_period<25:22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <f_clk> is used but never assigned. This sourceless signal will be automatically connected to value 10111110101111000010000000.
Unit <signal_gen> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x26-bit ROM                                          : 1
# Multipliers                                          : 1
 26x5-bit multiplier                                   : 1
# Adders/Subtractors                                   : 10
 18-bit adder                                          : 5
 22-bit adder                                          : 1
 26-bit addsub                                         : 1
 26-bit subtractor                                     : 1
 5-bit subtractor                                      : 2
# Counters                                             : 3
 26-bit up counter                                     : 1
 5-bit updown counter                                  : 2
# Registers                                            : 34
 1-bit register                                        : 23
 18-bit register                                       : 5
 22-bit register                                       : 1
 26-bit register                                       : 3
 5-bit register                                        : 2
# Comparators                                          : 16
 22-bit comparator equal                               : 1
 22-bit comparator less                                : 1
 26-bit comparator greater                             : 5
 26-bit comparator less                                : 5
 5-bit comparator greatequal                           : 1
 5-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x26-bit ROM                                          : 1
# Multipliers                                          : 1
 26x5-bit multiplier                                   : 1
# Adders/Subtractors                                   : 10
 18-bit adder                                          : 5
 22-bit adder                                          : 1
 26-bit addsub                                         : 1
 26-bit subtractor                                     : 1
 5-bit subtractor                                      : 2
# Counters                                             : 3
 26-bit up counter                                     : 1
 5-bit updown counter                                  : 2
# Registers                                            : 197
 Flip-Flops                                            : 197
# Comparators                                          : 16
 22-bit comparator equal                               : 1
 22-bit comparator less                                : 1
 26-bit comparator greater                             : 5
 26-bit comparator less                                : 5
 5-bit comparator greatequal                           : 1
 5-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <signal_gen> ...

Optimizing unit <debounce> ...

Optimizing unit <freq_generator> ...

Optimizing unit <duty_cycle> ...

Optimizing unit <quantumPeriod> ...

Optimizing unit <final_module> ...

Optimizing unit <divider> ...
WARNING:Xst:2677 - Node <dividermod/result_o_25> of sequential type is unconnected in block <signal_gen>.
WARNING:Xst:2677 - Node <dividermod/result_o_24> of sequential type is unconnected in block <signal_gen>.
WARNING:Xst:2677 - Node <dividermod/result_o_23> of sequential type is unconnected in block <signal_gen>.
WARNING:Xst:2677 - Node <dividermod/result_o_22> of sequential type is unconnected in block <signal_gen>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block signal_gen, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 255
 Flip-Flops                                            : 255

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : signal_gen.ngr
Top Level Output File Name         : signal_gen
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 1216
#      GND                         : 1
#      INV                         : 21
#      LUT1                        : 122
#      LUT2                        : 155
#      LUT2_L                      : 2
#      LUT3                        : 93
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 229
#      LUT4_D                      : 5
#      LUT4_L                      : 7
#      MUXCY                       : 373
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 195
# FlipFlops/Latches                : 255
#      FD                          : 2
#      FDC                         : 119
#      FDCE                        : 51
#      FDCPE                       : 26
#      FDE                         : 10
#      FDPE                        : 2
#      FDR                         : 5
#      FDRE                        : 29
#      FDS                         : 4
#      FDSE                        : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 8
#      OBUF                        : 1
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      351  out of   4656     7%  
 Number of Slice Flip Flops:            255  out of   9312     2%  
 Number of 4 input LUTs:                637  out of   9312     6%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
 Number of MULT18X18SIOs:                 2  out of     20    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------+------------------------+-------+
Clock Signal                                          | Clock buffer(FF name)  | Load  |
------------------------------------------------------+------------------------+-------+
clk                                                   | BUFGP                  | 245   |
q_pulse(quantum/Mcompar_q_pulse_o_cmp_eq0000_cy<10>:O)| NONE(*)(final/low_4)   | 10    |
------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------+-------------------------------+-------+
Control Signal                                          | Buffer(FF name)               | Load  |
--------------------------------------------------------+-------------------------------+-------+
det_reset/signal_posedge_o(det_reset/signal_posedge_o:Q)| NONE(debounce_a/counter_0)    | 178   |
N0(XST_GND:G)                                           | NONE(debounce_reset/counter_0)| 46    |
--------------------------------------------------------+-------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.589ns (Maximum Frequency: 104.286MHz)
   Minimum input arrival time before clock: 9.467ns
   Maximum output required time after clock: 6.831ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.589ns (frequency: 104.286MHz)
  Total number of paths / destination ports: 20720 / 397
-------------------------------------------------------------------------
Delay:               9.589ns (Levels of Logic = 11)
  Source:            freq_gen/freq_o_16 (FF)
  Destination:       dividermod/op2_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: freq_gen/freq_o_16 to dividermod/op2_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.591   0.933  freq_gen/freq_o_16 (freq_gen/freq_o_16)
     MULT18X18SIO:A16->P17    1   4.873   0.499  dividermod/Mmult_op2_mult0001 (dividermod/Mmult_op2_mult0001_P_to_Adder_A_17)
     LUT2:I1->O            1   0.704   0.000  dividermod/Mmult_op2_mult00010_Madd_lut<17> (dividermod/Mmult_op2_mult00010_Madd_lut<17>)
     MUXCY:S->O            1   0.464   0.000  dividermod/Mmult_op2_mult00010_Madd_cy<17> (dividermod/Mmult_op2_mult00010_Madd_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  dividermod/Mmult_op2_mult00010_Madd_cy<18> (dividermod/Mmult_op2_mult00010_Madd_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  dividermod/Mmult_op2_mult00010_Madd_cy<19> (dividermod/Mmult_op2_mult00010_Madd_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  dividermod/Mmult_op2_mult00010_Madd_cy<20> (dividermod/Mmult_op2_mult00010_Madd_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  dividermod/Mmult_op2_mult00010_Madd_cy<21> (dividermod/Mmult_op2_mult00010_Madd_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  dividermod/Mmult_op2_mult00010_Madd_cy<22> (dividermod/Mmult_op2_mult00010_Madd_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  dividermod/Mmult_op2_mult00010_Madd_cy<23> (dividermod/Mmult_op2_mult00010_Madd_cy<23>)
     MUXCY:CI->O           0   0.059   0.000  dividermod/Mmult_op2_mult00010_Madd_cy<24> (dividermod/Mmult_op2_mult00010_Madd_cy<24>)
     XORCY:CI->O           1   0.804   0.000  dividermod/Mmult_op2_mult00010_Madd_xor<25> (dividermod/op2_mult0001<25>)
     FDCE:D                    0.308          dividermod/op2_25
    ----------------------------------------
    Total                      9.589ns (8.157ns logic, 1.432ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'q_pulse'
  Clock period: 8.155ns (frequency: 122.624MHz)
  Total number of paths / destination ports: 442 / 18
-------------------------------------------------------------------------
Delay:               8.155ns (Levels of Logic = 6)
  Source:            final/high_0 (FF)
  Destination:       final/low_4 (FF)
  Source Clock:      q_pulse rising
  Destination Clock: q_pulse rising

  Data Path: final/high_0 to final/low_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.591   0.748  final/high_0 (final/high_0)
     LUT2_L:I1->LO         1   0.704   0.104  final/signal_o_SW0 (N16)
     LUT4:I3->O            7   0.704   0.708  final/signal_o (signal_OBUF)
     MUXF5:S->O           11   0.739   0.937  final/low_mux0000<4>1_f5 (final/N11)
     LUT4:I3->O            7   0.704   0.883  final/low_mux0000<0>11 (final/N8)
     LUT4:I0->O            1   0.704   0.000  final/low_mux0000<4>_G (N59)
     MUXF5:I1->O           1   0.321   0.000  final/low_mux0000<4> (final/low_mux0000<4>)
     FD:D                      0.308          final/low_4
    ----------------------------------------
    Total                      8.155ns (4.775ns logic, 3.380ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1137 / 127
-------------------------------------------------------------------------
Offset:              9.467ns (Levels of Logic = 8)
  Source:            enc_in<2> (PAD)
  Destination:       freq_gen/freq_o_0 (FF)
  Destination Clock: clk rising

  Data Path: enc_in<2> to freq_gen/freq_o_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.218   1.175  enc_in_2_IBUF (enc_in_2_IBUF)
     LUT2:I0->O           13   0.704   1.158  priority/out<1>1 (freq_factor<1>)
     LUT4:I0->O            1   0.704   0.000  freq_gen/Maddsub_freq_o_share0000_lut<0> (freq_gen/Maddsub_freq_o_share0000_lut<0>)
     XORCY:LI->O           5   0.527   0.712  freq_gen/Maddsub_freq_o_share0000_xor<0> (freq_gen/freq_o_share0000<0>)
     LUT4:I1->O            1   0.704   0.000  freq_gen/freq_o_mux0000<0>161 (freq_gen/freq_o_mux0000<0>161)
     MUXF5:I1->O           1   0.321   0.424  freq_gen/freq_o_mux0000<0>16_f5 (freq_gen/freq_o_mux0000<0>16)
     LUT4_L:I3->LO         1   0.704   0.104  freq_gen/freq_o_mux0000<0>59 (freq_gen/freq_o_mux0000<0>59)
     LUT4:I3->O            1   0.704   0.000  freq_gen/freq_o_mux0000<0>146 (freq_gen/freq_o_mux0000<0>)
     FDSE:D                    0.308          freq_gen/freq_o_0
    ----------------------------------------
    Total                      9.467ns (5.894ns logic, 3.573ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'q_pulse'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              6.831ns (Levels of Logic = 3)
  Source:            final/high_0 (FF)
  Destination:       signal (PAD)
  Source Clock:      q_pulse rising

  Data Path: final/high_0 to signal
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.591   0.748  final/high_0 (final/high_0)
     LUT2_L:I1->LO         1   0.704   0.104  final/signal_o_SW0 (N16)
     LUT4:I3->O            7   0.704   0.708  final/signal_o (signal_OBUF)
     OBUF:I->O                 3.272          signal_OBUF (signal)
    ----------------------------------------
    Total                      6.831ns (5.271ns logic, 1.560ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.98 secs
 
--> 

Total memory usage is 275636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    2 (   0 filtered)

