Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec 15 19:21:15 2024
| Host         : Eliot_Abramo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mandelbrot_top_timing_summary_routed.rpt -pb mandelbrot_top_timing_summary_routed.pb -rpx mandelbrot_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mandelbrot_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (199)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (199)
--------------------------------
 There are 199 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.564        0.000                      0                  891        0.069        0.000                      0                  891        2.000        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK125xCI               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK125xCI                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.564        0.000                      0                  891        0.138        0.000                      0                  891        6.167        0.000                       0                   201  
  clkfbout_clk_wiz_0                                                                                                                                                      6.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.564        0.000                      0                  891        0.138        0.000                      0                  891        6.167        0.000                       0                   201  
  clkfbout_clk_wiz_0_1                                                                                                                                                    6.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.564        0.000                      0                  891        0.069        0.000                      0                  891  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.564        0.000                      0                  891        0.069        0.000                      0                  891  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK125xCI
  To Clock:  CLK125xCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK125xCI
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[10]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.070    20.131    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[11]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.070    20.131    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[6]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.070    20.131    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[9]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.070    20.131    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.244ns  (logic 6.314ns (61.637%)  route 3.930ns (38.363%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.937    17.157    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[4]/C
                         clock pessimism              0.555    20.238    
                         clock uncertainty           -0.070    20.168    
    SLICE_X92Y42         FDCE (Setup_fdce_C_CE)      -0.371    19.797    i_mandelbrot/IterxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         19.797    
                         arrival time                         -17.157    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.244ns  (logic 6.314ns (61.637%)  route 3.930ns (38.363%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.937    17.157    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[5]/C
                         clock pessimism              0.555    20.238    
                         clock uncertainty           -0.070    20.168    
    SLICE_X92Y42         FDCE (Setup_fdce_C_CE)      -0.371    19.797    i_mandelbrot/IterxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         19.797    
                         arrival time                         -17.157    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[0]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.070    20.130    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.723    i_mandelbrot/IterxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[1]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.070    20.130    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.723    i_mandelbrot/IterxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[2]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.070    20.130    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.723    i_mandelbrot/IterxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[3]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.070    20.130    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.723    i_mandelbrot/IterxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.287ns (56.628%)  route 0.220ns (43.372%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.590     2.021    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141     2.162 r  i_vga_controller/HCntxDP_reg[3]/Q
                         net (fo=6, routed)           0.220     2.382    i_vga_controller/HCntxDP_reg_n_0_[3]
    SLICE_X85Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.528 r  i_vga_controller/minusOp_carry/O[2]
                         net (fo=1, routed)           0.000     2.528    i_vga_controller/minusOp[4]
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.853     2.573    i_vga_controller/CLK
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
                         clock pessimism             -0.289     2.284    
    SLICE_X85Y50         FDCE (Hold_fdce_C_D)         0.105     2.389    i_vga_controller/XCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.289ns (55.442%)  route 0.232ns (44.558%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X87Y50         FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDCE (Prop_fdce_C_Q)         0.128     2.143 f  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=6, routed)           0.232     2.375    i_vga_controller/VCntxDP_reg_n_0_[8]
    SLICE_X88Y49         LUT1 (Prop_lut1_I0_O)        0.098     2.473 r  i_vga_controller/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.473    i_vga_controller/i__carry__0_i_1_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.536 r  i_vga_controller/minusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     2.536    i_vga_controller/minusOp_inferred__0/i__carry__0_n_4
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
                         clock pessimism             -0.289     2.290    
    SLICE_X88Y49         FDCE (Hold_fdce_C_D)         0.105     2.395    i_vga_controller/YCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.670%)  route 0.331ns (61.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.164     2.179 f  i_vga_controller/HCntxDP_reg[10]/Q
                         net (fo=17, routed)          0.331     2.511    i_vga_controller/HCntxDP_reg_n_0_[10]
    SLICE_X82Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.556 r  i_vga_controller/HCntxDP[7]_i_1/O
                         net (fo=1, routed)           0.000     2.556    i_vga_controller/HCntxDP[7]
    SLICE_X82Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X82Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[7]/C
                         clock pessimism             -0.289     2.290    
    SLICE_X82Y49         FDCE (Hold_fdce_C_D)         0.121     2.411    i_vga_controller/HCntxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.251ns (47.317%)  route 0.279ns (52.683%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X87Y50         FDCE                                         r  i_vga_controller/VCntxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 f  i_vga_controller/VCntxDP_reg[6]/Q
                         net (fo=5, routed)           0.279     2.436    i_vga_controller/VCntxDP_reg_n_0_[6]
    SLICE_X88Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.481 r  i_vga_controller/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.481    i_vga_controller/i__carry__0_i_3_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.546 r  i_vga_controller/minusOp_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     2.546    i_vga_controller/minusOp_inferred__0/i__carry__0_n_6
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[6]/C
                         clock pessimism             -0.289     2.290    
    SLICE_X88Y49         FDCE (Hold_fdce_C_D)         0.105     2.395    i_vga_controller/YCoordxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.330%)  route 0.309ns (59.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.164     2.179 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=14, routed)          0.309     2.488    i_vga_controller/HCntxDP_reg_n_0_[0]
    SLICE_X84Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.533 r  i_vga_controller/HCntxDP[3]_i_1/O
                         net (fo=1, routed)           0.000     2.533    i_vga_controller/HCntxDP[3]
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
                         clock pessimism             -0.289     2.290    
    SLICE_X84Y49         FDCE (Hold_fdce_C_D)         0.092     2.382    i_vga_controller/HCntxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.982%)  route 0.314ns (60.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.164     2.179 f  i_vga_controller/HCntxDP_reg[10]/Q
                         net (fo=17, routed)          0.314     2.493    i_vga_controller/HCntxDP_reg_n_0_[10]
    SLICE_X84Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.538 r  i_vga_controller/HCntxDP[6]_i_1/O
                         net (fo=1, routed)           0.000     2.538    i_vga_controller/HCntxDP[6]
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[6]/C
                         clock pessimism             -0.289     2.290    
    SLICE_X84Y49         FDCE (Hold_fdce_C_D)         0.092     2.382    i_vga_controller/HCntxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.308ns (58.353%)  route 0.220ns (41.647%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.590     2.021    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141     2.162 r  i_vga_controller/HCntxDP_reg[3]/Q
                         net (fo=6, routed)           0.220     2.382    i_vga_controller/HCntxDP_reg_n_0_[3]
    SLICE_X85Y50         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     2.549 r  i_vga_controller/minusOp_carry/O[3]
                         net (fo=1, routed)           0.000     2.549    i_vga_controller/minusOp[5]
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.853     2.573    i_vga_controller/CLK
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
                         clock pessimism             -0.289     2.284    
    SLICE_X85Y50         FDCE (Hold_fdce_C_D)         0.105     2.389    i_vga_controller/XCoordxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.891%)  route 0.320ns (58.109%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.590     2.021    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141     2.162 f  i_vga_controller/HCntxDP_reg[3]/Q
                         net (fo=6, routed)           0.222     2.384    i_vga_controller/HCntxDP_reg_n_0_[3]
    SLICE_X84Y50         LUT6 (Prop_lut6_I2_O)        0.045     2.429 r  i_vga_controller/HCntxDP[11]_i_2/O
                         net (fo=12, routed)          0.098     2.528    i_vga_controller/HCntxDP[11]_i_2_n_0
    SLICE_X82Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.573 r  i_vga_controller/HCntxDP[11]_i_1/O
                         net (fo=1, routed)           0.000     2.573    i_vga_controller/HCntxDP[11]
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.853     2.573    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[11]/C
                         clock pessimism             -0.289     2.284    
    SLICE_X82Y50         FDCE (Hold_fdce_C_D)         0.121     2.405    i_vga_controller/HCntxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.392ns (73.168%)  route 0.144ns (26.832%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.591     2.022    i_vga_controller/CLK
    SLICE_X87Y49         FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.128     2.150 r  i_vga_controller/VCntxDP_reg[3]/Q
                         net (fo=5, routed)           0.143     2.293    i_vga_controller/VCntxDP_reg_n_0_[3]
    SLICE_X88Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.171     2.464 r  i_vga_controller/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.464    i_vga_controller/minusOp_inferred__0/i__carry_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.503 r  i_vga_controller/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.504    i_vga_controller/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.558 r  i_vga_controller/minusOp_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.000     2.558    i_vga_controller/minusOp_inferred__0/i__carry__1_n_7
    SLICE_X88Y50         FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.854     2.574    i_vga_controller/CLK
    SLICE_X88Y50         FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
                         clock pessimism             -0.289     2.285    
    SLICE_X88Y50         FDCE (Hold_fdce_C_D)         0.105     2.390    i_vga_controller/YCoordxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 i_mandelbrot/XCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.119%)  route 0.266ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.605     2.036    i_mandelbrot/clk_out1
    SLICE_X92Y31         FDCE                                         r  i_mandelbrot/XCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDCE (Prop_fdce_C_Q)         0.164     2.200 r  i_mandelbrot/XCntxDP_reg[3]/Q
                         net (fo=19, routed)          0.266     2.466    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X4Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.916     2.637    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.522     2.115    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.298    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y8      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y8      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X91Y32     i_mandelbrot/FSM_onehot_FsmStatexDP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_mandelbrot/XCntxDP_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_mandelbrot/XCntxDP_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_mandelbrot/XCntxDP_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_mandelbrot/XCntxDP_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y50     i_vga_controller/HCntxDP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y50     i_vga_controller/HCntxDP_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y50     i_vga_controller/HCntxDP_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y50     i_vga_controller/HCntxDP_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X85Y52     i_vga_controller/XCoordxDP_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X91Y24     i_mandelbrot/FSM_onehot_FsmStatexDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X96Y33     i_mandelbrot/YCntxDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y33     i_mandelbrot/YCntxDP_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y33     i_mandelbrot/YCntxDP_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y33     i_mandelbrot/YCntxDP_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y33     i_mandelbrot/YCntxDP_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y33     i_mandelbrot/YCntxDP_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y34     i_mandelbrot/YCntxDP_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y34     i_mandelbrot/YCntxDP_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y34     i_mandelbrot/YCntxDP_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[10]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.069    20.132    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.725    i_mandelbrot/IterxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         19.725    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[11]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.069    20.132    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.725    i_mandelbrot/IterxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         19.725    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[6]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.069    20.132    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.725    i_mandelbrot/IterxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         19.725    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[9]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.069    20.132    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.725    i_mandelbrot/IterxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         19.725    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.244ns  (logic 6.314ns (61.637%)  route 3.930ns (38.363%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.937    17.157    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[4]/C
                         clock pessimism              0.555    20.238    
                         clock uncertainty           -0.069    20.169    
    SLICE_X92Y42         FDCE (Setup_fdce_C_CE)      -0.371    19.798    i_mandelbrot/IterxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                         -17.157    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.244ns  (logic 6.314ns (61.637%)  route 3.930ns (38.363%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.937    17.157    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[5]/C
                         clock pessimism              0.555    20.238    
                         clock uncertainty           -0.069    20.169    
    SLICE_X92Y42         FDCE (Setup_fdce_C_CE)      -0.371    19.798    i_mandelbrot/IterxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                         -17.157    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[0]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.069    20.131    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[1]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.069    20.131    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[2]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.069    20.131    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[3]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.069    20.131    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.287ns (56.628%)  route 0.220ns (43.372%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.590     2.021    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141     2.162 r  i_vga_controller/HCntxDP_reg[3]/Q
                         net (fo=6, routed)           0.220     2.382    i_vga_controller/HCntxDP_reg_n_0_[3]
    SLICE_X85Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.528 r  i_vga_controller/minusOp_carry/O[2]
                         net (fo=1, routed)           0.000     2.528    i_vga_controller/minusOp[4]
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.853     2.573    i_vga_controller/CLK
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
                         clock pessimism             -0.289     2.284    
    SLICE_X85Y50         FDCE (Hold_fdce_C_D)         0.105     2.389    i_vga_controller/XCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.289ns (55.442%)  route 0.232ns (44.558%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X87Y50         FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDCE (Prop_fdce_C_Q)         0.128     2.143 f  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=6, routed)           0.232     2.375    i_vga_controller/VCntxDP_reg_n_0_[8]
    SLICE_X88Y49         LUT1 (Prop_lut1_I0_O)        0.098     2.473 r  i_vga_controller/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.473    i_vga_controller/i__carry__0_i_1_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.536 r  i_vga_controller/minusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     2.536    i_vga_controller/minusOp_inferred__0/i__carry__0_n_4
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
                         clock pessimism             -0.289     2.290    
    SLICE_X88Y49         FDCE (Hold_fdce_C_D)         0.105     2.395    i_vga_controller/YCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.670%)  route 0.331ns (61.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.164     2.179 f  i_vga_controller/HCntxDP_reg[10]/Q
                         net (fo=17, routed)          0.331     2.511    i_vga_controller/HCntxDP_reg_n_0_[10]
    SLICE_X82Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.556 r  i_vga_controller/HCntxDP[7]_i_1/O
                         net (fo=1, routed)           0.000     2.556    i_vga_controller/HCntxDP[7]
    SLICE_X82Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X82Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[7]/C
                         clock pessimism             -0.289     2.290    
    SLICE_X82Y49         FDCE (Hold_fdce_C_D)         0.121     2.411    i_vga_controller/HCntxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.251ns (47.317%)  route 0.279ns (52.683%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X87Y50         FDCE                                         r  i_vga_controller/VCntxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 f  i_vga_controller/VCntxDP_reg[6]/Q
                         net (fo=5, routed)           0.279     2.436    i_vga_controller/VCntxDP_reg_n_0_[6]
    SLICE_X88Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.481 r  i_vga_controller/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.481    i_vga_controller/i__carry__0_i_3_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.546 r  i_vga_controller/minusOp_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     2.546    i_vga_controller/minusOp_inferred__0/i__carry__0_n_6
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[6]/C
                         clock pessimism             -0.289     2.290    
    SLICE_X88Y49         FDCE (Hold_fdce_C_D)         0.105     2.395    i_vga_controller/YCoordxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.330%)  route 0.309ns (59.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.164     2.179 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=14, routed)          0.309     2.488    i_vga_controller/HCntxDP_reg_n_0_[0]
    SLICE_X84Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.533 r  i_vga_controller/HCntxDP[3]_i_1/O
                         net (fo=1, routed)           0.000     2.533    i_vga_controller/HCntxDP[3]
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
                         clock pessimism             -0.289     2.290    
    SLICE_X84Y49         FDCE (Hold_fdce_C_D)         0.092     2.382    i_vga_controller/HCntxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.982%)  route 0.314ns (60.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.164     2.179 f  i_vga_controller/HCntxDP_reg[10]/Q
                         net (fo=17, routed)          0.314     2.493    i_vga_controller/HCntxDP_reg_n_0_[10]
    SLICE_X84Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.538 r  i_vga_controller/HCntxDP[6]_i_1/O
                         net (fo=1, routed)           0.000     2.538    i_vga_controller/HCntxDP[6]
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[6]/C
                         clock pessimism             -0.289     2.290    
    SLICE_X84Y49         FDCE (Hold_fdce_C_D)         0.092     2.382    i_vga_controller/HCntxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.308ns (58.353%)  route 0.220ns (41.647%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.590     2.021    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141     2.162 r  i_vga_controller/HCntxDP_reg[3]/Q
                         net (fo=6, routed)           0.220     2.382    i_vga_controller/HCntxDP_reg_n_0_[3]
    SLICE_X85Y50         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     2.549 r  i_vga_controller/minusOp_carry/O[3]
                         net (fo=1, routed)           0.000     2.549    i_vga_controller/minusOp[5]
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.853     2.573    i_vga_controller/CLK
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
                         clock pessimism             -0.289     2.284    
    SLICE_X85Y50         FDCE (Hold_fdce_C_D)         0.105     2.389    i_vga_controller/XCoordxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.891%)  route 0.320ns (58.109%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.590     2.021    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141     2.162 f  i_vga_controller/HCntxDP_reg[3]/Q
                         net (fo=6, routed)           0.222     2.384    i_vga_controller/HCntxDP_reg_n_0_[3]
    SLICE_X84Y50         LUT6 (Prop_lut6_I2_O)        0.045     2.429 r  i_vga_controller/HCntxDP[11]_i_2/O
                         net (fo=12, routed)          0.098     2.528    i_vga_controller/HCntxDP[11]_i_2_n_0
    SLICE_X82Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.573 r  i_vga_controller/HCntxDP[11]_i_1/O
                         net (fo=1, routed)           0.000     2.573    i_vga_controller/HCntxDP[11]
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.853     2.573    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[11]/C
                         clock pessimism             -0.289     2.284    
    SLICE_X82Y50         FDCE (Hold_fdce_C_D)         0.121     2.405    i_vga_controller/HCntxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.392ns (73.168%)  route 0.144ns (26.832%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.591     2.022    i_vga_controller/CLK
    SLICE_X87Y49         FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.128     2.150 r  i_vga_controller/VCntxDP_reg[3]/Q
                         net (fo=5, routed)           0.143     2.293    i_vga_controller/VCntxDP_reg_n_0_[3]
    SLICE_X88Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.171     2.464 r  i_vga_controller/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.464    i_vga_controller/minusOp_inferred__0/i__carry_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.503 r  i_vga_controller/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.504    i_vga_controller/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.558 r  i_vga_controller/minusOp_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.000     2.558    i_vga_controller/minusOp_inferred__0/i__carry__1_n_7
    SLICE_X88Y50         FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.854     2.574    i_vga_controller/CLK
    SLICE_X88Y50         FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
                         clock pessimism             -0.289     2.285    
    SLICE_X88Y50         FDCE (Hold_fdce_C_D)         0.105     2.390    i_vga_controller/YCoordxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 i_mandelbrot/XCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.119%)  route 0.266ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.605     2.036    i_mandelbrot/clk_out1
    SLICE_X92Y31         FDCE                                         r  i_mandelbrot/XCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDCE (Prop_fdce_C_Q)         0.164     2.200 r  i_mandelbrot/XCntxDP_reg[3]/Q
                         net (fo=19, routed)          0.266     2.466    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X4Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.916     2.637    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.522     2.115    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.298    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y8      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y8      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y4      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X91Y32     i_mandelbrot/FSM_onehot_FsmStatexDP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_mandelbrot/XCntxDP_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_mandelbrot/XCntxDP_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_mandelbrot/XCntxDP_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X92Y32     i_mandelbrot/XCntxDP_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y50     i_vga_controller/HCntxDP_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y50     i_vga_controller/HCntxDP_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y50     i_vga_controller/HCntxDP_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y50     i_vga_controller/HCntxDP_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X85Y52     i_vga_controller/XCoordxDP_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X91Y24     i_mandelbrot/FSM_onehot_FsmStatexDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X96Y33     i_mandelbrot/YCntxDP_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y33     i_mandelbrot/YCntxDP_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y33     i_mandelbrot/YCntxDP_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y33     i_mandelbrot/YCntxDP_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y33     i_mandelbrot/YCntxDP_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y33     i_mandelbrot/YCntxDP_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y34     i_mandelbrot/YCntxDP_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y34     i_mandelbrot/YCntxDP_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X97Y34     i_mandelbrot/YCntxDP_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[10]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.070    20.131    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[11]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.070    20.131    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[6]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.070    20.131    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[9]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.070    20.131    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.244ns  (logic 6.314ns (61.637%)  route 3.930ns (38.363%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.937    17.157    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[4]/C
                         clock pessimism              0.555    20.238    
                         clock uncertainty           -0.070    20.168    
    SLICE_X92Y42         FDCE (Setup_fdce_C_CE)      -0.371    19.797    i_mandelbrot/IterxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         19.797    
                         arrival time                         -17.157    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.244ns  (logic 6.314ns (61.637%)  route 3.930ns (38.363%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.937    17.157    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[5]/C
                         clock pessimism              0.555    20.238    
                         clock uncertainty           -0.070    20.168    
    SLICE_X92Y42         FDCE (Setup_fdce_C_CE)      -0.371    19.797    i_mandelbrot/IterxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         19.797    
                         arrival time                         -17.157    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[0]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.070    20.130    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.723    i_mandelbrot/IterxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[1]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.070    20.130    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.723    i_mandelbrot/IterxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[2]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.070    20.130    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.723    i_mandelbrot/IterxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[3]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.070    20.130    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.723    i_mandelbrot/IterxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.287ns (56.628%)  route 0.220ns (43.372%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.590     2.021    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141     2.162 r  i_vga_controller/HCntxDP_reg[3]/Q
                         net (fo=6, routed)           0.220     2.382    i_vga_controller/HCntxDP_reg_n_0_[3]
    SLICE_X85Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.528 r  i_vga_controller/minusOp_carry/O[2]
                         net (fo=1, routed)           0.000     2.528    i_vga_controller/minusOp[4]
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.853     2.573    i_vga_controller/CLK
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
                         clock pessimism             -0.289     2.284    
                         clock uncertainty            0.070     2.354    
    SLICE_X85Y50         FDCE (Hold_fdce_C_D)         0.105     2.459    i_vga_controller/XCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.289ns (55.442%)  route 0.232ns (44.558%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X87Y50         FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDCE (Prop_fdce_C_Q)         0.128     2.143 f  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=6, routed)           0.232     2.375    i_vga_controller/VCntxDP_reg_n_0_[8]
    SLICE_X88Y49         LUT1 (Prop_lut1_I0_O)        0.098     2.473 r  i_vga_controller/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.473    i_vga_controller/i__carry__0_i_1_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.536 r  i_vga_controller/minusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     2.536    i_vga_controller/minusOp_inferred__0/i__carry__0_n_4
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
                         clock pessimism             -0.289     2.290    
                         clock uncertainty            0.070     2.360    
    SLICE_X88Y49         FDCE (Hold_fdce_C_D)         0.105     2.465    i_vga_controller/YCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.670%)  route 0.331ns (61.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.164     2.179 f  i_vga_controller/HCntxDP_reg[10]/Q
                         net (fo=17, routed)          0.331     2.511    i_vga_controller/HCntxDP_reg_n_0_[10]
    SLICE_X82Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.556 r  i_vga_controller/HCntxDP[7]_i_1/O
                         net (fo=1, routed)           0.000     2.556    i_vga_controller/HCntxDP[7]
    SLICE_X82Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X82Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[7]/C
                         clock pessimism             -0.289     2.290    
                         clock uncertainty            0.070     2.360    
    SLICE_X82Y49         FDCE (Hold_fdce_C_D)         0.121     2.481    i_vga_controller/HCntxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.251ns (47.317%)  route 0.279ns (52.683%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X87Y50         FDCE                                         r  i_vga_controller/VCntxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 f  i_vga_controller/VCntxDP_reg[6]/Q
                         net (fo=5, routed)           0.279     2.436    i_vga_controller/VCntxDP_reg_n_0_[6]
    SLICE_X88Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.481 r  i_vga_controller/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.481    i_vga_controller/i__carry__0_i_3_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.546 r  i_vga_controller/minusOp_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     2.546    i_vga_controller/minusOp_inferred__0/i__carry__0_n_6
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[6]/C
                         clock pessimism             -0.289     2.290    
                         clock uncertainty            0.070     2.360    
    SLICE_X88Y49         FDCE (Hold_fdce_C_D)         0.105     2.465    i_vga_controller/YCoordxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.330%)  route 0.309ns (59.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.164     2.179 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=14, routed)          0.309     2.488    i_vga_controller/HCntxDP_reg_n_0_[0]
    SLICE_X84Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.533 r  i_vga_controller/HCntxDP[3]_i_1/O
                         net (fo=1, routed)           0.000     2.533    i_vga_controller/HCntxDP[3]
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
                         clock pessimism             -0.289     2.290    
                         clock uncertainty            0.070     2.360    
    SLICE_X84Y49         FDCE (Hold_fdce_C_D)         0.092     2.452    i_vga_controller/HCntxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.982%)  route 0.314ns (60.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.164     2.179 f  i_vga_controller/HCntxDP_reg[10]/Q
                         net (fo=17, routed)          0.314     2.493    i_vga_controller/HCntxDP_reg_n_0_[10]
    SLICE_X84Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.538 r  i_vga_controller/HCntxDP[6]_i_1/O
                         net (fo=1, routed)           0.000     2.538    i_vga_controller/HCntxDP[6]
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[6]/C
                         clock pessimism             -0.289     2.290    
                         clock uncertainty            0.070     2.360    
    SLICE_X84Y49         FDCE (Hold_fdce_C_D)         0.092     2.452    i_vga_controller/HCntxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.308ns (58.353%)  route 0.220ns (41.647%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.590     2.021    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141     2.162 r  i_vga_controller/HCntxDP_reg[3]/Q
                         net (fo=6, routed)           0.220     2.382    i_vga_controller/HCntxDP_reg_n_0_[3]
    SLICE_X85Y50         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     2.549 r  i_vga_controller/minusOp_carry/O[3]
                         net (fo=1, routed)           0.000     2.549    i_vga_controller/minusOp[5]
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.853     2.573    i_vga_controller/CLK
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
                         clock pessimism             -0.289     2.284    
                         clock uncertainty            0.070     2.354    
    SLICE_X85Y50         FDCE (Hold_fdce_C_D)         0.105     2.459    i_vga_controller/XCoordxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.891%)  route 0.320ns (58.109%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.590     2.021    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141     2.162 f  i_vga_controller/HCntxDP_reg[3]/Q
                         net (fo=6, routed)           0.222     2.384    i_vga_controller/HCntxDP_reg_n_0_[3]
    SLICE_X84Y50         LUT6 (Prop_lut6_I2_O)        0.045     2.429 r  i_vga_controller/HCntxDP[11]_i_2/O
                         net (fo=12, routed)          0.098     2.528    i_vga_controller/HCntxDP[11]_i_2_n_0
    SLICE_X82Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.573 r  i_vga_controller/HCntxDP[11]_i_1/O
                         net (fo=1, routed)           0.000     2.573    i_vga_controller/HCntxDP[11]
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.853     2.573    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[11]/C
                         clock pessimism             -0.289     2.284    
                         clock uncertainty            0.070     2.354    
    SLICE_X82Y50         FDCE (Hold_fdce_C_D)         0.121     2.475    i_vga_controller/HCntxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.392ns (73.168%)  route 0.144ns (26.832%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.591     2.022    i_vga_controller/CLK
    SLICE_X87Y49         FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.128     2.150 r  i_vga_controller/VCntxDP_reg[3]/Q
                         net (fo=5, routed)           0.143     2.293    i_vga_controller/VCntxDP_reg_n_0_[3]
    SLICE_X88Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.171     2.464 r  i_vga_controller/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.464    i_vga_controller/minusOp_inferred__0/i__carry_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.503 r  i_vga_controller/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.504    i_vga_controller/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.558 r  i_vga_controller/minusOp_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.000     2.558    i_vga_controller/minusOp_inferred__0/i__carry__1_n_7
    SLICE_X88Y50         FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.854     2.574    i_vga_controller/CLK
    SLICE_X88Y50         FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
                         clock pessimism             -0.289     2.285    
                         clock uncertainty            0.070     2.355    
    SLICE_X88Y50         FDCE (Hold_fdce_C_D)         0.105     2.460    i_vga_controller/YCoordxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 i_mandelbrot/XCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.119%)  route 0.266ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.605     2.036    i_mandelbrot/clk_out1
    SLICE_X92Y31         FDCE                                         r  i_mandelbrot/XCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDCE (Prop_fdce_C_Q)         0.164     2.200 r  i_mandelbrot/XCntxDP_reg[3]/Q
                         net (fo=19, routed)          0.266     2.466    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X4Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.916     2.637    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.522     2.115    
                         clock uncertainty            0.070     2.184    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.367    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[10]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.070    20.131    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[11]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.070    20.131    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[6]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.070    20.131    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.247ns  (logic 6.314ns (61.619%)  route 3.933ns (38.381%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.351ns = ( 19.684 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.940    17.160    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.622    19.684    i_mandelbrot/clk_out1
    SLICE_X91Y44         FDCE                                         r  i_mandelbrot/IterxDP_reg[9]/C
                         clock pessimism              0.517    20.201    
                         clock uncertainty           -0.070    20.131    
    SLICE_X91Y44         FDCE (Setup_fdce_C_CE)      -0.407    19.724    i_mandelbrot/IterxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         19.724    
                         arrival time                         -17.160    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.244ns  (logic 6.314ns (61.637%)  route 3.930ns (38.363%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.937    17.157    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[4]/C
                         clock pessimism              0.555    20.238    
                         clock uncertainty           -0.070    20.168    
    SLICE_X92Y42         FDCE (Setup_fdce_C_CE)      -0.371    19.797    i_mandelbrot/IterxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         19.797    
                         arrival time                         -17.157    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.244ns  (logic 6.314ns (61.637%)  route 3.930ns (38.363%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.937    17.157    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X92Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[5]/C
                         clock pessimism              0.555    20.238    
                         clock uncertainty           -0.070    20.168    
    SLICE_X92Y42         FDCE (Setup_fdce_C_CE)      -0.371    19.797    i_mandelbrot/IterxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         19.797    
                         arrival time                         -17.157    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[0]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.070    20.130    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.723    i_mandelbrot/IterxDP_reg[0]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[1]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.070    20.130    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.723    i_mandelbrot/IterxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[2]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.070    20.130    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.723    i_mandelbrot/IterxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 i_mandelbrot/zRealCntxDP_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_mandelbrot/IterxDP_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.075ns  (logic 6.314ns (62.672%)  route 3.761ns (37.328%))
  Logic Levels:           4  (DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.350ns = ( 19.683 - 13.333 ) 
    Source Clock Delay      (SCD):    6.914ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.783     6.914    i_mandelbrot/clk_out1
    SLICE_X92Y27         FDPE                                         r  i_mandelbrot/zRealCntxDP_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y27         FDPE (Prop_fdpe_C_Q)         0.518     7.432 r  i_mandelbrot/zRealCntxDP_reg[17]/Q
                         net (fo=26, routed)          1.010     8.442    i_mandelbrot/zRealCntxDP[17]
    DSP48_X3Y9           DSP48E1 (Prop_dsp48e1_A[29]_PCOUT[47])
                                                      4.036    12.478 r  i_mandelbrot/XComplex_FULLxDP/PCOUT[47]
                         net (fo=1, routed)           0.056    12.534    i_mandelbrot/XComplex_FULLxDP_n_106
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[32])
                                                      1.518    14.052 f  i_mandelbrot/Complex_NORMxDP/P[32]
                         net (fo=3, routed)           1.140    15.192    i_mandelbrot/Complex_NORMxDP_n_73
    SLICE_X92Y28         LUT4 (Prop_lut4_I1_O)        0.124    15.316 r  i_mandelbrot/IterxDP[11]_i_3/O
                         net (fo=1, routed)           0.786    16.102    i_mandelbrot/IterxDP[11]_i_3_n_0
    SLICE_X91Y32         LUT4 (Prop_lut4_I1_O)        0.118    16.220 r  i_mandelbrot/IterxDP[11]_i_1/O
                         net (fo=12, routed)          0.768    16.988    i_mandelbrot/IterxDP[11]_i_1_n_0
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         1.621    19.683    i_mandelbrot/clk_out1
    SLICE_X91Y42         FDCE                                         r  i_mandelbrot/IterxDP_reg[3]/C
                         clock pessimism              0.517    20.200    
                         clock uncertainty           -0.070    20.130    
    SLICE_X91Y42         FDCE (Setup_fdce_C_CE)      -0.407    19.723    i_mandelbrot/IterxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                  2.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.287ns (56.628%)  route 0.220ns (43.372%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.590     2.021    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141     2.162 r  i_vga_controller/HCntxDP_reg[3]/Q
                         net (fo=6, routed)           0.220     2.382    i_vga_controller/HCntxDP_reg_n_0_[3]
    SLICE_X85Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.528 r  i_vga_controller/minusOp_carry/O[2]
                         net (fo=1, routed)           0.000     2.528    i_vga_controller/minusOp[4]
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.853     2.573    i_vga_controller/CLK
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[4]/C
                         clock pessimism             -0.289     2.284    
                         clock uncertainty            0.070     2.354    
    SLICE_X85Y50         FDCE (Hold_fdce_C_D)         0.105     2.459    i_vga_controller/XCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.289ns (55.442%)  route 0.232ns (44.558%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X87Y50         FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDCE (Prop_fdce_C_Q)         0.128     2.143 f  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=6, routed)           0.232     2.375    i_vga_controller/VCntxDP_reg_n_0_[8]
    SLICE_X88Y49         LUT1 (Prop_lut1_I0_O)        0.098     2.473 r  i_vga_controller/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.473    i_vga_controller/i__carry__0_i_1_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.536 r  i_vga_controller/minusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     2.536    i_vga_controller/minusOp_inferred__0/i__carry__0_n_4
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
                         clock pessimism             -0.289     2.290    
                         clock uncertainty            0.070     2.360    
    SLICE_X88Y49         FDCE (Hold_fdce_C_D)         0.105     2.465    i_vga_controller/YCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.670%)  route 0.331ns (61.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.164     2.179 f  i_vga_controller/HCntxDP_reg[10]/Q
                         net (fo=17, routed)          0.331     2.511    i_vga_controller/HCntxDP_reg_n_0_[10]
    SLICE_X82Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.556 r  i_vga_controller/HCntxDP[7]_i_1/O
                         net (fo=1, routed)           0.000     2.556    i_vga_controller/HCntxDP[7]
    SLICE_X82Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X82Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[7]/C
                         clock pessimism             -0.289     2.290    
                         clock uncertainty            0.070     2.360    
    SLICE_X82Y49         FDCE (Hold_fdce_C_D)         0.121     2.481    i_vga_controller/HCntxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.251ns (47.317%)  route 0.279ns (52.683%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X87Y50         FDCE                                         r  i_vga_controller/VCntxDP_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDCE (Prop_fdce_C_Q)         0.141     2.156 f  i_vga_controller/VCntxDP_reg[6]/Q
                         net (fo=5, routed)           0.279     2.436    i_vga_controller/VCntxDP_reg_n_0_[6]
    SLICE_X88Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.481 r  i_vga_controller/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.481    i_vga_controller/i__carry__0_i_3_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.546 r  i_vga_controller/minusOp_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     2.546    i_vga_controller/minusOp_inferred__0/i__carry__0_n_6
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X88Y49         FDCE                                         r  i_vga_controller/YCoordxDP_reg[6]/C
                         clock pessimism             -0.289     2.290    
                         clock uncertainty            0.070     2.360    
    SLICE_X88Y49         FDCE (Hold_fdce_C_D)         0.105     2.465    i_vga_controller/YCoordxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.209ns (40.330%)  route 0.309ns (59.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.164     2.179 f  i_vga_controller/HCntxDP_reg[0]/Q
                         net (fo=14, routed)          0.309     2.488    i_vga_controller/HCntxDP_reg_n_0_[0]
    SLICE_X84Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.533 r  i_vga_controller/HCntxDP[3]_i_1/O
                         net (fo=1, routed)           0.000     2.533    i_vga_controller/HCntxDP[3]
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
                         clock pessimism             -0.289     2.290    
                         clock uncertainty            0.070     2.360    
    SLICE_X84Y49         FDCE (Hold_fdce_C_D)         0.092     2.452    i_vga_controller/HCntxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.982%)  route 0.314ns (60.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.584     2.015    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y50         FDCE (Prop_fdce_C_Q)         0.164     2.179 f  i_vga_controller/HCntxDP_reg[10]/Q
                         net (fo=17, routed)          0.314     2.493    i_vga_controller/HCntxDP_reg_n_0_[10]
    SLICE_X84Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.538 r  i_vga_controller/HCntxDP[6]_i_1/O
                         net (fo=1, routed)           0.000     2.538    i_vga_controller/HCntxDP[6]
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859     2.579    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[6]/C
                         clock pessimism             -0.289     2.290    
                         clock uncertainty            0.070     2.360    
    SLICE_X84Y49         FDCE (Hold_fdce_C_D)         0.092     2.452    i_vga_controller/HCntxDP_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.308ns (58.353%)  route 0.220ns (41.647%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.590     2.021    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141     2.162 r  i_vga_controller/HCntxDP_reg[3]/Q
                         net (fo=6, routed)           0.220     2.382    i_vga_controller/HCntxDP_reg_n_0_[3]
    SLICE_X85Y50         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     2.549 r  i_vga_controller/minusOp_carry/O[3]
                         net (fo=1, routed)           0.000     2.549    i_vga_controller/minusOp[5]
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.853     2.573    i_vga_controller/CLK
    SLICE_X85Y50         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
                         clock pessimism             -0.289     2.284    
                         clock uncertainty            0.070     2.354    
    SLICE_X85Y50         FDCE (Hold_fdce_C_D)         0.105     2.459    i_vga_controller/XCoordxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/HCntxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.231ns (41.891%)  route 0.320ns (58.109%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.573ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.590     2.021    i_vga_controller/CLK
    SLICE_X84Y49         FDCE                                         r  i_vga_controller/HCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141     2.162 f  i_vga_controller/HCntxDP_reg[3]/Q
                         net (fo=6, routed)           0.222     2.384    i_vga_controller/HCntxDP_reg_n_0_[3]
    SLICE_X84Y50         LUT6 (Prop_lut6_I2_O)        0.045     2.429 r  i_vga_controller/HCntxDP[11]_i_2/O
                         net (fo=12, routed)          0.098     2.528    i_vga_controller/HCntxDP[11]_i_2_n_0
    SLICE_X82Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.573 r  i_vga_controller/HCntxDP[11]_i_1/O
                         net (fo=1, routed)           0.000     2.573    i_vga_controller/HCntxDP[11]
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.853     2.573    i_vga_controller/CLK
    SLICE_X82Y50         FDCE                                         r  i_vga_controller/HCntxDP_reg[11]/C
                         clock pessimism             -0.289     2.284    
                         clock uncertainty            0.070     2.354    
    SLICE_X82Y50         FDCE (Hold_fdce_C_D)         0.121     2.475    i_vga_controller/HCntxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.392ns (73.168%)  route 0.144ns (26.832%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.591     2.022    i_vga_controller/CLK
    SLICE_X87Y49         FDCE                                         r  i_vga_controller/VCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.128     2.150 r  i_vga_controller/VCntxDP_reg[3]/Q
                         net (fo=5, routed)           0.143     2.293    i_vga_controller/VCntxDP_reg_n_0_[3]
    SLICE_X88Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.171     2.464 r  i_vga_controller/minusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.464    i_vga_controller/minusOp_inferred__0/i__carry_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.503 r  i_vga_controller/minusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.504    i_vga_controller/minusOp_inferred__0/i__carry__0_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.558 r  i_vga_controller/minusOp_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.000     2.558    i_vga_controller/minusOp_inferred__0/i__carry__1_n_7
    SLICE_X88Y50         FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.854     2.574    i_vga_controller/CLK
    SLICE_X88Y50         FDCE                                         r  i_vga_controller/YCoordxDP_reg[9]/C
                         clock pessimism             -0.289     2.285    
                         clock uncertainty            0.070     2.355    
    SLICE_X88Y50         FDCE (Hold_fdce_C_D)         0.105     2.460    i_vga_controller/YCoordxDP_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 i_mandelbrot/XCntxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.119%)  route 0.266ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.605     2.036    i_mandelbrot/clk_out1
    SLICE_X92Y31         FDCE                                         r  i_mandelbrot/XCntxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y31         FDCE (Prop_fdce_C_Q)         0.164     2.200 r  i_mandelbrot/XCntxDP_reg[3]/Q
                         net (fo=19, routed)          0.266     2.466    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[1]
    RAMB36_X4Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=199, routed)         0.916     2.637    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X4Y6          RAMB36E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.522     2.115    
                         clock uncertainty            0.070     2.184    
    RAMB36_X4Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.367    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.099    





