-- This mini project is done during the ITI diplome in digital verification track 
   Contents files 
   1- Combinational multiplier/divider -> edit2.vhd
   2- Sequential multiplier/divider -> seq_mult_final.vhd
   3- Simple Testbench architecture -> tb.vhd  
   4- Designs bug log file generated by the testbench -> errors_log.txt
   5- Direct test cases vector inputs -> vector_f.txt
   6- Results from comparing the outputs of the combinational and the sequential designs -> compare_log.txt
