Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: top_practica4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_practica4.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_practica4"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top_practica4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\registro\registro.vhd" into library work
Parsing entity <registro>.
Parsing architecture <Behavioral> of entity <registro>.
Parsing VHDL file "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\mux_32_1\mux_32_1.vhd" into library work
Parsing entity <mux_32_1>.
Parsing architecture <Behavioral> of entity <mux_32_1>.
Parsing VHDL file "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\d_5a32\d_5a32.vhd" into library work
Parsing entity <d_5a32>.
Parsing architecture <Behavioral> of entity <d_5a32>.
Parsing VHDL file "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\e_r\e_r.vhd" into library work
Parsing entity <e_r>.
Parsing architecture <Behavioral> of entity <e_r>.
Parsing VHDL file "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\cont\cont.vhd" into library work
Parsing entity <cont>.
Parsing architecture <Behavioral> of entity <cont>.
Parsing VHDL file "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\clk_divisor\clk_divisor.vhd" into library work
Parsing entity <clk_divisor>.
Parsing architecture <Behavioral> of entity <clk_divisor>.
Parsing VHDL file "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\archivo_registro\archivo_registro.vhd" into library work
Parsing entity <archivo_registro>.
Parsing architecture <Behavioral> of entity <archivo_registro>.
Parsing VHDL file "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\top_practica4\top_practica4.vhd" into library work
Parsing entity <top_practica4>.
Parsing architecture <Behavioral> of entity <top_practica4>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_practica4> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <clk_divisor> (architecture <Behavioral>) from library <work>.

Elaborating entity <e_r> (architecture <Behavioral>) from library <work>.

Elaborating entity <cont> (architecture <Behavioral>) from library <work>.

Elaborating entity <archivo_registro> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <d_5a32> (architecture <Behavioral>) from library <work>.

Elaborating entity <registro> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mux_32_1> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_practica4>.
    Related source file is "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\top_practica4\top_practica4.vhd".
        N = 4
    Summary:
	no macro.
Unit <top_practica4> synthesized.

Synthesizing Unit <clk_divisor>.
    Related source file is "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\clk_divisor\clk_divisor.vhd".
    Found 19-bit register for signal <q_aux>.
    Found 19-bit adder for signal <q_aux[18]_GND_6_o_add_0_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <clk_divisor> synthesized.

Synthesizing Unit <e_r>.
    Related source file is "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\e_r\e_r.vhd".
    Found 1-bit register for signal <q1>.
    Found 1-bit register for signal <q0>.
    Found 1-bit register for signal <q2>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <e_r> synthesized.

Synthesizing Unit <cont>.
    Related source file is "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\cont\cont.vhd".
    Found 5-bit register for signal <cont_aux>.
    Found 5-bit adder for signal <cont_aux[4]_GND_8_o_add_0_OUT> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <cont> synthesized.

Synthesizing Unit <archivo_registro>.
    Related source file is "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\archivo_registro\archivo_registro.vhd".
        N = 4
    Summary:
	no macro.
Unit <archivo_registro> synthesized.

Synthesizing Unit <d_5a32>.
    Related source file is "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\d_5a32\d_5a32.vhd".
    Found 32x32-bit Read Only RAM for signal <sel_w_d[4]_PWR_10_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <d_5a32> synthesized.

Synthesizing Unit <registro>.
    Related source file is "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\registro\registro.vhd".
        N = 4
    Found 4-bit register for signal <q_aux>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <registro> synthesized.

Synthesizing Unit <mux_32_1>.
    Related source file is "C:\Documents and Settings\Juan Molina\Mis documentos\Arquitectura\Practica4_arreglo\mux_32_1\mux_32_1.vhd".
        N = 4
    Found 4-bit 32-to-1 multiplexer for signal <O> created at line 36.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_32_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 4
 19-bit adder                                          : 1
 5-bit adder                                           : 3
# Registers                                            : 45
 1-bit register                                        : 9
 19-bit register                                       : 1
 4-bit register                                        : 32
 5-bit register                                        : 3
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 32-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_divisor>.
The following registers are absorbed into counter <q_aux>: 1 register on signal <q_aux>.
Unit <clk_divisor> synthesized (advanced).

Synthesizing (advanced) Unit <cont>.
The following registers are absorbed into counter <cont_aux>: 1 register on signal <cont_aux>.
Unit <cont> synthesized (advanced).

Synthesizing (advanced) Unit <d_5a32>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sel_w_d[4]_PWR_10_o_wide_mux_0_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel_w_d>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <d_5a32> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port distributed Read Only RAM       : 1
# Counters                                             : 4
 19-bit up counter                                     : 1
 5-bit up counter                                      : 3
# Registers                                            : 137
 Flip-Flops                                            : 137
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 32-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_practica4> ...

Optimizing unit <archivo_registro> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_practica4, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 171
 Flip-Flops                                            : 171

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_practica4.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 196
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 18
#      LUT2                        : 3
#      LUT3                        : 6
#      LUT4                        : 3
#      LUT5                        : 3
#      LUT6                        : 112
#      MUXCY                       : 18
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 19
# FlipFlops/Latches                : 171
#      FDC                         : 43
#      FDCE                        : 128
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 12
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             171  out of  18224     0%  
 Number of Slice LUTs:                  149  out of   9112     1%  
    Number used as Logic:               149  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    215
   Number with an unused Flip Flop:      44  out of    215    20%  
   Number with an unused LUT:            66  out of    215    30%  
   Number of fully used LUT-FF pairs:   105  out of    215    48%  
   Number of unique control sets:        39

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
clk_div/q_aux_18                   | BUFG                     | 137   |
sal_aux2(e_r2/sal1:O)              | NONE(*)(cont2/cont_aux_0)| 5     |
clk                                | BUFGP                    | 19    |
sal_aux1(e_r1/sal1:O)              | NONE(*)(cont1/cont_aux_0)| 5     |
sal_aux0(e_r0/sal1:O)              | NONE(*)(cont0/cont_aux_0)| 5     |
-----------------------------------+--------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.696ns (Maximum Frequency: 370.907MHz)
   Minimum input arrival time before clock: 3.826ns
   Maximum output required time after clock: 6.683ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div/q_aux_18'
  Clock period: 1.165ns (frequency: 858.185MHz)
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               1.165ns (Levels of Logic = 0)
  Source:            e_r2/q1 (FF)
  Destination:       e_r2/q0 (FF)
  Source Clock:      clk_div/q_aux_18 rising
  Destination Clock: clk_div/q_aux_18 rising

  Data Path: e_r2/q1 to e_r2/q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  e_r2/q1 (e_r2/q1)
     FDC:D                     0.102          e_r2/q0
    ----------------------------------------
    Total                      1.165ns (0.549ns logic, 0.616ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sal_aux2'
  Clock period: 2.696ns (frequency: 370.907MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               2.696ns (Levels of Logic = 1)
  Source:            cont2/cont_aux_0 (FF)
  Destination:       cont2/cont_aux_0 (FF)
  Source Clock:      sal_aux2 rising
  Destination Clock: sal_aux2 rising

  Data Path: cont2/cont_aux_0 to cont2/cont_aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             37   0.447   1.362  cont2/cont_aux_0 (cont2/cont_aux_0)
     INV:I->O              1   0.206   0.579  cont2/Mcount_cont_aux_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.102          cont2/cont_aux_0
    ----------------------------------------
    Total                      2.696ns (0.755ns logic, 1.941ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.009ns (frequency: 497.797MHz)
  Total number of paths / destination ports: 190 / 19
-------------------------------------------------------------------------
Delay:               2.009ns (Levels of Logic = 20)
  Source:            clk_div/q_aux_0 (FF)
  Destination:       clk_div/q_aux_18 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_div/q_aux_0 to clk_div/q_aux_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  clk_div/q_aux_0 (clk_div/q_aux_0)
     INV:I->O              1   0.206   0.000  clk_div/Mcount_q_aux_lut<0>_INV_0 (clk_div/Mcount_q_aux_lut<0>)
     MUXCY:S->O            1   0.172   0.000  clk_div/Mcount_q_aux_cy<0> (clk_div/Mcount_q_aux_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<1> (clk_div/Mcount_q_aux_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<2> (clk_div/Mcount_q_aux_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<3> (clk_div/Mcount_q_aux_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<4> (clk_div/Mcount_q_aux_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<5> (clk_div/Mcount_q_aux_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<6> (clk_div/Mcount_q_aux_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<7> (clk_div/Mcount_q_aux_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<8> (clk_div/Mcount_q_aux_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<9> (clk_div/Mcount_q_aux_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<10> (clk_div/Mcount_q_aux_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<11> (clk_div/Mcount_q_aux_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<12> (clk_div/Mcount_q_aux_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<13> (clk_div/Mcount_q_aux_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<14> (clk_div/Mcount_q_aux_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<15> (clk_div/Mcount_q_aux_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  clk_div/Mcount_q_aux_cy<16> (clk_div/Mcount_q_aux_cy<16>)
     MUXCY:CI->O           0   0.019   0.000  clk_div/Mcount_q_aux_cy<17> (clk_div/Mcount_q_aux_cy<17>)
     XORCY:CI->O           1   0.180   0.000  clk_div/Mcount_q_aux_xor<18> (Result<18>)
     FDC:D                     0.102          clk_div/q_aux_18
    ----------------------------------------
    Total                      2.009ns (1.430ns logic, 0.579ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sal_aux1'
  Clock period: 2.696ns (frequency: 370.907MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               2.696ns (Levels of Logic = 1)
  Source:            cont1/cont_aux_0 (FF)
  Destination:       cont1/cont_aux_0 (FF)
  Source Clock:      sal_aux1 rising
  Destination Clock: sal_aux1 rising

  Data Path: cont1/cont_aux_0 to cont1/cont_aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             37   0.447   1.362  cont1/cont_aux_0 (cont1/cont_aux_0)
     INV:I->O              1   0.206   0.579  cont1/Mcount_cont_aux_xor<0>11_INV_0 (Result<0>2)
     FDC:D                     0.102          cont1/cont_aux_0
    ----------------------------------------
    Total                      2.696ns (0.755ns logic, 1.941ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sal_aux0'
  Clock period: 2.696ns (frequency: 370.907MHz)
  Total number of paths / destination ports: 15 / 5
-------------------------------------------------------------------------
Delay:               2.696ns (Levels of Logic = 1)
  Source:            cont0/cont_aux_0 (FF)
  Destination:       cont0/cont_aux_0 (FF)
  Source Clock:      sal_aux0 rising
  Destination Clock: sal_aux0 rising

  Data Path: cont0/cont_aux_0 to cont0/cont_aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             37   0.447   1.362  cont0/cont_aux_0 (cont0/cont_aux_0)
     INV:I->O              1   0.206   0.579  cont0/Mcount_cont_aux_xor<0>11_INV_0 (Result<0>3)
     FDC:D                     0.102          cont0/cont_aux_0
    ----------------------------------------
    Total                      2.696ns (0.755ns logic, 1.941ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div/q_aux_18'
  Total number of paths / destination ports: 396 / 396
-------------------------------------------------------------------------
Offset:              3.826ns (Levels of Logic = 2)
  Source:            en_w (PAD)
  Destination:       arch_reg/instanciar_componentes[0].registros/q_aux_0 (FF)
  Destination Clock: clk_div/q_aux_18 rising

  Data Path: en_w to arch_reg/instanciar_componentes[0].registros/q_aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.222   1.396  en_w_IBUF (en_w_IBUF)
     LUT6:I4->O            4   0.203   0.683  arch_reg/decodificador/Mmux_O281 (arch_reg/en_aux<5>)
     FDCE:CE                   0.322          arch_reg/instanciar_componentes[5].registros/q_aux_0
    ----------------------------------------
    Total                      3.826ns (1.747ns logic, 2.079ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sal_aux2'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.454ns (Levels of Logic = 1)
  Source:            clr2 (PAD)
  Destination:       cont2/cont_aux_0 (FF)
  Destination Clock: sal_aux2 rising

  Data Path: clr2 to cont2/cont_aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  clr2_IBUF (clr2_IBUF)
     FDC:CLR                   0.430          cont2/cont_aux_0
    ----------------------------------------
    Total                      2.454ns (1.652ns logic, 0.802ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Offset:              3.652ns (Levels of Logic = 1)
  Source:            clr (PAD)
  Destination:       clk_div/q_aux_0 (FF)
  Destination Clock: clk rising

  Data Path: clr to clk_div/q_aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           147   1.222   2.000  clr_IBUF (clr_IBUF)
     FDC:CLR                   0.430          clk_div/q_aux_0
    ----------------------------------------
    Total                      3.652ns (1.652ns logic, 2.000ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sal_aux1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.454ns (Levels of Logic = 1)
  Source:            clr1 (PAD)
  Destination:       cont1/cont_aux_0 (FF)
  Destination Clock: sal_aux1 rising

  Data Path: clr1 to cont1/cont_aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  clr1_IBUF (clr1_IBUF)
     FDC:CLR                   0.430          cont1/cont_aux_0
    ----------------------------------------
    Total                      2.454ns (1.652ns logic, 0.802ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sal_aux0'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.454ns (Levels of Logic = 1)
  Source:            clr0 (PAD)
  Destination:       cont0/cont_aux_0 (FF)
  Destination Clock: sal_aux0 rising

  Data Path: clr0 to cont0/cont_aux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.802  clr0_IBUF (clr0_IBUF)
     FDC:CLR                   0.430          cont0/cont_aux_0
    ----------------------------------------
    Total                      2.454ns (1.652ns logic, 0.802ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sal_aux2'
  Total number of paths / destination ports: 84 / 4
-------------------------------------------------------------------------
Offset:              6.683ns (Levels of Logic = 4)
  Source:            cont2/cont_aux_1 (FF)
  Destination:       O_r<3> (PAD)
  Source Clock:      sal_aux2 rising

  Data Path: cont2/cont_aux_1 to O_r<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             36   0.447   1.713  cont2/cont_aux_1 (cont2/cont_aux_1)
     LUT6:I0->O            1   0.203   0.827  arch_reg/mux_r/Mmux_O_81 (arch_reg/mux_r/Mmux_O_81)
     LUT6:I2->O            1   0.203   0.000  arch_reg/mux_r/Mmux_O_3 (arch_reg/mux_r/Mmux_O_3)
     MUXF7:I1->O           1   0.140   0.579  arch_reg/mux_r/Mmux_O_2_f7 (O_r_0_OBUF)
     OBUF:I->O                 2.571          O_r_0_OBUF (O_r<0>)
    ----------------------------------------
    Total                      6.683ns (3.564ns logic, 3.119ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div/q_aux_18'
  Total number of paths / destination ports: 256 / 8
-------------------------------------------------------------------------
Offset:              5.834ns (Levels of Logic = 4)
  Source:            arch_reg/instanciar_componentes[26].registros/q_aux_3 (FF)
  Destination:       O_r<3> (PAD)
  Source Clock:      clk_div/q_aux_18 rising

  Data Path: arch_reg/instanciar_componentes[26].registros/q_aux_3 to O_r<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.864  arch_reg/instanciar_componentes[26].registros/q_aux_3 (arch_reg/instanciar_componentes[26].registros/q_aux_3)
     LUT6:I2->O            1   0.203   0.827  arch_reg/mux_r/Mmux_O_810 (arch_reg/mux_r/Mmux_O_810)
     LUT6:I2->O            1   0.203   0.000  arch_reg/mux_r/Mmux_O_33 (arch_reg/mux_r/Mmux_O_33)
     MUXF7:I1->O           1   0.140   0.579  arch_reg/mux_r/Mmux_O_2_f7_2 (O_r_3_OBUF)
     OBUF:I->O                 2.571          O_r_3_OBUF (O_r<3>)
    ----------------------------------------
    Total                      5.834ns (3.564ns logic, 2.270ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sal_aux1'
  Total number of paths / destination ports: 84 / 4
-------------------------------------------------------------------------
Offset:              6.683ns (Levels of Logic = 4)
  Source:            cont1/cont_aux_1 (FF)
  Destination:       O_d<3> (PAD)
  Source Clock:      sal_aux1 rising

  Data Path: cont1/cont_aux_1 to O_d<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             36   0.447   1.713  cont1/cont_aux_1 (cont1/cont_aux_1)
     LUT6:I0->O            1   0.203   0.827  arch_reg/mux_d/Mmux_O_81 (arch_reg/mux_d/Mmux_O_81)
     LUT6:I2->O            1   0.203   0.000  arch_reg/mux_d/Mmux_O_3 (arch_reg/mux_d/Mmux_O_3)
     MUXF7:I1->O           1   0.140   0.579  arch_reg/mux_d/Mmux_O_2_f7 (O_d_0_OBUF)
     OBUF:I->O                 2.571          O_d_0_OBUF (O_d<0>)
    ----------------------------------------
    Total                      6.683ns (3.564ns logic, 3.119ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.009|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div/q_aux_18
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk_div/q_aux_18|    1.165|         |         |         |
sal_aux0        |    3.368|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock sal_aux0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sal_aux0       |    2.696|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sal_aux1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sal_aux1       |    2.696|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sal_aux2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sal_aux2       |    2.696|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.95 secs
 
--> 

Total memory usage is 147244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

