# Generated by Yosys 0.9+2406 (git sha1 4160acc0, clang 6.0.0-1ubuntu2 -fPIC -Os)

.model chip
.inputs io_11_17_1 b a
.outputs y
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=io_11_17_1 I3=b O=y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.names $false n4
1 1
.names y n7
1 1
.names $false n8
1 1
.end
