Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Nov 27 13:23:02 2022
| Host         : ECE-PHO115-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file term_interf_top_timing_summary_routed.rpt -pb term_interf_top_timing_summary_routed.pb -rpx term_interf_top_timing_summary_routed.rpx -warn_on_violation
| Design       : term_interf_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2064 register/latch pins with no clock driven by root clock pin: BTN[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UART_con/RX/o_RX_DV_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UART_con/TX/FSM_sequential_txState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UART_con/TX/FSM_sequential_txState_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA1/hsection_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: VGA1/hsection_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: VGA1/pixel_clk_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/blank_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[10]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/hcounter_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[10]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[7]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: VGA1/vga_controller/vcounter_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: btn/db/u1/slow_clk_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: cs/cs_reg[1]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: cs/cs_reg[2]/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: cs/cs_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[100]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[101]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[102]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[103]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[104]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[105]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[106]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[107]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[108]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[109]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[110]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[111]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[112]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[113]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[114]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[115]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[116]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[117]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[118]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[119]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[120]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[121]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[122]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[123]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[124]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[125]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[126]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[127]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[128]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[129]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[130]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[131]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[132]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[133]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[134]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[135]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[136]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[137]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[138]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[139]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[140]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[141]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[142]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[143]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[144]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[145]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[146]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[147]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[148]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[149]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[150]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[151]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[152]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[153]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[154]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[155]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[156]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[157]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[158]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[159]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[160]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[161]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[162]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[163]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[164]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[165]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[166]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[167]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[168]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[169]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[170]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[171]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[172]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[173]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[174]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[175]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[176]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[177]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[178]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[179]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[180]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[181]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[182]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[183]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[184]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[185]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[186]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[187]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[188]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[189]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[190]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[191]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[192]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[193]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[194]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[195]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[196]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[197]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[198]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[199]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[200]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[201]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[202]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[203]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[204]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[205]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[206]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[207]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[208]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[209]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[210]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[211]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[212]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[213]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[214]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[215]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[216]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[217]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[218]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[219]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[220]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[221]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[222]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[223]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[224]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[225]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[226]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[227]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[228]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[229]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[230]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[231]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[232]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[233]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[234]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[235]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[236]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[237]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[238]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[239]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[240]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[241]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[242]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[243]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[244]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[245]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[246]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[247]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[248]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[249]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[250]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[251]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[252]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[253]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[254]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[255]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[256]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[257]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[258]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[259]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[260]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[261]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[262]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[263]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[264]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[265]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[266]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[267]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[268]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[269]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[270]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[271]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[272]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[273]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[274]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[275]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[276]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[277]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[278]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[279]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[280]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[281]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[282]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[283]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[284]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[285]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[286]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[287]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[288]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[289]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[290]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[291]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[292]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[293]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[294]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[295]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[296]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[297]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[298]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[299]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[300]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[301]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[302]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[303]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[304]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[305]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[306]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[307]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[308]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[309]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[310]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[311]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[312]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[313]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[314]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[315]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[316]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[317]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[318]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[319]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[320]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[321]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[322]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[323]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[324]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[325]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[326]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[327]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[328]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[329]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[32]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[330]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[331]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[332]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[333]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[334]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[335]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[336]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[337]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[338]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[339]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[33]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[340]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[341]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[342]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[343]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[344]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[345]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[346]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[347]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[348]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[349]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[34]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[350]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[351]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[352]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[353]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[354]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[355]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[356]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[357]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[358]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[359]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[35]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[360]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[361]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[362]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[363]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[364]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[365]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[366]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[367]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[368]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[369]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[36]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[370]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[371]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[372]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[373]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[374]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[375]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[376]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[377]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[378]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[379]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[37]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[380]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[381]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[382]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[383]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[384]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[385]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[386]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[387]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[388]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[389]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[38]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[390]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[391]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[392]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[393]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[394]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[395]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[396]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[397]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[398]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[399]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[39]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[400]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[401]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[402]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[403]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[404]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[405]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[406]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[407]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[408]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[409]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[40]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[410]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[411]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[412]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[413]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[414]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[415]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[416]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[417]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[418]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[419]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[41]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[420]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[421]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[422]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[423]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[424]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[425]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[426]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[427]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[428]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[429]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[42]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[430]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[431]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[432]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[433]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[434]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[435]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[436]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[437]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[438]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[439]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[43]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[440]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[441]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[442]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[443]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[444]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[445]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[446]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[447]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[448]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[449]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[44]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[450]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[451]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[452]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[453]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[454]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[455]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[456]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[457]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[458]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[459]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[45]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[460]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[461]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[462]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[463]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[464]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[465]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[466]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[467]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[468]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[469]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[46]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[470]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[471]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[472]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[473]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[474]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[475]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[476]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[477]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[478]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[479]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[47]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[480]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[481]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[482]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[483]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[484]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[485]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[486]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[487]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[488]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[489]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[48]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[490]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[491]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[492]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[493]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[494]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[495]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[496]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[497]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[498]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[499]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[49]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[500]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[501]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[502]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[503]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[504]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[505]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[506]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[507]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[508]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[509]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[50]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[510]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[511]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[51]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[52]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[53]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[54]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[55]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[56]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[57]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[58]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[59]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[60]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[61]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[62]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[63]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[64]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[65]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[66]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[67]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[68]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[69]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[70]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[71]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[72]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[73]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[74]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[75]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[76]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[77]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[78]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[79]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[80]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[81]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[82]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[83]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[84]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[85]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[86]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[87]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[88]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[89]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[90]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[91]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[92]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[93]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[94]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[95]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[96]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[97]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[98]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[99]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cs/fifo/fifo_counter_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cs/rd_c_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: cs/rd_c_reg[1]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: dl/FSM_sequential_curr_state_reg[0]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: dl/FSM_sequential_curr_state_reg[1]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: dl/FSM_sequential_curr_state_reg[2]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: dl/FSM_sequential_curr_state_reg[3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[0]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[10]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[11]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[1]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[3]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[4]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[5]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[6]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[7]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[8]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dl/inst_addr_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp1/FSM_onehot_halt_cs_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp1/FSM_onehot_halt_cs_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dp1/FSM_onehot_halt_cs_reg[2]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/ap_start_cs_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dp1/fetch_0/stall_cs_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: dp1/fetch_0/stall_cs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dp1/reg1/dout_reg[63]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[17]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[18]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[19]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[20]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[21]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[22]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[23]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[24]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[25]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[26]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[27]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[28]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[33]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[34]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[35]/Q (HIGH)

 There are 2064 register/latch pins with no clock driven by root clock pin: dp1/reg2/dout_reg[36]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: keyboard_interface/CLK50MHZ_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_interface/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: keyboard_interface/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_interface/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/FSM_onehot_cs_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/FSM_onehot_cs_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/FSM_onehot_cs_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/debouncer1/O0_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: keyboard_interface/keyboard/flag_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line96/FSM_onehot_uart_cs_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: nolabel_line96/FSM_onehot_uart_cs_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line96/FSM_onehot_uart_cs_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4628 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.667    -3516.772                    999                 1709        0.055        0.000                      0                 1709        4.500        0.000                       0                  1122  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -12.667    -3516.772                    999                 1709        0.055        0.000                      0                 1709        4.500        0.000                       0                  1122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          999  Failing Endpoints,  Worst Slack      -12.667ns,  Total Violation    -3516.772ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.667ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.753ns  (logic 17.821ns (78.325%)  route 4.932ns (21.675%))
  Logic Levels:           142  (CARRY4=140 LUT3=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 15.082 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.609     5.211    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  cs/fifo/fifo_counter_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  cs/fifo/fifo_counter_reg[289]/Q
                         net (fo=4, routed)           0.950     6.618    cs/fifo/fifo_counter_reg[289]
    SLICE_X53Y114        LUT3 (Prop_lut3_I1_O)        0.124     6.742 r  cs/fifo/fifo_counter3__95_carry_i_4/O
                         net (fo=1, routed)           0.000     6.742    cs/fifo/fifo_counter3__95_carry_i_4_n_2
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.274 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.274    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.502    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.616 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.616    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.730    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.844    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.958    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.072    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.186    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.300    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.009     8.423    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.326    11.862    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X55Y33         LUT5 (Prop_lut5_I2_O)        0.124    11.986 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=493, routed)         0.627    12.613    cs/fifo/p_2_in
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.246 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.246    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.360    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.474    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.588    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.702    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.816    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.930    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.158    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.272    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.386 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.386    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.500    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.614 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.614    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.728 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.728    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.842 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.842    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.956 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.956    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.070 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.071    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.185    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.299    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.413 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.413    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.527 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.527    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.641 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.755 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.755    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.869 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.869    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.983 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.983    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.097 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.097    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.211 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.325    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.439    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.553    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.667 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.667    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.781    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.895 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.895    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.009 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.009    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.123 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.123    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.237 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.237    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.351 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.351    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.465 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.579 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.579    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.693 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.693    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.807    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.921 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.930    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.044 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.044    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.158 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.158    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.272 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.386    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.500    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.614 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.728 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.728    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.842    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.956    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.070    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.184    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.298    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.412    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.526 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.526    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.640    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.754 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.754    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.868 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.868    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.982 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.982    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.096 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.096    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.210 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.210    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.324 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.324    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.438 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.438    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.552 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.552    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.666 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.666    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.780 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.780    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.894 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.008    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.122 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.122    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.236 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.236    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.350 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.350    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.464 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.464    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.578 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.578    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.692 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.692    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.806 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.806    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.920 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.920    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.034 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.034    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.148 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.148    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.262 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.262    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.376 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.376    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.490 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.490    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.604 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.604    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.718 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.718    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.832 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.832    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.946 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.946    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.060    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.174 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.174    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.288 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.288    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.402 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.402    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.516    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.630 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.639    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.753 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.753    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.867 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.867    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.981 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.981    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.095 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.095    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.209 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.209    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.323 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.323    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.437 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.437    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.551 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.551    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X52Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.665 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.665    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.779 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.779    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.893 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.893    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.007 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.007    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.121    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.235    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.349 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.349    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.463 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.463    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.577 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.577    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.691    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.805    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.919    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.033    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.147    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.261    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.375    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.489 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.490    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.604 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.604    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.718 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.718    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X52Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.832 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.832    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X52Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.946 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.946    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X52Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.060 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.060    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X52Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.174 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.174    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X52Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.288 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.288    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X52Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.402 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.402    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X52Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.516 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.516    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X52Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.630 r  cs/fifo/fifo_counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.630    cs/fifo/fifo_counter_reg[504]_i_1_n_2
    SLICE_X52Y160        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.964 r  cs/fifo/fifo_counter_reg[508]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.964    cs/fifo/fifo_counter_reg[508]_i_1_n_8
    SLICE_X52Y160        FDRE                                         r  cs/fifo/fifo_counter_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.660    15.082    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y160        FDRE                                         r  cs/fifo/fifo_counter_reg[509]/C
                         clock pessimism              0.188    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X52Y160        FDRE (Setup_fdre_C_D)        0.062    15.297    cs/fifo/fifo_counter_reg[509]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -27.964    
  -------------------------------------------------------------------
                         slack                                -12.667    

Slack (VIOLATED) :        -12.646ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.732ns  (logic 17.800ns (78.305%)  route 4.932ns (21.695%))
  Logic Levels:           142  (CARRY4=140 LUT3=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 15.082 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.609     5.211    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  cs/fifo/fifo_counter_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  cs/fifo/fifo_counter_reg[289]/Q
                         net (fo=4, routed)           0.950     6.618    cs/fifo/fifo_counter_reg[289]
    SLICE_X53Y114        LUT3 (Prop_lut3_I1_O)        0.124     6.742 r  cs/fifo/fifo_counter3__95_carry_i_4/O
                         net (fo=1, routed)           0.000     6.742    cs/fifo/fifo_counter3__95_carry_i_4_n_2
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.274 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.274    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.502    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.616 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.616    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.730    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.844    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.958    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.072    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.186    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.300    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.009     8.423    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.326    11.862    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X55Y33         LUT5 (Prop_lut5_I2_O)        0.124    11.986 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=493, routed)         0.627    12.613    cs/fifo/p_2_in
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.246 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.246    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.360    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.474    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.588    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.702    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.816    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.930    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.158    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.272    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.386 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.386    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.500    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.614 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.614    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.728 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.728    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.842 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.842    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.956 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.956    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.070 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.071    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.185    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.299    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.413 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.413    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.527 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.527    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.641 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.755 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.755    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.869 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.869    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.983 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.983    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.097 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.097    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.211 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.325    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.439    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.553    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.667 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.667    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.781    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.895 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.895    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.009 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.009    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.123 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.123    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.237 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.237    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.351 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.351    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.465 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.579 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.579    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.693 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.693    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.807    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.921 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.930    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.044 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.044    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.158 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.158    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.272 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.386    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.500    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.614 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.728 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.728    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.842    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.956    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.070    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.184    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.298    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.412    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.526 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.526    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.640    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.754 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.754    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.868 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.868    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.982 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.982    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.096 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.096    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.210 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.210    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.324 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.324    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.438 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.438    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.552 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.552    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.666 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.666    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.780 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.780    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.894 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.008    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.122 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.122    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.236 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.236    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.350 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.350    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.464 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.464    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.578 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.578    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.692 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.692    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.806 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.806    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.920 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.920    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.034 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.034    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.148 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.148    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.262 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.262    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.376 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.376    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.490 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.490    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.604 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.604    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.718 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.718    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.832 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.832    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.946 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.946    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.060    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.174 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.174    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.288 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.288    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.402 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.402    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.516    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.630 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.639    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.753 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.753    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.867 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.867    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.981 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.981    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.095 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.095    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.209 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.209    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.323 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.323    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.437 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.437    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.551 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.551    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X52Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.665 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.665    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.779 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.779    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.893 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.893    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.007 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.007    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.121    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.235    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.349 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.349    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.463 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.463    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.577 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.577    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.691    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.805    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.919    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.033    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.147    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.261    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.375    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.489 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.490    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.604 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.604    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.718 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.718    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X52Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.832 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.832    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X52Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.946 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.946    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X52Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.060 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.060    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X52Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.174 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.174    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X52Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.288 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.288    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X52Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.402 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.402    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X52Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.516 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.516    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X52Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.630 r  cs/fifo/fifo_counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.630    cs/fifo/fifo_counter_reg[504]_i_1_n_2
    SLICE_X52Y160        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.943 r  cs/fifo/fifo_counter_reg[508]_i_1/O[3]
                         net (fo=1, routed)           0.000    27.943    cs/fifo/fifo_counter_reg[508]_i_1_n_6
    SLICE_X52Y160        FDRE                                         r  cs/fifo/fifo_counter_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.660    15.082    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y160        FDRE                                         r  cs/fifo/fifo_counter_reg[511]/C
                         clock pessimism              0.188    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X52Y160        FDRE (Setup_fdre_C_D)        0.062    15.297    cs/fifo/fifo_counter_reg[511]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -27.943    
  -------------------------------------------------------------------
                         slack                                -12.646    

Slack (VIOLATED) :        -12.572ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.658ns  (logic 17.726ns (78.234%)  route 4.932ns (21.766%))
  Logic Levels:           142  (CARRY4=140 LUT3=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 15.082 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.609     5.211    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  cs/fifo/fifo_counter_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  cs/fifo/fifo_counter_reg[289]/Q
                         net (fo=4, routed)           0.950     6.618    cs/fifo/fifo_counter_reg[289]
    SLICE_X53Y114        LUT3 (Prop_lut3_I1_O)        0.124     6.742 r  cs/fifo/fifo_counter3__95_carry_i_4/O
                         net (fo=1, routed)           0.000     6.742    cs/fifo/fifo_counter3__95_carry_i_4_n_2
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.274 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.274    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.502    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.616 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.616    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.730    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.844    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.958    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.072    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.186    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.300    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.009     8.423    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.326    11.862    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X55Y33         LUT5 (Prop_lut5_I2_O)        0.124    11.986 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=493, routed)         0.627    12.613    cs/fifo/p_2_in
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.246 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.246    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.360    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.474    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.588    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.702    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.816    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.930    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.158    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.272    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.386 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.386    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.500    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.614 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.614    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.728 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.728    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.842 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.842    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.956 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.956    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.070 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.071    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.185    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.299    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.413 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.413    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.527 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.527    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.641 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.755 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.755    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.869 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.869    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.983 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.983    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.097 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.097    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.211 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.325    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.439    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.553    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.667 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.667    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.781    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.895 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.895    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.009 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.009    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.123 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.123    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.237 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.237    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.351 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.351    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.465 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.579 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.579    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.693 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.693    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.807    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.921 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.930    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.044 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.044    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.158 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.158    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.272 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.386    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.500    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.614 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.728 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.728    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.842    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.956    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.070    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.184    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.298    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.412    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.526 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.526    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.640    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.754 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.754    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.868 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.868    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.982 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.982    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.096 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.096    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.210 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.210    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.324 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.324    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.438 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.438    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.552 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.552    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.666 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.666    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.780 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.780    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.894 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.008    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.122 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.122    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.236 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.236    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.350 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.350    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.464 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.464    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.578 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.578    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.692 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.692    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.806 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.806    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.920 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.920    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.034 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.034    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.148 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.148    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.262 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.262    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.376 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.376    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.490 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.490    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.604 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.604    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.718 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.718    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.832 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.832    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.946 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.946    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.060    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.174 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.174    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.288 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.288    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.402 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.402    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.516    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.630 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.639    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.753 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.753    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.867 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.867    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.981 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.981    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.095 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.095    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.209 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.209    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.323 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.323    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.437 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.437    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.551 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.551    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X52Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.665 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.665    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.779 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.779    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.893 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.893    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.007 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.007    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.121    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.235    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.349 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.349    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.463 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.463    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.577 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.577    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.691    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.805    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.919    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.033    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.147    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.261    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.375    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.489 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.490    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.604 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.604    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.718 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.718    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X52Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.832 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.832    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X52Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.946 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.946    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X52Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.060 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.060    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X52Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.174 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.174    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X52Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.288 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.288    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X52Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.402 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.402    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X52Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.516 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.516    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X52Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.630 r  cs/fifo/fifo_counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.630    cs/fifo/fifo_counter_reg[504]_i_1_n_2
    SLICE_X52Y160        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.869 r  cs/fifo/fifo_counter_reg[508]_i_1/O[2]
                         net (fo=1, routed)           0.000    27.869    cs/fifo/fifo_counter_reg[508]_i_1_n_7
    SLICE_X52Y160        FDRE                                         r  cs/fifo/fifo_counter_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.660    15.082    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y160        FDRE                                         r  cs/fifo/fifo_counter_reg[510]/C
                         clock pessimism              0.188    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X52Y160        FDRE (Setup_fdre_C_D)        0.062    15.297    cs/fifo/fifo_counter_reg[510]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -27.869    
  -------------------------------------------------------------------
                         slack                                -12.572    

Slack (VIOLATED) :        -12.556ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.642ns  (logic 17.710ns (78.219%)  route 4.932ns (21.782%))
  Logic Levels:           142  (CARRY4=140 LUT3=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 15.082 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.609     5.211    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  cs/fifo/fifo_counter_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  cs/fifo/fifo_counter_reg[289]/Q
                         net (fo=4, routed)           0.950     6.618    cs/fifo/fifo_counter_reg[289]
    SLICE_X53Y114        LUT3 (Prop_lut3_I1_O)        0.124     6.742 r  cs/fifo/fifo_counter3__95_carry_i_4/O
                         net (fo=1, routed)           0.000     6.742    cs/fifo/fifo_counter3__95_carry_i_4_n_2
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.274 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.274    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.502    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.616 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.616    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.730    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.844    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.958    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.072    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.186    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.300    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.009     8.423    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.326    11.862    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X55Y33         LUT5 (Prop_lut5_I2_O)        0.124    11.986 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=493, routed)         0.627    12.613    cs/fifo/p_2_in
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.246 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.246    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.360    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.474    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.588    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.702    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.816    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.930    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.158    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.272    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.386 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.386    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.500    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.614 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.614    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.728 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.728    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.842 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.842    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.956 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.956    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.070 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.071    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.185    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.299    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.413 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.413    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.527 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.527    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.641 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.755 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.755    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.869 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.869    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.983 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.983    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.097 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.097    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.211 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.325    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.439    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.553    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.667 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.667    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.781    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.895 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.895    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.009 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.009    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.123 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.123    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.237 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.237    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.351 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.351    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.465 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.579 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.579    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.693 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.693    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.807    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.921 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.930    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.044 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.044    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.158 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.158    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.272 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.386    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.500    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.614 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.728 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.728    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.842    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.956    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.070    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.184    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.298    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.412    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.526 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.526    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.640    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.754 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.754    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.868 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.868    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.982 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.982    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.096 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.096    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.210 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.210    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.324 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.324    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.438 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.438    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.552 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.552    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.666 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.666    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.780 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.780    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.894 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.008    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.122 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.122    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.236 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.236    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.350 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.350    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.464 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.464    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.578 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.578    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.692 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.692    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.806 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.806    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.920 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.920    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.034 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.034    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.148 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.148    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.262 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.262    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.376 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.376    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.490 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.490    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.604 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.604    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.718 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.718    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.832 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.832    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.946 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.946    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.060    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.174 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.174    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.288 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.288    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.402 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.402    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.516    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.630 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.639    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.753 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.753    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.867 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.867    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.981 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.981    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.095 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.095    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.209 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.209    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.323 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.323    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.437 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.437    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.551 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.551    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X52Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.665 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.665    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.779 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.779    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.893 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.893    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.007 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.007    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.121    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.235    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.349 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.349    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.463 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.463    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.577 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.577    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.691    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.805    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.919    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.033    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.147    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.261    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.375    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.489 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.490    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.604 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.604    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.718 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.718    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X52Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.832 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.832    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X52Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.946 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.946    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X52Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.060 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.060    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X52Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.174 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.174    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X52Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.288 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.288    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X52Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.402 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.402    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X52Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.516 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.516    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X52Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.630 r  cs/fifo/fifo_counter_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.630    cs/fifo/fifo_counter_reg[504]_i_1_n_2
    SLICE_X52Y160        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    27.853 r  cs/fifo/fifo_counter_reg[508]_i_1/O[0]
                         net (fo=1, routed)           0.000    27.853    cs/fifo/fifo_counter_reg[508]_i_1_n_9
    SLICE_X52Y160        FDRE                                         r  cs/fifo/fifo_counter_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.660    15.082    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y160        FDRE                                         r  cs/fifo/fifo_counter_reg[508]/C
                         clock pessimism              0.188    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X52Y160        FDRE (Setup_fdre_C_D)        0.062    15.297    cs/fifo/fifo_counter_reg[508]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -27.853    
  -------------------------------------------------------------------
                         slack                                -12.556    

Slack (VIOLATED) :        -12.553ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.639ns  (logic 17.707ns (78.216%)  route 4.932ns (21.785%))
  Logic Levels:           141  (CARRY4=139 LUT3=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 15.082 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.609     5.211    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  cs/fifo/fifo_counter_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  cs/fifo/fifo_counter_reg[289]/Q
                         net (fo=4, routed)           0.950     6.618    cs/fifo/fifo_counter_reg[289]
    SLICE_X53Y114        LUT3 (Prop_lut3_I1_O)        0.124     6.742 r  cs/fifo/fifo_counter3__95_carry_i_4/O
                         net (fo=1, routed)           0.000     6.742    cs/fifo/fifo_counter3__95_carry_i_4_n_2
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.274 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.274    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.502    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.616 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.616    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.730    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.844    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.958    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.072    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.186    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.300    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.009     8.423    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.326    11.862    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X55Y33         LUT5 (Prop_lut5_I2_O)        0.124    11.986 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=493, routed)         0.627    12.613    cs/fifo/p_2_in
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.246 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.246    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.360    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.474    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.588    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.702    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.816    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.930    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.158    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.272    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.386 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.386    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.500    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.614 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.614    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.728 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.728    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.842 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.842    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.956 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.956    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.070 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.071    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.185    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.299    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.413 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.413    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.527 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.527    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.641 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.755 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.755    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.869 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.869    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.983 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.983    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.097 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.097    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.211 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.325    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.439    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.553    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.667 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.667    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.781    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.895 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.895    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.009 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.009    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.123 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.123    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.237 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.237    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.351 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.351    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.465 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.579 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.579    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.693 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.693    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.807    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.921 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.930    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.044 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.044    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.158 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.158    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.272 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.386    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.500    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.614 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.728 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.728    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.842    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.956    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.070    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.184    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.298    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.412    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.526 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.526    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.640    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.754 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.754    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.868 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.868    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.982 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.982    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.096 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.096    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.210 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.210    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.324 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.324    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.438 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.438    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.552 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.552    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.666 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.666    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.780 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.780    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.894 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.008    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.122 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.122    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.236 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.236    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.350 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.350    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.464 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.464    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.578 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.578    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.692 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.692    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.806 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.806    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.920 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.920    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.034 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.034    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.148 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.148    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.262 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.262    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.376 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.376    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.490 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.490    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.604 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.604    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.718 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.718    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.832 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.832    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.946 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.946    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.060    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.174 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.174    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.288 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.288    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.402 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.402    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.516    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.630 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.639    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.753 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.753    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.867 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.867    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.981 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.981    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.095 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.095    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.209 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.209    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.323 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.323    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.437 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.437    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.551 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.551    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X52Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.665 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.665    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.779 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.779    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.893 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.893    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.007 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.007    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.121    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.235    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.349 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.349    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.463 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.463    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.577 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.577    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.691    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.805    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.919    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.033    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.147    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.261    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.375    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.489 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.490    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.604 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.604    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.718 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.718    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X52Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.832 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.832    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X52Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.946 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.946    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X52Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.060 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.060    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X52Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.174 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.174    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X52Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.288 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.288    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X52Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.402 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.402    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X52Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.516 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.516    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X52Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.850 r  cs/fifo/fifo_counter_reg[504]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.850    cs/fifo/fifo_counter_reg[504]_i_1_n_8
    SLICE_X52Y159        FDRE                                         r  cs/fifo/fifo_counter_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.660    15.082    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y159        FDRE                                         r  cs/fifo/fifo_counter_reg[505]/C
                         clock pessimism              0.188    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X52Y159        FDRE (Setup_fdre_C_D)        0.062    15.297    cs/fifo/fifo_counter_reg[505]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -27.850    
  -------------------------------------------------------------------
                         slack                                -12.553    

Slack (VIOLATED) :        -12.532ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.618ns  (logic 17.686ns (78.195%)  route 4.932ns (21.805%))
  Logic Levels:           141  (CARRY4=139 LUT3=1 LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns = ( 15.082 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.609     5.211    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  cs/fifo/fifo_counter_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  cs/fifo/fifo_counter_reg[289]/Q
                         net (fo=4, routed)           0.950     6.618    cs/fifo/fifo_counter_reg[289]
    SLICE_X53Y114        LUT3 (Prop_lut3_I1_O)        0.124     6.742 r  cs/fifo/fifo_counter3__95_carry_i_4/O
                         net (fo=1, routed)           0.000     6.742    cs/fifo/fifo_counter3__95_carry_i_4_n_2
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.274 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.274    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.502    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.616 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.616    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.730    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.844    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.958    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.072    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.186    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.300    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.009     8.423    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.326    11.862    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X55Y33         LUT5 (Prop_lut5_I2_O)        0.124    11.986 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=493, routed)         0.627    12.613    cs/fifo/p_2_in
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.246 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.246    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.360    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.474    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.588    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.702    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.816    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.930    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.158    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.272    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.386 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.386    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.500    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.614 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.614    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.728 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.728    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.842 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.842    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.956 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.956    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.070 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.071    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.185    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.299    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.413 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.413    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.527 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.527    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.641 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.755 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.755    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.869 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.869    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.983 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.983    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.097 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.097    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.211 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.325    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.439    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.553    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.667 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.667    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.781    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.895 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.895    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.009 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.009    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.123 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.123    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.237 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.237    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.351 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.351    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.465 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.579 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.579    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.693 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.693    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.807    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.921 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.930    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.044 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.044    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.158 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.158    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.272 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.386    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.500    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.614 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.728 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.728    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.842    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.956    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.070    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.184    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.298    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.412    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.526 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.526    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.640    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.754 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.754    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.868 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.868    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.982 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.982    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.096 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.096    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.210 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.210    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.324 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.324    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.438 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.438    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.552 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.552    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.666 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.666    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.780 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.780    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.894 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.008    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.122 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.122    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.236 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.236    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.350 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.350    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.464 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.464    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.578 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.578    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.692 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.692    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.806 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.806    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.920 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.920    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.034 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.034    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.148 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.148    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.262 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.262    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.376 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.376    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.490 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.490    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.604 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.604    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.718 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.718    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.832 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.832    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.946 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.946    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.060    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.174 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.174    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.288 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.288    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.402 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.402    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.516    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.630 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.639    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.753 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.753    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.867 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.867    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.981 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.981    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.095 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.095    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.209 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.209    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.323 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.323    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.437 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.437    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.551 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.551    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X52Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.665 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.665    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.779 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.779    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.893 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.893    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.007 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.007    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.121    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.235    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.349 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.349    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.463 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.463    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.577 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.577    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.691    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.805    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.919    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.033    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.147    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.261    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.375    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.489 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.490    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.604 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.604    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.718 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.718    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X52Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.832 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.832    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X52Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.946 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.946    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X52Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.060 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.060    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X52Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.174 r  cs/fifo/fifo_counter_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.174    cs/fifo/fifo_counter_reg[488]_i_1_n_2
    SLICE_X52Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.288 r  cs/fifo/fifo_counter_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.288    cs/fifo/fifo_counter_reg[492]_i_1_n_2
    SLICE_X52Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.402 r  cs/fifo/fifo_counter_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.402    cs/fifo/fifo_counter_reg[496]_i_1_n_2
    SLICE_X52Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.516 r  cs/fifo/fifo_counter_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.516    cs/fifo/fifo_counter_reg[500]_i_1_n_2
    SLICE_X52Y159        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.829 r  cs/fifo/fifo_counter_reg[504]_i_1/O[3]
                         net (fo=1, routed)           0.000    27.829    cs/fifo/fifo_counter_reg[504]_i_1_n_6
    SLICE_X52Y159        FDRE                                         r  cs/fifo/fifo_counter_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.660    15.082    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y159        FDRE                                         r  cs/fifo/fifo_counter_reg[507]/C
                         clock pessimism              0.188    15.270    
                         clock uncertainty           -0.035    15.235    
    SLICE_X52Y159        FDRE (Setup_fdre_C_D)        0.062    15.297    cs/fifo/fifo_counter_reg[507]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -27.829    
  -------------------------------------------------------------------
                         slack                                -12.532    

Slack (VIOLATED) :        -12.526ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[476]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.303ns  (logic 16.797ns (75.313%)  route 5.506ns (24.687%))
  Logic Levels:           134  (CARRY4=132 LUT3=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.609     5.211    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  cs/fifo/fifo_counter_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  cs/fifo/fifo_counter_reg[289]/Q
                         net (fo=4, routed)           0.950     6.618    cs/fifo/fifo_counter_reg[289]
    SLICE_X53Y114        LUT3 (Prop_lut3_I1_O)        0.124     6.742 r  cs/fifo/fifo_counter3__95_carry_i_4/O
                         net (fo=1, routed)           0.000     6.742    cs/fifo/fifo_counter3__95_carry_i_4_n_2
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.274 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.274    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.502    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.616 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.616    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.730    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.844    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.958    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.072    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.186    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.300    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.009     8.423    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.326    11.862    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X55Y33         LUT5 (Prop_lut5_I2_O)        0.124    11.986 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=493, routed)         0.627    12.613    cs/fifo/p_2_in
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.246 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.246    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.360    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.474    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.588    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.702    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.816    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.930    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.158    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.272    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.386 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.386    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.500    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.614 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.614    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.728 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.728    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.842 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.842    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.956 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.956    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.070 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.071    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.185    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.299    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.413 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.413    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.527 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.527    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.641 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.755 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.755    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.869 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.869    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.983 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.983    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.097 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.097    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.211 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.325    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.439    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.553    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.667 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.667    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.781    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.895 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.895    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.009 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.009    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.123 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.123    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.237 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.237    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.351 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.351    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.465 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.579 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.579    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.693 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.693    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.807    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.921 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.930    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.044 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.044    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.158 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.158    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.272 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.386    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.500    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.614 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.728 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.728    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.842    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.956    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.070    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.184    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.298    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.412    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.526 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.526    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.640    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.754 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.754    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.868 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.868    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.982 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.982    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.096 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.096    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.210 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.210    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.324 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.324    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.438 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.438    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.552 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.552    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.666 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.666    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.780 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.780    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.894 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.008    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.122 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.122    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.236 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.236    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.350 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.350    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.464 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.464    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.578 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.578    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.692 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.692    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.806 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.806    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.920 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.920    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.034 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.034    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.148 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.148    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.262 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.262    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.376 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.376    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.490 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.490    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.604 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.604    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.718 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.718    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.832 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.832    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.946 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.946    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.060    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.174 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.174    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.288 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.288    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.402 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.402    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.516    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.630 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.639    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.753 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.753    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.867 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.867    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.981 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.981    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.095 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.095    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.209 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.209    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.323 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.323    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.437 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.437    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.551 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.551    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X52Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.665 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.665    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.779 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.779    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.893 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.893    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.007 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.007    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.121    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.235    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.349 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.349    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.463 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.463    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.577 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.577    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.691    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.805    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.919    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.033    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.147    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.261    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.375    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.489 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.490    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.604 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.604    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.718 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.718    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X52Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.940 r  cs/fifo/fifo_counter_reg[476]_i_1/O[0]
                         net (fo=1, routed)           0.574    27.514    cs/fifo/fifo_counter_reg[476]_i_1_n_9
    SLICE_X52Y150        FDRE                                         r  cs/fifo/fifo_counter_reg[476]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.663    15.085    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y150        FDRE                                         r  cs/fifo/fifo_counter_reg[476]/C
                         clock pessimism              0.188    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X52Y150        FDRE (Setup_fdre_C_D)       -0.250    14.988    cs/fifo/fifo_counter_reg[476]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -27.514    
  -------------------------------------------------------------------
                         slack                                -12.526    

Slack (VIOLATED) :        -12.506ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[482]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.327ns  (logic 16.928ns (75.819%)  route 5.399ns (24.182%))
  Logic Levels:           135  (CARRY4=133 LUT3=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.609     5.211    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  cs/fifo/fifo_counter_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  cs/fifo/fifo_counter_reg[289]/Q
                         net (fo=4, routed)           0.950     6.618    cs/fifo/fifo_counter_reg[289]
    SLICE_X53Y114        LUT3 (Prop_lut3_I1_O)        0.124     6.742 r  cs/fifo/fifo_counter3__95_carry_i_4/O
                         net (fo=1, routed)           0.000     6.742    cs/fifo/fifo_counter3__95_carry_i_4_n_2
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.274 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.274    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.502    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.616 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.616    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.730    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.844    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.958    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.072    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.186    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.300    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.009     8.423    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.326    11.862    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X55Y33         LUT5 (Prop_lut5_I2_O)        0.124    11.986 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=493, routed)         0.627    12.613    cs/fifo/p_2_in
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.246 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.246    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.360    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.474    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.588    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.702    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.816    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.930    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.158    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.272    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.386 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.386    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.500    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.614 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.614    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.728 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.728    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.842 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.842    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.956 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.956    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.070 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.071    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.185    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.299    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.413 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.413    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.527 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.527    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.641 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.755 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.755    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.869 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.869    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.983 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.983    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.097 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.097    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.211 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.325    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.439    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.553    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.667 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.667    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.781    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.895 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.895    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.009 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.009    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.123 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.123    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.237 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.237    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.351 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.351    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.465 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.579 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.579    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.693 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.693    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.807    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.921 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.930    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.044 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.044    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.158 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.158    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.272 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.386    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.500    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.614 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.728 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.728    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.842    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.956    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.070    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.184    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.298    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.412    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.526 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.526    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.640    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.754 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.754    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.868 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.868    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.982 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.982    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.096 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.096    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.210 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.210    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.324 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.324    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.438 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.438    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.552 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.552    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.666 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.666    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.780 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.780    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.894 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.008    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.122 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.122    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.236 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.236    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.350 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.350    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.464 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.464    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.578 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.578    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.692 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.692    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.806 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.806    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.920 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.920    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.034 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.034    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.148 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.148    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.262 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.262    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.376 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.376    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.490 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.490    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.604 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.604    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.718 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.718    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.832 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.832    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.946 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.946    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.060    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.174 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.174    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.288 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.288    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.402 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.402    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.516    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.630 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.639    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.753 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.753    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.867 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.867    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.981 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.981    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.095 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.095    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.209 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.209    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.323 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.323    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.437 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.437    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.551 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.551    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X52Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.665 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.665    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.779 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.779    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.893 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.893    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.007 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.007    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.121    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.235    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.349 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.349    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.463 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.463    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.577 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.577    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.691    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.805    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.919    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.033    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.147    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.261    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.375    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.489 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.490    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.604 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.604    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.718 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.718    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X52Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.832 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.832    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X52Y153        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.071 r  cs/fifo/fifo_counter_reg[480]_i_1/O[2]
                         net (fo=1, routed)           0.467    27.538    cs/fifo/fifo_counter_reg[480]_i_1_n_7
    SLICE_X54Y151        FDRE                                         r  cs/fifo/fifo_counter_reg[482]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.663    15.085    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y151        FDRE                                         r  cs/fifo/fifo_counter_reg[482]/C
                         clock pessimism              0.188    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X54Y151        FDRE (Setup_fdre_C_D)       -0.206    15.032    cs/fifo/fifo_counter_reg[482]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -27.538    
  -------------------------------------------------------------------
                         slack                                -12.506    

Slack (VIOLATED) :        -12.478ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[485]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.267ns  (logic 17.137ns (76.963%)  route 5.130ns (23.037%))
  Logic Levels:           136  (CARRY4=134 LUT3=1 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.609     5.211    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  cs/fifo/fifo_counter_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  cs/fifo/fifo_counter_reg[289]/Q
                         net (fo=4, routed)           0.950     6.618    cs/fifo/fifo_counter_reg[289]
    SLICE_X53Y114        LUT3 (Prop_lut3_I1_O)        0.124     6.742 r  cs/fifo/fifo_counter3__95_carry_i_4/O
                         net (fo=1, routed)           0.000     6.742    cs/fifo/fifo_counter3__95_carry_i_4_n_2
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.274 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.274    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.502    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.616 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.616    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.730    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.844    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.958    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.072    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.186    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.300    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.009     8.423    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.326    11.862    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X55Y33         LUT5 (Prop_lut5_I2_O)        0.124    11.986 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=493, routed)         0.627    12.613    cs/fifo/p_2_in
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.246 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.246    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.360    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.474    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.588    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.702    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.816    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.930    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.158    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.272    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.386 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.386    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.500    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.614 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.614    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.728 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.728    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.842 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.842    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.956 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.956    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.070 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.071    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.185    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.299    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.413 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.413    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.527 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.527    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.641 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.755 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.755    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.869 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.869    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.983 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.983    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.097 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.097    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.211 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.325    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.439    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.553    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.667 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.667    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.781    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.895 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.895    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.009 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.009    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.123 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.123    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.237 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.237    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.351 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.351    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.465 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.579 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.579    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.693 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.693    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.807    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.921 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.930    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.044 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.044    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.158 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.158    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.272 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.386    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.500    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.614 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.728 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.728    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.842    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.956    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.070    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.184    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.298    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.412    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.526 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.526    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.640    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.754 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.754    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.868 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.868    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.982 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.982    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.096 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.096    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.210 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.210    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.324 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.324    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.438 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.438    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.552 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.552    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.666 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.666    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.780 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.780    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.894 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.008    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.122 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.122    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.236 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.236    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.350 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.350    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.464 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.464    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.578 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.578    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.692 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.692    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.806 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.806    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.920 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.920    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.034 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.034    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.148 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.148    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.262 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.262    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.376 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.376    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.490 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.490    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.604 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.604    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.718 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.718    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.832 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.832    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.946 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.946    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.060    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.174 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.174    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.288 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.288    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.402 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.402    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.516    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.630 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.639    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.753 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.753    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.867 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.867    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.981 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.981    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.095 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.095    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.209 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.209    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.323 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.323    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.437 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.437    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.551 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.551    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X52Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.665 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.665    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.779 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.779    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.893 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.893    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.007 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.007    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.121    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.235    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.349 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.349    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.463 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.463    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.577 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.577    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.691    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.805    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.919    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.033    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.147    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.261    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.375    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.489 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.490    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.604 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.604    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.718 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.718    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X52Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.832 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.832    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X52Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.946 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.946    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X52Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.280 r  cs/fifo/fifo_counter_reg[484]_i_1/O[1]
                         net (fo=1, routed)           0.198    27.478    cs/fifo/fifo_counter_reg[484]_i_1_n_8
    SLICE_X53Y154        FDRE                                         r  cs/fifo/fifo_counter_reg[485]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.662    15.084    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y154        FDRE                                         r  cs/fifo/fifo_counter_reg[485]/C
                         clock pessimism              0.188    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X53Y154        FDRE (Setup_fdre_C_D)       -0.237    15.000    cs/fifo/fifo_counter_reg[485]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -27.478    
  -------------------------------------------------------------------
                         slack                                -12.478    

Slack (VIOLATED) :        -12.474ns  (required time - arrival time)
  Source:                 cs/fifo/fifo_counter_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[488]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.264ns  (logic 17.139ns (76.981%)  route 5.125ns (23.019%))
  Logic Levels:           137  (CARRY4=135 LUT3=1 LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.084ns = ( 15.084 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.609     5.211    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y105        FDRE                                         r  cs/fifo/fifo_counter_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.456     5.667 f  cs/fifo/fifo_counter_reg[289]/Q
                         net (fo=4, routed)           0.950     6.618    cs/fifo/fifo_counter_reg[289]
    SLICE_X53Y114        LUT3 (Prop_lut3_I1_O)        0.124     6.742 r  cs/fifo/fifo_counter3__95_carry_i_4/O
                         net (fo=1, routed)           0.000     6.742    cs/fifo/fifo_counter3__95_carry_i_4_n_2
    SLICE_X53Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.274 r  cs/fifo/fifo_counter3__95_carry/CO[3]
                         net (fo=1, routed)           0.000     7.274    cs/fifo/fifo_counter3__95_carry_n_2
    SLICE_X53Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.388 r  cs/fifo/fifo_counter3__95_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.388    cs/fifo/fifo_counter3__95_carry__0_n_2
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.502 r  cs/fifo/fifo_counter3__95_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.502    cs/fifo/fifo_counter3__95_carry__1_n_2
    SLICE_X53Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.616 r  cs/fifo/fifo_counter3__95_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.616    cs/fifo/fifo_counter3__95_carry__2_n_2
    SLICE_X53Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  cs/fifo/fifo_counter3__95_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.730    cs/fifo/fifo_counter3__95_carry__3_n_2
    SLICE_X53Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  cs/fifo/fifo_counter3__95_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.844    cs/fifo/fifo_counter3__95_carry__4_n_2
    SLICE_X53Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  cs/fifo/fifo_counter3__95_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.958    cs/fifo/fifo_counter3__95_carry__5_n_2
    SLICE_X53Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.072 r  cs/fifo/fifo_counter3__95_carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.072    cs/fifo/fifo_counter3__95_carry__6_n_2
    SLICE_X53Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.186 r  cs/fifo/fifo_counter3__95_carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.186    cs/fifo/fifo_counter3__95_carry__7_n_2
    SLICE_X53Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.300 r  cs/fifo/fifo_counter3__95_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.300    cs/fifo/fifo_counter3__95_carry__8_n_2
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.414 r  cs/fifo/fifo_counter3__95_carry__9/CO[3]
                         net (fo=1, routed)           0.009     8.423    cs/fifo/fifo_counter3__95_carry__9_n_2
    SLICE_X53Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 f  cs/fifo/fifo_counter3__95_carry__10/CO[3]
                         net (fo=33, routed)          3.326    11.862    cs/fifo/fifo_counter3__95_carry__10_n_2
    SLICE_X55Y33         LUT5 (Prop_lut5_I2_O)        0.124    11.986 r  cs/fifo/wr_ptr[8]_i_1/O
                         net (fo=493, routed)         0.627    12.613    cs/fifo/p_2_in
    SLICE_X52Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    13.246 r  cs/fifo/fifo_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.246    cs/fifo/fifo_counter_reg[0]_i_2_n_2
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.360 r  cs/fifo/fifo_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.360    cs/fifo/fifo_counter_reg[4]_i_1_n_2
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.474 r  cs/fifo/fifo_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.474    cs/fifo/fifo_counter_reg[8]_i_1_n_2
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.588 r  cs/fifo/fifo_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.588    cs/fifo/fifo_counter_reg[12]_i_1_n_2
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.702 r  cs/fifo/fifo_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.702    cs/fifo/fifo_counter_reg[16]_i_1_n_2
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.816 r  cs/fifo/fifo_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.816    cs/fifo/fifo_counter_reg[20]_i_1_n_2
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.930 r  cs/fifo/fifo_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.930    cs/fifo/fifo_counter_reg[24]_i_1_n_2
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.044 r  cs/fifo/fifo_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.044    cs/fifo/fifo_counter_reg[28]_i_1_n_2
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.158 r  cs/fifo/fifo_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.158    cs/fifo/fifo_counter_reg[32]_i_1_n_2
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.272 r  cs/fifo/fifo_counter_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.272    cs/fifo/fifo_counter_reg[36]_i_1_n_2
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.386 r  cs/fifo/fifo_counter_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.386    cs/fifo/fifo_counter_reg[40]_i_1_n_2
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  cs/fifo/fifo_counter_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.500    cs/fifo/fifo_counter_reg[44]_i_1_n_2
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.614 r  cs/fifo/fifo_counter_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.614    cs/fifo/fifo_counter_reg[48]_i_1_n_2
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.728 r  cs/fifo/fifo_counter_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.728    cs/fifo/fifo_counter_reg[52]_i_1_n_2
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.842 r  cs/fifo/fifo_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.842    cs/fifo/fifo_counter_reg[56]_i_1_n_2
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.956 r  cs/fifo/fifo_counter_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.956    cs/fifo/fifo_counter_reg[60]_i_1_n_2
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.070 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.001    15.071    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.185 r  cs/fifo/fifo_counter_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.185    cs/fifo/fifo_counter_reg[68]_i_1_n_2
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.299 r  cs/fifo/fifo_counter_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.299    cs/fifo/fifo_counter_reg[72]_i_1_n_2
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.413 r  cs/fifo/fifo_counter_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.413    cs/fifo/fifo_counter_reg[76]_i_1_n_2
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.527 r  cs/fifo/fifo_counter_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.527    cs/fifo/fifo_counter_reg[80]_i_1_n_2
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.641 r  cs/fifo/fifo_counter_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.641    cs/fifo/fifo_counter_reg[84]_i_1_n_2
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.755 r  cs/fifo/fifo_counter_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.755    cs/fifo/fifo_counter_reg[88]_i_1_n_2
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.869 r  cs/fifo/fifo_counter_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.869    cs/fifo/fifo_counter_reg[92]_i_1_n_2
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.983 r  cs/fifo/fifo_counter_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.983    cs/fifo/fifo_counter_reg[96]_i_1_n_2
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.097 r  cs/fifo/fifo_counter_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.097    cs/fifo/fifo_counter_reg[100]_i_1_n_2
    SLICE_X52Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.211 r  cs/fifo/fifo_counter_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.211    cs/fifo/fifo_counter_reg[104]_i_1_n_2
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.325 r  cs/fifo/fifo_counter_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.325    cs/fifo/fifo_counter_reg[108]_i_1_n_2
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.439 r  cs/fifo/fifo_counter_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.439    cs/fifo/fifo_counter_reg[112]_i_1_n_2
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  cs/fifo/fifo_counter_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.553    cs/fifo/fifo_counter_reg[116]_i_1_n_2
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.667 r  cs/fifo/fifo_counter_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.667    cs/fifo/fifo_counter_reg[120]_i_1_n_2
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.781 r  cs/fifo/fifo_counter_reg[124]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.781    cs/fifo/fifo_counter_reg[124]_i_1_n_2
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.895 r  cs/fifo/fifo_counter_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.895    cs/fifo/fifo_counter_reg[128]_i_1_n_2
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.009 r  cs/fifo/fifo_counter_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.009    cs/fifo/fifo_counter_reg[132]_i_1_n_2
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.123 r  cs/fifo/fifo_counter_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.123    cs/fifo/fifo_counter_reg[136]_i_1_n_2
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.237 r  cs/fifo/fifo_counter_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.237    cs/fifo/fifo_counter_reg[140]_i_1_n_2
    SLICE_X52Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.351 r  cs/fifo/fifo_counter_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.351    cs/fifo/fifo_counter_reg[144]_i_1_n_2
    SLICE_X52Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.465 r  cs/fifo/fifo_counter_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.465    cs/fifo/fifo_counter_reg[148]_i_1_n_2
    SLICE_X52Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.579 r  cs/fifo/fifo_counter_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.579    cs/fifo/fifo_counter_reg[152]_i_1_n_2
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.693 r  cs/fifo/fifo_counter_reg[156]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.693    cs/fifo/fifo_counter_reg[156]_i_1_n_2
    SLICE_X52Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.807 r  cs/fifo/fifo_counter_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.807    cs/fifo/fifo_counter_reg[160]_i_1_n_2
    SLICE_X52Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.921 r  cs/fifo/fifo_counter_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.009    17.930    cs/fifo/fifo_counter_reg[164]_i_1_n_2
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.044 r  cs/fifo/fifo_counter_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.044    cs/fifo/fifo_counter_reg[168]_i_1_n_2
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.158 r  cs/fifo/fifo_counter_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.158    cs/fifo/fifo_counter_reg[172]_i_1_n_2
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.272 r  cs/fifo/fifo_counter_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    cs/fifo/fifo_counter_reg[176]_i_1_n_2
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.386 r  cs/fifo/fifo_counter_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.386    cs/fifo/fifo_counter_reg[180]_i_1_n_2
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.500 r  cs/fifo/fifo_counter_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.500    cs/fifo/fifo_counter_reg[184]_i_1_n_2
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.614 r  cs/fifo/fifo_counter_reg[188]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.614    cs/fifo/fifo_counter_reg[188]_i_1_n_2
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.728 r  cs/fifo/fifo_counter_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.728    cs/fifo/fifo_counter_reg[192]_i_1_n_2
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.842 r  cs/fifo/fifo_counter_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.842    cs/fifo/fifo_counter_reg[196]_i_1_n_2
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.956 r  cs/fifo/fifo_counter_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.956    cs/fifo/fifo_counter_reg[200]_i_1_n_2
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.070 r  cs/fifo/fifo_counter_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.070    cs/fifo/fifo_counter_reg[204]_i_1_n_2
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.184 r  cs/fifo/fifo_counter_reg[208]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.184    cs/fifo/fifo_counter_reg[208]_i_1_n_2
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.298 r  cs/fifo/fifo_counter_reg[212]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.298    cs/fifo/fifo_counter_reg[212]_i_1_n_2
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.412 r  cs/fifo/fifo_counter_reg[216]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.412    cs/fifo/fifo_counter_reg[216]_i_1_n_2
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.526 r  cs/fifo/fifo_counter_reg[220]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.526    cs/fifo/fifo_counter_reg[220]_i_1_n_2
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.640 r  cs/fifo/fifo_counter_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.640    cs/fifo/fifo_counter_reg[224]_i_1_n_2
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.754 r  cs/fifo/fifo_counter_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.754    cs/fifo/fifo_counter_reg[228]_i_1_n_2
    SLICE_X52Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.868 r  cs/fifo/fifo_counter_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.868    cs/fifo/fifo_counter_reg[232]_i_1_n_2
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.982 r  cs/fifo/fifo_counter_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.982    cs/fifo/fifo_counter_reg[236]_i_1_n_2
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.096 r  cs/fifo/fifo_counter_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.096    cs/fifo/fifo_counter_reg[240]_i_1_n_2
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.210 r  cs/fifo/fifo_counter_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.210    cs/fifo/fifo_counter_reg[244]_i_1_n_2
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.324 r  cs/fifo/fifo_counter_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.324    cs/fifo/fifo_counter_reg[248]_i_1_n_2
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.438 r  cs/fifo/fifo_counter_reg[252]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.438    cs/fifo/fifo_counter_reg[252]_i_1_n_2
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.552 r  cs/fifo/fifo_counter_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.552    cs/fifo/fifo_counter_reg[256]_i_1_n_2
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.666 r  cs/fifo/fifo_counter_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.666    cs/fifo/fifo_counter_reg[260]_i_1_n_2
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.780 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001    20.780    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.894 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.894    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.008 r  cs/fifo/fifo_counter_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.008    cs/fifo/fifo_counter_reg[272]_i_1_n_2
    SLICE_X52Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.122 r  cs/fifo/fifo_counter_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.122    cs/fifo/fifo_counter_reg[276]_i_1_n_2
    SLICE_X52Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.236 r  cs/fifo/fifo_counter_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.236    cs/fifo/fifo_counter_reg[280]_i_1_n_2
    SLICE_X52Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.350 r  cs/fifo/fifo_counter_reg[284]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.350    cs/fifo/fifo_counter_reg[284]_i_1_n_2
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.464 r  cs/fifo/fifo_counter_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.464    cs/fifo/fifo_counter_reg[288]_i_1_n_2
    SLICE_X52Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.578 r  cs/fifo/fifo_counter_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.578    cs/fifo/fifo_counter_reg[292]_i_1_n_2
    SLICE_X52Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.692 r  cs/fifo/fifo_counter_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.692    cs/fifo/fifo_counter_reg[296]_i_1_n_2
    SLICE_X52Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.806 r  cs/fifo/fifo_counter_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.806    cs/fifo/fifo_counter_reg[300]_i_1_n_2
    SLICE_X52Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.920 r  cs/fifo/fifo_counter_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.920    cs/fifo/fifo_counter_reg[304]_i_1_n_2
    SLICE_X52Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.034 r  cs/fifo/fifo_counter_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.034    cs/fifo/fifo_counter_reg[308]_i_1_n_2
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.148 r  cs/fifo/fifo_counter_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.148    cs/fifo/fifo_counter_reg[312]_i_1_n_2
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.262 r  cs/fifo/fifo_counter_reg[316]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.262    cs/fifo/fifo_counter_reg[316]_i_1_n_2
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.376 r  cs/fifo/fifo_counter_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.376    cs/fifo/fifo_counter_reg[320]_i_1_n_2
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.490 r  cs/fifo/fifo_counter_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.490    cs/fifo/fifo_counter_reg[324]_i_1_n_2
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.604 r  cs/fifo/fifo_counter_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.604    cs/fifo/fifo_counter_reg[328]_i_1_n_2
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.718 r  cs/fifo/fifo_counter_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.718    cs/fifo/fifo_counter_reg[332]_i_1_n_2
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.832 r  cs/fifo/fifo_counter_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.832    cs/fifo/fifo_counter_reg[336]_i_1_n_2
    SLICE_X52Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.946 r  cs/fifo/fifo_counter_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.946    cs/fifo/fifo_counter_reg[340]_i_1_n_2
    SLICE_X52Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.060 r  cs/fifo/fifo_counter_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.060    cs/fifo/fifo_counter_reg[344]_i_1_n_2
    SLICE_X52Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.174 r  cs/fifo/fifo_counter_reg[348]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.174    cs/fifo/fifo_counter_reg[348]_i_1_n_2
    SLICE_X52Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.288 r  cs/fifo/fifo_counter_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.288    cs/fifo/fifo_counter_reg[352]_i_1_n_2
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.402 r  cs/fifo/fifo_counter_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.402    cs/fifo/fifo_counter_reg[356]_i_1_n_2
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.516 r  cs/fifo/fifo_counter_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.516    cs/fifo/fifo_counter_reg[360]_i_1_n_2
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.630 r  cs/fifo/fifo_counter_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.009    23.639    cs/fifo/fifo_counter_reg[364]_i_1_n_2
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.753 r  cs/fifo/fifo_counter_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.753    cs/fifo/fifo_counter_reg[368]_i_1_n_2
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.867 r  cs/fifo/fifo_counter_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.867    cs/fifo/fifo_counter_reg[372]_i_1_n_2
    SLICE_X52Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.981 r  cs/fifo/fifo_counter_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.981    cs/fifo/fifo_counter_reg[376]_i_1_n_2
    SLICE_X52Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.095 r  cs/fifo/fifo_counter_reg[380]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.095    cs/fifo/fifo_counter_reg[380]_i_1_n_2
    SLICE_X52Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.209 r  cs/fifo/fifo_counter_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.209    cs/fifo/fifo_counter_reg[384]_i_1_n_2
    SLICE_X52Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.323 r  cs/fifo/fifo_counter_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.323    cs/fifo/fifo_counter_reg[388]_i_1_n_2
    SLICE_X52Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.437 r  cs/fifo/fifo_counter_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.437    cs/fifo/fifo_counter_reg[392]_i_1_n_2
    SLICE_X52Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.551 r  cs/fifo/fifo_counter_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.551    cs/fifo/fifo_counter_reg[396]_i_1_n_2
    SLICE_X52Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.665 r  cs/fifo/fifo_counter_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.665    cs/fifo/fifo_counter_reg[400]_i_1_n_2
    SLICE_X52Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.779 r  cs/fifo/fifo_counter_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.779    cs/fifo/fifo_counter_reg[404]_i_1_n_2
    SLICE_X52Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.893 r  cs/fifo/fifo_counter_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.893    cs/fifo/fifo_counter_reg[408]_i_1_n_2
    SLICE_X52Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.007 r  cs/fifo/fifo_counter_reg[412]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.007    cs/fifo/fifo_counter_reg[412]_i_1_n_2
    SLICE_X52Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.121 r  cs/fifo/fifo_counter_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.121    cs/fifo/fifo_counter_reg[416]_i_1_n_2
    SLICE_X52Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.235 r  cs/fifo/fifo_counter_reg[420]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.235    cs/fifo/fifo_counter_reg[420]_i_1_n_2
    SLICE_X52Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.349 r  cs/fifo/fifo_counter_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.349    cs/fifo/fifo_counter_reg[424]_i_1_n_2
    SLICE_X52Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.463 r  cs/fifo/fifo_counter_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.463    cs/fifo/fifo_counter_reg[428]_i_1_n_2
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.577 r  cs/fifo/fifo_counter_reg[432]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.577    cs/fifo/fifo_counter_reg[432]_i_1_n_2
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.691 r  cs/fifo/fifo_counter_reg[436]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.691    cs/fifo/fifo_counter_reg[436]_i_1_n_2
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.805 r  cs/fifo/fifo_counter_reg[440]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.805    cs/fifo/fifo_counter_reg[440]_i_1_n_2
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.919 r  cs/fifo/fifo_counter_reg[444]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.919    cs/fifo/fifo_counter_reg[444]_i_1_n_2
    SLICE_X52Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.033 r  cs/fifo/fifo_counter_reg[448]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.033    cs/fifo/fifo_counter_reg[448]_i_1_n_2
    SLICE_X52Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.147 r  cs/fifo/fifo_counter_reg[452]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.147    cs/fifo/fifo_counter_reg[452]_i_1_n_2
    SLICE_X52Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.261 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.261    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.375 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.375    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.489 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.001    26.490    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.604 r  cs/fifo/fifo_counter_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.604    cs/fifo/fifo_counter_reg[468]_i_1_n_2
    SLICE_X52Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.718 r  cs/fifo/fifo_counter_reg[472]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.718    cs/fifo/fifo_counter_reg[472]_i_1_n_2
    SLICE_X52Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.832 r  cs/fifo/fifo_counter_reg[476]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.832    cs/fifo/fifo_counter_reg[476]_i_1_n_2
    SLICE_X52Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.946 r  cs/fifo/fifo_counter_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.946    cs/fifo/fifo_counter_reg[480]_i_1_n_2
    SLICE_X52Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.060 r  cs/fifo/fifo_counter_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.060    cs/fifo/fifo_counter_reg[484]_i_1_n_2
    SLICE_X52Y155        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.282 r  cs/fifo/fifo_counter_reg[488]_i_1/O[0]
                         net (fo=1, routed)           0.193    27.475    cs/fifo/fifo_counter_reg[488]_i_1_n_9
    SLICE_X53Y155        FDRE                                         r  cs/fifo/fifo_counter_reg[488]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         1.662    15.084    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y155        FDRE                                         r  cs/fifo/fifo_counter_reg[488]/C
                         clock pessimism              0.188    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X53Y155        FDRE (Setup_fdre_C_D)       -0.236    15.001    cs/fifo/fifo_counter_reg[488]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -27.475    
  -------------------------------------------------------------------
                         slack                                -12.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[265]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[268]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.342ns (80.714%)  route 0.082ns (19.286%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.565     1.484    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[265]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cs/fifo/fifo_counter_reg[265]/Q
                         net (fo=4, routed)           0.081     1.706    cs/fifo/fifo_counter_reg[265]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.853 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.854    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.908 r  cs/fifo/fifo_counter_reg[268]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    cs/fifo/fifo_counter_reg[268]_i_1_n_9
    SLICE_X52Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[268]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.828     1.994    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[268]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    cs/fifo/fifo_counter_reg[268]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[265]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.353ns (81.202%)  route 0.082ns (18.798%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.565     1.484    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[265]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cs/fifo/fifo_counter_reg[265]/Q
                         net (fo=4, routed)           0.081     1.706    cs/fifo/fifo_counter_reg[265]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.853 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.854    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.919 r  cs/fifo/fifo_counter_reg[268]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.919    cs/fifo/fifo_counter_reg[268]_i_1_n_7
    SLICE_X52Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.828     1.994    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[270]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    cs/fifo/fifo_counter_reg[270]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[456]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[468]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.434ns (81.239%)  route 0.100ns (18.761%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.559     1.478    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y147        FDRE                                         r  cs/fifo/fifo_counter_reg[456]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y147        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cs/fifo/fifo_counter_reg[456]/Q
                         net (fo=4, routed)           0.100     1.719    cs/fifo/fifo_counter_reg[456]
    SLICE_X52Y147        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.880 r  cs/fifo/fifo_counter_reg[456]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.880    cs/fifo/fifo_counter_reg[456]_i_1_n_2
    SLICE_X52Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.919 r  cs/fifo/fifo_counter_reg[460]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.919    cs/fifo/fifo_counter_reg[460]_i_1_n_2
    SLICE_X52Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.958 r  cs/fifo/fifo_counter_reg[464]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    cs/fifo/fifo_counter_reg[464]_i_1_n_2
    SLICE_X52Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  cs/fifo/fifo_counter_reg[468]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    cs/fifo/fifo_counter_reg[468]_i_1_n_9
    SLICE_X52Y150        FDRE                                         r  cs/fifo/fifo_counter_reg[468]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.915     2.080    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y150        FDRE                                         r  cs/fifo/fifo_counter_reg[468]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X52Y150        FDRE (Hold_fdre_C_D)         0.105     1.935    cs/fifo/fifo_counter_reg[468]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[265]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.378ns (82.224%)  route 0.082ns (17.776%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.565     1.484    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[265]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cs/fifo/fifo_counter_reg[265]/Q
                         net (fo=4, routed)           0.081     1.706    cs/fifo/fifo_counter_reg[265]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.853 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.854    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.944 r  cs/fifo/fifo_counter_reg[268]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.944    cs/fifo/fifo_counter_reg[268]_i_1_n_8
    SLICE_X52Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.828     1.994    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[269]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    cs/fifo/fifo_counter_reg[269]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[265]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[271]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.378ns (82.224%)  route 0.082ns (17.776%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.565     1.484    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[265]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cs/fifo/fifo_counter_reg[265]/Q
                         net (fo=4, routed)           0.081     1.706    cs/fifo/fifo_counter_reg[265]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.853 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.854    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.944 r  cs/fifo/fifo_counter_reg[268]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    cs/fifo/fifo_counter_reg[268]_i_1_n_6
    SLICE_X52Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[271]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.828     1.994    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  cs/fifo/fifo_counter_reg[271]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    cs/fifo/fifo_counter_reg[271]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[265]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[272]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.381ns (82.339%)  route 0.082ns (17.661%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.565     1.484    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[265]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cs/fifo/fifo_counter_reg[265]/Q
                         net (fo=4, routed)           0.081     1.706    cs/fifo/fifo_counter_reg[265]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.853 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.854    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.893 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.893    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.947 r  cs/fifo/fifo_counter_reg[272]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    cs/fifo/fifo_counter_reg[272]_i_1_n_9
    SLICE_X52Y101        FDRE                                         r  cs/fifo/fifo_counter_reg[272]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.828     1.994    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  cs/fifo/fifo_counter_reg[272]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    cs/fifo/fifo_counter_reg[272]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 sevseg/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevseg/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.567     1.486    sevseg/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y99         FDCE                                         r  sevseg/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  sevseg/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.736    sevseg/refresh_counter_reg_n_2_[15]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.896 r  sevseg/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    sevseg/refresh_counter_reg[12]_i_1_n_2
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.950 r  sevseg/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    sevseg/refresh_counter_reg[16]_i_1_n_9
    SLICE_X47Y100        FDCE                                         r  sevseg/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.832     1.997    sevseg/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y100        FDCE                                         r  sevseg/refresh_counter_reg[16]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    sevseg/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.308ns (75.485%)  route 0.100ns (24.515%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.631     1.551    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  cs/fifo/fifo_counter_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  cs/fifo/fifo_counter_reg[67]/Q
                         net (fo=4, routed)           0.099     1.791    cs/fifo/fifo_counter_reg[67]
    SLICE_X52Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.904 r  cs/fifo/fifo_counter_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.905    cs/fifo/fifo_counter_reg[64]_i_1_n_2
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.959 r  cs/fifo/fifo_counter_reg[68]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.959    cs/fifo/fifo_counter_reg[68]_i_1_n_9
    SLICE_X52Y50         FDRE                                         r  cs/fifo/fifo_counter_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.835     2.000    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  cs/fifo/fifo_counter_reg[68]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.105     1.854    cs/fifo/fifo_counter_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cs/fifo/fifo_counter_reg[265]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs/fifo/fifo_counter_reg[274]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.392ns (82.750%)  route 0.082ns (17.250%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.565     1.484    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  cs/fifo/fifo_counter_reg[265]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  cs/fifo/fifo_counter_reg[265]/Q
                         net (fo=4, routed)           0.081     1.706    cs/fifo/fifo_counter_reg[265]
    SLICE_X52Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.853 r  cs/fifo/fifo_counter_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.854    cs/fifo/fifo_counter_reg[264]_i_1_n_2
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.893 r  cs/fifo/fifo_counter_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.893    cs/fifo/fifo_counter_reg[268]_i_1_n_2
    SLICE_X52Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.958 r  cs/fifo/fifo_counter_reg[272]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.958    cs/fifo/fifo_counter_reg[272]_i_1_n_7
    SLICE_X52Y101        FDRE                                         r  cs/fifo/fifo_counter_reg[274]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.828     1.994    cs/fifo/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y101        FDRE                                         r  cs/fifo/fifo_counter_reg[274]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    cs/fifo/fifo_counter_reg[274]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sevseg/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevseg/refresh_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.567     1.486    sevseg/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y99         FDCE                                         r  sevseg/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  sevseg/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.736    sevseg/refresh_counter_reg_n_2_[15]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.896 r  sevseg/refresh_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    sevseg/refresh_counter_reg[12]_i_1_n_2
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.961 r  sevseg/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.961    sevseg/refresh_counter_reg[16]_i_1_n_7
    SLICE_X47Y100        FDCE                                         r  sevseg/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=870, routed)         0.832     1.997    sevseg/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y100        FDCE                                         r  sevseg/refresh_counter_reg[18]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    sevseg/refresh_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y36    cs/fifo/buf_mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36    cs/fifo/buf_mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   stall_cs_reg[1]_i_1/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y123   cs/fifo/fifo_counter_reg[360]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y123   cs/fifo/fifo_counter_reg[361]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y123   cs/fifo/fifo_counter_reg[362]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y123   cs/fifo/fifo_counter_reg[363]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y124   cs/fifo/fifo_counter_reg[364]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y124   cs/fifo/fifo_counter_reg[365]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y125   dp1/FSM_onehot_halt_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y125   dp1/FSM_onehot_halt_cs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y125   dp1/FSM_onehot_halt_cs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y125   dp1/ap_start_cs_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y104   UART_con/RX/o_RX_DV_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y135   cs/fifo/fifo_counter_reg[408]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y135   cs/fifo/fifo_counter_reg[409]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y135   cs/fifo/fifo_counter_reg[410]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y135   cs/fifo/fifo_counter_reg[411]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y136   cs/fifo/fifo_counter_reg[412]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y128   cs/fifo/fifo_counter_reg[380]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y128   cs/fifo/fifo_counter_reg[381]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y128   cs/fifo/fifo_counter_reg[382]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y128   cs/fifo/fifo_counter_reg[383]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   UART_con/RX/r_Clock_Count_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y102   UART_con/RX/r_Clock_Count_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X34Y102   UART_con/RX/r_Clock_Count_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   UART_con/RX/r_Clock_Count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y43    cs/fifo/fifo_counter_reg[40]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y137   cs/fifo/fifo_counter_reg[416]/C



