library verilog;
use verilog.vl_types.all;
entity fengmingqi_vlg_tst is
end fengmingqi_vlg_tst;
