{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 0,
	"cts__clock__skew__setup__pre_repair": 4.60123,
	"cts__clock__skew__hold__pre_repair": 1.54556,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.122198,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.138684,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 1,
	"cts__power__internal__total__pre_repair": 1.59379,
	"cts__power__switching__total__pre_repair": 0.667311,
	"cts__power__leakage__total__pre_repair": 3.85708e-06,
	"cts__power__total__pre_repair": 2.26111,
	"cts__design__io__pre_repair": 264,
	"cts__design__die__area__pre_repair": 1.43426e+06,
	"cts__design__core__area__pre_repair": 1.42143e+06,
	"cts__design__instance__count__pre_repair": 15136,
	"cts__design__instance__area__pre_repair": 725357,
	"cts__design__instance__count__stdcell__pre_repair": 15136,
	"cts__design__instance__area__stdcell__pre_repair": 725357,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.510301,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.510301,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 0,
	"cts__clock__skew__setup__post_repair": 4.60123,
	"cts__clock__skew__hold__post_repair": 1.54556,
	"cts__timing__drv__max_slew_limit__post_repair": 0.122198,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.138684,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 1,
	"cts__power__internal__total__post_repair": 1.59379,
	"cts__power__switching__total__post_repair": 0.667311,
	"cts__power__leakage__total__post_repair": 3.85708e-06,
	"cts__power__total__post_repair": 2.26111,
	"cts__design__io__post_repair": 264,
	"cts__design__die__area__post_repair": 1.43426e+06,
	"cts__design__core__area__post_repair": 1.42143e+06,
	"cts__design__instance__count__post_repair": 15136,
	"cts__design__instance__area__post_repair": 725357,
	"cts__design__instance__count__stdcell__post_repair": 15136,
	"cts__design__instance__area__stdcell__post_repair": 725357,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.510301,
	"cts__design__instance__utilization__stdcell__post_repair": 0.510301,
	"cts__design__instance__displacement__total": 21274.4,
	"cts__design__instance__displacement__mean": 1.4055,
	"cts__design__instance__displacement__max": 39.09,
	"cts__route__wirelength__estimated": 997471,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 8,
	"cts__design__instance__displacement__total": 1047.36,
	"cts__design__instance__displacement__mean": 0.069,
	"cts__design__instance__displacement__max": 32.48,
	"cts__route__wirelength__estimated": 999080,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0,
	"cts__clock__skew__setup": 11.7069,
	"cts__clock__skew__hold": 8.63565,
	"cts__timing__drv__max_slew_limit": 0.120507,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.138133,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 1.59385,
	"cts__power__switching__total": 0.66806,
	"cts__power__leakage__total": 3.85931e-06,
	"cts__power__total": 2.26192,
	"cts__design__io": 264,
	"cts__design__die__area": 1.43426e+06,
	"cts__design__core__area": 1.42143e+06,
	"cts__design__instance__count": 15144,
	"cts__design__instance__area": 725854,
	"cts__design__instance__count__stdcell": 15144,
	"cts__design__instance__area__stdcell": 725854,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.510651,
	"cts__design__instance__utilization__stdcell": 0.510651
}