<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_C0: FDCPE port map (C(0),C(1),CLK,'0',NOT CLR,'1');
</td></tr><tr><td>
FDCPE_C1: FDCPE port map (C(1),C(2),CLK,'0',NOT CLR,'1');
</td></tr><tr><td>
FDCPE_C2: FDCPE port map (C(2),C(3),CLK,'0',NOT CLR,'1');
</td></tr><tr><td>
FDCPE_C3: FDCPE port map (C(3),C(0),CLK,NOT CLR,'0','1');
</td></tr><tr><td>
FDCPE_CLK: FDCPE port map (CLK,CLK_D,clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLK_D <= (NOT P00/contador(8) AND NOT P00/contador(9));
</td></tr><tr><td>
FDCPE_DISPLAY0: FDCPE port map (DISPLAY(0),DISPLAY_D(0),CLK,'0',NOT CLR,'1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DISPLAY_D(0) <= ((NOT N_PZ_141)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(3) AND N_PZ_142 AND NOT aux_or0000)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(0) AND C(1) AND NOT F(0) AND NOT aux_or0000)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND NOT F(1) AND NOT aux_or0000)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (F(3) AND F(0) AND DISPLAY(0) AND N_PZ_142));
</td></tr><tr><td>
FDCPE_DISPLAY1: FDCPE port map (DISPLAY(1),DISPLAY_D(1),CLK,'0',NOT CLR,'1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DISPLAY_D(1) <= ((NOT N_PZ_141)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(0) AND NOT F(3) AND NOT aux_or0000)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(0) AND NOT F(0) AND NOT aux_or0000)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(3) AND F(0) AND F(2) AND NOT aux_or0000)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (F(3) AND F(0) AND N_PZ_142 AND DISPLAY(1)));
</td></tr><tr><td>
FDCPE_DISPLAY2: FDCPE port map (DISPLAY(2),DISPLAY_D(2),CLK,'0',NOT CLR,'1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DISPLAY_D(2) <= ((NOT N_PZ_141)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(0) AND C(1) AND NOT F(2) AND NOT aux_or0000)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (F(3) AND F(0) AND N_PZ_142 AND DISPLAY(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(0) AND C(2) AND F(0) AND F(2) AND NOT aux_or0000));
</td></tr><tr><td>
FDCPE_DISPLAY3: FDCPE port map (DISPLAY(3),DISPLAY_D(3),CLK,'0',NOT CLR,'1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DISPLAY_D(3) <= NOT (((C(0) AND C(1) AND NOT F(0) AND NOT aux_or0000)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(3) AND NOT N_PZ_142 AND NOT aux_or0000 AND NOT DISPLAY(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(1) AND F(3) AND NOT F(0) AND NOT aux_or0000)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(1) AND NOT F(0) AND NOT aux_or0000 AND NOT DISPLAY(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (F(3) AND F(0) AND N_PZ_142 AND NOT DISPLAY(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(0) AND C(3) AND NOT F(3) AND F(0) AND NOT aux_or0000)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(3) AND F(3) AND F(0) AND NOT N_PZ_142 AND NOT aux_or0000)));
</td></tr><tr><td>
FDCPE_DISPLAY4: FDCPE port map (DISPLAY(4),DISPLAY_D(4),CLK,'0',NOT CLR,'1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DISPLAY_D(4) <= ((NOT N_PZ_141)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (F(3) AND F(0) AND N_PZ_142 AND DISPLAY(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(0) AND C(3) AND NOT C(2) AND C(1) AND NOT F(3) AND F(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	N_PZ_142)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(0) AND C(3) AND C(2) AND C(1) AND F(3) AND F(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	F(2) AND NOT F(1)));
</td></tr><tr><td>
FDCPE_DISPLAY5: FDCPE port map (DISPLAY(5),DISPLAY_D(5),CLK,'0',NOT CLR,'1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DISPLAY_D(5) <= ((NOT N_PZ_141)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(0) AND NOT N_PZ_142 AND NOT aux_or0000)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(3) AND NOT F(2) AND NOT aux_or0000)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (F(3) AND F(0) AND N_PZ_142 AND DISPLAY(5)));
</td></tr><tr><td>
FDCPE_DISPLAY6: FDCPE port map (DISPLAY(6),DISPLAY_D(6),CLK,'0',NOT CLR,'1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DISPLAY_D(6) <= ((NOT N_PZ_141)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(3) AND N_PZ_142 AND NOT aux_or0000)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(1) AND NOT F(0) AND NOT aux_or0000)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (F(3) AND F(0) AND N_PZ_142 AND DISPLAY(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(2) AND C(1) AND F(3) AND F(1) AND NOT aux_or0000));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_141 <= ((NOT aux_or0000)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (F(3) AND F(0) AND N_PZ_142));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_142 <= (F(2) AND F(1));
</td></tr><tr><td>
FTCPE_P00/contador0: FTCPE port map (P00/contador(0),'0',clk00,'0','0','1');
</td></tr><tr><td>
FTCPE_P00/contador1: FTCPE port map (P00/contador(1),P00/contador(0),clk00,'0','0','1');
</td></tr><tr><td>
FTCPE_P00/contador2: FTCPE port map (P00/contador(2),P00/contador_T(2),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(2) <= (P00/contador(0) AND P00/contador(1));
</td></tr><tr><td>
FTCPE_P00/contador3: FTCPE port map (P00/contador(3),P00/contador_T(3),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(3) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2));
</td></tr><tr><td>
FTCPE_P00/contador4: FTCPE port map (P00/contador(4),P00/contador_T(4),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(4) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3));
</td></tr><tr><td>
FTCPE_P00/contador5: FTCPE port map (P00/contador(5),P00/contador_T(5),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(5) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4));
</td></tr><tr><td>
FTCPE_P00/contador6: FTCPE port map (P00/contador(6),P00/contador_T(6),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(6) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5));
</td></tr><tr><td>
FTCPE_P00/contador7: FTCPE port map (P00/contador(7),P00/contador_T(7),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(7) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5) AND P00/contador(6));
</td></tr><tr><td>
FTCPE_P00/contador8: FTCPE port map (P00/contador(8),P00/contador_T(8),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(8) <= (P00/contador(0) AND P00/contador(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(2) AND P00/contador(3) AND P00/contador(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(5) AND P00/contador(6) AND P00/contador(7));
</td></tr><tr><td>
FTCPE_P00/contador9: FTCPE port map (P00/contador(9),P00/contador_T(9),clk00,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;P00/contador_T(9) <= (P00/contador(8) AND P00/contador(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(1) AND P00/contador(2) AND P00/contador(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(4) AND P00/contador(5) AND P00/contador(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	P00/contador(7));
</td></tr><tr><td>
</td></tr><tr><td>
aux_or0000 <= ((NOT C(0) AND NOT C(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(0) AND NOT C(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(0) AND NOT C(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(3) AND NOT C(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(3) AND NOT C(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT C(2) AND NOT C(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT F(3) AND NOT F(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT F(3) AND NOT N_PZ_142)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT F(0) AND NOT N_PZ_142)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT F(2) AND NOT F(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (F(3) AND F(0) AND N_PZ_142)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (C(0) AND C(3) AND C(2) AND C(1)));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
