// Seed: 1443819957
module module_0 (
    input tri id_0,
    output wire id_1,
    output wor id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    output wor id_6,
    output wor id_7,
    output tri0 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input supply0 id_13,
    output wor id_14
);
  always @(*) id_6 = 1;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output uwire id_2,
    input uwire id_3
    , id_10,
    output supply0 id_4,
    inout uwire id_5,
    output supply0 id_6,
    inout supply0 id_7,
    output uwire id_8
);
  assign id_5 = id_7 ? id_10 : 1;
  module_0(
      id_10, id_5, id_4, id_5, id_5, id_5, id_6, id_1, id_10, id_5, id_7, id_0, id_5, id_0, id_8
  );
endmodule
