DESIGN design_1
PART xc7a50tfgg484-1

CELL mem/ram_reg_0

	TILE BRAM_L_X6Y15
  CELLTYPE RAMB36E1
  CELLPLACEMENT RAMB36_X0Y3
  MEM.PORTA.DATA_BIT_LAYOUT p0_d1
  RTL_RAM_NAME ram
  RAM_EXTENSION_A LOWER
  RAM_MODE TDP
  READ_WIDTH_A 1
  READ_WIDTH_B 1
  WRITE_WIDTH_A 1
  WRITE_WIDTH_B 1
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 0
  BRAM_ADDR_END 32767
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 0
  RAM_ADDR_BEGIN NONE
  RAM_ADDR_END NONE
  RAM_SLICE_BEGIN NONE
  RAM_SLICE_END NONE
ENDCELL

CELL mem/ram_reg_1

	TILE BRAM_L_X6Y20
  CELLTYPE RAMB36E1
  CELLPLACEMENT RAMB36_X0Y4
  MEM.PORTA.DATA_BIT_LAYOUT p0_d1
  RTL_RAM_NAME ram
  RAM_EXTENSION_A UPPER
  RAM_MODE TDP
  READ_WIDTH_A 1
  READ_WIDTH_B 1
  WRITE_WIDTH_A 1
  WRITE_WIDTH_B 1
  RAM_OFFSET NONE
  BRAM_ADDR_BEGIN 32768
  BRAM_ADDR_END 65535
  BRAM_SLICE_BEGIN 0
  BRAM_SLICE_END 0
  RAM_ADDR_BEGIN NONE
  RAM_ADDR_END NONE
  RAM_SLICE_BEGIN NONE
  RAM_SLICE_END NONE
ENDCELL
