-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
--T1_wire_pll1_fbout is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_fbout
T1_wire_pll1_fbout = EQUATION NOT SUPPORTED;

--T1_wire_pll1_clk[0] is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[0]
T1_wire_pll1_clk[0] = EQUATION NOT SUPPORTED;

--T1_wire_pll1_clk[1] is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[1]
T1_wire_pll1_clk[1] = EQUATION NOT SUPPORTED;

--T1_wire_pll1_clk[2] is PLL:u_PLL|attpll:attpll_inst|altpll:altpll_component|attpll_altpll:auto_generated|wire_pll1_clk[2]
T1_wire_pll1_clk[2] = EQUATION NOT SUPPORTED;


--E1_RDFIFO_o is SCSI_SM:u_SCSI_SM|RDFIFO_o
--register power-up is low

E1_RDFIFO_o = DFFEAS(E1L13, T1_wire_pll1_clk[2], _RST,  ,  ,  ,  , C1_DECFIFO,  );


--J1_UP[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]
--register power-up is low

J1_UP[1] = DFFEAS(J1L40, SCLK, BB1_CNTR_O[8],  , J1L35,  ,  , C1_DECFIFO,  );


--_INT is _INT
_INT = OUTPUT(A1L140);


--A1L140 is _INT~output
A1L140 = OUTPUT_BUFFER.O(.I(CB1L13), , , , , , , , , , , , , , , , , );


--_SIZ1 is _SIZ1
_SIZ1 = OUTPUT(A1L149);


--_BR is _BR
_BR = OUTPUT(A1L126);


--A1L126 is _BR~output
A1L126 = OUTPUT_BUFFER.O(.I(!C1_BREQ), , , , , , , , , , , , , , , , , );


--_DMAEN is _DMAEN
_DMAEN = OUTPUT(C1L2);


--_DACK is _DACK
_DACK = OUTPUT(E1L6);


--_CSS is _CSS
_CSS = OUTPUT(E1L21);


--_IOR is _IOR
_IOR = OUTPUT(A1L143);


--_IOW is _IOW
_IOW = OUTPUT(A1L146);


--R_W_IO is R_W_IO
R_W_IO = BIDIR(A1L117);


--A1L117 is R_W_IO~output
A1L117 = OUTPUT_BUFFER.O(.I(!BB1_CNTR_O[1]), .OE(C1_BGACK), , , , , , , , , , , , , , , , );


--_AS_IO is _AS_IO
_AS_IO = BIDIR(A1L120);


--A1L120 is _AS_IO~output
A1L120 = OUTPUT_BUFFER.O(.I(AS_O_), .OE(C1_BGACK), , , , , , , , , , , , , , , , );


--_DS_IO is _DS_IO
_DS_IO = BIDIR(A1L138);


--A1L138 is _DS_IO~output
A1L138 = OUTPUT_BUFFER.O(.I(DS_O_), .OE(C1_BGACK), , , , , , , , , , , , , , , , );


--_DSACK_IO[0] is _DSACK_IO[0]
_DSACK_IO[0] = BIDIR(A1L134);


--A1L134 is _DSACK_IO[0]~output
A1L134 = OUTPUT_BUFFER.O(.I(dsack_int), .OE(VCC), , , , , , , , , , , , , , , , );


--_DSACK_IO[1] is _DSACK_IO[1]
_DSACK_IO[1] = BIDIR(A1L136);


--A1L136 is _DSACK_IO[1]~output
A1L136 = OUTPUT_BUFFER.O(.I(dsack_int), .OE(VCC), , , , , , , , , , , , , , , , );


--DATA_IO[0] is DATA_IO[0]
DATA_IO[0] = BIDIR(A1L11);


--A1L11 is DATA_IO[0]~output
A1L11 = OUTPUT_BUFFER.O(.I(W1L3), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[1] is DATA_IO[1]
DATA_IO[1] = BIDIR(A1L13);


--A1L13 is DATA_IO[1]~output
A1L13 = OUTPUT_BUFFER.O(.I(W1L14), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[2] is DATA_IO[2]
DATA_IO[2] = BIDIR(A1L15);


--A1L15 is DATA_IO[2]~output
A1L15 = OUTPUT_BUFFER.O(.I(W1L17), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[3] is DATA_IO[3]
DATA_IO[3] = BIDIR(A1L17);


--A1L17 is DATA_IO[3]~output
A1L17 = OUTPUT_BUFFER.O(.I(W1L19), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[4] is DATA_IO[4]
DATA_IO[4] = BIDIR(A1L19);


--A1L19 is DATA_IO[4]~output
A1L19 = OUTPUT_BUFFER.O(.I(W1L24), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[5] is DATA_IO[5]
DATA_IO[5] = BIDIR(A1L21);


--A1L21 is DATA_IO[5]~output
A1L21 = OUTPUT_BUFFER.O(.I(W1L27), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[6] is DATA_IO[6]
DATA_IO[6] = BIDIR(A1L23);


--A1L23 is DATA_IO[6]~output
A1L23 = OUTPUT_BUFFER.O(.I(W1L30), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[7] is DATA_IO[7]
DATA_IO[7] = BIDIR(A1L25);


--A1L25 is DATA_IO[7]~output
A1L25 = OUTPUT_BUFFER.O(.I(W1L36), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[8] is DATA_IO[8]
DATA_IO[8] = BIDIR(A1L27);


--A1L27 is DATA_IO[8]~output
A1L27 = OUTPUT_BUFFER.O(.I(W1L39), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[9] is DATA_IO[9]
DATA_IO[9] = BIDIR(A1L29);


--A1L29 is DATA_IO[9]~output
A1L29 = OUTPUT_BUFFER.O(.I(W1L41), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[10] is DATA_IO[10]
DATA_IO[10] = BIDIR(A1L31);


--A1L31 is DATA_IO[10]~output
A1L31 = OUTPUT_BUFFER.O(.I(W1L43), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[11] is DATA_IO[11]
DATA_IO[11] = BIDIR(A1L33);


--A1L33 is DATA_IO[11]~output
A1L33 = OUTPUT_BUFFER.O(.I(W1L45), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[12] is DATA_IO[12]
DATA_IO[12] = BIDIR(A1L35);


--A1L35 is DATA_IO[12]~output
A1L35 = OUTPUT_BUFFER.O(.I(W1L47), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[13] is DATA_IO[13]
DATA_IO[13] = BIDIR(A1L37);


--A1L37 is DATA_IO[13]~output
A1L37 = OUTPUT_BUFFER.O(.I(W1L49), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[14] is DATA_IO[14]
DATA_IO[14] = BIDIR(A1L39);


--A1L39 is DATA_IO[14]~output
A1L39 = OUTPUT_BUFFER.O(.I(W1L51), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[15] is DATA_IO[15]
DATA_IO[15] = BIDIR(A1L41);


--A1L41 is DATA_IO[15]~output
A1L41 = OUTPUT_BUFFER.O(.I(W1L53), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[16] is DATA_IO[16]
DATA_IO[16] = BIDIR(A1L43);


--A1L43 is DATA_IO[16]~output
A1L43 = OUTPUT_BUFFER.O(.I(W1L55), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[17] is DATA_IO[17]
DATA_IO[17] = BIDIR(A1L45);


--A1L45 is DATA_IO[17]~output
A1L45 = OUTPUT_BUFFER.O(.I(W1L57), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[18] is DATA_IO[18]
DATA_IO[18] = BIDIR(A1L47);


--A1L47 is DATA_IO[18]~output
A1L47 = OUTPUT_BUFFER.O(.I(W1L59), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[19] is DATA_IO[19]
DATA_IO[19] = BIDIR(A1L49);


--A1L49 is DATA_IO[19]~output
A1L49 = OUTPUT_BUFFER.O(.I(W1L61), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[20] is DATA_IO[20]
DATA_IO[20] = BIDIR(A1L51);


--A1L51 is DATA_IO[20]~output
A1L51 = OUTPUT_BUFFER.O(.I(W1L63), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[21] is DATA_IO[21]
DATA_IO[21] = BIDIR(A1L53);


--A1L53 is DATA_IO[21]~output
A1L53 = OUTPUT_BUFFER.O(.I(W1L65), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[22] is DATA_IO[22]
DATA_IO[22] = BIDIR(A1L55);


--A1L55 is DATA_IO[22]~output
A1L55 = OUTPUT_BUFFER.O(.I(W1L67), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[23] is DATA_IO[23]
DATA_IO[23] = BIDIR(A1L57);


--A1L57 is DATA_IO[23]~output
A1L57 = OUTPUT_BUFFER.O(.I(W1L69), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[24] is DATA_IO[24]
DATA_IO[24] = BIDIR(A1L59);


--A1L59 is DATA_IO[24]~output
A1L59 = OUTPUT_BUFFER.O(.I(W1L71), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[25] is DATA_IO[25]
DATA_IO[25] = BIDIR(A1L61);


--A1L61 is DATA_IO[25]~output
A1L61 = OUTPUT_BUFFER.O(.I(W1L73), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[26] is DATA_IO[26]
DATA_IO[26] = BIDIR(A1L63);


--A1L63 is DATA_IO[26]~output
A1L63 = OUTPUT_BUFFER.O(.I(W1L75), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[27] is DATA_IO[27]
DATA_IO[27] = BIDIR(A1L65);


--A1L65 is DATA_IO[27]~output
A1L65 = OUTPUT_BUFFER.O(.I(W1L77), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[28] is DATA_IO[28]
DATA_IO[28] = BIDIR(A1L67);


--A1L67 is DATA_IO[28]~output
A1L67 = OUTPUT_BUFFER.O(.I(W1L79), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[29] is DATA_IO[29]
DATA_IO[29] = BIDIR(A1L69);


--A1L69 is DATA_IO[29]~output
A1L69 = OUTPUT_BUFFER.O(.I(W1L81), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[30] is DATA_IO[30]
DATA_IO[30] = BIDIR(A1L71);


--A1L71 is DATA_IO[30]~output
A1L71 = OUTPUT_BUFFER.O(.I(W1L83), .OE(A1L74), , , , , , , , , , , , , , , , );


--DATA_IO[31] is DATA_IO[31]
DATA_IO[31] = BIDIR(A1L73);


--A1L73 is DATA_IO[31]~output
A1L73 = OUTPUT_BUFFER.O(.I(W1L85), .OE(A1L74), , , , , , , , , , , , , , , , );


--_BGACK_IO is _BGACK_IO
_BGACK_IO = BIDIR(A1L124);


--A1L124 is _BGACK_IO~output
A1L124 = OUTPUT_BUFFER.O(.I(!C1_BGACK), .OE(VCC), , , , , , , , , , , , , , , , );


--PD_PORT[0] is PD_PORT[0]
PD_PORT[0] = BIDIR(A1L85);


--A1L85 is PD_PORT[0]~output
A1L85 = OUTPUT_BUFFER.O(.I(X1L10), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[1] is PD_PORT[1]
PD_PORT[1] = BIDIR(A1L87);


--A1L87 is PD_PORT[1]~output
A1L87 = OUTPUT_BUFFER.O(.I(X1L11), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[2] is PD_PORT[2]
PD_PORT[2] = BIDIR(A1L89);


--A1L89 is PD_PORT[2]~output
A1L89 = OUTPUT_BUFFER.O(.I(X1L12), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[3] is PD_PORT[3]
PD_PORT[3] = BIDIR(A1L91);


--A1L91 is PD_PORT[3]~output
A1L91 = OUTPUT_BUFFER.O(.I(X1L13), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[4] is PD_PORT[4]
PD_PORT[4] = BIDIR(A1L93);


--A1L93 is PD_PORT[4]~output
A1L93 = OUTPUT_BUFFER.O(.I(X1L14), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[5] is PD_PORT[5]
PD_PORT[5] = BIDIR(A1L95);


--A1L95 is PD_PORT[5]~output
A1L95 = OUTPUT_BUFFER.O(.I(X1L15), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[6] is PD_PORT[6]
PD_PORT[6] = BIDIR(A1L97);


--A1L97 is PD_PORT[6]~output
A1L97 = OUTPUT_BUFFER.O(.I(X1L16), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[7] is PD_PORT[7]
PD_PORT[7] = BIDIR(A1L99);


--A1L99 is PD_PORT[7]~output
A1L99 = OUTPUT_BUFFER.O(.I(X1L17), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[8] is PD_PORT[8]
PD_PORT[8] = BIDIR(A1L101);


--A1L101 is PD_PORT[8]~output
A1L101 = OUTPUT_BUFFER.O(.I(X1L10), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[9] is PD_PORT[9]
PD_PORT[9] = BIDIR(A1L103);


--A1L103 is PD_PORT[9]~output
A1L103 = OUTPUT_BUFFER.O(.I(X1L11), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[10] is PD_PORT[10]
PD_PORT[10] = BIDIR(A1L105);


--A1L105 is PD_PORT[10]~output
A1L105 = OUTPUT_BUFFER.O(.I(X1L12), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[11] is PD_PORT[11]
PD_PORT[11] = BIDIR(A1L107);


--A1L107 is PD_PORT[11]~output
A1L107 = OUTPUT_BUFFER.O(.I(X1L13), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[12] is PD_PORT[12]
PD_PORT[12] = BIDIR(A1L109);


--A1L109 is PD_PORT[12]~output
A1L109 = OUTPUT_BUFFER.O(.I(X1L14), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[13] is PD_PORT[13]
PD_PORT[13] = BIDIR(A1L111);


--A1L111 is PD_PORT[13]~output
A1L111 = OUTPUT_BUFFER.O(.I(X1L15), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[14] is PD_PORT[14]
PD_PORT[14] = BIDIR(A1L113);


--A1L113 is PD_PORT[14]~output
A1L113 = OUTPUT_BUFFER.O(.I(X1L16), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--PD_PORT[15] is PD_PORT[15]
PD_PORT[15] = BIDIR(A1L115);


--A1L115 is PD_PORT[15]~output
A1L115 = OUTPUT_BUFFER.O(.I(X1L17), .OE(X1_SCSI_OUT), , , , , , , , , , , , , , , , );


--C1_BGACK is CPU_SM:u_CPU_SM|BGACK
--register power-up is low

C1_BGACK = DFFEAS(Q1L4, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--C1_SIZE1 is CPU_SM:u_CPU_SM|SIZE1
--register power-up is low

C1_SIZE1 = DFFEAS(Q1L140, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--A1L149 is _SIZ1~0
A1L149 = (C1_BGACK & C1_SIZE1);


--E1_DACK_o is SCSI_SM:u_SCSI_SM|DACK_o
--register power-up is low

E1_DACK_o = DFFEAS(U1L17, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--E1_SCSI_CS_o is SCSI_SM:u_SCSI_SM|SCSI_CS_o
--register power-up is low

E1_SCSI_CS_o = DFFEAS(U1_WideOr7, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--BB1_CNTR_O[4] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]
--register power-up is low

BB1_CNTR_O[4] = DFFEAS(BB1L8, !T1_wire_pll1_clk[0], _RST,  ,  ,  ,  ,  ,  );


--E1_RE_o is SCSI_SM:u_SCSI_SM|RE_o
--register power-up is low

E1_RE_o = DFFEAS(U1L20, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--A1L142 is _IOR~0
A1L142 = (BB1_CNTR_O[4]) # (E1_RE_o);


--E1_WE_o is SCSI_SM:u_SCSI_SM|WE_o
--register power-up is low

E1_WE_o = DFFEAS(U1L23, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--A1L145 is _IOW~0
A1L145 = (BB1_CNTR_O[4]) # (E1_WE_o);


--INTA is INTA
INTA = INPUT();


--BB1_CNTR_O[2] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]
--register power-up is low

BB1_CNTR_O[2] = DFFEAS(BB1L5, !T1_wire_pll1_clk[0], _RST,  ,  ,  ,  ,  ,  );


--CB1L13 is registers:u_registers|registers_istr:u_registers_istr|INT_O_~0
CB1L13 = (!BB1_CNTR_O[2]) # (!INTA);


--N1_STATE[0] is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|STATE[0]
--register power-up is low

N1_STATE[0] = DFFEAS(Q1L64, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1_STATE[1] is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|STATE[1]
--register power-up is low

N1_STATE[1] = DFFEAS(Q1L76, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--Q1L26 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~4
Q1L26 = (!N1_STATE[0] & !N1_STATE[1]);


--N1_STATE[2] is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|STATE[2]
--register power-up is low

N1_STATE[2] = DFFEAS(Q1L88, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1_STATE[3] is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|STATE[3]
--register power-up is low

N1_STATE[3] = DFFEAS(Q1L98, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--N1_STATE[4] is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|STATE[4]
--register power-up is low

N1_STATE[4] = DFFEAS(Q1L110, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1L16 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E~0
P1L16 = (N1_STATE[2] & (N1_STATE[3] & N1_STATE[4]));


--P1L13 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~1
P1L13 = (N1_STATE[1] & !N1_STATE[0]);


--Q1L27 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~5
Q1L27 = (!N1_STATE[2] & (!N1_STATE[3] & !N1_STATE[4]));


--Q1L2 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~2
Q1L2 = (Q1L26 & ((Q1L27) # ((P1L16 & P1L13)))) # (!Q1L26 & (P1L16 & (P1L13)));


--Q1L130 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|S2ORS8~0
Q1L130 = (!N1_STATE[2] & (!N1_STATE[4] & (N1_STATE[1] $ (N1_STATE[3]))));


--C1_BGRANT_ is CPU_SM:u_CPU_SM|BGRANT_
--register power-up is low

C1_BGRANT_ = DFFEAS(C1L4, T1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--C1_nCYCLEDONE is CPU_SM:u_CPU_SM|nCYCLEDONE
--register power-up is low

C1_nCYCLEDONE = DFFEAS(C1L31, T1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1L17 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E~2
P1L17 = (C1_BGRANT_ & C1_nCYCLEDONE);


--Q1L3 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~3
Q1L3 = (N1_STATE[4] & (!N1_STATE[1] & (!N1_STATE[2] & !N1_STATE[3])));


--Q1L4 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~4
Q1L4 = (!Q1L2 & ((N1_STATE[0]) # ((!Q1L5 & !Q1L3))));


--C1_CCRESET_ is CPU_SM:u_CPU_SM|CCRESET_
--register power-up is low

C1_CCRESET_ = DFFEAS(_RST, !SCLK,  ,  ,  ,  ,  ,  ,  );


--C1_DSACK_LATCHED_[0] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]
--register power-up is low

C1_DSACK_LATCHED_[0] = DFFEAS(A1L76, !SCLK, !_AS_IO,  ,  ,  ,  ,  ,  );


--C1_DSACK_LATCHED_[1] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]
--register power-up is low

C1_DSACK_LATCHED_[1] = DFFEAS(DSK1_IN_, !SCLK, !_AS_IO,  ,  ,  ,  ,  ,  );


--C1L32 is CPU_SM:u_CPU_SM|iDSACK~0
C1L32 = (!C1_DSACK_LATCHED_[0] & !C1_DSACK_LATCHED_[1]);


--P1L6 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~3
P1L6 = (N1_STATE[0] & (N1_STATE[2] & (!N1_STATE[1] & !N1_STATE[4])));


--P1L15 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[62]~4
P1L15 = (N1_STATE[0] & (N1_STATE[3] & (!N1_STATE[1] & !N1_STATE[4])));


--P1L9 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[56]~5
P1L9 = (N1_STATE[1] & (N1_STATE[3] & (N1_STATE[4] & !N1_STATE[0])));


--Q1L132 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~2
Q1L132 = (!P1L15 & (!P1L9 & ((!P1L6) # (!C1L32))));


--H1_BO1 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1
--register power-up is low

H1_BO1 = DFFEAS(H1L6, T1_wire_pll1_clk[2], BB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--H1_BO0 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0
--register power-up is low

H1_BO0 = DFFEAS(H1L3, T1_wire_pll1_clk[2], BB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--L1L4 is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS~0
L1L4 = (H1_BO1 & H1_BO0);


--P1L18 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E~6
P1L18 = (N1_STATE[2] & (N1_STATE[3] & (N1_STATE[4] & !N1_STATE[1])));


--G1_FLUSHFIFO is registers:u_registers|FLUSHFIFO
--register power-up is low

G1_FLUSHFIFO = DFFEAS(G1L5, !T1_wire_pll1_clk[0], _RST,  ,  ,  ,  ,  ,  );


--J1_FIFOEMPTY is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY
--register power-up is low

J1_FIFOEMPTY = DFFEAS(J1L19, !SCLK, BB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--C1L23 is CPU_SM:u_CPU_SM|LASTWORD~0
C1L23 = (G1_FLUSHFIFO & (!J1_FIFOEMPTY & ((H1_BO1) # (H1_BO0))));


--P1L10 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[58]~7
P1L10 = (N1_STATE[2] & (N1_STATE[4] & (!N1_STATE[0] & !N1_STATE[3])));


--Q1L44 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~0
Q1L44 = (!P1L10 & ((L1L4) # ((!C1L23) # (!P1L18))));


--P1L14 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~8
P1L14 = (N1_STATE[3] & !N1_STATE[4]);


--Q1L28 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~6
Q1L28 = (N1_STATE[2] & (Q1L26 & (!N1_STATE[3] & !N1_STATE[4])));


--Q1L133 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~3
Q1L133 = (Q1L44 & (!Q1L28 & ((!P1L14) # (!P1L13))));


--_BERR is _BERR
_BERR = INPUT();


--DSK1_IN_ is DSK1_IN_
DSK1_IN_ = (!_BERR) # (!_DSACK_IO[1]);


--Q1L29 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~7
Q1L29 = (N1_STATE[0] & N1_STATE[1]);


--P1L8 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[51]~9
P1L8 = (N1_STATE[1] & (N1_STATE[2] & (N1_STATE[3] & !N1_STATE[4])));


--Q1L134 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~4
Q1L134 = (!P1L6 & (((Q1L141 & !P1L8)) # (!DSK1_IN_)));


--Q1L135 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~5
Q1L135 = (Q1L132 & (Q1L133 & ((C1L32) # (Q1L134))));


--_STERM is _STERM
_STERM = INPUT();


--Q1L66 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~12
Q1L66 = (_STERM & ((C1_DSACK_LATCHED_[0]) # (C1_DSACK_LATCHED_[1])));


--Q1L136 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~6
Q1L136 = (!Q1L66 & ((P1L8) # ((Q1L27 & Q1L29))));


--Q1L30 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~8
Q1L30 = (N1_STATE[0] & (N1_STATE[4] & (!N1_STATE[2] & !N1_STATE[3])));


--Q1L31 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~9
Q1L31 = (N1_STATE[1] & Q1L30);


--Q1L32 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~10
Q1L32 = (N1_STATE[2] & (Q1L29 & (!N1_STATE[3] & !N1_STATE[4])));


--Q1L137 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~7
Q1L137 = (_STERM & ((Q1L31) # ((C1L32 & Q1L32))));


--P1L5 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[46]~10
P1L5 = (N1_STATE[0] & (N1_STATE[2] & (N1_STATE[4] & !N1_STATE[1])));


--A1L76 is DSK0_IN_~0
A1L76 = (!_BERR) # (!_DSACK_IO[0]);


--Q1L138 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~8
Q1L138 = (P1L5) # ((P1L8 & (!A1L76 & DSK1_IN_)));


--P1L11 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[60]~11
P1L11 = (N1_STATE[4] & !N1_STATE[3]);


--Q1L33 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~11
Q1L33 = (N1_STATE[0] & (P1L11 & (!N1_STATE[1] & !N1_STATE[2])));


--Q1L131 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_Y~0
Q1L131 = (N1_STATE[1] & (!N1_STATE[3] & (N1_STATE[2] $ (N1_STATE[4]))));


--Q1L39 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~4
Q1L39 = (Q1L131 & !_STERM);


--Q1L139 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~9
Q1L139 = (Q1L138) # ((Q1L33) # ((N1_STATE[0] & Q1L39)));


--Q1L140 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~10
Q1L140 = (Q1L135) # ((Q1L136) # ((Q1L137) # (Q1L139)));


--C1_BREQ is CPU_SM:u_CPU_SM|BREQ
--register power-up is low

C1_BREQ = DFFEAS(Q1L7, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1_state_reg.IDLE_DMA_WR is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_WR
--register power-up is low

U1_state_reg.IDLE_DMA_WR = DFFEAS(U1L12, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--E1_CDREQ_ is SCSI_SM:u_SCSI_SM|CDREQ_
--register power-up is low

E1_CDREQ_ = DFFEAS(DREQ_, !T1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--BB1_CNTR_O[1] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]
--register power-up is low

BB1_CNTR_O[1] = DFFEAS(BB1L3, !T1_wire_pll1_clk[0], _RST,  ,  ,  ,  ,  ,  );


--E1_CCPUREQ is SCSI_SM:u_SCSI_SM|CCPUREQ
--register power-up is low

E1_CCPUREQ = DFFEAS(AB1_WDREGREQ, !T1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1L4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|START_F2S~0
U1L4 = (J1_FIFOEMPTY & (E1_CDREQ_ & (!BB1_CNTR_O[1] & !E1_CCPUREQ)));


--U1L14 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~0
U1L14 = (U1_state_reg.IDLE_DMA_WR & (U1L4 & !E1_RDFIFO_o));


--E1_RIFIFO_o is SCSI_SM:u_SCSI_SM|RIFIFO_o
--register power-up is low

E1_RIFIFO_o = DFFEAS(E1L17, T1_wire_pll1_clk[2], _RST,  , !C1_DECFIFO,  ,  ,  ,  );


--U1L5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|START_S2F~0
U1L5 = (BB1_CNTR_O[1] & (E1_CDREQ_ & (!E1_CCPUREQ & !E1_RIFIFO_o)));


--J1_FIFOFULL is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL
--register power-up is low

J1_FIFOFULL = DFFEAS(J1L23, !SCLK, BB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--U1_state_reg.IDLE_DMA_RD is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.IDLE_DMA_RD
--register power-up is low

U1_state_reg.IDLE_DMA_RD = DFFEAS(U1L9, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1L15 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~1
U1L15 = (U1L5 & (!J1_FIFOFULL & !U1_state_reg.IDLE_DMA_RD));


--U1_state_reg.S2F_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_1
--register power-up is low

U1_state_reg.S2F_1 = DFFEAS(U1L15, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1_state_reg.S2F_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_2
--register power-up is low

U1_state_reg.S2F_2 = DFFEAS(U1_state_reg.S2F_1, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1_state_reg.S2F_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_3
--register power-up is low

U1_state_reg.S2F_3 = DFFEAS(U1_state_reg.S2F_2, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1L16 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~2
U1L16 = (!U1_state_reg.S2F_2 & (!U1_state_reg.S2F_3 & ((J1_FIFOFULL) # (!U1_state_reg.S2F_1))));


--U1_state_reg.F2S_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_2
--register power-up is low

U1_state_reg.F2S_2 = DFFEAS(U1_state_reg.F2S_1, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1_state_reg.F2S_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_3
--register power-up is low

U1_state_reg.F2S_3 = DFFEAS(U1_state_reg.F2S_2, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1_state_reg.F2S_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_1
--register power-up is low

U1_state_reg.F2S_1 = DFFEAS(U1L14, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1L31 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr16~0
U1L31 = (!U1_state_reg.F2S_2 & (!U1_state_reg.F2S_3 & !U1_state_reg.F2S_1));


--U1L17 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector5~3
U1L17 = (U1L14) # ((U1L15) # ((!U1L31) # (!U1L16)));


--U1_state_reg.C2S_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_3
--register power-up is low

U1_state_reg.C2S_3 = DFFEAS(U1_state_reg.C2S_2, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1_state_reg.S2C_3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_3
--register power-up is low

U1_state_reg.S2C_3 = DFFEAS(U1_state_reg.S2C_2, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1_state_reg.S2C_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_1
--register power-up is low

U1_state_reg.S2C_1 = DFFEAS(U1L18, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1_state_reg.S2C_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_2
--register power-up is low

U1_state_reg.S2C_2 = DFFEAS(U1_state_reg.S2C_1, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1L29 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr7~0
U1L29 = (U1_state_reg.C2S_3) # ((U1_state_reg.S2C_3) # ((U1_state_reg.S2C_1) # (U1_state_reg.S2C_2)));


--U1_state_reg.CPUREQ is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.CPUREQ
--register power-up is low

U1_state_reg.CPUREQ = DFFEAS(U1L10, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1_state_reg.C2S_1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_1
--register power-up is low

U1_state_reg.C2S_1 = DFFEAS(U1L22, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1_state_reg.C2S_2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_2
--register power-up is low

U1_state_reg.C2S_2 = DFFEAS(U1_state_reg.C2S_1, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1_WideOr7 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr7
U1_WideOr7 = (U1L29) # ((U1_state_reg.CPUREQ) # ((U1_state_reg.C2S_1) # (U1_state_reg.C2S_2)));


--ADDR[6] is ADDR[6]
ADDR[6] = INPUT();


--ADDR[5] is ADDR[5]
ADDR[5] = INPUT();


--_CS is _CS
_CS = INPUT();


--AB1L12 is registers:u_registers|addr_decoder:u_addr_decoder|h_08~0
AB1L12 = (!_AS_IO & (!ADDR[6] & (!ADDR[5] & !_CS)));


--ADDR[3] is ADDR[3]
ADDR[3] = INPUT();


--ADDR[4] is ADDR[4]
ADDR[4] = INPUT();


--ADDR[2] is ADDR[2]
ADDR[2] = INPUT();


--BB1L7 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]~0
BB1L7 = (ADDR[3] & (!ADDR[4] & (!R_W_IO & !ADDR[2])));


--BB1L8 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]~1
BB1L8 = (AB1L12 & ((BB1L7 & ((DATA_IO[4]))) # (!BB1L7 & (BB1_CNTR_O[4])))) # (!AB1L12 & (BB1_CNTR_O[4]));


--_RST is _RST
_RST = INPUT();


--U1L18 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector6~2
U1L18 = (R_W_IO & U1_state_reg.CPUREQ);


--U1_state_reg.S2C_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_4
--register power-up is low

U1_state_reg.S2C_4 = DFFEAS(U1_state_reg.S2C_3, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1L19 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector6~3
U1L19 = (!U1_state_reg.S2C_3 & (!U1_state_reg.S2C_1 & (!U1_state_reg.S2C_2 & !U1_state_reg.S2C_4)));


--U1L22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector8~0
U1L22 = (U1_state_reg.CPUREQ & !R_W_IO);


--U1L23 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector8~1
U1L23 = (U1_state_reg.C2S_1) # ((U1_state_reg.C2S_2) # ((U1L22) # (!U1L31)));


--BB1L5 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]~2
BB1L5 = (AB1L12 & ((BB1L7 & ((DATA_IO[2]))) # (!BB1L7 & (BB1_CNTR_O[2])))) # (!AB1L12 & (BB1_CNTR_O[2]));


--P1L7 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~12
P1L7 = (N1_STATE[0] & !N1_STATE[1]);


--Q1L58 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~13
Q1L58 = (C1L32 & (((Q1L27 & P1L7)) # (!Q1L141)));


--Q1L50 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|FF~2
Q1L50 = (N1_STATE[1]) # ((!Q1L30 & ((!P1L14) # (!N1_STATE[2]))));


--Q1L59 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~14
Q1L59 = (_STERM & ((Q1L31) # ((Q1L58) # (!Q1L50))));


--Q1L34 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~12
Q1L34 = (N1_STATE[0] & (N1_STATE[1] & (P1L14 & !N1_STATE[2])));


--P1L12 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[60]~13
P1L12 = (N1_STATE[1] & (N1_STATE[4] & (!N1_STATE[0] & !N1_STATE[3])));


--Q1L99 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~15
Q1L99 = (!P1L15 & (!P1L12 & ((J1_FIFOFULL) # (!Q1L34))));


--Q1L18 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~6
Q1L18 = (Q1L99 & (!P1L9 & ((!P1L6) # (!C1L32))));


--Q1L60 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~16
Q1L60 = (Q1L28) # ((Q1L59) # (!Q1L18));


--Q1L61 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~17
Q1L61 = (P1L8) # ((Q1L26 & (P1L16 & !C1L32)));


--P1L4 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[43]~14
P1L4 = (N1_STATE[0] & (N1_STATE[3] & (N1_STATE[4] & !N1_STATE[2])));


--Q1L67 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~18
Q1L67 = (!P1L5 & ((Q1L66) # ((!P1L8 & !P1L4))));


--Q1L68 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~19
Q1L68 = (C1L32 & (((!P1L13) # (!P1L16)))) # (!C1L32 & (!P1L6 & ((!P1L13) # (!P1L16))));


--Q1L111 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE~20
Q1L111 = (N1_STATE[3] & (N1_STATE[4] & (P1L7 & _STERM)));


--Q1L112 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE~21
Q1L112 = (C1_DSACK_LATCHED_[0] & (((!_BERR) # (!_DSACK_IO[1])))) # (!C1_DSACK_LATCHED_[0] & (C1_DSACK_LATCHED_[1] & ((!_BERR) # (!_DSACK_IO[1]))));


--Q1L113 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE~22
Q1L113 = (P1L8 & (_STERM & (!A1L76 & Q1L112)));


--Q1L69 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~23
Q1L69 = (Q1L67 & (Q1L68 & (!Q1L111 & !Q1L113)));


--P1L19 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E~15
P1L19 = (N1_STATE[1] & (N1_STATE[2] & ((!N1_STATE[4]) # (!N1_STATE[3]))));


--G1_A1 is registers:u_registers|A1
--register power-up is low

G1_A1 = DFFEAS(G1L2, !T1_wire_pll1_clk[0], _RST,  ,  ,  ,  ,  ,  );


--Q1L114 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE~24
Q1L114 = (P1L17 & (Q1L27 & (P1L13 & G1_A1)));


--Q1L62 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~25
Q1L62 = (Q1L69 & (!Q1L114 & ((N1_STATE[0]) # (!P1L19))));


--P1L2 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[27]~16
P1L2 = (P1L16 & (!N1_STATE[1] & (!J1_FIFOEMPTY & !C1L23)));


--Q1L63 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~26
Q1L63 = (Q1L44 & (!P1L2 & ((!Q1L34) # (!J1_FIFOFULL))));


--Q1L64 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~27
Q1L64 = (Q1L60) # ((Q1L65) # ((!Q1L63) # (!Q1L62)));


--Q1L70 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~28
Q1L70 = (DSK1_IN_ & ((P1L4) # ((P1L8 & A1L76))));


--Q1L71 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~29
Q1L71 = (Q1L70) # (((_STERM & Q1L77)) # (!Q1L69));


--C1_DMAENA is CPU_SM:u_CPU_SM|DMAENA
--register power-up is low

C1_DMAENA = DFFEAS(BB1_CNTR_O[8], T1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--Q1L72 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~30
Q1L72 = (C1_DMAENA & (!N1_STATE[1] & !BB1_CNTR_O[1]));


--C1_DREQ_ is CPU_SM:u_CPU_SM|DREQ_
--register power-up is low

C1_DREQ_ = DFFEAS(DREQ_, T1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--Q1L73 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~31
Q1L73 = (P1L11 & (Q1L72 & (C1_DREQ_ & !J1_FIFOEMPTY)));


--Q1L74 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~32
Q1L74 = ((!N1_STATE[0] & ((P1L19) # (Q1L73)))) # (!Q1L63);


--Q1L75 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~33
Q1L75 = (Q1L27 & (P1L13 & ((!G1_A1) # (!P1L17))));


--Q1L76 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~34
Q1L76 = (Q1L71) # ((Q1L74) # ((Q1L75) # (!Q1L9)));


--P1L20 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E~17
P1L20 = (P1L17 & (C1L23 & (Q1L37 & !G1_A1)));


--Q1L78 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~35
Q1L78 = ((!C1L32 & ((!_BERR) # (!_DSACK_IO[1])))) # (!_STERM);


--Q1L79 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~36
Q1L79 = (P1L20 & (((Q1L78 & !Q1L89)) # (!L1L4))) # (!P1L20 & (Q1L78 & ((!Q1L89))));


--Q1L80 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~37
Q1L80 = (_STERM & ((P1L5) # ((C1L32 & P1L8))));


--Q1L81 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~38
Q1L81 = (Q1L80) # ((Q1L32 & ((DSK1_IN_) # (!Q1L66))));


--Q1L82 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~39
Q1L82 = (Q1L31) # (((!_STERM & !Q1L50)) # (!Q1L132));


--Q1L83 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~40
Q1L83 = (N1_STATE[1] & ((P1L16) # ((J1_FIFOFULL & Q1L34)))) # (!N1_STATE[1] & (J1_FIFOFULL & (Q1L34)));


--Q1L84 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~41
Q1L84 = (P1L16 & (!N1_STATE[1] & ((J1_FIFOEMPTY) # (!C1L23))));


--Q1L85 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~42
Q1L85 = (Q1L84) # ((P1L17 & (G1_A1 & Q1L37)));


--Q1L86 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~43
Q1L86 = (Q1L113) # ((Q1L82) # ((Q1L83) # (Q1L85)));


--Q1L35 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~13
Q1L35 = (N1_STATE[3] & (N1_STATE[4] & (Q1L26 & !N1_STATE[2])));


--Q1L87 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~44
Q1L87 = (!Q1L35 & (((!C1L23) # (!P1L18)) # (!L1L4)));


--Q1L88 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~45
Q1L88 = (Q1L79) # ((Q1L81) # ((Q1L86) # (!Q1L87)));


--Q1L36 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~14
Q1L36 = (P1L7 & (!N1_STATE[2] & (!N1_STATE[3] & !N1_STATE[4])));


--Q1L90 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~46
Q1L90 = (!_STERM & ((Q1L31) # ((Q1L36) # (!Q1L50))));


--Q1L91 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~47
Q1L91 = (L1L4 & ((P1L20) # ((Q1L78 & !Q1L141)))) # (!L1L4 & (((Q1L78 & !Q1L141))));


--Q1L123 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~0
Q1L123 = (!P1L12 & ((J1_FIFOFULL) # (!Q1L34)));


--Q1L92 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~48
Q1L92 = (Q1L90) # ((Q1L91) # ((!Q1L123) # (!Q1L62)));


--Q1L93 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~49
Q1L93 = (P1L8) # ((N1_STATE[0] & (Q1L27 & !C1L32)));


--Q1L94 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~50
Q1L94 = (DSK1_IN_ & ((P1L4) # ((Q1L93 & A1L76))));


--Q1L119 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~0
Q1L119 = (Q1L87 & ((!J1_FIFOEMPTY) # (!P1L18)));


--Q1L95 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~51
Q1L95 = (Q1L94) # (((P1L13 & P1L14)) # (!Q1L119));


--Q1L96 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~52
Q1L96 = (Q1L37 & (((!C1L23 & !G1_A1)) # (!P1L17)));


--Q1L6 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BREQ_d~0
Q1L6 = (J1_FIFOEMPTY) # ((G1_FLUSHFIFO & ((H1_BO1) # (H1_BO0))));


--C1_FLUSHFIFO is CPU_SM:u_CPU_SM|FLUSHFIFO
--register power-up is low

C1_FLUSHFIFO = DFFEAS(G1_FLUSHFIFO, T1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--P1L1 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[7]~18
P1L1 = (Q1L26 & (Q1L27 & (BB1_CNTR_O[1] & C1_DMAENA)));


--Q1L97 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~53
Q1L97 = ((!J1_FIFOFULL & ((!C1_FLUSHFIFO) # (!Q1L6)))) # (!P1L1);


--Q1L98 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[3]~54
Q1L98 = (Q1L92) # ((Q1L95) # ((Q1L96) # (!Q1L97)));


--Q1L100 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~55
Q1L100 = ((!BB1_CNTR_O[1] & ((J1_FIFOEMPTY) # (!C1_DREQ_)))) # (!C1_DMAENA);


--Q1L101 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~56
Q1L101 = (!N1_STATE[3] & ((N1_STATE[4] & (Q1L100)) # (!N1_STATE[4] & ((Q1L72)))));


--Q1L102 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~57
Q1L102 = (C1_BGRANT_ & (C1_nCYCLEDONE & !G1_A1));


--Q1L103 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~58
Q1L103 = (!N1_STATE[0] & ((Q1L101) # ((Q1L130 & Q1L102))));


--Q1L104 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~59
Q1L104 = (Q1L31) # ((Q1L36) # ((!Q1L50) # (!Q1L141)));


--Q1L105 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~60
Q1L105 = (!P1L2 & ((!Q1L34) # (!J1_FIFOFULL)));


--Q1L106 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~61
Q1L106 = (((Q1L104 & !_STERM)) # (!Q1L105)) # (!Q1L99);


--Q1L115 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE~62
Q1L115 = (_STERM & (!C1_DSACK_LATCHED_[0] & !C1_DSACK_LATCHED_[1]));


--Q1L107 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~63
Q1L107 = ((N1_STATE[0] & (Q1L27 & A1L76))) # (!Q1L141);


--Q1L108 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~64
Q1L108 = (Q1L112 & ((Q1L107) # ((P1L4 & Q1L115)))) # (!Q1L112 & (P1L4 & (Q1L115)));


--Q1L109 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~65
Q1L109 = (Q1L111) # ((Q1L113) # (!Q1L133));


--Q1L110 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[4]~66
Q1L110 = (Q1L103) # ((Q1L106) # ((Q1L108) # (Q1L109)));


--_BG is _BG
_BG = INPUT();


--C1L30 is CPU_SM:u_CPU_SM|aCYCLEDONE_~0
C1L30 = (_AS_IO & (_DSACK_IO[0] & (_BERR & _STERM)));


--C1L31 is CPU_SM:u_CPU_SM|aCYCLEDONE_~1
C1L31 = (_DSACK_IO[1] & (_BGACK_IO & C1L30));


--SCLK is SCLK
SCLK = INPUT();


--H1_B is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|B
--register power-up is low

H1_B = DFFEAS(DATA_IO[25], T1_wire_pll1_clk[2], BB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--H1_S is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|S
--register power-up is low

H1_S = DFFEAS(AB1_h_0C, T1_wire_pll1_clk[2], BB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--H1L5 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~0
H1L5 = (H1_S & (H1_B)) # (!H1_S & ((H1_BO1 $ (H1_BO0))));


--AB1L11 is registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0
AB1L11 = (ADDR[3] & !ADDR[4]);


--AB1_ACR_WR is registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR
AB1_ACR_WR = (ADDR[2] & (AB1L12 & (AB1L11 & !R_W_IO)));


--E1_INCBO_o is SCSI_SM:u_SCSI_SM|INCBO_o
--register power-up is low

E1_INCBO_o = DFFEAS(U1_INCBO, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--H1L6 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~1
H1L6 = (AB1_ACR_WR & (H1L5)) # (!AB1_ACR_WR & ((E1_INCBO_o & (H1L5)) # (!E1_INCBO_o & ((H1_BO1)))));


--BB1_CNTR_O[8] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]
--register power-up is low

BB1_CNTR_O[8] = DFFEAS(BB1L12, !T1_wire_pll1_clk[0], _RST,  ,  ,  ,  ,  ,  );


--H1L3 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0~0
H1L3 = H1_BO0 $ (E1_INCBO_o);


--C1_STOPFLUSH is CPU_SM:u_CPU_SM|STOPFLUSH
--register power-up is low

C1_STOPFLUSH = DFFEAS(Q1L143, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--G1L4 is registers:u_registers|FLUSHFIFO~0
G1L4 = (BB1_CNTR_O[1] & (ADDR[4] & (!ADDR[3] & ADDR[2])));


--G1L5 is registers:u_registers|FLUSHFIFO~1
G1L5 = (G1_FLUSHFIFO & (((AB1L12 & G1L4)) # (!C1_STOPFLUSH))) # (!G1_FLUSHFIFO & (((AB1L12 & G1L4))));


--J1_UP[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]
--register power-up is low

J1_UP[3] = DFFEAS(J1L34, SCLK, BB1_CNTR_O[8],  , J1L35,  ,  ,  ,  );


--J1_DOWN[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]
--register power-up is low

J1_DOWN[3] = DFFEAS(J1L20, SCLK, BB1_CNTR_O[8],  , C1_DECFIFO,  ,  ,  ,  );


--J1_UP[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]
--register power-up is low

J1_UP[4] = DFFEAS(J1L36, SCLK, BB1_CNTR_O[8],  , J1L35,  ,  ,  ,  );


--J1_DOWN[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]
--register power-up is low

J1_DOWN[2] = DFFEAS(J1L13, SCLK, BB1_CNTR_O[8],  , C1_DECFIFO,  ,  ,  ,  );


--J1L12 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0
J1L12 = (!J1_UP[3] & (!J1_DOWN[3] & (!J1_UP[4] & !J1_DOWN[2])));


--C1_DECFIFO is CPU_SM:u_CPU_SM|DECFIFO
--register power-up is low

C1_DECFIFO = DFFEAS(Q1L15, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--J1_UP[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]
--register power-up is low

J1_UP[5] = DFFEAS(J1L37, SCLK, BB1_CNTR_O[8],  , J1L35,  ,  ,  ,  );


--J1_DOWN[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]
--register power-up is low

J1_DOWN[1] = DFFEAS(J1L14, SCLK, BB1_CNTR_O[8],  , C1_DECFIFO,  ,  ,  ,  );


--J1L13 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1
J1L13 = (J1_UP[5]) # (J1_DOWN[1]);


--J1_UP[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]
--register power-up is low

J1_UP[6] = DFFEAS(J1L38, SCLK, BB1_CNTR_O[8],  , J1L35,  ,  ,  ,  );


--J1_DOWN[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]
--register power-up is low

J1_DOWN[0] = DFFEAS(J1_UP[7], SCLK, BB1_CNTR_O[8],  , C1_DECFIFO,  ,  ,  ,  );


--J1L14 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2
J1L14 = (J1_UP[6]) # (J1_DOWN[0]);


--J1_UP[7] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]
--register power-up is low

J1_UP[7] = DFFEAS(J1L39, SCLK, BB1_CNTR_O[8],  , J1L35,  ,  ,  ,  );


--J1L15 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~3
J1L15 = (C1_DECFIFO & (!J1L13 & (!J1L14 & !J1_UP[7])));


--J1_DOWN[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]
--register power-up is low

J1_DOWN[5] = DFFEAS(J1L17, SCLK, BB1_CNTR_O[8],  , C1_DECFIFO,  ,  ,  ,  );


--J1L16 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~4
J1L16 = (J1_DOWN[5]) # (J1_UP[1]);


--J1_UP[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]
--register power-up is low

J1_UP[2] = DFFEAS(J1L41, SCLK, BB1_CNTR_O[8],  , J1L35,  ,  ,  ,  );


--J1_DOWN[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]
--register power-up is low

J1_DOWN[4] = DFFEAS(J1L21, SCLK, BB1_CNTR_O[8],  , C1_DECFIFO,  ,  ,  ,  );


--J1L17 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~5
J1L17 = (J1_UP[2]) # (J1_DOWN[4]);


--J1L18 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~6
J1L18 = (J1L12 & (J1L15 & (!J1L16 & !J1L17)));


--C1_INCFIFO is CPU_SM:u_CPU_SM|INCFIFO
--register power-up is low

C1_INCFIFO = DFFEAS(Q1L56, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--J1L19 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~7
J1L19 = (J1_FIFOEMPTY & (!J1L18)) # (!J1_FIFOEMPTY & ((C1_INCFIFO) # ((!J1L18 & C1_DECFIFO))));


--Q1L7 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BREQ_d~1
Q1L7 = (Q1L37) # (((Q1L27 & P1L13)) # (!Q1L97));


--U1_state_reg.F2S_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.F2S_4
--register power-up is low

U1_state_reg.F2S_4 = DFFEAS(U1_state_reg.F2S_3, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1L12 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector3~0
U1L12 = (U1_state_reg.F2S_4) # ((!BB1_CNTR_O[1] & (!E1_CCPUREQ & !U1_state_reg.IDLE_DMA_RD)));


--_DREQ is _DREQ
_DREQ = INPUT();


--DREQ_ is DREQ_
DREQ_ = (!_DREQ & BB1_CNTR_O[8]);


--BB1L3 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]~3
BB1L3 = (AB1L12 & ((BB1L7 & ((DATA_IO[1]))) # (!BB1L7 & (BB1_CNTR_O[1])))) # (!AB1L12 & (BB1_CNTR_O[1]));


--AB1L13 is registers:u_registers|addr_decoder:u_addr_decoder|h_58~0
AB1L13 = (ADDR[6] & (!_AS_IO & (!ADDR[5] & !_CS)));


--AB1_WDREGREQ is registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ
AB1_WDREGREQ = (AB1L13 & !ADDR[4]);


--E1_RDFIFO_d is SCSI_SM:u_SCSI_SM|RDFIFO_d
--register power-up is low

E1_RDFIFO_d = DFFEAS(U1L2, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--E1L13 is SCSI_SM:u_SCSI_SM|RDFIFO_o~0
E1L13 = (E1_RDFIFO_o) # ((E1_RDFIFO_d & !C1_INCFIFO));


--E1_RIFIFO_d is SCSI_SM:u_SCSI_SM|RIFIFO_d
--register power-up is low

E1_RIFIFO_d = DFFEAS(U1L3, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--E1L17 is SCSI_SM:u_SCSI_SM|RIFIFO_o~0
E1L17 = (!C1_INCFIFO & ((E1_RIFIFO_o) # ((E1_RIFIFO_d & !E1_RDFIFO_d))));


--J1L23 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL~0
J1L23 = (C1_INCFIFO & (J1L14 & ((!C1_DECFIFO) # (!J1_FIFOFULL)))) # (!C1_INCFIFO & (((J1_FIFOFULL & !C1_DECFIFO))));


--U1L6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~0
U1L6 = (BB1_CNTR_O[1] & (!U1_state_reg.IDLE_DMA_RD & ((J1_FIFOFULL) # (!U1L5))));


--U1_state_reg.S2F_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2F_4
--register power-up is low

U1_state_reg.S2F_4 = DFFEAS(U1_state_reg.S2F_3, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1_state_reg.C2S_5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_5
--register power-up is low

U1_state_reg.C2S_5 = DFFEAS(U1L11, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1_state_reg.S2C_6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_6
--register power-up is low

U1_state_reg.S2C_6 = DFFEAS(U1L13, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--E1_CDSACK_ is SCSI_SM:u_SCSI_SM|CDSACK_
--register power-up is low

E1_CDSACK_ = DFFEAS(E1_nLS2CPU, !T1_wire_pll1_clk[2], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1L7 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~1
U1L7 = (U1_state_reg.S2F_4) # ((!E1_CDSACK_ & ((U1_state_reg.C2S_5) # (U1_state_reg.S2C_6))));


--U1L8 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~2
U1L8 = (U1_state_reg.IDLE_DMA_WR & ((E1_RDFIFO_o) # (!U1L4)));


--U1L9 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~3
U1L9 = (!U1L7 & ((E1_CCPUREQ) # ((!U1L6 & !U1L8))));


--U1L10 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~0
U1L10 = (E1_CCPUREQ & ((U1_state_reg.IDLE_DMA_WR) # (!U1_state_reg.IDLE_DMA_RD)));


--AS_O_ is AS_O_
--register power-up is low

AS_O_ = DFFEAS(A1L8, !SCLK,  ,  ,  ,  ,  ,  ,  );


--DS_O_ is DS_O_
--register power-up is low

DS_O_ = DFFEAS(A1L79, !SCLK,  ,  ,  ,  ,  ,  ,  );


--DB1_REG_DSK_ is registers:u_registers|registers_term:u_registers_term|REG_DSK_
--register power-up is low

DB1_REG_DSK_ = DFFEAS(DB1L2, T1_wire_pll1_clk[0], !_AS_IO,  ,  ,  ,  ,  ,  );


--E1_nLS2CPU is SCSI_SM:u_SCSI_SM|nLS2CPU
--register power-up is low

E1_nLS2CPU = DFFEAS(E1L24, T1_wire_pll1_clk[2], !_AS_IO,  ,  ,  ,  ,  ,  );


--dsack_int is dsack_int
dsack_int = (!DB1_REG_DSK_ & !E1_nLS2CPU);


--W1_LD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[0]
--register power-up is low

W1_LD_LATCH[0] = DFFEAS(B1_FIFO_OD[0], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[0] is registers:u_registers|SSPBDAT[0]
--register power-up is low

G1_SSPBDAT[0] = DFFEAS(DATA_IO[0], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--AB1L3 is registers:u_registers|addr_decoder:u_addr_decoder|CLR_INT~2
AB1L3 = (ADDR[3] & ADDR[4]);


--AB1L4 is registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~0
AB1L4 = (R_W_IO & (ADDR[2] & (AB1L12 & AB1L3)));


--AB1L5 is registers:u_registers|addr_decoder:u_addr_decoder|SSPBDAT_RD_~0
AB1L5 = (R_W_IO & (AB1L13 & (AB1L3 & !ADDR[2])));


--W1L1 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~2
W1L1 = (AB1L5 & (G1_SSPBDAT[0])) # (!AB1L5 & (((AB1L4 & CB1L4))));


--C1_F2CPUL is CPU_SM:u_CPU_SM|F2CPUL
--register power-up is low

C1_F2CPUL = DFFEAS(Q1L49, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--E1_S2CPU_o is SCSI_SM:u_SCSI_SM|S2CPU_o
--register power-up is low

E1_S2CPU_o = DFFEAS(U1L21, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--W1L2 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~3
W1L2 = (!E1_S2CPU_o & ((C1_F2CPUL & (W1_LD_LATCH[0])) # (!C1_F2CPUL & ((W1L1)))));


--X1_SCSI_DATA_LATCHED[0] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]
--register power-up is low

X1_SCSI_DATA_LATCHED[0] = DFFEAS(PD_PORT[0], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--W1L3 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~4
W1L3 = (W1L2) # ((E1_S2CPU_o & X1_SCSI_DATA_LATCHED[0]));


--AB1_h_0C is registers:u_registers|addr_decoder:u_addr_decoder|h_0C
AB1_h_0C = (ADDR[2] & (AB1L12 & (ADDR[3] & !ADDR[4])));


--A1L74 is DATA_IO~64
A1L74 = (C1_BGACK) # ((R_W_IO & !AB1_h_0C));


--X1_SCSI_DATA_LATCHED[1] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]
--register power-up is low

X1_SCSI_DATA_LATCHED[1] = DFFEAS(PD_PORT[1], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--G1_SSPBDAT[1] is registers:u_registers|SSPBDAT[1]
--register power-up is low

G1_SSPBDAT[1] = DFFEAS(DATA_IO[1], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L4 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~5
W1L4 = (AB1L5 & G1_SSPBDAT[1]);


--W1L5 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~6
W1L5 = (R_W_IO & (AB1L12 & (AB1L11 & !ADDR[2])));


--AB1L8 is registers:u_registers|addr_decoder:u_addr_decoder|WTC_RD_~0
AB1L8 = (!ADDR[3] & !ADDR[4]);


--AB1L9 is registers:u_registers|addr_decoder:u_addr_decoder|WTC_RD_~1
AB1L9 = (R_W_IO & (ADDR[2] & (AB1L12 & AB1L8)));


--W1L6 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~7
W1L6 = (C1_F2CPUL) # ((W1L5 & (!AB1L4 & !AB1L9)));


--W1L7 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~8
W1L7 = (C1_F2CPUL) # ((AB1L4) # (AB1L9));


--W1L8 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~9
W1L8 = (!W1L7 & ((!W1L6) # (!AB1L5)));


--W1_LD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1]
--register power-up is low

W1_LD_LATCH[1] = DFFEAS(B1_FIFO_OD[1], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L9 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~10
W1L9 = (R_W_IO & ((ADDR[4] & ((AB1L13))) # (!ADDR[4] & (AB1L12))));


--W1L10 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~11
W1L10 = (AB1L9) # ((ADDR[3] & (!ADDR[2] & W1L9)));


--W1L11 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~12
W1L11 = (CB1L9 & !W1L10);


--W1L12 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~13
W1L12 = (W1L7 & ((W1L6 & (W1_LD_LATCH[1])) # (!W1L6 & ((W1L11))))) # (!W1L7 & (((!W1L6))));


--W1L13 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~14
W1L13 = (W1L8 & ((W1L12 & ((W1L4))) # (!W1L12 & (BB1_CNTR_O[1])))) # (!W1L8 & (((W1L12))));


--W1L14 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~15
W1L14 = (E1_S2CPU_o & (X1_SCSI_DATA_LATCHED[1])) # (!E1_S2CPU_o & ((W1L13)));


--W1_LD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2]
--register power-up is low

W1_LD_LATCH[2] = DFFEAS(B1_FIFO_OD[2], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[2] is registers:u_registers|SSPBDAT[2]
--register power-up is low

G1_SSPBDAT[2] = DFFEAS(DATA_IO[2], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L15 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~16
W1L15 = (AB1L5 & (G1_SSPBDAT[2])) # (!AB1L5 & (((BB1_CNTR_O[2] & W1L5))));


--W1L16 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~17
W1L16 = (!E1_S2CPU_o & ((C1_F2CPUL & (W1_LD_LATCH[2])) # (!C1_F2CPUL & ((W1L15)))));


--X1_SCSI_DATA_LATCHED[2] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]
--register power-up is low

X1_SCSI_DATA_LATCHED[2] = DFFEAS(PD_PORT[2], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--W1L17 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~18
W1L17 = (W1L16) # ((E1_S2CPU_o & X1_SCSI_DATA_LATCHED[2]));


--X1_SCSI_DATA_LATCHED[3] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]
--register power-up is low

X1_SCSI_DATA_LATCHED[3] = DFFEAS(PD_PORT[3], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--W1_LD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[3]
--register power-up is low

W1_LD_LATCH[3] = DFFEAS(B1_FIFO_OD[3], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[3] is registers:u_registers|SSPBDAT[3]
--register power-up is low

G1_SSPBDAT[3] = DFFEAS(DATA_IO[3], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L18 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~19
W1L18 = (C1_F2CPUL & (W1_LD_LATCH[3])) # (!C1_F2CPUL & (((AB1L5 & G1_SSPBDAT[3]))));


--W1L19 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~20
W1L19 = (E1_S2CPU_o & (X1_SCSI_DATA_LATCHED[3])) # (!E1_S2CPU_o & ((W1L18)));


--X1_SCSI_DATA_LATCHED[4] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]
--register power-up is low

X1_SCSI_DATA_LATCHED[4] = DFFEAS(PD_PORT[4], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--G1_SSPBDAT[4] is registers:u_registers|SSPBDAT[4]
--register power-up is low

G1_SSPBDAT[4] = DFFEAS(DATA_IO[4], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L20 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~21
W1L20 = (AB1L5 & G1_SSPBDAT[4]);


--W1_LD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4]
--register power-up is low

W1_LD_LATCH[4] = DFFEAS(B1_FIFO_OD[4], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--CB1_INT_P is registers:u_registers|registers_istr:u_registers_istr|INT_P
--register power-up is low

CB1_INT_P = DFFEAS(CB1L15, !T1_wire_pll1_clk[0], !CB1L16,  , AB1L4,  ,  ,  ,  );


--W1L21 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~22
W1L21 = (CB1_INT_P & !W1L10);


--W1L22 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~23
W1L22 = (W1L7 & ((W1L6 & (W1_LD_LATCH[4])) # (!W1L6 & ((W1L21))))) # (!W1L7 & (((!W1L6))));


--W1L23 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~24
W1L23 = (W1L8 & ((W1L22 & ((W1L20))) # (!W1L22 & (BB1_CNTR_O[4])))) # (!W1L8 & (((W1L22))));


--W1L24 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~25
W1L24 = (E1_S2CPU_o & (X1_SCSI_DATA_LATCHED[4])) # (!E1_S2CPU_o & ((W1L23)));


--G1_SSPBDAT[5] is registers:u_registers|SSPBDAT[5]
--register power-up is low

G1_SSPBDAT[5] = DFFEAS(DATA_IO[5], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--CB1_E_INT is registers:u_registers|registers_istr:u_registers_istr|E_INT
--register power-up is low

CB1_E_INT = DFFEAS(INTA, !T1_wire_pll1_clk[0], !CB1L16,  , AB1L4,  ,  ,  ,  );


--G1L6 is registers:u_registers|Mux3~0
G1L6 = (CB1_E_INT & !AB1L5);


--W1L31 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~26
W1L31 = (!E1_S2CPU_o & (!C1_F2CPUL & ((AB1L5) # (AB1L4))));


--W1_LD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[5]
--register power-up is low

W1_LD_LATCH[5] = DFFEAS(B1_FIFO_OD[5], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--X1_SCSI_DATA_LATCHED[5] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]
--register power-up is low

X1_SCSI_DATA_LATCHED[5] = DFFEAS(PD_PORT[5], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--W1L32 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~27
W1L32 = (!E1_S2CPU_o & !C1_F2CPUL);


--W1L33 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~28
W1L33 = (E1_S2CPU_o) # ((AB1L4 & !C1_F2CPUL));


--W1L25 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~29
W1L25 = (W1L32 & (((W1L33)))) # (!W1L32 & ((W1L33 & ((X1_SCSI_DATA_LATCHED[5]))) # (!W1L33 & (W1_LD_LATCH[5]))));


--W1L26 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~30
W1L26 = (W1L31 & ((W1L25 & ((G1L6))) # (!W1L25 & (G1_SSPBDAT[5])))) # (!W1L31 & (((W1L25))));


--W1L27 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~31
W1L27 = (W1L26 & W1L37);


--G1_SSPBDAT[6] is registers:u_registers|SSPBDAT[6]
--register power-up is low

G1_SSPBDAT[6] = DFFEAS(DATA_IO[6], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1_LD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[6]
--register power-up is low

W1_LD_LATCH[6] = DFFEAS(B1_FIFO_OD[6], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--X1_SCSI_DATA_LATCHED[6] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]
--register power-up is low

X1_SCSI_DATA_LATCHED[6] = DFFEAS(PD_PORT[6], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--W1L28 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~32
W1L28 = (W1L32 & (((W1L33)))) # (!W1L32 & ((W1L33 & ((X1_SCSI_DATA_LATCHED[6]))) # (!W1L33 & (W1_LD_LATCH[6]))));


--W1L29 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~33
W1L29 = (W1L31 & ((W1L28 & ((G1L6))) # (!W1L28 & (G1_SSPBDAT[6])))) # (!W1L31 & (((W1L28))));


--W1L30 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~34
W1L30 = (W1L37 & W1L29);


--G1_SSPBDAT[7] is registers:u_registers|SSPBDAT[7]
--register power-up is low

G1_SSPBDAT[7] = DFFEAS(DATA_IO[7], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1_LD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[7]
--register power-up is low

W1_LD_LATCH[7] = DFFEAS(B1_FIFO_OD[7], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--X1_SCSI_DATA_LATCHED[7] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]
--register power-up is low

X1_SCSI_DATA_LATCHED[7] = DFFEAS(PD_PORT[7], !SCLK, E1_S2CPU_o,  , E1_nLS2CPU,  ,  ,  ,  );


--W1L34 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~35
W1L34 = (W1L32 & (((W1L33)))) # (!W1L32 & ((W1L33 & ((X1_SCSI_DATA_LATCHED[7]))) # (!W1L33 & (W1_LD_LATCH[7]))));


--W1L35 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~36
W1L35 = (W1L31 & ((W1L34 & ((G1L6))) # (!W1L34 & (G1_SSPBDAT[7])))) # (!W1L31 & (((W1L34))));


--W1L36 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~37
W1L36 = (W1L37 & W1L35);


--W1_LD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8]
--register power-up is low

W1_LD_LATCH[8] = DFFEAS(B1_FIFO_OD[8], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[8] is registers:u_registers|SSPBDAT[8]
--register power-up is low

G1_SSPBDAT[8] = DFFEAS(DATA_IO[8], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L38 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~38
W1L38 = (AB1L5 & (G1_SSPBDAT[8])) # (!AB1L5 & (((BB1_CNTR_O[8] & W1L5))));


--W1L39 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~39
W1L39 = (!E1_S2CPU_o & ((C1_F2CPUL & (W1_LD_LATCH[8])) # (!C1_F2CPUL & ((W1L38)))));


--G1_SSPBDAT[9] is registers:u_registers|SSPBDAT[9]
--register power-up is low

G1_SSPBDAT[9] = DFFEAS(DATA_IO[9], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L40 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~40
W1L40 = (AB1L5 & (G1_SSPBDAT[9] & (!E1_S2CPU_o & !C1_F2CPUL)));


--W1_LD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9]
--register power-up is low

W1_LD_LATCH[9] = DFFEAS(B1_FIFO_OD[9], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L41 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~41
W1L41 = (!E1_S2CPU_o & ((W1L40) # ((C1_F2CPUL & W1_LD_LATCH[9]))));


--G1_SSPBDAT[10] is registers:u_registers|SSPBDAT[10]
--register power-up is low

G1_SSPBDAT[10] = DFFEAS(DATA_IO[10], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L42 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~42
W1L42 = (AB1L5 & (G1_SSPBDAT[10] & (!E1_S2CPU_o & !C1_F2CPUL)));


--W1_LD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10]
--register power-up is low

W1_LD_LATCH[10] = DFFEAS(B1_FIFO_OD[10], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L43 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~43
W1L43 = (!E1_S2CPU_o & ((W1L42) # ((C1_F2CPUL & W1_LD_LATCH[10]))));


--G1_SSPBDAT[11] is registers:u_registers|SSPBDAT[11]
--register power-up is low

G1_SSPBDAT[11] = DFFEAS(DATA_IO[11], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L44 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~44
W1L44 = (AB1L5 & (G1_SSPBDAT[11] & (!E1_S2CPU_o & !C1_F2CPUL)));


--W1_LD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[11]
--register power-up is low

W1_LD_LATCH[11] = DFFEAS(B1_FIFO_OD[11], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L45 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~45
W1L45 = (!E1_S2CPU_o & ((W1L44) # ((C1_F2CPUL & W1_LD_LATCH[11]))));


--G1_SSPBDAT[12] is registers:u_registers|SSPBDAT[12]
--register power-up is low

G1_SSPBDAT[12] = DFFEAS(DATA_IO[12], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L46 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~46
W1L46 = (AB1L5 & (G1_SSPBDAT[12] & (!E1_S2CPU_o & !C1_F2CPUL)));


--W1_LD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12]
--register power-up is low

W1_LD_LATCH[12] = DFFEAS(B1_FIFO_OD[12], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L47 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~47
W1L47 = (!E1_S2CPU_o & ((W1L46) # ((C1_F2CPUL & W1_LD_LATCH[12]))));


--G1_SSPBDAT[13] is registers:u_registers|SSPBDAT[13]
--register power-up is low

G1_SSPBDAT[13] = DFFEAS(DATA_IO[13], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L48 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~48
W1L48 = (AB1L5 & (G1_SSPBDAT[13] & (!E1_S2CPU_o & !C1_F2CPUL)));


--W1_LD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[13]
--register power-up is low

W1_LD_LATCH[13] = DFFEAS(B1_FIFO_OD[13], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L49 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~49
W1L49 = (!E1_S2CPU_o & ((W1L48) # ((C1_F2CPUL & W1_LD_LATCH[13]))));


--G1_SSPBDAT[14] is registers:u_registers|SSPBDAT[14]
--register power-up is low

G1_SSPBDAT[14] = DFFEAS(DATA_IO[14], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L50 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~50
W1L50 = (AB1L5 & (G1_SSPBDAT[14] & (!E1_S2CPU_o & !C1_F2CPUL)));


--W1_LD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14]
--register power-up is low

W1_LD_LATCH[14] = DFFEAS(B1_FIFO_OD[14], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L51 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~51
W1L51 = (!E1_S2CPU_o & ((W1L50) # ((C1_F2CPUL & W1_LD_LATCH[14]))));


--G1_SSPBDAT[15] is registers:u_registers|SSPBDAT[15]
--register power-up is low

G1_SSPBDAT[15] = DFFEAS(DATA_IO[15], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L52 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~52
W1L52 = (AB1L5 & (G1_SSPBDAT[15] & (!E1_S2CPU_o & !C1_F2CPUL)));


--W1_LD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15]
--register power-up is low

W1_LD_LATCH[15] = DFFEAS(B1_FIFO_OD[15], T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L53 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~53
W1L53 = (!E1_S2CPU_o & ((W1L52) # ((C1_F2CPUL & W1_LD_LATCH[15]))));


--W1_UD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[0]
--register power-up is low

W1_UD_LATCH[0] = DFFEAS(W1L120, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[16] is registers:u_registers|SSPBDAT[16]
--register power-up is low

G1_SSPBDAT[16] = DFFEAS(DATA_IO[16], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--C1_F2CPUH is CPU_SM:u_CPU_SM|F2CPUH
--register power-up is low

C1_F2CPUH = DFFEAS(Q1L41, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--W1L54 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~54
W1L54 = (C1_F2CPUH & (W1_UD_LATCH[0])) # (!C1_F2CPUH & (((AB1L5 & G1_SSPBDAT[16]))));


--W1L55 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~55
W1L55 = (E1_S2CPU_o & (X1_SCSI_DATA_LATCHED[0])) # (!E1_S2CPU_o & ((W1L54)));


--W1_UD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1]
--register power-up is low

W1_UD_LATCH[1] = DFFEAS(W1L121, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[17] is registers:u_registers|SSPBDAT[17]
--register power-up is low

G1_SSPBDAT[17] = DFFEAS(DATA_IO[17], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L56 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~56
W1L56 = (C1_F2CPUH & (W1_UD_LATCH[1])) # (!C1_F2CPUH & (((AB1L5 & G1_SSPBDAT[17]))));


--W1L57 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~57
W1L57 = (E1_S2CPU_o & (X1_SCSI_DATA_LATCHED[1])) # (!E1_S2CPU_o & ((W1L56)));


--W1_UD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2]
--register power-up is low

W1_UD_LATCH[2] = DFFEAS(W1L122, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[18] is registers:u_registers|SSPBDAT[18]
--register power-up is low

G1_SSPBDAT[18] = DFFEAS(DATA_IO[18], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L58 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~58
W1L58 = (C1_F2CPUH & (W1_UD_LATCH[2])) # (!C1_F2CPUH & (((AB1L5 & G1_SSPBDAT[18]))));


--W1L59 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~59
W1L59 = (E1_S2CPU_o & (X1_SCSI_DATA_LATCHED[2])) # (!E1_S2CPU_o & ((W1L58)));


--W1_UD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[3]
--register power-up is low

W1_UD_LATCH[3] = DFFEAS(W1L123, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[19] is registers:u_registers|SSPBDAT[19]
--register power-up is low

G1_SSPBDAT[19] = DFFEAS(DATA_IO[19], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L60 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~60
W1L60 = (C1_F2CPUH & (W1_UD_LATCH[3])) # (!C1_F2CPUH & (((AB1L5 & G1_SSPBDAT[19]))));


--W1L61 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~61
W1L61 = (E1_S2CPU_o & (X1_SCSI_DATA_LATCHED[3])) # (!E1_S2CPU_o & ((W1L60)));


--W1_UD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4]
--register power-up is low

W1_UD_LATCH[4] = DFFEAS(W1L124, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[20] is registers:u_registers|SSPBDAT[20]
--register power-up is low

G1_SSPBDAT[20] = DFFEAS(DATA_IO[20], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L62 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~62
W1L62 = (C1_F2CPUH & (W1_UD_LATCH[4])) # (!C1_F2CPUH & (((AB1L5 & G1_SSPBDAT[20]))));


--W1L63 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~63
W1L63 = (E1_S2CPU_o & (X1_SCSI_DATA_LATCHED[4])) # (!E1_S2CPU_o & ((W1L62)));


--W1_UD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[5]
--register power-up is low

W1_UD_LATCH[5] = DFFEAS(W1L125, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[21] is registers:u_registers|SSPBDAT[21]
--register power-up is low

G1_SSPBDAT[21] = DFFEAS(DATA_IO[21], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L64 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~64
W1L64 = (C1_F2CPUH & (W1_UD_LATCH[5])) # (!C1_F2CPUH & (((AB1L5 & G1_SSPBDAT[21]))));


--W1L65 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~65
W1L65 = (E1_S2CPU_o & (X1_SCSI_DATA_LATCHED[5])) # (!E1_S2CPU_o & ((W1L64)));


--W1_UD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[6]
--register power-up is low

W1_UD_LATCH[6] = DFFEAS(W1L126, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[22] is registers:u_registers|SSPBDAT[22]
--register power-up is low

G1_SSPBDAT[22] = DFFEAS(DATA_IO[22], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L66 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~66
W1L66 = (C1_F2CPUH & (W1_UD_LATCH[6])) # (!C1_F2CPUH & (((AB1L5 & G1_SSPBDAT[22]))));


--W1L67 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~67
W1L67 = (E1_S2CPU_o & (X1_SCSI_DATA_LATCHED[6])) # (!E1_S2CPU_o & ((W1L66)));


--W1_UD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[7]
--register power-up is low

W1_UD_LATCH[7] = DFFEAS(W1L127, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--G1_SSPBDAT[23] is registers:u_registers|SSPBDAT[23]
--register power-up is low

G1_SSPBDAT[23] = DFFEAS(DATA_IO[23], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L68 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~68
W1L68 = (C1_F2CPUH & (W1_UD_LATCH[7])) # (!C1_F2CPUH & (((AB1L5 & G1_SSPBDAT[23]))));


--W1L69 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~69
W1L69 = (E1_S2CPU_o & (X1_SCSI_DATA_LATCHED[7])) # (!E1_S2CPU_o & ((W1L68)));


--G1_SSPBDAT[24] is registers:u_registers|SSPBDAT[24]
--register power-up is low

G1_SSPBDAT[24] = DFFEAS(DATA_IO[24], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L70 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~70
W1L70 = (AB1L5 & (G1_SSPBDAT[24] & (!E1_S2CPU_o & !C1_F2CPUH)));


--W1_UD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[8]
--register power-up is low

W1_UD_LATCH[8] = DFFEAS(W1L128, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L71 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~71
W1L71 = (!E1_S2CPU_o & ((W1L70) # ((C1_F2CPUH & W1_UD_LATCH[8]))));


--G1_SSPBDAT[25] is registers:u_registers|SSPBDAT[25]
--register power-up is low

G1_SSPBDAT[25] = DFFEAS(DATA_IO[25], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L72 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~72
W1L72 = (AB1L5 & (G1_SSPBDAT[25] & (!E1_S2CPU_o & !C1_F2CPUH)));


--W1_UD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9]
--register power-up is low

W1_UD_LATCH[9] = DFFEAS(W1L129, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L73 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~73
W1L73 = (!E1_S2CPU_o & ((W1L72) # ((C1_F2CPUH & W1_UD_LATCH[9]))));


--G1_SSPBDAT[26] is registers:u_registers|SSPBDAT[26]
--register power-up is low

G1_SSPBDAT[26] = DFFEAS(DATA_IO[26], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L74 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~74
W1L74 = (AB1L5 & (G1_SSPBDAT[26] & (!E1_S2CPU_o & !C1_F2CPUH)));


--W1_UD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10]
--register power-up is low

W1_UD_LATCH[10] = DFFEAS(W1L130, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L75 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~75
W1L75 = (!E1_S2CPU_o & ((W1L74) # ((C1_F2CPUH & W1_UD_LATCH[10]))));


--G1_SSPBDAT[27] is registers:u_registers|SSPBDAT[27]
--register power-up is low

G1_SSPBDAT[27] = DFFEAS(DATA_IO[27], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L76 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~76
W1L76 = (AB1L5 & (G1_SSPBDAT[27] & (!E1_S2CPU_o & !C1_F2CPUH)));


--W1_UD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11]
--register power-up is low

W1_UD_LATCH[11] = DFFEAS(W1L131, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L77 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~77
W1L77 = (!E1_S2CPU_o & ((W1L76) # ((C1_F2CPUH & W1_UD_LATCH[11]))));


--G1_SSPBDAT[28] is registers:u_registers|SSPBDAT[28]
--register power-up is low

G1_SSPBDAT[28] = DFFEAS(DATA_IO[28], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L78 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~78
W1L78 = (AB1L5 & (G1_SSPBDAT[28] & (!E1_S2CPU_o & !C1_F2CPUH)));


--W1_UD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12]
--register power-up is low

W1_UD_LATCH[12] = DFFEAS(W1L132, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L79 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~79
W1L79 = (!E1_S2CPU_o & ((W1L78) # ((C1_F2CPUH & W1_UD_LATCH[12]))));


--G1_SSPBDAT[29] is registers:u_registers|SSPBDAT[29]
--register power-up is low

G1_SSPBDAT[29] = DFFEAS(DATA_IO[29], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L80 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~80
W1L80 = (AB1L5 & (G1_SSPBDAT[29] & (!E1_S2CPU_o & !C1_F2CPUH)));


--W1_UD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13]
--register power-up is low

W1_UD_LATCH[13] = DFFEAS(W1L133, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L81 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~81
W1L81 = (!E1_S2CPU_o & ((W1L80) # ((C1_F2CPUH & W1_UD_LATCH[13]))));


--G1_SSPBDAT[30] is registers:u_registers|SSPBDAT[30]
--register power-up is low

G1_SSPBDAT[30] = DFFEAS(DATA_IO[30], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L82 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~82
W1L82 = (AB1L5 & (G1_SSPBDAT[30] & (!E1_S2CPU_o & !C1_F2CPUH)));


--W1_UD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[14]
--register power-up is low

W1_UD_LATCH[14] = DFFEAS(W1L134, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L83 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~83
W1L83 = (!E1_S2CPU_o & ((W1L82) # ((C1_F2CPUH & W1_UD_LATCH[14]))));


--G1_SSPBDAT[31] is registers:u_registers|SSPBDAT[31]
--register power-up is low

G1_SSPBDAT[31] = DFFEAS(DATA_IO[31], !T1_wire_pll1_clk[0], _RST,  , AB1_SSPBDAT_WR,  ,  ,  ,  );


--W1L84 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~84
W1L84 = (AB1L5 & (G1_SSPBDAT[31] & (!E1_S2CPU_o & !C1_F2CPUH)));


--W1_UD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15]
--register power-up is low

W1_UD_LATCH[15] = DFFEAS(W1L135, T1_wire_pll1_clk[2],  ,  , C1_PAS,  ,  ,  ,  );


--W1L85 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~85
W1L85 = (!E1_S2CPU_o & ((W1L84) # ((C1_F2CPUH & W1_UD_LATCH[15]))));


--B1_FIFO_OD[0] is fifo:int_fifo|FIFO_OD[0]
--register power-up is low

B1_FIFO_OD[0] = DFFEAS(B1L489, SCLK,  ,  ,  ,  ,  ,  ,  );


--E1_F2S_o is SCSI_SM:u_SCSI_SM|F2S_o
--register power-up is low

E1_F2S_o = DFFEAS(U1_WideOr16, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--X1L10 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~0
X1L10 = (H1_BO1 & (H1_BO0 & (B1_FIFO_OD[0] & E1_F2S_o)));


--E1_CPU2S_o is SCSI_SM:u_SCSI_SM|CPU2S_o
--register power-up is low

E1_CPU2S_o = DFFEAS(U1L24, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--X1_SCSI_OUT is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_OUT
X1_SCSI_OUT = (!E1_F2S_o & !E1_CPU2S_o);


--B1_FIFO_OD[1] is fifo:int_fifo|FIFO_OD[1]
--register power-up is low

B1_FIFO_OD[1] = DFFEAS(B1L484, SCLK,  ,  ,  ,  ,  ,  ,  );


--X1L11 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~1
X1L11 = (H1_BO1 & (H1_BO0 & (E1_F2S_o & B1_FIFO_OD[1])));


--B1_FIFO_OD[2] is fifo:int_fifo|FIFO_OD[2]
--register power-up is low

B1_FIFO_OD[2] = DFFEAS(B1L479, SCLK,  ,  ,  ,  ,  ,  ,  );


--X1L12 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~2
X1L12 = (H1_BO1 & (H1_BO0 & (E1_F2S_o & B1_FIFO_OD[2])));


--B1_FIFO_OD[3] is fifo:int_fifo|FIFO_OD[3]
--register power-up is low

B1_FIFO_OD[3] = DFFEAS(B1L474, SCLK,  ,  ,  ,  ,  ,  ,  );


--X1L13 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~3
X1L13 = (H1_BO1 & (H1_BO0 & (E1_F2S_o & B1_FIFO_OD[3])));


--B1_FIFO_OD[4] is fifo:int_fifo|FIFO_OD[4]
--register power-up is low

B1_FIFO_OD[4] = DFFEAS(B1L469, SCLK,  ,  ,  ,  ,  ,  ,  );


--X1L14 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~4
X1L14 = (H1_BO1 & (H1_BO0 & (E1_F2S_o & B1_FIFO_OD[4])));


--B1_FIFO_OD[5] is fifo:int_fifo|FIFO_OD[5]
--register power-up is low

B1_FIFO_OD[5] = DFFEAS(B1L464, SCLK,  ,  ,  ,  ,  ,  ,  );


--X1L15 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~5
X1L15 = (H1_BO1 & (H1_BO0 & (E1_F2S_o & B1_FIFO_OD[5])));


--B1_FIFO_OD[6] is fifo:int_fifo|FIFO_OD[6]
--register power-up is low

B1_FIFO_OD[6] = DFFEAS(B1L459, SCLK,  ,  ,  ,  ,  ,  ,  );


--X1L16 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~6
X1L16 = (H1_BO1 & (H1_BO0 & (E1_F2S_o & B1_FIFO_OD[6])));


--B1_FIFO_OD[7] is fifo:int_fifo|FIFO_OD[7]
--register power-up is low

B1_FIFO_OD[7] = DFFEAS(B1L454, SCLK,  ,  ,  ,  ,  ,  ,  );


--X1L17 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~7
X1L17 = (H1_BO1 & (H1_BO0 & (E1_F2S_o & B1_FIFO_OD[7])));


--G1L2 is registers:u_registers|A1~0
G1L2 = (AB1_ACR_WR & (DATA_IO[25])) # (!AB1_ACR_WR & ((G1_A1)));


--U1_INCBO is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCBO
U1_INCBO = (U1_state_reg.F2S_4) # (U1_state_reg.S2F_4);


--BB1L10 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~4
BB1L10 = ((_AS_IO) # ((ADDR[6]) # (_CS))) # (!ADDR[4]);


--BB1L11 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~5
BB1L11 = (BB1_CNTR_O[8] & (((!ADDR[3]) # (!ADDR[5])) # (!ADDR[2]))) # (!BB1_CNTR_O[8] & (!ADDR[2] & (!ADDR[5] & !ADDR[3])));


--BB1L12 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~6
BB1L12 = (BB1L10 & (BB1_CNTR_O[8])) # (!BB1L10 & ((BB1L11)));


--Q1L142 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|STOPFLUSH_d~0
Q1L142 = (P1L1 & (C1_FLUSHFIFO & (!C1L23 & !J1_FIFOFULL)));


--Q1L143 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|STOPFLUSH_d~1
Q1L143 = (P1L20) # ((!J1_FIFOEMPTY & ((P1L18) # (Q1L142))));


--J1L34 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~0
J1L34 = (!C1_DECFIFO & ((J1_UP[2]) # (J1_DOWN[4])));


--J1L9 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal0~0
J1L9 = (J1_UP[4]) # ((J1_UP[5]) # ((J1_UP[6]) # (J1_UP[7])));


--J1_UP[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]
--register power-up is low

J1_UP[0] = DFFEAS(J1L26, SCLK, BB1_CNTR_O[8],  , J1L35,  ,  ,  ,  );


--J1L10 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal0~1
J1L10 = (J1_UP[1]) # ((J1_UP[2]) # ((J1_UP[3]) # (J1_UP[0])));


--J1L35 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~1
J1L35 = (C1_DECFIFO & (((J1L9) # (J1L10)))) # (!C1_DECFIFO & (C1_INCFIFO));


--J1L20 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~8
J1L20 = (J1_UP[4]) # (J1_DOWN[2]);


--J1L36 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~2
J1L36 = (!C1_DECFIFO & ((J1_UP[3]) # (J1_DOWN[3])));


--Q1L51 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|FF~3
Q1L51 = (!_STERM & ((!Q1L89) # (!Q1L50)));


--Q1L52 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|FF~4
Q1L52 = (Q1L51) # ((Q1L112 & Q1L53));


--Q1L1 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|AA~0
Q1L1 = (!_STERM & ((P1L8) # ((P1L5) # (P1L4))));


--Q1L54 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~2
Q1L54 = (P1L6) # ((Q1L57 & (DSK1_IN_ & A1L76)));


--Q1L55 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~3
Q1L55 = (Q1L1) # (((Q1L54 & !C1L32)) # (!Q1L10));


--Q1L15 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DECFIFO_d~0
Q1L15 = (Q1L52) # ((E1_RDFIFO_o & !Q1L55));


--J1L37 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~3
J1L37 = (!C1_DECFIFO & ((J1_UP[4]) # (J1_DOWN[2])));


--J1L38 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~4
J1L38 = (!C1_DECFIFO & ((J1_UP[5]) # (J1_DOWN[1])));


--J1L39 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~5
J1L39 = (!C1_DECFIFO & ((J1_UP[6]) # (J1_DOWN[0])));


--J1_DOWN[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]
--register power-up is low

J1_DOWN[6] = DFFEAS(J1L16, SCLK, BB1_CNTR_O[8],  , C1_DECFIFO,  ,  ,  ,  );


--J1L40 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~6
J1L40 = (J1_UP[0]) # (J1_DOWN[6]);


--J1L41 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~7
J1L41 = (!C1_DECFIFO & ((J1_DOWN[5]) # (J1_UP[1])));


--J1L21 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~9
J1L21 = (J1_UP[3]) # (J1_DOWN[3]);


--Q1L56 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~4
Q1L56 = (Q1L55) # ((E1_RIFIFO_o & !Q1L52));


--U1L2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|RDFIFO~0
U1L2 = (H1_BO1 & (H1_BO0 & U1_state_reg.F2S_4));


--U1L3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|RIFIFO~0
U1L3 = (H1_BO1 & (H1_BO0 & U1_state_reg.S2F_4));


--U1_state_reg.C2S_4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.C2S_4
--register power-up is low

U1_state_reg.C2S_4 = DFFEAS(U1_state_reg.C2S_3, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1L11 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector2~0
U1L11 = (U1_state_reg.C2S_4) # ((E1_CDSACK_ & U1_state_reg.C2S_5));


--U1_state_reg.S2C_5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.S2C_5
--register power-up is low

U1_state_reg.S2C_5 = DFFEAS(U1_state_reg.S2C_4, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--U1L13 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector4~0
U1L13 = (U1_state_reg.S2C_5) # ((E1_CDSACK_ & U1_state_reg.S2C_6));


--C1_PAS is CPU_SM:u_CPU_SM|PAS
--register power-up is low

C1_PAS = DFFEAS(Q1L120, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--C1_PDS is CPU_SM:u_CPU_SM|PDS
--register power-up is low

C1_PDS = DFFEAS(Q1_PDS_d, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--DB1_TERM_COUNTER[1] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]
--register power-up is low

DB1_TERM_COUNTER[1] = DFFEAS(DB1L9, T1_wire_pll1_clk[0], !_AS_IO,  ,  ,  ,  ,  ,  );


--DB1_TERM_COUNTER[0] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]
--register power-up is low

DB1_TERM_COUNTER[0] = DFFEAS(DB1L5, T1_wire_pll1_clk[0], !_AS_IO,  ,  ,  ,  ,  ,  );


--DB1L7 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]~0
DB1L7 = (AB1L12 & (ADDR[3] & (!ADDR[4] & ADDR[2])));


--DB1L8 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]~1
DB1L8 = (!_CS & (!AB1_WDREGREQ & (!_AS_IO & !DB1L7)));


--DB1L2 is registers:u_registers|registers_term:u_registers_term|REG_DSK_~0
DB1L2 = (DB1_REG_DSK_) # ((!DB1_TERM_COUNTER[1] & (DB1_TERM_COUNTER[0] & DB1L8)));


--E1L24 is SCSI_SM:u_SCSI_SM|nLS2CPU~0
E1L24 = (!E1_nLS2CPU & ((U1_state_reg.C2S_3) # (U1_state_reg.S2C_3)));


--AB1_SSPBDAT_WR is registers:u_registers|addr_decoder:u_addr_decoder|SSPBDAT_WR
AB1_SSPBDAT_WR = (AB1L13 & (AB1L3 & (!R_W_IO & !ADDR[2])));


--CB1L7Q is registers:u_registers|registers_istr:u_registers_istr|FE~_emulated
--register power-up is low

CB1L7Q = DFFEAS(CB1L6, !T1_wire_pll1_clk[0], !CB1L2,  , AB1L4,  ,  ,  ,  );


--CB1L5 is registers:u_registers|registers_istr:u_registers_istr|FE~3
CB1L5 = CB1L7Q $ (CB1L3);


--CB1L4 is registers:u_registers|registers_istr:u_registers_istr|FE~2
CB1L4 = ((AB1_CLR_INT & ((CB1L4))) # (!AB1_CLR_INT & (CB1L5))) # (!_RST);


--P1L3 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_inputs:u_CPU_SM_inputs|E[37]~19
P1L3 = (N1_STATE[2] & (N1_STATE[3] & (!N1_STATE[1] & !N1_STATE[4])));


--Q1L45 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~1
Q1L45 = (!P1L3 & (((!Q1L30) # (!_STERM)) # (!N1_STATE[1])));


--Q1L46 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~2
Q1L46 = (Q1L44 & (Q1L119 & Q1L45));


--Q1L43 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_X~0
Q1L43 = (N1_STATE[3]) # ((N1_STATE[4]) # ((!N1_STATE[1] & N1_STATE[2])));


--Q1L47 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~3
Q1L47 = (!_STERM & ((Q1L27) # (Q1L131)));


--Q1L48 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~4
Q1L48 = (N1_STATE[0] & ((Q1L47) # ((!Q1L43 & Q1L42))));


--Q1L49 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~5
Q1L49 = (Q1L28) # ((Q1L33) # ((Q1L48) # (!Q1L46)));


--U1L21 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector7~0
U1L21 = (U1L18) # ((U1_state_reg.S2C_6) # ((U1_state_reg.S2C_5) # (!U1L19)));


--CB1L12Q is registers:u_registers|registers_istr:u_registers_istr|FF~_emulated
--register power-up is low

CB1L12Q = DFFEAS(CB1L11, !T1_wire_pll1_clk[0], !CB1L2,  , AB1L4,  ,  ,  ,  );


--CB1L10 is registers:u_registers|registers_istr:u_registers_istr|FF~3
CB1L10 = CB1L12Q $ (CB1L8);


--CB1L9 is registers:u_registers|registers_istr:u_registers_istr|FF~2
CB1L9 = (_RST & ((AB1_CLR_INT & ((CB1L9))) # (!AB1_CLR_INT & (CB1L10))));


--CB1L16 is registers:u_registers|registers_istr:u_registers_istr|always0~0
CB1L16 = (AB1_CLR_INT) # (!_RST);


--B1_FIFO_OD[8] is fifo:int_fifo|FIFO_OD[8]
--register power-up is low

B1_FIFO_OD[8] = DFFEAS(B1L449, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[9] is fifo:int_fifo|FIFO_OD[9]
--register power-up is low

B1_FIFO_OD[9] = DFFEAS(B1L444, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[10] is fifo:int_fifo|FIFO_OD[10]
--register power-up is low

B1_FIFO_OD[10] = DFFEAS(B1L439, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[11] is fifo:int_fifo|FIFO_OD[11]
--register power-up is low

B1_FIFO_OD[11] = DFFEAS(B1L434, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[12] is fifo:int_fifo|FIFO_OD[12]
--register power-up is low

B1_FIFO_OD[12] = DFFEAS(B1L429, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[13] is fifo:int_fifo|FIFO_OD[13]
--register power-up is low

B1_FIFO_OD[13] = DFFEAS(B1L424, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[14] is fifo:int_fifo|FIFO_OD[14]
--register power-up is low

B1_FIFO_OD[14] = DFFEAS(B1L419, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[15] is fifo:int_fifo|FIFO_OD[15]
--register power-up is low

B1_FIFO_OD[15] = DFFEAS(B1L414, SCLK,  ,  ,  ,  ,  ,  ,  );


--B1_FIFO_OD[16] is fifo:int_fifo|FIFO_OD[16]
--register power-up is low

B1_FIFO_OD[16] = DFFEAS(B1L409, SCLK,  ,  ,  ,  ,  ,  ,  );


--C1_BRIDGEOUT is CPU_SM:u_CPU_SM|BRIDGEOUT
--register power-up is low

C1_BRIDGEOUT = DFFEAS(Q1L14, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--W1L120 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~0
W1L120 = (C1_BRIDGEOUT & (B1_FIFO_OD[0])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[16])));


--Q1L38 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_X~0
Q1L38 = (N1_STATE[3]) # ((N1_STATE[4]) # (N1_STATE[1] $ (N1_STATE[2])));


--Q1L40 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~5
Q1L40 = (N1_STATE[0] & ((Q1L39) # ((Q1L42 & !Q1L38))));


--Q1L41 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~6
Q1L41 = (Q1L40) # (((Q1L36 & !_STERM)) # (!Q1L46));


--B1_FIFO_OD[17] is fifo:int_fifo|FIFO_OD[17]
--register power-up is low

B1_FIFO_OD[17] = DFFEAS(B1L404, SCLK,  ,  ,  ,  ,  ,  ,  );


--W1L121 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~1
W1L121 = (C1_BRIDGEOUT & (B1_FIFO_OD[1])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[17])));


--B1_FIFO_OD[18] is fifo:int_fifo|FIFO_OD[18]
--register power-up is low

B1_FIFO_OD[18] = DFFEAS(B1L399, SCLK,  ,  ,  ,  ,  ,  ,  );


--W1L122 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~2
W1L122 = (C1_BRIDGEOUT & (B1_FIFO_OD[2])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[18])));


--B1_FIFO_OD[19] is fifo:int_fifo|FIFO_OD[19]
--register power-up is low

B1_FIFO_OD[19] = DFFEAS(B1L394, SCLK,  ,  ,  ,  ,  ,  ,  );


--W1L123 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~3
W1L123 = (C1_BRIDGEOUT & (B1_FIFO_OD[3])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[19])));


--B1_FIFO_OD[20] is fifo:int_fifo|FIFO_OD[20]
--register power-up is low

B1_FIFO_OD[20] = DFFEAS(B1L389, SCLK,  ,  ,  ,  ,  ,  ,  );


--W1L124 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~4
W1L124 = (C1_BRIDGEOUT & (B1_FIFO_OD[4])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[20])));


--B1_FIFO_OD[21] is fifo:int_fifo|FIFO_OD[21]
--register power-up is low

B1_FIFO_OD[21] = DFFEAS(B1L384, SCLK,  ,  ,  ,  ,  ,  ,  );


--W1L125 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~5
W1L125 = (C1_BRIDGEOUT & (B1_FIFO_OD[5])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[21])));


--B1_FIFO_OD[22] is fifo:int_fifo|FIFO_OD[22]
--register power-up is low

B1_FIFO_OD[22] = DFFEAS(B1L379, SCLK,  ,  ,  ,  ,  ,  ,  );


--W1L126 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~6
W1L126 = (C1_BRIDGEOUT & (B1_FIFO_OD[6])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[22])));


--B1_FIFO_OD[23] is fifo:int_fifo|FIFO_OD[23]
--register power-up is low

B1_FIFO_OD[23] = DFFEAS(B1L374, SCLK,  ,  ,  ,  ,  ,  ,  );


--W1L127 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~7
W1L127 = (C1_BRIDGEOUT & (B1_FIFO_OD[7])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[23])));


--B1_FIFO_OD[24] is fifo:int_fifo|FIFO_OD[24]
--register power-up is low

B1_FIFO_OD[24] = DFFEAS(B1L369, SCLK,  ,  ,  ,  ,  ,  ,  );


--W1L128 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~8
W1L128 = (C1_BRIDGEOUT & (B1_FIFO_OD[8])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[24])));


--B1_FIFO_OD[25] is fifo:int_fifo|FIFO_OD[25]
--register power-up is low

B1_FIFO_OD[25] = DFFEAS(B1L364, SCLK,  ,  ,  ,  ,  ,  ,  );


--W1L129 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~9
W1L129 = (C1_BRIDGEOUT & (B1_FIFO_OD[9])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[25])));


--B1_FIFO_OD[26] is fifo:int_fifo|FIFO_OD[26]
--register power-up is low

B1_FIFO_OD[26] = DFFEAS(B1L359, SCLK,  ,  ,  ,  ,  ,  ,  );


--W1L130 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~10
W1L130 = (C1_BRIDGEOUT & (B1_FIFO_OD[10])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[26])));


--B1_FIFO_OD[27] is fifo:int_fifo|FIFO_OD[27]
--register power-up is low

B1_FIFO_OD[27] = DFFEAS(B1L354, SCLK,  ,  ,  ,  ,  ,  ,  );


--W1L131 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~11
W1L131 = (C1_BRIDGEOUT & (B1_FIFO_OD[11])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[27])));


--B1_FIFO_OD[28] is fifo:int_fifo|FIFO_OD[28]
--register power-up is low

B1_FIFO_OD[28] = DFFEAS(B1L349, SCLK,  ,  ,  ,  ,  ,  ,  );


--W1L132 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~12
W1L132 = (C1_BRIDGEOUT & (B1_FIFO_OD[12])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[28])));


--B1_FIFO_OD[29] is fifo:int_fifo|FIFO_OD[29]
--register power-up is low

B1_FIFO_OD[29] = DFFEAS(B1L344, SCLK,  ,  ,  ,  ,  ,  ,  );


--W1L133 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~13
W1L133 = (C1_BRIDGEOUT & (B1_FIFO_OD[13])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[29])));


--B1_FIFO_OD[30] is fifo:int_fifo|FIFO_OD[30]
--register power-up is low

B1_FIFO_OD[30] = DFFEAS(B1L339, SCLK,  ,  ,  ,  ,  ,  ,  );


--W1L134 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~14
W1L134 = (C1_BRIDGEOUT & (B1_FIFO_OD[14])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[30])));


--B1_FIFO_OD[31] is fifo:int_fifo|FIFO_OD[31]
--register power-up is low

B1_FIFO_OD[31] = DFFEAS(B1L334, SCLK,  ,  ,  ,  ,  ,  ,  );


--W1L135 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~15
W1L135 = (C1_BRIDGEOUT & (B1_FIFO_OD[15])) # (!C1_BRIDGEOUT & ((B1_FIFO_OD[31])));


--B1_BUFFER[6][0] is fifo:int_fifo|BUFFER[6][0]
--register power-up is low

B1_BUFFER[6][0] = DFFEAS(F1L2, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--K2_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]
--register power-up is low

K2_COUNT[1] = DFFEAS(K2L5, T1_wire_pll1_clk[2], BB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--B1_BUFFER[5][0] is fifo:int_fifo|BUFFER[5][0]
--register power-up is low

B1_BUFFER[5][0] = DFFEAS(F1L2, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--K2_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]
--register power-up is low

K2_COUNT[0] = DFFEAS(K2L3, T1_wire_pll1_clk[2], BB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--B1_BUFFER[4][0] is fifo:int_fifo|BUFFER[4][0]
--register power-up is low

B1_BUFFER[4][0] = DFFEAS(F1L2, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L485 is fifo:int_fifo|Mux31~0
B1L485 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][0])) # (!K2_COUNT[0] & ((B1_BUFFER[4][0])))));


--B1_BUFFER[7][0] is fifo:int_fifo|BUFFER[7][0]
--register power-up is low

B1_BUFFER[7][0] = DFFEAS(F1L2, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L486 is fifo:int_fifo|Mux31~1
B1L486 = (K2_COUNT[1] & ((B1L485 & ((B1_BUFFER[7][0]))) # (!B1L485 & (B1_BUFFER[6][0])))) # (!K2_COUNT[1] & (((B1L485))));


--B1_BUFFER[2][0] is fifo:int_fifo|BUFFER[2][0]
--register power-up is low

B1_BUFFER[2][0] = DFFEAS(F1L2, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[1][0] is fifo:int_fifo|BUFFER[1][0]
--register power-up is low

B1_BUFFER[1][0] = DFFEAS(F1L2, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[0][0] is fifo:int_fifo|BUFFER[0][0]
--register power-up is low

B1_BUFFER[0][0] = DFFEAS(F1L2, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L487 is fifo:int_fifo|Mux31~2
B1L487 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[1][0])) # (!K2_COUNT[0] & ((B1_BUFFER[0][0])))));


--B1_BUFFER[3][0] is fifo:int_fifo|BUFFER[3][0]
--register power-up is low

B1_BUFFER[3][0] = DFFEAS(F1L2, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L488 is fifo:int_fifo|Mux31~3
B1L488 = (K2_COUNT[1] & ((B1L487 & ((B1_BUFFER[3][0]))) # (!B1L487 & (B1_BUFFER[2][0])))) # (!K2_COUNT[1] & (((B1L487))));


--K2_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]
--register power-up is low

K2_COUNT[2] = DFFEAS(K2L8, T1_wire_pll1_clk[2], BB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--B1L489 is fifo:int_fifo|Mux31~4
B1L489 = (K2_COUNT[2] & (B1L486)) # (!K2_COUNT[2] & ((B1L488)));


--U1_WideOr16 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr16
U1_WideOr16 = (U1_state_reg.F2S_2) # ((U1_state_reg.F2S_3) # ((U1_state_reg.F2S_1) # (U1_state_reg.F2S_4)));


--U1L24 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector9~0
U1L24 = (U1_state_reg.C2S_3) # ((U1_state_reg.C2S_1) # ((U1_state_reg.C2S_2) # (U1L22)));


--B1_BUFFER[6][1] is fifo:int_fifo|BUFFER[6][1]
--register power-up is low

B1_BUFFER[6][1] = DFFEAS(F1L4, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--B1_BUFFER[5][1] is fifo:int_fifo|BUFFER[5][1]
--register power-up is low

B1_BUFFER[5][1] = DFFEAS(F1L4, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--B1_BUFFER[4][1] is fifo:int_fifo|BUFFER[4][1]
--register power-up is low

B1_BUFFER[4][1] = DFFEAS(F1L4, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L480 is fifo:int_fifo|Mux30~0
B1L480 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][1])) # (!K2_COUNT[0] & ((B1_BUFFER[4][1])))));


--B1_BUFFER[7][1] is fifo:int_fifo|BUFFER[7][1]
--register power-up is low

B1_BUFFER[7][1] = DFFEAS(F1L4, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L481 is fifo:int_fifo|Mux30~1
B1L481 = (K2_COUNT[1] & ((B1L480 & ((B1_BUFFER[7][1]))) # (!B1L480 & (B1_BUFFER[6][1])))) # (!K2_COUNT[1] & (((B1L480))));


--B1_BUFFER[1][1] is fifo:int_fifo|BUFFER[1][1]
--register power-up is low

B1_BUFFER[1][1] = DFFEAS(F1L4, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[2][1] is fifo:int_fifo|BUFFER[2][1]
--register power-up is low

B1_BUFFER[2][1] = DFFEAS(F1L4, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[0][1] is fifo:int_fifo|BUFFER[0][1]
--register power-up is low

B1_BUFFER[0][1] = DFFEAS(F1L4, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L482 is fifo:int_fifo|Mux30~2
B1L482 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][1])) # (!K2_COUNT[1] & ((B1_BUFFER[0][1])))));


--B1_BUFFER[3][1] is fifo:int_fifo|BUFFER[3][1]
--register power-up is low

B1_BUFFER[3][1] = DFFEAS(F1L4, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L483 is fifo:int_fifo|Mux30~3
B1L483 = (K2_COUNT[0] & ((B1L482 & ((B1_BUFFER[3][1]))) # (!B1L482 & (B1_BUFFER[1][1])))) # (!K2_COUNT[0] & (((B1L482))));


--B1L484 is fifo:int_fifo|Mux30~4
B1L484 = (K2_COUNT[2] & (B1L481)) # (!K2_COUNT[2] & ((B1L483)));


--B1_BUFFER[6][2] is fifo:int_fifo|BUFFER[6][2]
--register power-up is low

B1_BUFFER[6][2] = DFFEAS(F1L6, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--B1_BUFFER[5][2] is fifo:int_fifo|BUFFER[5][2]
--register power-up is low

B1_BUFFER[5][2] = DFFEAS(F1L6, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--B1_BUFFER[4][2] is fifo:int_fifo|BUFFER[4][2]
--register power-up is low

B1_BUFFER[4][2] = DFFEAS(F1L6, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L475 is fifo:int_fifo|Mux29~0
B1L475 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][2])) # (!K2_COUNT[0] & ((B1_BUFFER[4][2])))));


--B1_BUFFER[7][2] is fifo:int_fifo|BUFFER[7][2]
--register power-up is low

B1_BUFFER[7][2] = DFFEAS(F1L6, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L476 is fifo:int_fifo|Mux29~1
B1L476 = (K2_COUNT[1] & ((B1L475 & ((B1_BUFFER[7][2]))) # (!B1L475 & (B1_BUFFER[6][2])))) # (!K2_COUNT[1] & (((B1L475))));


--B1_BUFFER[1][2] is fifo:int_fifo|BUFFER[1][2]
--register power-up is low

B1_BUFFER[1][2] = DFFEAS(F1L6, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[2][2] is fifo:int_fifo|BUFFER[2][2]
--register power-up is low

B1_BUFFER[2][2] = DFFEAS(F1L6, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[0][2] is fifo:int_fifo|BUFFER[0][2]
--register power-up is low

B1_BUFFER[0][2] = DFFEAS(F1L6, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L477 is fifo:int_fifo|Mux29~2
B1L477 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][2])) # (!K2_COUNT[1] & ((B1_BUFFER[0][2])))));


--B1_BUFFER[3][2] is fifo:int_fifo|BUFFER[3][2]
--register power-up is low

B1_BUFFER[3][2] = DFFEAS(F1L6, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L478 is fifo:int_fifo|Mux29~3
B1L478 = (K2_COUNT[0] & ((B1L477 & ((B1_BUFFER[3][2]))) # (!B1L477 & (B1_BUFFER[1][2])))) # (!K2_COUNT[0] & (((B1L477))));


--B1L479 is fifo:int_fifo|Mux29~4
B1L479 = (K2_COUNT[2] & (B1L476)) # (!K2_COUNT[2] & ((B1L478)));


--B1_BUFFER[6][3] is fifo:int_fifo|BUFFER[6][3]
--register power-up is low

B1_BUFFER[6][3] = DFFEAS(F1L8, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--B1_BUFFER[5][3] is fifo:int_fifo|BUFFER[5][3]
--register power-up is low

B1_BUFFER[5][3] = DFFEAS(F1L8, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--B1_BUFFER[4][3] is fifo:int_fifo|BUFFER[4][3]
--register power-up is low

B1_BUFFER[4][3] = DFFEAS(F1L8, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L470 is fifo:int_fifo|Mux28~0
B1L470 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][3])) # (!K2_COUNT[0] & ((B1_BUFFER[4][3])))));


--B1_BUFFER[7][3] is fifo:int_fifo|BUFFER[7][3]
--register power-up is low

B1_BUFFER[7][3] = DFFEAS(F1L8, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L471 is fifo:int_fifo|Mux28~1
B1L471 = (K2_COUNT[1] & ((B1L470 & ((B1_BUFFER[7][3]))) # (!B1L470 & (B1_BUFFER[6][3])))) # (!K2_COUNT[1] & (((B1L470))));


--B1_BUFFER[1][3] is fifo:int_fifo|BUFFER[1][3]
--register power-up is low

B1_BUFFER[1][3] = DFFEAS(F1L8, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[2][3] is fifo:int_fifo|BUFFER[2][3]
--register power-up is low

B1_BUFFER[2][3] = DFFEAS(F1L8, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[0][3] is fifo:int_fifo|BUFFER[0][3]
--register power-up is low

B1_BUFFER[0][3] = DFFEAS(F1L8, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L472 is fifo:int_fifo|Mux28~2
B1L472 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][3])) # (!K2_COUNT[1] & ((B1_BUFFER[0][3])))));


--B1_BUFFER[3][3] is fifo:int_fifo|BUFFER[3][3]
--register power-up is low

B1_BUFFER[3][3] = DFFEAS(F1L8, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L473 is fifo:int_fifo|Mux28~3
B1L473 = (K2_COUNT[0] & ((B1L472 & ((B1_BUFFER[3][3]))) # (!B1L472 & (B1_BUFFER[1][3])))) # (!K2_COUNT[0] & (((B1L472))));


--B1L474 is fifo:int_fifo|Mux28~4
B1L474 = (K2_COUNT[2] & (B1L471)) # (!K2_COUNT[2] & ((B1L473)));


--B1_BUFFER[6][4] is fifo:int_fifo|BUFFER[6][4]
--register power-up is low

B1_BUFFER[6][4] = DFFEAS(F1L10, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--B1_BUFFER[5][4] is fifo:int_fifo|BUFFER[5][4]
--register power-up is low

B1_BUFFER[5][4] = DFFEAS(F1L10, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--B1_BUFFER[4][4] is fifo:int_fifo|BUFFER[4][4]
--register power-up is low

B1_BUFFER[4][4] = DFFEAS(F1L10, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L465 is fifo:int_fifo|Mux27~0
B1L465 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][4])) # (!K2_COUNT[0] & ((B1_BUFFER[4][4])))));


--B1_BUFFER[7][4] is fifo:int_fifo|BUFFER[7][4]
--register power-up is low

B1_BUFFER[7][4] = DFFEAS(F1L10, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L466 is fifo:int_fifo|Mux27~1
B1L466 = (K2_COUNT[1] & ((B1L465 & ((B1_BUFFER[7][4]))) # (!B1L465 & (B1_BUFFER[6][4])))) # (!K2_COUNT[1] & (((B1L465))));


--B1_BUFFER[1][4] is fifo:int_fifo|BUFFER[1][4]
--register power-up is low

B1_BUFFER[1][4] = DFFEAS(F1L10, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[2][4] is fifo:int_fifo|BUFFER[2][4]
--register power-up is low

B1_BUFFER[2][4] = DFFEAS(F1L10, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[0][4] is fifo:int_fifo|BUFFER[0][4]
--register power-up is low

B1_BUFFER[0][4] = DFFEAS(F1L10, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L467 is fifo:int_fifo|Mux27~2
B1L467 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][4])) # (!K2_COUNT[1] & ((B1_BUFFER[0][4])))));


--B1_BUFFER[3][4] is fifo:int_fifo|BUFFER[3][4]
--register power-up is low

B1_BUFFER[3][4] = DFFEAS(F1L10, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L468 is fifo:int_fifo|Mux27~3
B1L468 = (K2_COUNT[0] & ((B1L467 & ((B1_BUFFER[3][4]))) # (!B1L467 & (B1_BUFFER[1][4])))) # (!K2_COUNT[0] & (((B1L467))));


--B1L469 is fifo:int_fifo|Mux27~4
B1L469 = (K2_COUNT[2] & (B1L466)) # (!K2_COUNT[2] & ((B1L468)));


--B1_BUFFER[6][5] is fifo:int_fifo|BUFFER[6][5]
--register power-up is low

B1_BUFFER[6][5] = DFFEAS(F1L12, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--B1_BUFFER[5][5] is fifo:int_fifo|BUFFER[5][5]
--register power-up is low

B1_BUFFER[5][5] = DFFEAS(F1L12, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--B1_BUFFER[4][5] is fifo:int_fifo|BUFFER[4][5]
--register power-up is low

B1_BUFFER[4][5] = DFFEAS(F1L12, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L460 is fifo:int_fifo|Mux26~0
B1L460 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][5])) # (!K2_COUNT[0] & ((B1_BUFFER[4][5])))));


--B1_BUFFER[7][5] is fifo:int_fifo|BUFFER[7][5]
--register power-up is low

B1_BUFFER[7][5] = DFFEAS(F1L12, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L461 is fifo:int_fifo|Mux26~1
B1L461 = (K2_COUNT[1] & ((B1L460 & ((B1_BUFFER[7][5]))) # (!B1L460 & (B1_BUFFER[6][5])))) # (!K2_COUNT[1] & (((B1L460))));


--B1_BUFFER[1][5] is fifo:int_fifo|BUFFER[1][5]
--register power-up is low

B1_BUFFER[1][5] = DFFEAS(F1L12, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[2][5] is fifo:int_fifo|BUFFER[2][5]
--register power-up is low

B1_BUFFER[2][5] = DFFEAS(F1L12, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[0][5] is fifo:int_fifo|BUFFER[0][5]
--register power-up is low

B1_BUFFER[0][5] = DFFEAS(F1L12, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L462 is fifo:int_fifo|Mux26~2
B1L462 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][5])) # (!K2_COUNT[1] & ((B1_BUFFER[0][5])))));


--B1_BUFFER[3][5] is fifo:int_fifo|BUFFER[3][5]
--register power-up is low

B1_BUFFER[3][5] = DFFEAS(F1L12, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L463 is fifo:int_fifo|Mux26~3
B1L463 = (K2_COUNT[0] & ((B1L462 & ((B1_BUFFER[3][5]))) # (!B1L462 & (B1_BUFFER[1][5])))) # (!K2_COUNT[0] & (((B1L462))));


--B1L464 is fifo:int_fifo|Mux26~4
B1L464 = (K2_COUNT[2] & (B1L461)) # (!K2_COUNT[2] & ((B1L463)));


--B1_BUFFER[6][6] is fifo:int_fifo|BUFFER[6][6]
--register power-up is low

B1_BUFFER[6][6] = DFFEAS(F1L14, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--B1_BUFFER[5][6] is fifo:int_fifo|BUFFER[5][6]
--register power-up is low

B1_BUFFER[5][6] = DFFEAS(F1L14, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--B1_BUFFER[4][6] is fifo:int_fifo|BUFFER[4][6]
--register power-up is low

B1_BUFFER[4][6] = DFFEAS(F1L14, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L455 is fifo:int_fifo|Mux25~0
B1L455 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][6])) # (!K2_COUNT[0] & ((B1_BUFFER[4][6])))));


--B1_BUFFER[7][6] is fifo:int_fifo|BUFFER[7][6]
--register power-up is low

B1_BUFFER[7][6] = DFFEAS(F1L14, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L456 is fifo:int_fifo|Mux25~1
B1L456 = (K2_COUNT[1] & ((B1L455 & ((B1_BUFFER[7][6]))) # (!B1L455 & (B1_BUFFER[6][6])))) # (!K2_COUNT[1] & (((B1L455))));


--B1_BUFFER[1][6] is fifo:int_fifo|BUFFER[1][6]
--register power-up is low

B1_BUFFER[1][6] = DFFEAS(F1L14, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[2][6] is fifo:int_fifo|BUFFER[2][6]
--register power-up is low

B1_BUFFER[2][6] = DFFEAS(F1L14, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[0][6] is fifo:int_fifo|BUFFER[0][6]
--register power-up is low

B1_BUFFER[0][6] = DFFEAS(F1L14, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L457 is fifo:int_fifo|Mux25~2
B1L457 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][6])) # (!K2_COUNT[1] & ((B1_BUFFER[0][6])))));


--B1_BUFFER[3][6] is fifo:int_fifo|BUFFER[3][6]
--register power-up is low

B1_BUFFER[3][6] = DFFEAS(F1L14, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L458 is fifo:int_fifo|Mux25~3
B1L458 = (K2_COUNT[0] & ((B1L457 & ((B1_BUFFER[3][6]))) # (!B1L457 & (B1_BUFFER[1][6])))) # (!K2_COUNT[0] & (((B1L457))));


--B1L459 is fifo:int_fifo|Mux25~4
B1L459 = (K2_COUNT[2] & (B1L456)) # (!K2_COUNT[2] & ((B1L458)));


--B1_BUFFER[6][7] is fifo:int_fifo|BUFFER[6][7]
--register power-up is low

B1_BUFFER[6][7] = DFFEAS(F1L16, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L225,  ,  ,  ,  );


--B1_BUFFER[5][7] is fifo:int_fifo|BUFFER[5][7]
--register power-up is low

B1_BUFFER[5][7] = DFFEAS(F1L16, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L188,  ,  ,  ,  );


--B1_BUFFER[4][7] is fifo:int_fifo|BUFFER[4][7]
--register power-up is low

B1_BUFFER[4][7] = DFFEAS(F1L16, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L151,  ,  ,  ,  );


--B1L450 is fifo:int_fifo|Mux24~0
B1L450 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][7])) # (!K2_COUNT[0] & ((B1_BUFFER[4][7])))));


--B1_BUFFER[7][7] is fifo:int_fifo|BUFFER[7][7]
--register power-up is low

B1_BUFFER[7][7] = DFFEAS(F1L16, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L262,  ,  ,  ,  );


--B1L451 is fifo:int_fifo|Mux24~1
B1L451 = (K2_COUNT[1] & ((B1L450 & ((B1_BUFFER[7][7]))) # (!B1L450 & (B1_BUFFER[6][7])))) # (!K2_COUNT[1] & (((B1L450))));


--B1_BUFFER[1][7] is fifo:int_fifo|BUFFER[1][7]
--register power-up is low

B1_BUFFER[1][7] = DFFEAS(F1L16, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L40,  ,  ,  ,  );


--B1_BUFFER[2][7] is fifo:int_fifo|BUFFER[2][7]
--register power-up is low

B1_BUFFER[2][7] = DFFEAS(F1L16, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L77,  ,  ,  ,  );


--B1_BUFFER[0][7] is fifo:int_fifo|BUFFER[0][7]
--register power-up is low

B1_BUFFER[0][7] = DFFEAS(F1L16, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L3,  ,  ,  ,  );


--B1L452 is fifo:int_fifo|Mux24~2
B1L452 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][7])) # (!K2_COUNT[1] & ((B1_BUFFER[0][7])))));


--B1_BUFFER[3][7] is fifo:int_fifo|BUFFER[3][7]
--register power-up is low

B1_BUFFER[3][7] = DFFEAS(F1L16, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L114,  ,  ,  ,  );


--B1L453 is fifo:int_fifo|Mux24~3
B1L453 = (K2_COUNT[0] & ((B1L452 & ((B1_BUFFER[3][7]))) # (!B1L452 & (B1_BUFFER[1][7])))) # (!K2_COUNT[0] & (((B1L452))));


--B1L454 is fifo:int_fifo|Mux24~4
B1L454 = (K2_COUNT[2] & (B1L451)) # (!K2_COUNT[2] & ((B1L453)));


--Q1L116 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE~67
Q1L116 = (N1_STATE[0] & (N1_STATE[3] & (N1_STATE[4] & !N1_STATE[1])));


--Q1L117 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~0
Q1L117 = (Q1L31) # ((P1L5) # ((Q1L116) # (!Q1L50)));


--Q1L118 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~1
Q1L118 = (P1L8) # ((P1L4) # ((N1_STATE[0] & !Q1L43)));


--Q1L121 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PDS_Y~0
Q1L121 = (_STERM & ((Q1L117) # ((C1L32 & Q1L118))));


--Q1L120 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~1
Q1L120 = (Q1L121) # (((!Q1L119) # (!Q1L18)) # (!Q1L133));


--Q1_PDS_d is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PDS_d
Q1_PDS_d = (Q1L121) # (((P1L13 & P1L14)) # (!Q1L18));


--DB1L9 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]~2
DB1L9 = (DB1_TERM_COUNTER[1]) # ((DB1_TERM_COUNTER[0] & DB1L8));


--DB1L5 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]~3
DB1L5 = (DB1_TERM_COUNTER[0] & ((DB1_TERM_COUNTER[1]) # (!DB1L8))) # (!DB1_TERM_COUNTER[0] & ((DB1L8)));


--CB1L6 is registers:u_registers|registers_istr:u_registers_istr|FE~4
CB1L6 = J1_FIFOEMPTY $ (!CB1L3);


--CB1L2 is registers:u_registers|registers_istr:u_registers_istr|FE~0
CB1L2 = (AB1_CLR_INT) # (!_RST);


--CB1L11 is registers:u_registers|registers_istr:u_registers_istr|FF~4
CB1L11 = J1_FIFOFULL $ (CB1L8);


--B1_BUFFER[6][8] is fifo:int_fifo|BUFFER[6][8]
--register power-up is low

B1_BUFFER[6][8] = DFFEAS(F1L18, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][8] is fifo:int_fifo|BUFFER[5][8]
--register power-up is low

B1_BUFFER[5][8] = DFFEAS(F1L18, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][8] is fifo:int_fifo|BUFFER[4][8]
--register power-up is low

B1_BUFFER[4][8] = DFFEAS(F1L18, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L445 is fifo:int_fifo|Mux23~0
B1L445 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][8])) # (!K2_COUNT[0] & ((B1_BUFFER[4][8])))));


--B1_BUFFER[7][8] is fifo:int_fifo|BUFFER[7][8]
--register power-up is low

B1_BUFFER[7][8] = DFFEAS(F1L18, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L446 is fifo:int_fifo|Mux23~1
B1L446 = (K2_COUNT[1] & ((B1L445 & ((B1_BUFFER[7][8]))) # (!B1L445 & (B1_BUFFER[6][8])))) # (!K2_COUNT[1] & (((B1L445))));


--B1_BUFFER[1][8] is fifo:int_fifo|BUFFER[1][8]
--register power-up is low

B1_BUFFER[1][8] = DFFEAS(F1L18, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][8] is fifo:int_fifo|BUFFER[2][8]
--register power-up is low

B1_BUFFER[2][8] = DFFEAS(F1L18, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][8] is fifo:int_fifo|BUFFER[0][8]
--register power-up is low

B1_BUFFER[0][8] = DFFEAS(F1L18, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L447 is fifo:int_fifo|Mux23~2
B1L447 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][8])) # (!K2_COUNT[1] & ((B1_BUFFER[0][8])))));


--B1_BUFFER[3][8] is fifo:int_fifo|BUFFER[3][8]
--register power-up is low

B1_BUFFER[3][8] = DFFEAS(F1L18, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L448 is fifo:int_fifo|Mux23~3
B1L448 = (K2_COUNT[0] & ((B1L447 & ((B1_BUFFER[3][8]))) # (!B1L447 & (B1_BUFFER[1][8])))) # (!K2_COUNT[0] & (((B1L447))));


--B1L449 is fifo:int_fifo|Mux23~4
B1L449 = (K2_COUNT[2] & (B1L446)) # (!K2_COUNT[2] & ((B1L448)));


--B1_BUFFER[6][9] is fifo:int_fifo|BUFFER[6][9]
--register power-up is low

B1_BUFFER[6][9] = DFFEAS(F1L20, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][9] is fifo:int_fifo|BUFFER[5][9]
--register power-up is low

B1_BUFFER[5][9] = DFFEAS(F1L20, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][9] is fifo:int_fifo|BUFFER[4][9]
--register power-up is low

B1_BUFFER[4][9] = DFFEAS(F1L20, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L440 is fifo:int_fifo|Mux22~0
B1L440 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][9])) # (!K2_COUNT[0] & ((B1_BUFFER[4][9])))));


--B1_BUFFER[7][9] is fifo:int_fifo|BUFFER[7][9]
--register power-up is low

B1_BUFFER[7][9] = DFFEAS(F1L20, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L441 is fifo:int_fifo|Mux22~1
B1L441 = (K2_COUNT[1] & ((B1L440 & ((B1_BUFFER[7][9]))) # (!B1L440 & (B1_BUFFER[6][9])))) # (!K2_COUNT[1] & (((B1L440))));


--B1_BUFFER[1][9] is fifo:int_fifo|BUFFER[1][9]
--register power-up is low

B1_BUFFER[1][9] = DFFEAS(F1L20, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][9] is fifo:int_fifo|BUFFER[2][9]
--register power-up is low

B1_BUFFER[2][9] = DFFEAS(F1L20, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][9] is fifo:int_fifo|BUFFER[0][9]
--register power-up is low

B1_BUFFER[0][9] = DFFEAS(F1L20, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L442 is fifo:int_fifo|Mux22~2
B1L442 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][9])) # (!K2_COUNT[1] & ((B1_BUFFER[0][9])))));


--B1_BUFFER[3][9] is fifo:int_fifo|BUFFER[3][9]
--register power-up is low

B1_BUFFER[3][9] = DFFEAS(F1L20, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L443 is fifo:int_fifo|Mux22~3
B1L443 = (K2_COUNT[0] & ((B1L442 & ((B1_BUFFER[3][9]))) # (!B1L442 & (B1_BUFFER[1][9])))) # (!K2_COUNT[0] & (((B1L442))));


--B1L444 is fifo:int_fifo|Mux22~4
B1L444 = (K2_COUNT[2] & (B1L441)) # (!K2_COUNT[2] & ((B1L443)));


--B1_BUFFER[6][10] is fifo:int_fifo|BUFFER[6][10]
--register power-up is low

B1_BUFFER[6][10] = DFFEAS(F1L22, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][10] is fifo:int_fifo|BUFFER[5][10]
--register power-up is low

B1_BUFFER[5][10] = DFFEAS(F1L22, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][10] is fifo:int_fifo|BUFFER[4][10]
--register power-up is low

B1_BUFFER[4][10] = DFFEAS(F1L22, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L435 is fifo:int_fifo|Mux21~0
B1L435 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][10])) # (!K2_COUNT[0] & ((B1_BUFFER[4][10])))));


--B1_BUFFER[7][10] is fifo:int_fifo|BUFFER[7][10]
--register power-up is low

B1_BUFFER[7][10] = DFFEAS(F1L22, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L436 is fifo:int_fifo|Mux21~1
B1L436 = (K2_COUNT[1] & ((B1L435 & ((B1_BUFFER[7][10]))) # (!B1L435 & (B1_BUFFER[6][10])))) # (!K2_COUNT[1] & (((B1L435))));


--B1_BUFFER[1][10] is fifo:int_fifo|BUFFER[1][10]
--register power-up is low

B1_BUFFER[1][10] = DFFEAS(F1L22, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][10] is fifo:int_fifo|BUFFER[2][10]
--register power-up is low

B1_BUFFER[2][10] = DFFEAS(F1L22, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][10] is fifo:int_fifo|BUFFER[0][10]
--register power-up is low

B1_BUFFER[0][10] = DFFEAS(F1L22, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L437 is fifo:int_fifo|Mux21~2
B1L437 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][10])) # (!K2_COUNT[1] & ((B1_BUFFER[0][10])))));


--B1_BUFFER[3][10] is fifo:int_fifo|BUFFER[3][10]
--register power-up is low

B1_BUFFER[3][10] = DFFEAS(F1L22, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L438 is fifo:int_fifo|Mux21~3
B1L438 = (K2_COUNT[0] & ((B1L437 & ((B1_BUFFER[3][10]))) # (!B1L437 & (B1_BUFFER[1][10])))) # (!K2_COUNT[0] & (((B1L437))));


--B1L439 is fifo:int_fifo|Mux21~4
B1L439 = (K2_COUNT[2] & (B1L436)) # (!K2_COUNT[2] & ((B1L438)));


--B1_BUFFER[6][11] is fifo:int_fifo|BUFFER[6][11]
--register power-up is low

B1_BUFFER[6][11] = DFFEAS(F1L24, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][11] is fifo:int_fifo|BUFFER[5][11]
--register power-up is low

B1_BUFFER[5][11] = DFFEAS(F1L24, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][11] is fifo:int_fifo|BUFFER[4][11]
--register power-up is low

B1_BUFFER[4][11] = DFFEAS(F1L24, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L430 is fifo:int_fifo|Mux20~0
B1L430 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][11])) # (!K2_COUNT[0] & ((B1_BUFFER[4][11])))));


--B1_BUFFER[7][11] is fifo:int_fifo|BUFFER[7][11]
--register power-up is low

B1_BUFFER[7][11] = DFFEAS(F1L24, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L431 is fifo:int_fifo|Mux20~1
B1L431 = (K2_COUNT[1] & ((B1L430 & ((B1_BUFFER[7][11]))) # (!B1L430 & (B1_BUFFER[6][11])))) # (!K2_COUNT[1] & (((B1L430))));


--B1_BUFFER[1][11] is fifo:int_fifo|BUFFER[1][11]
--register power-up is low

B1_BUFFER[1][11] = DFFEAS(F1L24, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][11] is fifo:int_fifo|BUFFER[2][11]
--register power-up is low

B1_BUFFER[2][11] = DFFEAS(F1L24, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][11] is fifo:int_fifo|BUFFER[0][11]
--register power-up is low

B1_BUFFER[0][11] = DFFEAS(F1L24, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L432 is fifo:int_fifo|Mux20~2
B1L432 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][11])) # (!K2_COUNT[1] & ((B1_BUFFER[0][11])))));


--B1_BUFFER[3][11] is fifo:int_fifo|BUFFER[3][11]
--register power-up is low

B1_BUFFER[3][11] = DFFEAS(F1L24, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L433 is fifo:int_fifo|Mux20~3
B1L433 = (K2_COUNT[0] & ((B1L432 & ((B1_BUFFER[3][11]))) # (!B1L432 & (B1_BUFFER[1][11])))) # (!K2_COUNT[0] & (((B1L432))));


--B1L434 is fifo:int_fifo|Mux20~4
B1L434 = (K2_COUNT[2] & (B1L431)) # (!K2_COUNT[2] & ((B1L433)));


--B1_BUFFER[6][12] is fifo:int_fifo|BUFFER[6][12]
--register power-up is low

B1_BUFFER[6][12] = DFFEAS(F1L26, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][12] is fifo:int_fifo|BUFFER[5][12]
--register power-up is low

B1_BUFFER[5][12] = DFFEAS(F1L26, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][12] is fifo:int_fifo|BUFFER[4][12]
--register power-up is low

B1_BUFFER[4][12] = DFFEAS(F1L26, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L425 is fifo:int_fifo|Mux19~0
B1L425 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][12])) # (!K2_COUNT[0] & ((B1_BUFFER[4][12])))));


--B1_BUFFER[7][12] is fifo:int_fifo|BUFFER[7][12]
--register power-up is low

B1_BUFFER[7][12] = DFFEAS(F1L26, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L426 is fifo:int_fifo|Mux19~1
B1L426 = (K2_COUNT[1] & ((B1L425 & ((B1_BUFFER[7][12]))) # (!B1L425 & (B1_BUFFER[6][12])))) # (!K2_COUNT[1] & (((B1L425))));


--B1_BUFFER[1][12] is fifo:int_fifo|BUFFER[1][12]
--register power-up is low

B1_BUFFER[1][12] = DFFEAS(F1L26, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][12] is fifo:int_fifo|BUFFER[2][12]
--register power-up is low

B1_BUFFER[2][12] = DFFEAS(F1L26, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][12] is fifo:int_fifo|BUFFER[0][12]
--register power-up is low

B1_BUFFER[0][12] = DFFEAS(F1L26, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L427 is fifo:int_fifo|Mux19~2
B1L427 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][12])) # (!K2_COUNT[1] & ((B1_BUFFER[0][12])))));


--B1_BUFFER[3][12] is fifo:int_fifo|BUFFER[3][12]
--register power-up is low

B1_BUFFER[3][12] = DFFEAS(F1L26, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L428 is fifo:int_fifo|Mux19~3
B1L428 = (K2_COUNT[0] & ((B1L427 & ((B1_BUFFER[3][12]))) # (!B1L427 & (B1_BUFFER[1][12])))) # (!K2_COUNT[0] & (((B1L427))));


--B1L429 is fifo:int_fifo|Mux19~4
B1L429 = (K2_COUNT[2] & (B1L426)) # (!K2_COUNT[2] & ((B1L428)));


--B1_BUFFER[6][13] is fifo:int_fifo|BUFFER[6][13]
--register power-up is low

B1_BUFFER[6][13] = DFFEAS(F1L28, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][13] is fifo:int_fifo|BUFFER[5][13]
--register power-up is low

B1_BUFFER[5][13] = DFFEAS(F1L28, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][13] is fifo:int_fifo|BUFFER[4][13]
--register power-up is low

B1_BUFFER[4][13] = DFFEAS(F1L28, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L420 is fifo:int_fifo|Mux18~0
B1L420 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][13])) # (!K2_COUNT[0] & ((B1_BUFFER[4][13])))));


--B1_BUFFER[7][13] is fifo:int_fifo|BUFFER[7][13]
--register power-up is low

B1_BUFFER[7][13] = DFFEAS(F1L28, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L421 is fifo:int_fifo|Mux18~1
B1L421 = (K2_COUNT[1] & ((B1L420 & ((B1_BUFFER[7][13]))) # (!B1L420 & (B1_BUFFER[6][13])))) # (!K2_COUNT[1] & (((B1L420))));


--B1_BUFFER[1][13] is fifo:int_fifo|BUFFER[1][13]
--register power-up is low

B1_BUFFER[1][13] = DFFEAS(F1L28, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][13] is fifo:int_fifo|BUFFER[2][13]
--register power-up is low

B1_BUFFER[2][13] = DFFEAS(F1L28, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][13] is fifo:int_fifo|BUFFER[0][13]
--register power-up is low

B1_BUFFER[0][13] = DFFEAS(F1L28, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L422 is fifo:int_fifo|Mux18~2
B1L422 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][13])) # (!K2_COUNT[1] & ((B1_BUFFER[0][13])))));


--B1_BUFFER[3][13] is fifo:int_fifo|BUFFER[3][13]
--register power-up is low

B1_BUFFER[3][13] = DFFEAS(F1L28, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L423 is fifo:int_fifo|Mux18~3
B1L423 = (K2_COUNT[0] & ((B1L422 & ((B1_BUFFER[3][13]))) # (!B1L422 & (B1_BUFFER[1][13])))) # (!K2_COUNT[0] & (((B1L422))));


--B1L424 is fifo:int_fifo|Mux18~4
B1L424 = (K2_COUNT[2] & (B1L421)) # (!K2_COUNT[2] & ((B1L423)));


--B1_BUFFER[6][14] is fifo:int_fifo|BUFFER[6][14]
--register power-up is low

B1_BUFFER[6][14] = DFFEAS(F1L30, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][14] is fifo:int_fifo|BUFFER[5][14]
--register power-up is low

B1_BUFFER[5][14] = DFFEAS(F1L30, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][14] is fifo:int_fifo|BUFFER[4][14]
--register power-up is low

B1_BUFFER[4][14] = DFFEAS(F1L30, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L415 is fifo:int_fifo|Mux17~0
B1L415 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][14])) # (!K2_COUNT[0] & ((B1_BUFFER[4][14])))));


--B1_BUFFER[7][14] is fifo:int_fifo|BUFFER[7][14]
--register power-up is low

B1_BUFFER[7][14] = DFFEAS(F1L30, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L416 is fifo:int_fifo|Mux17~1
B1L416 = (K2_COUNT[1] & ((B1L415 & ((B1_BUFFER[7][14]))) # (!B1L415 & (B1_BUFFER[6][14])))) # (!K2_COUNT[1] & (((B1L415))));


--B1_BUFFER[1][14] is fifo:int_fifo|BUFFER[1][14]
--register power-up is low

B1_BUFFER[1][14] = DFFEAS(F1L30, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][14] is fifo:int_fifo|BUFFER[2][14]
--register power-up is low

B1_BUFFER[2][14] = DFFEAS(F1L30, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][14] is fifo:int_fifo|BUFFER[0][14]
--register power-up is low

B1_BUFFER[0][14] = DFFEAS(F1L30, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L417 is fifo:int_fifo|Mux17~2
B1L417 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][14])) # (!K2_COUNT[1] & ((B1_BUFFER[0][14])))));


--B1_BUFFER[3][14] is fifo:int_fifo|BUFFER[3][14]
--register power-up is low

B1_BUFFER[3][14] = DFFEAS(F1L30, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L418 is fifo:int_fifo|Mux17~3
B1L418 = (K2_COUNT[0] & ((B1L417 & ((B1_BUFFER[3][14]))) # (!B1L417 & (B1_BUFFER[1][14])))) # (!K2_COUNT[0] & (((B1L417))));


--B1L419 is fifo:int_fifo|Mux17~4
B1L419 = (K2_COUNT[2] & (B1L416)) # (!K2_COUNT[2] & ((B1L418)));


--B1_BUFFER[6][15] is fifo:int_fifo|BUFFER[6][15]
--register power-up is low

B1_BUFFER[6][15] = DFFEAS(F1L32, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L234,  ,  ,  ,  );


--B1_BUFFER[5][15] is fifo:int_fifo|BUFFER[5][15]
--register power-up is low

B1_BUFFER[5][15] = DFFEAS(F1L32, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L197,  ,  ,  ,  );


--B1_BUFFER[4][15] is fifo:int_fifo|BUFFER[4][15]
--register power-up is low

B1_BUFFER[4][15] = DFFEAS(F1L32, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L160,  ,  ,  ,  );


--B1L410 is fifo:int_fifo|Mux16~0
B1L410 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][15])) # (!K2_COUNT[0] & ((B1_BUFFER[4][15])))));


--B1_BUFFER[7][15] is fifo:int_fifo|BUFFER[7][15]
--register power-up is low

B1_BUFFER[7][15] = DFFEAS(F1L32, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L271,  ,  ,  ,  );


--B1L411 is fifo:int_fifo|Mux16~1
B1L411 = (K2_COUNT[1] & ((B1L410 & ((B1_BUFFER[7][15]))) # (!B1L410 & (B1_BUFFER[6][15])))) # (!K2_COUNT[1] & (((B1L410))));


--B1_BUFFER[1][15] is fifo:int_fifo|BUFFER[1][15]
--register power-up is low

B1_BUFFER[1][15] = DFFEAS(F1L32, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L49,  ,  ,  ,  );


--B1_BUFFER[2][15] is fifo:int_fifo|BUFFER[2][15]
--register power-up is low

B1_BUFFER[2][15] = DFFEAS(F1L32, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L86,  ,  ,  ,  );


--B1_BUFFER[0][15] is fifo:int_fifo|BUFFER[0][15]
--register power-up is low

B1_BUFFER[0][15] = DFFEAS(F1L32, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L12,  ,  ,  ,  );


--B1L412 is fifo:int_fifo|Mux16~2
B1L412 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][15])) # (!K2_COUNT[1] & ((B1_BUFFER[0][15])))));


--B1_BUFFER[3][15] is fifo:int_fifo|BUFFER[3][15]
--register power-up is low

B1_BUFFER[3][15] = DFFEAS(F1L32, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L123,  ,  ,  ,  );


--B1L413 is fifo:int_fifo|Mux16~3
B1L413 = (K2_COUNT[0] & ((B1L412 & ((B1_BUFFER[3][15]))) # (!B1L412 & (B1_BUFFER[1][15])))) # (!K2_COUNT[0] & (((B1L412))));


--B1L414 is fifo:int_fifo|Mux16~4
B1L414 = (K2_COUNT[2] & (B1L411)) # (!K2_COUNT[2] & ((B1L413)));


--B1_BUFFER[6][16] is fifo:int_fifo|BUFFER[6][16]
--register power-up is low

B1_BUFFER[6][16] = DFFEAS(F1L33, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][16] is fifo:int_fifo|BUFFER[5][16]
--register power-up is low

B1_BUFFER[5][16] = DFFEAS(F1L33, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][16] is fifo:int_fifo|BUFFER[4][16]
--register power-up is low

B1_BUFFER[4][16] = DFFEAS(F1L33, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L405 is fifo:int_fifo|Mux15~0
B1L405 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][16])) # (!K2_COUNT[0] & ((B1_BUFFER[4][16])))));


--B1_BUFFER[7][16] is fifo:int_fifo|BUFFER[7][16]
--register power-up is low

B1_BUFFER[7][16] = DFFEAS(F1L33, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L406 is fifo:int_fifo|Mux15~1
B1L406 = (K2_COUNT[1] & ((B1L405 & ((B1_BUFFER[7][16]))) # (!B1L405 & (B1_BUFFER[6][16])))) # (!K2_COUNT[1] & (((B1L405))));


--B1_BUFFER[1][16] is fifo:int_fifo|BUFFER[1][16]
--register power-up is low

B1_BUFFER[1][16] = DFFEAS(F1L33, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][16] is fifo:int_fifo|BUFFER[2][16]
--register power-up is low

B1_BUFFER[2][16] = DFFEAS(F1L33, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][16] is fifo:int_fifo|BUFFER[0][16]
--register power-up is low

B1_BUFFER[0][16] = DFFEAS(F1L33, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L407 is fifo:int_fifo|Mux15~2
B1L407 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][16])) # (!K2_COUNT[1] & ((B1_BUFFER[0][16])))));


--B1_BUFFER[3][16] is fifo:int_fifo|BUFFER[3][16]
--register power-up is low

B1_BUFFER[3][16] = DFFEAS(F1L33, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L408 is fifo:int_fifo|Mux15~3
B1L408 = (K2_COUNT[0] & ((B1L407 & ((B1_BUFFER[3][16]))) # (!B1L407 & (B1_BUFFER[1][16])))) # (!K2_COUNT[0] & (((B1L407))));


--B1L409 is fifo:int_fifo|Mux15~4
B1L409 = (K2_COUNT[2] & (B1L406)) # (!K2_COUNT[2] & ((B1L408)));


--Q1L12 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~0
Q1L12 = (Q1L29 & ((C1L32 & ((_STERM))) # (!C1L32 & (DSK1_IN_))));


--Q1L11 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_Y~0
Q1L11 = (!N1_STATE[2] & (!N1_STATE[3] & (N1_STATE[1] $ (N1_STATE[4]))));


--Q1L13 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~1
Q1L13 = (_STERM & (((Q1L33)))) # (!_STERM & (N1_STATE[0] & (Q1L11)));


--Q1L14 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~2
Q1L14 = (Q1L28) # ((Q1L13) # ((Q1L27 & Q1L12)));


--B1_BUFFER[6][17] is fifo:int_fifo|BUFFER[6][17]
--register power-up is low

B1_BUFFER[6][17] = DFFEAS(F1L34, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][17] is fifo:int_fifo|BUFFER[5][17]
--register power-up is low

B1_BUFFER[5][17] = DFFEAS(F1L34, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][17] is fifo:int_fifo|BUFFER[4][17]
--register power-up is low

B1_BUFFER[4][17] = DFFEAS(F1L34, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L400 is fifo:int_fifo|Mux14~0
B1L400 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][17])) # (!K2_COUNT[0] & ((B1_BUFFER[4][17])))));


--B1_BUFFER[7][17] is fifo:int_fifo|BUFFER[7][17]
--register power-up is low

B1_BUFFER[7][17] = DFFEAS(F1L34, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L401 is fifo:int_fifo|Mux14~1
B1L401 = (K2_COUNT[1] & ((B1L400 & ((B1_BUFFER[7][17]))) # (!B1L400 & (B1_BUFFER[6][17])))) # (!K2_COUNT[1] & (((B1L400))));


--B1_BUFFER[1][17] is fifo:int_fifo|BUFFER[1][17]
--register power-up is low

B1_BUFFER[1][17] = DFFEAS(F1L34, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][17] is fifo:int_fifo|BUFFER[2][17]
--register power-up is low

B1_BUFFER[2][17] = DFFEAS(F1L34, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][17] is fifo:int_fifo|BUFFER[0][17]
--register power-up is low

B1_BUFFER[0][17] = DFFEAS(F1L34, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L402 is fifo:int_fifo|Mux14~2
B1L402 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][17])) # (!K2_COUNT[1] & ((B1_BUFFER[0][17])))));


--B1_BUFFER[3][17] is fifo:int_fifo|BUFFER[3][17]
--register power-up is low

B1_BUFFER[3][17] = DFFEAS(F1L34, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L403 is fifo:int_fifo|Mux14~3
B1L403 = (K2_COUNT[0] & ((B1L402 & ((B1_BUFFER[3][17]))) # (!B1L402 & (B1_BUFFER[1][17])))) # (!K2_COUNT[0] & (((B1L402))));


--B1L404 is fifo:int_fifo|Mux14~4
B1L404 = (K2_COUNT[2] & (B1L401)) # (!K2_COUNT[2] & ((B1L403)));


--B1_BUFFER[6][18] is fifo:int_fifo|BUFFER[6][18]
--register power-up is low

B1_BUFFER[6][18] = DFFEAS(F1L35, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][18] is fifo:int_fifo|BUFFER[5][18]
--register power-up is low

B1_BUFFER[5][18] = DFFEAS(F1L35, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][18] is fifo:int_fifo|BUFFER[4][18]
--register power-up is low

B1_BUFFER[4][18] = DFFEAS(F1L35, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L395 is fifo:int_fifo|Mux13~0
B1L395 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][18])) # (!K2_COUNT[0] & ((B1_BUFFER[4][18])))));


--B1_BUFFER[7][18] is fifo:int_fifo|BUFFER[7][18]
--register power-up is low

B1_BUFFER[7][18] = DFFEAS(F1L35, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L396 is fifo:int_fifo|Mux13~1
B1L396 = (K2_COUNT[1] & ((B1L395 & ((B1_BUFFER[7][18]))) # (!B1L395 & (B1_BUFFER[6][18])))) # (!K2_COUNT[1] & (((B1L395))));


--B1_BUFFER[1][18] is fifo:int_fifo|BUFFER[1][18]
--register power-up is low

B1_BUFFER[1][18] = DFFEAS(F1L35, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][18] is fifo:int_fifo|BUFFER[2][18]
--register power-up is low

B1_BUFFER[2][18] = DFFEAS(F1L35, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][18] is fifo:int_fifo|BUFFER[0][18]
--register power-up is low

B1_BUFFER[0][18] = DFFEAS(F1L35, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L397 is fifo:int_fifo|Mux13~2
B1L397 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][18])) # (!K2_COUNT[1] & ((B1_BUFFER[0][18])))));


--B1_BUFFER[3][18] is fifo:int_fifo|BUFFER[3][18]
--register power-up is low

B1_BUFFER[3][18] = DFFEAS(F1L35, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L398 is fifo:int_fifo|Mux13~3
B1L398 = (K2_COUNT[0] & ((B1L397 & ((B1_BUFFER[3][18]))) # (!B1L397 & (B1_BUFFER[1][18])))) # (!K2_COUNT[0] & (((B1L397))));


--B1L399 is fifo:int_fifo|Mux13~4
B1L399 = (K2_COUNT[2] & (B1L396)) # (!K2_COUNT[2] & ((B1L398)));


--B1_BUFFER[6][19] is fifo:int_fifo|BUFFER[6][19]
--register power-up is low

B1_BUFFER[6][19] = DFFEAS(F1L36, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][19] is fifo:int_fifo|BUFFER[5][19]
--register power-up is low

B1_BUFFER[5][19] = DFFEAS(F1L36, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][19] is fifo:int_fifo|BUFFER[4][19]
--register power-up is low

B1_BUFFER[4][19] = DFFEAS(F1L36, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L390 is fifo:int_fifo|Mux12~0
B1L390 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][19])) # (!K2_COUNT[0] & ((B1_BUFFER[4][19])))));


--B1_BUFFER[7][19] is fifo:int_fifo|BUFFER[7][19]
--register power-up is low

B1_BUFFER[7][19] = DFFEAS(F1L36, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L391 is fifo:int_fifo|Mux12~1
B1L391 = (K2_COUNT[1] & ((B1L390 & ((B1_BUFFER[7][19]))) # (!B1L390 & (B1_BUFFER[6][19])))) # (!K2_COUNT[1] & (((B1L390))));


--B1_BUFFER[1][19] is fifo:int_fifo|BUFFER[1][19]
--register power-up is low

B1_BUFFER[1][19] = DFFEAS(F1L36, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][19] is fifo:int_fifo|BUFFER[2][19]
--register power-up is low

B1_BUFFER[2][19] = DFFEAS(F1L36, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][19] is fifo:int_fifo|BUFFER[0][19]
--register power-up is low

B1_BUFFER[0][19] = DFFEAS(F1L36, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L392 is fifo:int_fifo|Mux12~2
B1L392 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][19])) # (!K2_COUNT[1] & ((B1_BUFFER[0][19])))));


--B1_BUFFER[3][19] is fifo:int_fifo|BUFFER[3][19]
--register power-up is low

B1_BUFFER[3][19] = DFFEAS(F1L36, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L393 is fifo:int_fifo|Mux12~3
B1L393 = (K2_COUNT[0] & ((B1L392 & ((B1_BUFFER[3][19]))) # (!B1L392 & (B1_BUFFER[1][19])))) # (!K2_COUNT[0] & (((B1L392))));


--B1L394 is fifo:int_fifo|Mux12~4
B1L394 = (K2_COUNT[2] & (B1L391)) # (!K2_COUNT[2] & ((B1L393)));


--B1_BUFFER[6][20] is fifo:int_fifo|BUFFER[6][20]
--register power-up is low

B1_BUFFER[6][20] = DFFEAS(F1L37, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][20] is fifo:int_fifo|BUFFER[5][20]
--register power-up is low

B1_BUFFER[5][20] = DFFEAS(F1L37, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][20] is fifo:int_fifo|BUFFER[4][20]
--register power-up is low

B1_BUFFER[4][20] = DFFEAS(F1L37, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L385 is fifo:int_fifo|Mux11~0
B1L385 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][20])) # (!K2_COUNT[0] & ((B1_BUFFER[4][20])))));


--B1_BUFFER[7][20] is fifo:int_fifo|BUFFER[7][20]
--register power-up is low

B1_BUFFER[7][20] = DFFEAS(F1L37, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L386 is fifo:int_fifo|Mux11~1
B1L386 = (K2_COUNT[1] & ((B1L385 & ((B1_BUFFER[7][20]))) # (!B1L385 & (B1_BUFFER[6][20])))) # (!K2_COUNT[1] & (((B1L385))));


--B1_BUFFER[1][20] is fifo:int_fifo|BUFFER[1][20]
--register power-up is low

B1_BUFFER[1][20] = DFFEAS(F1L37, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][20] is fifo:int_fifo|BUFFER[2][20]
--register power-up is low

B1_BUFFER[2][20] = DFFEAS(F1L37, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][20] is fifo:int_fifo|BUFFER[0][20]
--register power-up is low

B1_BUFFER[0][20] = DFFEAS(F1L37, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L387 is fifo:int_fifo|Mux11~2
B1L387 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][20])) # (!K2_COUNT[1] & ((B1_BUFFER[0][20])))));


--B1_BUFFER[3][20] is fifo:int_fifo|BUFFER[3][20]
--register power-up is low

B1_BUFFER[3][20] = DFFEAS(F1L37, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L388 is fifo:int_fifo|Mux11~3
B1L388 = (K2_COUNT[0] & ((B1L387 & ((B1_BUFFER[3][20]))) # (!B1L387 & (B1_BUFFER[1][20])))) # (!K2_COUNT[0] & (((B1L387))));


--B1L389 is fifo:int_fifo|Mux11~4
B1L389 = (K2_COUNT[2] & (B1L386)) # (!K2_COUNT[2] & ((B1L388)));


--B1_BUFFER[6][21] is fifo:int_fifo|BUFFER[6][21]
--register power-up is low

B1_BUFFER[6][21] = DFFEAS(F1L38, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][21] is fifo:int_fifo|BUFFER[5][21]
--register power-up is low

B1_BUFFER[5][21] = DFFEAS(F1L38, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][21] is fifo:int_fifo|BUFFER[4][21]
--register power-up is low

B1_BUFFER[4][21] = DFFEAS(F1L38, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L380 is fifo:int_fifo|Mux10~0
B1L380 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][21])) # (!K2_COUNT[0] & ((B1_BUFFER[4][21])))));


--B1_BUFFER[7][21] is fifo:int_fifo|BUFFER[7][21]
--register power-up is low

B1_BUFFER[7][21] = DFFEAS(F1L38, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L381 is fifo:int_fifo|Mux10~1
B1L381 = (K2_COUNT[1] & ((B1L380 & ((B1_BUFFER[7][21]))) # (!B1L380 & (B1_BUFFER[6][21])))) # (!K2_COUNT[1] & (((B1L380))));


--B1_BUFFER[1][21] is fifo:int_fifo|BUFFER[1][21]
--register power-up is low

B1_BUFFER[1][21] = DFFEAS(F1L38, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][21] is fifo:int_fifo|BUFFER[2][21]
--register power-up is low

B1_BUFFER[2][21] = DFFEAS(F1L38, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][21] is fifo:int_fifo|BUFFER[0][21]
--register power-up is low

B1_BUFFER[0][21] = DFFEAS(F1L38, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L382 is fifo:int_fifo|Mux10~2
B1L382 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][21])) # (!K2_COUNT[1] & ((B1_BUFFER[0][21])))));


--B1_BUFFER[3][21] is fifo:int_fifo|BUFFER[3][21]
--register power-up is low

B1_BUFFER[3][21] = DFFEAS(F1L38, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L383 is fifo:int_fifo|Mux10~3
B1L383 = (K2_COUNT[0] & ((B1L382 & ((B1_BUFFER[3][21]))) # (!B1L382 & (B1_BUFFER[1][21])))) # (!K2_COUNT[0] & (((B1L382))));


--B1L384 is fifo:int_fifo|Mux10~4
B1L384 = (K2_COUNT[2] & (B1L381)) # (!K2_COUNT[2] & ((B1L383)));


--B1_BUFFER[6][22] is fifo:int_fifo|BUFFER[6][22]
--register power-up is low

B1_BUFFER[6][22] = DFFEAS(F1L39, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][22] is fifo:int_fifo|BUFFER[5][22]
--register power-up is low

B1_BUFFER[5][22] = DFFEAS(F1L39, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][22] is fifo:int_fifo|BUFFER[4][22]
--register power-up is low

B1_BUFFER[4][22] = DFFEAS(F1L39, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L375 is fifo:int_fifo|Mux9~0
B1L375 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][22])) # (!K2_COUNT[0] & ((B1_BUFFER[4][22])))));


--B1_BUFFER[7][22] is fifo:int_fifo|BUFFER[7][22]
--register power-up is low

B1_BUFFER[7][22] = DFFEAS(F1L39, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L376 is fifo:int_fifo|Mux9~1
B1L376 = (K2_COUNT[1] & ((B1L375 & ((B1_BUFFER[7][22]))) # (!B1L375 & (B1_BUFFER[6][22])))) # (!K2_COUNT[1] & (((B1L375))));


--B1_BUFFER[1][22] is fifo:int_fifo|BUFFER[1][22]
--register power-up is low

B1_BUFFER[1][22] = DFFEAS(F1L39, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][22] is fifo:int_fifo|BUFFER[2][22]
--register power-up is low

B1_BUFFER[2][22] = DFFEAS(F1L39, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][22] is fifo:int_fifo|BUFFER[0][22]
--register power-up is low

B1_BUFFER[0][22] = DFFEAS(F1L39, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L377 is fifo:int_fifo|Mux9~2
B1L377 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][22])) # (!K2_COUNT[1] & ((B1_BUFFER[0][22])))));


--B1_BUFFER[3][22] is fifo:int_fifo|BUFFER[3][22]
--register power-up is low

B1_BUFFER[3][22] = DFFEAS(F1L39, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L378 is fifo:int_fifo|Mux9~3
B1L378 = (K2_COUNT[0] & ((B1L377 & ((B1_BUFFER[3][22]))) # (!B1L377 & (B1_BUFFER[1][22])))) # (!K2_COUNT[0] & (((B1L377))));


--B1L379 is fifo:int_fifo|Mux9~4
B1L379 = (K2_COUNT[2] & (B1L376)) # (!K2_COUNT[2] & ((B1L378)));


--B1_BUFFER[6][23] is fifo:int_fifo|BUFFER[6][23]
--register power-up is low

B1_BUFFER[6][23] = DFFEAS(F1L40, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L243,  ,  ,  ,  );


--B1_BUFFER[5][23] is fifo:int_fifo|BUFFER[5][23]
--register power-up is low

B1_BUFFER[5][23] = DFFEAS(F1L40, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L206,  ,  ,  ,  );


--B1_BUFFER[4][23] is fifo:int_fifo|BUFFER[4][23]
--register power-up is low

B1_BUFFER[4][23] = DFFEAS(F1L40, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L169,  ,  ,  ,  );


--B1L370 is fifo:int_fifo|Mux8~0
B1L370 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][23])) # (!K2_COUNT[0] & ((B1_BUFFER[4][23])))));


--B1_BUFFER[7][23] is fifo:int_fifo|BUFFER[7][23]
--register power-up is low

B1_BUFFER[7][23] = DFFEAS(F1L40, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L280,  ,  ,  ,  );


--B1L371 is fifo:int_fifo|Mux8~1
B1L371 = (K2_COUNT[1] & ((B1L370 & ((B1_BUFFER[7][23]))) # (!B1L370 & (B1_BUFFER[6][23])))) # (!K2_COUNT[1] & (((B1L370))));


--B1_BUFFER[1][23] is fifo:int_fifo|BUFFER[1][23]
--register power-up is low

B1_BUFFER[1][23] = DFFEAS(F1L40, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L58,  ,  ,  ,  );


--B1_BUFFER[2][23] is fifo:int_fifo|BUFFER[2][23]
--register power-up is low

B1_BUFFER[2][23] = DFFEAS(F1L40, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L95,  ,  ,  ,  );


--B1_BUFFER[0][23] is fifo:int_fifo|BUFFER[0][23]
--register power-up is low

B1_BUFFER[0][23] = DFFEAS(F1L40, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L21,  ,  ,  ,  );


--B1L372 is fifo:int_fifo|Mux8~2
B1L372 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][23])) # (!K2_COUNT[1] & ((B1_BUFFER[0][23])))));


--B1_BUFFER[3][23] is fifo:int_fifo|BUFFER[3][23]
--register power-up is low

B1_BUFFER[3][23] = DFFEAS(F1L40, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L132,  ,  ,  ,  );


--B1L373 is fifo:int_fifo|Mux8~3
B1L373 = (K2_COUNT[0] & ((B1L372 & ((B1_BUFFER[3][23]))) # (!B1L372 & (B1_BUFFER[1][23])))) # (!K2_COUNT[0] & (((B1L372))));


--B1L374 is fifo:int_fifo|Mux8~4
B1L374 = (K2_COUNT[2] & (B1L371)) # (!K2_COUNT[2] & ((B1L373)));


--B1_BUFFER[6][24] is fifo:int_fifo|BUFFER[6][24]
--register power-up is low

B1_BUFFER[6][24] = DFFEAS(F1L41, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][24] is fifo:int_fifo|BUFFER[5][24]
--register power-up is low

B1_BUFFER[5][24] = DFFEAS(F1L41, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][24] is fifo:int_fifo|BUFFER[4][24]
--register power-up is low

B1_BUFFER[4][24] = DFFEAS(F1L41, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L365 is fifo:int_fifo|Mux7~0
B1L365 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][24])) # (!K2_COUNT[0] & ((B1_BUFFER[4][24])))));


--B1_BUFFER[7][24] is fifo:int_fifo|BUFFER[7][24]
--register power-up is low

B1_BUFFER[7][24] = DFFEAS(F1L41, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L366 is fifo:int_fifo|Mux7~1
B1L366 = (K2_COUNT[1] & ((B1L365 & ((B1_BUFFER[7][24]))) # (!B1L365 & (B1_BUFFER[6][24])))) # (!K2_COUNT[1] & (((B1L365))));


--B1_BUFFER[1][24] is fifo:int_fifo|BUFFER[1][24]
--register power-up is low

B1_BUFFER[1][24] = DFFEAS(F1L41, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][24] is fifo:int_fifo|BUFFER[2][24]
--register power-up is low

B1_BUFFER[2][24] = DFFEAS(F1L41, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][24] is fifo:int_fifo|BUFFER[0][24]
--register power-up is low

B1_BUFFER[0][24] = DFFEAS(F1L41, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L367 is fifo:int_fifo|Mux7~2
B1L367 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][24])) # (!K2_COUNT[1] & ((B1_BUFFER[0][24])))));


--B1_BUFFER[3][24] is fifo:int_fifo|BUFFER[3][24]
--register power-up is low

B1_BUFFER[3][24] = DFFEAS(F1L41, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L368 is fifo:int_fifo|Mux7~3
B1L368 = (K2_COUNT[0] & ((B1L367 & ((B1_BUFFER[3][24]))) # (!B1L367 & (B1_BUFFER[1][24])))) # (!K2_COUNT[0] & (((B1L367))));


--B1L369 is fifo:int_fifo|Mux7~4
B1L369 = (K2_COUNT[2] & (B1L366)) # (!K2_COUNT[2] & ((B1L368)));


--B1_BUFFER[6][25] is fifo:int_fifo|BUFFER[6][25]
--register power-up is low

B1_BUFFER[6][25] = DFFEAS(F1L42, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][25] is fifo:int_fifo|BUFFER[5][25]
--register power-up is low

B1_BUFFER[5][25] = DFFEAS(F1L42, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][25] is fifo:int_fifo|BUFFER[4][25]
--register power-up is low

B1_BUFFER[4][25] = DFFEAS(F1L42, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L360 is fifo:int_fifo|Mux6~0
B1L360 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][25])) # (!K2_COUNT[0] & ((B1_BUFFER[4][25])))));


--B1_BUFFER[7][25] is fifo:int_fifo|BUFFER[7][25]
--register power-up is low

B1_BUFFER[7][25] = DFFEAS(F1L42, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L361 is fifo:int_fifo|Mux6~1
B1L361 = (K2_COUNT[1] & ((B1L360 & ((B1_BUFFER[7][25]))) # (!B1L360 & (B1_BUFFER[6][25])))) # (!K2_COUNT[1] & (((B1L360))));


--B1_BUFFER[1][25] is fifo:int_fifo|BUFFER[1][25]
--register power-up is low

B1_BUFFER[1][25] = DFFEAS(F1L42, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][25] is fifo:int_fifo|BUFFER[2][25]
--register power-up is low

B1_BUFFER[2][25] = DFFEAS(F1L42, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][25] is fifo:int_fifo|BUFFER[0][25]
--register power-up is low

B1_BUFFER[0][25] = DFFEAS(F1L42, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L362 is fifo:int_fifo|Mux6~2
B1L362 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][25])) # (!K2_COUNT[1] & ((B1_BUFFER[0][25])))));


--B1_BUFFER[3][25] is fifo:int_fifo|BUFFER[3][25]
--register power-up is low

B1_BUFFER[3][25] = DFFEAS(F1L42, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L363 is fifo:int_fifo|Mux6~3
B1L363 = (K2_COUNT[0] & ((B1L362 & ((B1_BUFFER[3][25]))) # (!B1L362 & (B1_BUFFER[1][25])))) # (!K2_COUNT[0] & (((B1L362))));


--B1L364 is fifo:int_fifo|Mux6~4
B1L364 = (K2_COUNT[2] & (B1L361)) # (!K2_COUNT[2] & ((B1L363)));


--B1_BUFFER[6][26] is fifo:int_fifo|BUFFER[6][26]
--register power-up is low

B1_BUFFER[6][26] = DFFEAS(F1L43, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][26] is fifo:int_fifo|BUFFER[5][26]
--register power-up is low

B1_BUFFER[5][26] = DFFEAS(F1L43, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][26] is fifo:int_fifo|BUFFER[4][26]
--register power-up is low

B1_BUFFER[4][26] = DFFEAS(F1L43, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L355 is fifo:int_fifo|Mux5~0
B1L355 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][26])) # (!K2_COUNT[0] & ((B1_BUFFER[4][26])))));


--B1_BUFFER[7][26] is fifo:int_fifo|BUFFER[7][26]
--register power-up is low

B1_BUFFER[7][26] = DFFEAS(F1L43, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L356 is fifo:int_fifo|Mux5~1
B1L356 = (K2_COUNT[1] & ((B1L355 & ((B1_BUFFER[7][26]))) # (!B1L355 & (B1_BUFFER[6][26])))) # (!K2_COUNT[1] & (((B1L355))));


--B1_BUFFER[1][26] is fifo:int_fifo|BUFFER[1][26]
--register power-up is low

B1_BUFFER[1][26] = DFFEAS(F1L43, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][26] is fifo:int_fifo|BUFFER[2][26]
--register power-up is low

B1_BUFFER[2][26] = DFFEAS(F1L43, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][26] is fifo:int_fifo|BUFFER[0][26]
--register power-up is low

B1_BUFFER[0][26] = DFFEAS(F1L43, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L357 is fifo:int_fifo|Mux5~2
B1L357 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][26])) # (!K2_COUNT[1] & ((B1_BUFFER[0][26])))));


--B1_BUFFER[3][26] is fifo:int_fifo|BUFFER[3][26]
--register power-up is low

B1_BUFFER[3][26] = DFFEAS(F1L43, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L358 is fifo:int_fifo|Mux5~3
B1L358 = (K2_COUNT[0] & ((B1L357 & ((B1_BUFFER[3][26]))) # (!B1L357 & (B1_BUFFER[1][26])))) # (!K2_COUNT[0] & (((B1L357))));


--B1L359 is fifo:int_fifo|Mux5~4
B1L359 = (K2_COUNT[2] & (B1L356)) # (!K2_COUNT[2] & ((B1L358)));


--B1_BUFFER[6][27] is fifo:int_fifo|BUFFER[6][27]
--register power-up is low

B1_BUFFER[6][27] = DFFEAS(F1L44, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][27] is fifo:int_fifo|BUFFER[5][27]
--register power-up is low

B1_BUFFER[5][27] = DFFEAS(F1L44, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][27] is fifo:int_fifo|BUFFER[4][27]
--register power-up is low

B1_BUFFER[4][27] = DFFEAS(F1L44, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L350 is fifo:int_fifo|Mux4~0
B1L350 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][27])) # (!K2_COUNT[0] & ((B1_BUFFER[4][27])))));


--B1_BUFFER[7][27] is fifo:int_fifo|BUFFER[7][27]
--register power-up is low

B1_BUFFER[7][27] = DFFEAS(F1L44, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L351 is fifo:int_fifo|Mux4~1
B1L351 = (K2_COUNT[1] & ((B1L350 & ((B1_BUFFER[7][27]))) # (!B1L350 & (B1_BUFFER[6][27])))) # (!K2_COUNT[1] & (((B1L350))));


--B1_BUFFER[1][27] is fifo:int_fifo|BUFFER[1][27]
--register power-up is low

B1_BUFFER[1][27] = DFFEAS(F1L44, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][27] is fifo:int_fifo|BUFFER[2][27]
--register power-up is low

B1_BUFFER[2][27] = DFFEAS(F1L44, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][27] is fifo:int_fifo|BUFFER[0][27]
--register power-up is low

B1_BUFFER[0][27] = DFFEAS(F1L44, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L352 is fifo:int_fifo|Mux4~2
B1L352 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][27])) # (!K2_COUNT[1] & ((B1_BUFFER[0][27])))));


--B1_BUFFER[3][27] is fifo:int_fifo|BUFFER[3][27]
--register power-up is low

B1_BUFFER[3][27] = DFFEAS(F1L44, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L353 is fifo:int_fifo|Mux4~3
B1L353 = (K2_COUNT[0] & ((B1L352 & ((B1_BUFFER[3][27]))) # (!B1L352 & (B1_BUFFER[1][27])))) # (!K2_COUNT[0] & (((B1L352))));


--B1L354 is fifo:int_fifo|Mux4~4
B1L354 = (K2_COUNT[2] & (B1L351)) # (!K2_COUNT[2] & ((B1L353)));


--B1_BUFFER[6][28] is fifo:int_fifo|BUFFER[6][28]
--register power-up is low

B1_BUFFER[6][28] = DFFEAS(F1L45, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][28] is fifo:int_fifo|BUFFER[5][28]
--register power-up is low

B1_BUFFER[5][28] = DFFEAS(F1L45, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][28] is fifo:int_fifo|BUFFER[4][28]
--register power-up is low

B1_BUFFER[4][28] = DFFEAS(F1L45, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L345 is fifo:int_fifo|Mux3~0
B1L345 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][28])) # (!K2_COUNT[0] & ((B1_BUFFER[4][28])))));


--B1_BUFFER[7][28] is fifo:int_fifo|BUFFER[7][28]
--register power-up is low

B1_BUFFER[7][28] = DFFEAS(F1L45, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L346 is fifo:int_fifo|Mux3~1
B1L346 = (K2_COUNT[1] & ((B1L345 & ((B1_BUFFER[7][28]))) # (!B1L345 & (B1_BUFFER[6][28])))) # (!K2_COUNT[1] & (((B1L345))));


--B1_BUFFER[1][28] is fifo:int_fifo|BUFFER[1][28]
--register power-up is low

B1_BUFFER[1][28] = DFFEAS(F1L45, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][28] is fifo:int_fifo|BUFFER[2][28]
--register power-up is low

B1_BUFFER[2][28] = DFFEAS(F1L45, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][28] is fifo:int_fifo|BUFFER[0][28]
--register power-up is low

B1_BUFFER[0][28] = DFFEAS(F1L45, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L347 is fifo:int_fifo|Mux3~2
B1L347 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][28])) # (!K2_COUNT[1] & ((B1_BUFFER[0][28])))));


--B1_BUFFER[3][28] is fifo:int_fifo|BUFFER[3][28]
--register power-up is low

B1_BUFFER[3][28] = DFFEAS(F1L45, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L348 is fifo:int_fifo|Mux3~3
B1L348 = (K2_COUNT[0] & ((B1L347 & ((B1_BUFFER[3][28]))) # (!B1L347 & (B1_BUFFER[1][28])))) # (!K2_COUNT[0] & (((B1L347))));


--B1L349 is fifo:int_fifo|Mux3~4
B1L349 = (K2_COUNT[2] & (B1L346)) # (!K2_COUNT[2] & ((B1L348)));


--B1_BUFFER[6][29] is fifo:int_fifo|BUFFER[6][29]
--register power-up is low

B1_BUFFER[6][29] = DFFEAS(F1L46, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][29] is fifo:int_fifo|BUFFER[5][29]
--register power-up is low

B1_BUFFER[5][29] = DFFEAS(F1L46, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][29] is fifo:int_fifo|BUFFER[4][29]
--register power-up is low

B1_BUFFER[4][29] = DFFEAS(F1L46, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L340 is fifo:int_fifo|Mux2~0
B1L340 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][29])) # (!K2_COUNT[0] & ((B1_BUFFER[4][29])))));


--B1_BUFFER[7][29] is fifo:int_fifo|BUFFER[7][29]
--register power-up is low

B1_BUFFER[7][29] = DFFEAS(F1L46, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L341 is fifo:int_fifo|Mux2~1
B1L341 = (K2_COUNT[1] & ((B1L340 & ((B1_BUFFER[7][29]))) # (!B1L340 & (B1_BUFFER[6][29])))) # (!K2_COUNT[1] & (((B1L340))));


--B1_BUFFER[1][29] is fifo:int_fifo|BUFFER[1][29]
--register power-up is low

B1_BUFFER[1][29] = DFFEAS(F1L46, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][29] is fifo:int_fifo|BUFFER[2][29]
--register power-up is low

B1_BUFFER[2][29] = DFFEAS(F1L46, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][29] is fifo:int_fifo|BUFFER[0][29]
--register power-up is low

B1_BUFFER[0][29] = DFFEAS(F1L46, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L342 is fifo:int_fifo|Mux2~2
B1L342 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][29])) # (!K2_COUNT[1] & ((B1_BUFFER[0][29])))));


--B1_BUFFER[3][29] is fifo:int_fifo|BUFFER[3][29]
--register power-up is low

B1_BUFFER[3][29] = DFFEAS(F1L46, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L343 is fifo:int_fifo|Mux2~3
B1L343 = (K2_COUNT[0] & ((B1L342 & ((B1_BUFFER[3][29]))) # (!B1L342 & (B1_BUFFER[1][29])))) # (!K2_COUNT[0] & (((B1L342))));


--B1L344 is fifo:int_fifo|Mux2~4
B1L344 = (K2_COUNT[2] & (B1L341)) # (!K2_COUNT[2] & ((B1L343)));


--B1_BUFFER[6][30] is fifo:int_fifo|BUFFER[6][30]
--register power-up is low

B1_BUFFER[6][30] = DFFEAS(F1L47, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][30] is fifo:int_fifo|BUFFER[5][30]
--register power-up is low

B1_BUFFER[5][30] = DFFEAS(F1L47, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][30] is fifo:int_fifo|BUFFER[4][30]
--register power-up is low

B1_BUFFER[4][30] = DFFEAS(F1L47, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L335 is fifo:int_fifo|Mux1~0
B1L335 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][30])) # (!K2_COUNT[0] & ((B1_BUFFER[4][30])))));


--B1_BUFFER[7][30] is fifo:int_fifo|BUFFER[7][30]
--register power-up is low

B1_BUFFER[7][30] = DFFEAS(F1L47, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L336 is fifo:int_fifo|Mux1~1
B1L336 = (K2_COUNT[1] & ((B1L335 & ((B1_BUFFER[7][30]))) # (!B1L335 & (B1_BUFFER[6][30])))) # (!K2_COUNT[1] & (((B1L335))));


--B1_BUFFER[1][30] is fifo:int_fifo|BUFFER[1][30]
--register power-up is low

B1_BUFFER[1][30] = DFFEAS(F1L47, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][30] is fifo:int_fifo|BUFFER[2][30]
--register power-up is low

B1_BUFFER[2][30] = DFFEAS(F1L47, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][30] is fifo:int_fifo|BUFFER[0][30]
--register power-up is low

B1_BUFFER[0][30] = DFFEAS(F1L47, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L337 is fifo:int_fifo|Mux1~2
B1L337 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][30])) # (!K2_COUNT[1] & ((B1_BUFFER[0][30])))));


--B1_BUFFER[3][30] is fifo:int_fifo|BUFFER[3][30]
--register power-up is low

B1_BUFFER[3][30] = DFFEAS(F1L47, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L338 is fifo:int_fifo|Mux1~3
B1L338 = (K2_COUNT[0] & ((B1L337 & ((B1_BUFFER[3][30]))) # (!B1L337 & (B1_BUFFER[1][30])))) # (!K2_COUNT[0] & (((B1L337))));


--B1L339 is fifo:int_fifo|Mux1~4
B1L339 = (K2_COUNT[2] & (B1L336)) # (!K2_COUNT[2] & ((B1L338)));


--B1_BUFFER[6][31] is fifo:int_fifo|BUFFER[6][31]
--register power-up is low

B1_BUFFER[6][31] = DFFEAS(F1L49, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L252,  ,  ,  ,  );


--B1_BUFFER[5][31] is fifo:int_fifo|BUFFER[5][31]
--register power-up is low

B1_BUFFER[5][31] = DFFEAS(F1L49, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L215,  ,  ,  ,  );


--B1_BUFFER[4][31] is fifo:int_fifo|BUFFER[4][31]
--register power-up is low

B1_BUFFER[4][31] = DFFEAS(F1L49, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L178,  ,  ,  ,  );


--B1L330 is fifo:int_fifo|Mux0~0
B1L330 = (K2_COUNT[1] & (((K2_COUNT[0])))) # (!K2_COUNT[1] & ((K2_COUNT[0] & (B1_BUFFER[5][31])) # (!K2_COUNT[0] & ((B1_BUFFER[4][31])))));


--B1_BUFFER[7][31] is fifo:int_fifo|BUFFER[7][31]
--register power-up is low

B1_BUFFER[7][31] = DFFEAS(F1L49, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L289,  ,  ,  ,  );


--B1L331 is fifo:int_fifo|Mux0~1
B1L331 = (K2_COUNT[1] & ((B1L330 & ((B1_BUFFER[7][31]))) # (!B1L330 & (B1_BUFFER[6][31])))) # (!K2_COUNT[1] & (((B1L330))));


--B1_BUFFER[1][31] is fifo:int_fifo|BUFFER[1][31]
--register power-up is low

B1_BUFFER[1][31] = DFFEAS(F1L49, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L67,  ,  ,  ,  );


--B1_BUFFER[2][31] is fifo:int_fifo|BUFFER[2][31]
--register power-up is low

B1_BUFFER[2][31] = DFFEAS(F1L49, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L104,  ,  ,  ,  );


--B1_BUFFER[0][31] is fifo:int_fifo|BUFFER[0][31]
--register power-up is low

B1_BUFFER[0][31] = DFFEAS(F1L49, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L30,  ,  ,  ,  );


--B1L332 is fifo:int_fifo|Mux0~2
B1L332 = (K2_COUNT[0] & (((K2_COUNT[1])))) # (!K2_COUNT[0] & ((K2_COUNT[1] & (B1_BUFFER[2][31])) # (!K2_COUNT[1] & ((B1_BUFFER[0][31])))));


--B1_BUFFER[3][31] is fifo:int_fifo|BUFFER[3][31]
--register power-up is low

B1_BUFFER[3][31] = DFFEAS(F1L49, !T1_wire_pll1_clk[1], BB1_CNTR_O[8],  , B1L141,  ,  ,  ,  );


--B1L333 is fifo:int_fifo|Mux0~3
B1L333 = (K2_COUNT[0] & ((B1L332 & ((B1_BUFFER[3][31]))) # (!B1L332 & (B1_BUFFER[1][31])))) # (!K2_COUNT[0] & (((B1L332))));


--B1L334 is fifo:int_fifo|Mux0~4
B1L334 = (K2_COUNT[2] & (B1L331)) # (!K2_COUNT[2] & ((B1L333)));


--V1_UD_LATCH[0] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]
--register power-up is low

V1_UD_LATCH[0] = DFFEAS(DATA_IO[16], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--C1_BRIDGEIN is CPU_SM:u_CPU_SM|BRIDGEIN
--register power-up is low

C1_BRIDGEIN = DFFEAS(Q1_BRIDGEIN_d, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--C1_DIEL is CPU_SM:u_CPU_SM|DIEL
--register power-up is low

C1_DIEL = DFFEAS(Q1L24, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1_bDIEL is datapath:u_datapath|bDIEL
F1_bDIEL = (E1_CPU2S_o) # (C1_DIEL);


--F1L1 is datapath:u_datapath|FIFO_ID[0]~0
F1L1 = (F1_bDIEL & (DATA_IO[0])) # (!F1_bDIEL & (((V1_UD_LATCH[0] & C1_BRIDGEIN))));


--E1_S2F_o is SCSI_SM:u_SCSI_SM|S2F_o
--register power-up is low

E1_S2F_o = DFFEAS(U1L27, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1L2 is datapath:u_datapath|FIFO_ID[0]~1
F1L2 = (E1_S2F_o & (PD_PORT[0])) # (!E1_S2F_o & ((F1L1)));


--LLW is LLW
--register power-up is low

LLW = DFFEAS(C1_PLLW, !SCLK,  ,  ,  ,  ,  ,  ,  );


--L1L5 is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS~1
L1L5 = (E1_DACK_o & E1_RE_o);


--K1_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]
--register power-up is low

K1_COUNT[1] = DFFEAS(K1L5, T1_wire_pll1_clk[2], BB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--K1_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]
--register power-up is low

K1_COUNT[2] = DFFEAS(K1L8, T1_wire_pll1_clk[2], BB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--K1_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]
--register power-up is low

K1_COUNT[0] = DFFEAS(K1L3, T1_wire_pll1_clk[2], BB1_CNTR_O[8],  ,  ,  ,  ,  ,  );


--B1L225 is fifo:int_fifo|BUFFER[6][0]~16
B1L225 = (L1_LLWS & (K1_COUNT[1] & (K1_COUNT[2] & !K1_COUNT[0])));


--C1_INCNO is CPU_SM:u_CPU_SM|INCNO
--register power-up is low

C1_INCNO = DFFEAS(Q1L52, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--E1_INCNO_o is SCSI_SM:u_SCSI_SM|INCNO_o
--register power-up is low

E1_INCNO_o = DFFEAS(U1L25, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--K2L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]~0
K2L5 = K2_COUNT[1] $ (((K2_COUNT[0] & ((C1_INCNO) # (E1_INCNO_o)))));


--B1L188 is fifo:int_fifo|BUFFER[5][0]~17
B1L188 = (L1_LLWS & (K1_COUNT[0] & (K1_COUNT[2] & !K1_COUNT[1])));


--K2L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]~1
K2L3 = K2_COUNT[0] $ (((C1_INCNO) # (E1_INCNO_o)));


--B1L151 is fifo:int_fifo|BUFFER[4][0]~18
B1L151 = (L1_LLWS & (K1_COUNT[2] & (!K1_COUNT[1] & !K1_COUNT[0])));


--K1L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~0
K1L7 = (K1_COUNT[1] & K1_COUNT[0]);


--B1L77 is fifo:int_fifo|BUFFER[2][0]~19
B1L77 = (L1_LLWS & (K1_COUNT[1] & (!K1_COUNT[0] & !K1_COUNT[2])));


--B1L40 is fifo:int_fifo|BUFFER[1][0]~20
B1L40 = (L1_LLWS & (K1_COUNT[0] & (!K1_COUNT[1] & !K1_COUNT[2])));


--B1L3 is fifo:int_fifo|BUFFER[0][0]~21
B1L3 = (L1_LLWS & (!K1_COUNT[1] & (!K1_COUNT[0] & !K1_COUNT[2])));


--K2L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~2
K2L7 = (!K2_COUNT[0]) # (!K2_COUNT[1]);


--K2L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~3
K2L8 = K2_COUNT[2] $ (((!K2L7 & ((C1_INCNO) # (E1_INCNO_o)))));


--V1_UD_LATCH[1] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]
--register power-up is low

V1_UD_LATCH[1] = DFFEAS(DATA_IO[17], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L3 is datapath:u_datapath|FIFO_ID[1]~2
F1L3 = (F1_bDIEL & (DATA_IO[1])) # (!F1_bDIEL & (((C1_BRIDGEIN & V1_UD_LATCH[1]))));


--F1L4 is datapath:u_datapath|FIFO_ID[1]~3
F1L4 = (E1_S2F_o & (PD_PORT[1])) # (!E1_S2F_o & ((F1L3)));


--V1_UD_LATCH[2] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]
--register power-up is low

V1_UD_LATCH[2] = DFFEAS(DATA_IO[18], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L5 is datapath:u_datapath|FIFO_ID[2]~4
F1L5 = (F1_bDIEL & (DATA_IO[2])) # (!F1_bDIEL & (((C1_BRIDGEIN & V1_UD_LATCH[2]))));


--F1L6 is datapath:u_datapath|FIFO_ID[2]~5
F1L6 = (E1_S2F_o & (PD_PORT[2])) # (!E1_S2F_o & ((F1L5)));


--V1_UD_LATCH[3] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]
--register power-up is low

V1_UD_LATCH[3] = DFFEAS(DATA_IO[19], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L7 is datapath:u_datapath|FIFO_ID[3]~6
F1L7 = (F1_bDIEL & (DATA_IO[3])) # (!F1_bDIEL & (((C1_BRIDGEIN & V1_UD_LATCH[3]))));


--F1L8 is datapath:u_datapath|FIFO_ID[3]~7
F1L8 = (E1_S2F_o & (PD_PORT[3])) # (!E1_S2F_o & ((F1L7)));


--V1_UD_LATCH[4] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]
--register power-up is low

V1_UD_LATCH[4] = DFFEAS(DATA_IO[20], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L9 is datapath:u_datapath|FIFO_ID[4]~8
F1L9 = (F1_bDIEL & (DATA_IO[4])) # (!F1_bDIEL & (((C1_BRIDGEIN & V1_UD_LATCH[4]))));


--F1L10 is datapath:u_datapath|FIFO_ID[4]~9
F1L10 = (E1_S2F_o & (PD_PORT[4])) # (!E1_S2F_o & ((F1L9)));


--V1_UD_LATCH[5] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5]
--register power-up is low

V1_UD_LATCH[5] = DFFEAS(DATA_IO[21], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L11 is datapath:u_datapath|FIFO_ID[5]~10
F1L11 = (F1_bDIEL & (DATA_IO[5])) # (!F1_bDIEL & (((C1_BRIDGEIN & V1_UD_LATCH[5]))));


--F1L12 is datapath:u_datapath|FIFO_ID[5]~11
F1L12 = (E1_S2F_o & (PD_PORT[5])) # (!E1_S2F_o & ((F1L11)));


--V1_UD_LATCH[6] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6]
--register power-up is low

V1_UD_LATCH[6] = DFFEAS(DATA_IO[22], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L13 is datapath:u_datapath|FIFO_ID[6]~12
F1L13 = (F1_bDIEL & (DATA_IO[6])) # (!F1_bDIEL & (((C1_BRIDGEIN & V1_UD_LATCH[6]))));


--F1L14 is datapath:u_datapath|FIFO_ID[6]~13
F1L14 = (E1_S2F_o & (PD_PORT[6])) # (!E1_S2F_o & ((F1L13)));


--V1_UD_LATCH[7] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7]
--register power-up is low

V1_UD_LATCH[7] = DFFEAS(DATA_IO[23], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L15 is datapath:u_datapath|FIFO_ID[7]~14
F1L15 = (F1_bDIEL & (DATA_IO[7])) # (!F1_bDIEL & (((C1_BRIDGEIN & V1_UD_LATCH[7]))));


--F1L16 is datapath:u_datapath|FIFO_ID[7]~15
F1L16 = (E1_S2F_o & (PD_PORT[7])) # (!E1_S2F_o & ((F1L15)));


--V1_UD_LATCH[8] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]
--register power-up is low

V1_UD_LATCH[8] = DFFEAS(DATA_IO[24], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L17 is datapath:u_datapath|FIFO_ID[8]~16
F1L17 = (F1_bDIEL & (DATA_IO[8])) # (!F1_bDIEL & (((C1_BRIDGEIN & V1_UD_LATCH[8]))));


--F1L18 is datapath:u_datapath|FIFO_ID[8]~17
F1L18 = (E1_S2F_o & (PD_PORT[0])) # (!E1_S2F_o & ((F1L17)));


--L1_LMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS
L1_LMWS = (LLW) # ((H1_BO1 & (L1L5 & !H1_BO0)));


--B1L234 is fifo:int_fifo|BUFFER[6][8]~22
B1L234 = (K1_COUNT[1] & (K1_COUNT[2] & (L1_LMWS & !K1_COUNT[0])));


--B1L197 is fifo:int_fifo|BUFFER[5][8]~23
B1L197 = (K1_COUNT[0] & (K1_COUNT[2] & (L1_LMWS & !K1_COUNT[1])));


--B1L160 is fifo:int_fifo|BUFFER[4][8]~24
B1L160 = (K1_COUNT[2] & (L1_LMWS & (!K1_COUNT[1] & !K1_COUNT[0])));


--B1L49 is fifo:int_fifo|BUFFER[1][8]~25
B1L49 = (K1_COUNT[0] & (L1_LMWS & (!K1_COUNT[1] & !K1_COUNT[2])));


--B1L86 is fifo:int_fifo|BUFFER[2][8]~26
B1L86 = (K1_COUNT[1] & (L1_LMWS & (!K1_COUNT[0] & !K1_COUNT[2])));


--B1L12 is fifo:int_fifo|BUFFER[0][8]~27
B1L12 = (L1_LMWS & (!K1_COUNT[1] & (!K1_COUNT[0] & !K1_COUNT[2])));


--V1_UD_LATCH[9] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]
--register power-up is low

V1_UD_LATCH[9] = DFFEAS(DATA_IO[25], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L19 is datapath:u_datapath|FIFO_ID[9]~18
F1L19 = (F1_bDIEL & (DATA_IO[9])) # (!F1_bDIEL & (((C1_BRIDGEIN & V1_UD_LATCH[9]))));


--F1L20 is datapath:u_datapath|FIFO_ID[9]~19
F1L20 = (E1_S2F_o & (PD_PORT[1])) # (!E1_S2F_o & ((F1L19)));


--V1_UD_LATCH[10] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]
--register power-up is low

V1_UD_LATCH[10] = DFFEAS(DATA_IO[26], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L21 is datapath:u_datapath|FIFO_ID[10]~20
F1L21 = (F1_bDIEL & (DATA_IO[10])) # (!F1_bDIEL & (((C1_BRIDGEIN & V1_UD_LATCH[10]))));


--F1L22 is datapath:u_datapath|FIFO_ID[10]~21
F1L22 = (E1_S2F_o & (PD_PORT[2])) # (!E1_S2F_o & ((F1L21)));


--V1_UD_LATCH[11] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11]
--register power-up is low

V1_UD_LATCH[11] = DFFEAS(DATA_IO[27], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L23 is datapath:u_datapath|FIFO_ID[11]~22
F1L23 = (F1_bDIEL & (DATA_IO[11])) # (!F1_bDIEL & (((C1_BRIDGEIN & V1_UD_LATCH[11]))));


--F1L24 is datapath:u_datapath|FIFO_ID[11]~23
F1L24 = (E1_S2F_o & (PD_PORT[3])) # (!E1_S2F_o & ((F1L23)));


--V1_UD_LATCH[12] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]
--register power-up is low

V1_UD_LATCH[12] = DFFEAS(DATA_IO[28], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L25 is datapath:u_datapath|FIFO_ID[12]~24
F1L25 = (F1_bDIEL & (DATA_IO[12])) # (!F1_bDIEL & (((C1_BRIDGEIN & V1_UD_LATCH[12]))));


--F1L26 is datapath:u_datapath|FIFO_ID[12]~25
F1L26 = (E1_S2F_o & (PD_PORT[4])) # (!E1_S2F_o & ((F1L25)));


--V1_UD_LATCH[13] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13]
--register power-up is low

V1_UD_LATCH[13] = DFFEAS(DATA_IO[29], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L27 is datapath:u_datapath|FIFO_ID[13]~26
F1L27 = (F1_bDIEL & (DATA_IO[13])) # (!F1_bDIEL & (((C1_BRIDGEIN & V1_UD_LATCH[13]))));


--F1L28 is datapath:u_datapath|FIFO_ID[13]~27
F1L28 = (E1_S2F_o & (PD_PORT[5])) # (!E1_S2F_o & ((F1L27)));


--V1_UD_LATCH[14] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14]
--register power-up is low

V1_UD_LATCH[14] = DFFEAS(DATA_IO[30], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L29 is datapath:u_datapath|FIFO_ID[14]~28
F1L29 = (F1_bDIEL & (DATA_IO[14])) # (!F1_bDIEL & (((C1_BRIDGEIN & V1_UD_LATCH[14]))));


--F1L30 is datapath:u_datapath|FIFO_ID[14]~29
F1L30 = (E1_S2F_o & (PD_PORT[6])) # (!E1_S2F_o & ((F1L29)));


--V1_UD_LATCH[15] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15]
--register power-up is low

V1_UD_LATCH[15] = DFFEAS(DATA_IO[31], !T1_wire_pll1_clk[1],  ,  , !DS_O_,  ,  ,  ,  );


--F1L31 is datapath:u_datapath|FIFO_ID[15]~30
F1L31 = (F1_bDIEL & (DATA_IO[15])) # (!F1_bDIEL & (((C1_BRIDGEIN & V1_UD_LATCH[15]))));


--F1L32 is datapath:u_datapath|FIFO_ID[15]~31
F1L32 = (E1_S2F_o & (PD_PORT[7])) # (!E1_S2F_o & ((F1L31)));


--C1_DIEH is CPU_SM:u_CPU_SM|DIEH
--register power-up is low

C1_DIEH = DFFEAS(Q1L21, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--F1L48 is datapath:u_datapath|FIFO_ID[31]~32
F1L48 = (!E1_S2F_o & ((E1_CPU2S_o) # (C1_DIEH)));


--F1L33 is datapath:u_datapath|FIFO_ID[16]~33
F1L33 = (DATA_IO[16] & ((F1L48) # ((PD_PORT[0] & E1_S2F_o)))) # (!DATA_IO[16] & (PD_PORT[0] & (E1_S2F_o)));


--LHW is LHW
--register power-up is low

LHW = DFFEAS(C1_PLHW, !SCLK,  ,  ,  ,  ,  ,  ,  );


--L1_UMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS
L1_UMWS = (LHW) # ((H1_BO0 & (L1L5 & !H1_BO1)));


--B1L243 is fifo:int_fifo|BUFFER[6][16]~28
B1L243 = (K1_COUNT[1] & (K1_COUNT[2] & (L1_UMWS & !K1_COUNT[0])));


--B1L206 is fifo:int_fifo|BUFFER[5][16]~29
B1L206 = (K1_COUNT[0] & (K1_COUNT[2] & (L1_UMWS & !K1_COUNT[1])));


--B1L169 is fifo:int_fifo|BUFFER[4][16]~30
B1L169 = (K1_COUNT[2] & (L1_UMWS & (!K1_COUNT[1] & !K1_COUNT[0])));


--B1L58 is fifo:int_fifo|BUFFER[1][16]~31
B1L58 = (K1_COUNT[0] & (L1_UMWS & (!K1_COUNT[1] & !K1_COUNT[2])));


--B1L95 is fifo:int_fifo|BUFFER[2][16]~32
B1L95 = (K1_COUNT[1] & (L1_UMWS & (!K1_COUNT[0] & !K1_COUNT[2])));


--B1L21 is fifo:int_fifo|BUFFER[0][16]~33
B1L21 = (L1_UMWS & (!K1_COUNT[1] & (!K1_COUNT[0] & !K1_COUNT[2])));


--F1L34 is datapath:u_datapath|FIFO_ID[17]~34
F1L34 = (DATA_IO[17] & ((F1L48) # ((PD_PORT[1] & E1_S2F_o)))) # (!DATA_IO[17] & (PD_PORT[1] & (E1_S2F_o)));


--F1L35 is datapath:u_datapath|FIFO_ID[18]~35
F1L35 = (DATA_IO[18] & ((F1L48) # ((PD_PORT[2] & E1_S2F_o)))) # (!DATA_IO[18] & (PD_PORT[2] & (E1_S2F_o)));


--F1L36 is datapath:u_datapath|FIFO_ID[19]~36
F1L36 = (DATA_IO[19] & ((F1L48) # ((PD_PORT[3] & E1_S2F_o)))) # (!DATA_IO[19] & (PD_PORT[3] & (E1_S2F_o)));


--F1L37 is datapath:u_datapath|FIFO_ID[20]~37
F1L37 = (DATA_IO[20] & ((F1L48) # ((PD_PORT[4] & E1_S2F_o)))) # (!DATA_IO[20] & (PD_PORT[4] & (E1_S2F_o)));


--F1L38 is datapath:u_datapath|FIFO_ID[21]~38
F1L38 = (DATA_IO[21] & ((F1L48) # ((PD_PORT[5] & E1_S2F_o)))) # (!DATA_IO[21] & (PD_PORT[5] & (E1_S2F_o)));


--F1L39 is datapath:u_datapath|FIFO_ID[22]~39
F1L39 = (DATA_IO[22] & ((F1L48) # ((PD_PORT[6] & E1_S2F_o)))) # (!DATA_IO[22] & (PD_PORT[6] & (E1_S2F_o)));


--F1L40 is datapath:u_datapath|FIFO_ID[23]~40
F1L40 = (DATA_IO[23] & ((F1L48) # ((PD_PORT[7] & E1_S2F_o)))) # (!DATA_IO[23] & (PD_PORT[7] & (E1_S2F_o)));


--F1L41 is datapath:u_datapath|FIFO_ID[24]~41
F1L41 = (DATA_IO[24] & ((F1L48) # ((PD_PORT[0] & E1_S2F_o)))) # (!DATA_IO[24] & (PD_PORT[0] & (E1_S2F_o)));


--L1_UUWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS
L1_UUWS = (LHW) # ((L1L5 & (!H1_BO1 & !H1_BO0)));


--B1L252 is fifo:int_fifo|BUFFER[6][24]~34
B1L252 = (K1_COUNT[1] & (K1_COUNT[2] & (L1_UUWS & !K1_COUNT[0])));


--B1L215 is fifo:int_fifo|BUFFER[5][24]~35
B1L215 = (K1_COUNT[0] & (K1_COUNT[2] & (L1_UUWS & !K1_COUNT[1])));


--B1L178 is fifo:int_fifo|BUFFER[4][24]~36
B1L178 = (K1_COUNT[2] & (L1_UUWS & (!K1_COUNT[1] & !K1_COUNT[0])));


--B1L67 is fifo:int_fifo|BUFFER[1][24]~37
B1L67 = (K1_COUNT[0] & (L1_UUWS & (!K1_COUNT[1] & !K1_COUNT[2])));


--B1L104 is fifo:int_fifo|BUFFER[2][24]~38
B1L104 = (K1_COUNT[1] & (L1_UUWS & (!K1_COUNT[0] & !K1_COUNT[2])));


--B1L30 is fifo:int_fifo|BUFFER[0][24]~39
B1L30 = (L1_UUWS & (!K1_COUNT[1] & (!K1_COUNT[0] & !K1_COUNT[2])));


--F1L42 is datapath:u_datapath|FIFO_ID[25]~42
F1L42 = (DATA_IO[25] & ((F1L48) # ((PD_PORT[1] & E1_S2F_o)))) # (!DATA_IO[25] & (PD_PORT[1] & (E1_S2F_o)));


--F1L43 is datapath:u_datapath|FIFO_ID[26]~43
F1L43 = (DATA_IO[26] & ((F1L48) # ((PD_PORT[2] & E1_S2F_o)))) # (!DATA_IO[26] & (PD_PORT[2] & (E1_S2F_o)));


--F1L44 is datapath:u_datapath|FIFO_ID[27]~44
F1L44 = (DATA_IO[27] & ((F1L48) # ((PD_PORT[3] & E1_S2F_o)))) # (!DATA_IO[27] & (PD_PORT[3] & (E1_S2F_o)));


--F1L45 is datapath:u_datapath|FIFO_ID[28]~45
F1L45 = (DATA_IO[28] & ((F1L48) # ((PD_PORT[4] & E1_S2F_o)))) # (!DATA_IO[28] & (PD_PORT[4] & (E1_S2F_o)));


--F1L46 is datapath:u_datapath|FIFO_ID[29]~46
F1L46 = (DATA_IO[29] & ((F1L48) # ((PD_PORT[5] & E1_S2F_o)))) # (!DATA_IO[29] & (PD_PORT[5] & (E1_S2F_o)));


--F1L47 is datapath:u_datapath|FIFO_ID[30]~47
F1L47 = (DATA_IO[30] & ((F1L48) # ((PD_PORT[6] & E1_S2F_o)))) # (!DATA_IO[30] & (PD_PORT[6] & (E1_S2F_o)));


--F1L49 is datapath:u_datapath|FIFO_ID[31]~48
F1L49 = (DATA_IO[31] & ((F1L48) # ((PD_PORT[7] & E1_S2F_o)))) # (!DATA_IO[31] & (PD_PORT[7] & (E1_S2F_o)));


--Q1_BRIDGEIN_d is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEIN_d
Q1_BRIDGEIN_d = (P1L6) # ((P1L9) # ((!Q1L10) # (!Q1L9)));


--Q1L126 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_Y~0
Q1L126 = (!N1_STATE[1] & (N1_STATE[4] & ((N1_STATE[2]) # (N1_STATE[3]))));


--Q1L16 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_Z~0
Q1L16 = (N1_STATE[0] & Q1L126);


--Q1L17 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_Z~1
Q1L17 = (!Q1L16 & (((!P1L8 & !P1L4)) # (!C1L32)));


--Q1L19 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~7
Q1L19 = (!Q1L1 & ((Q1L17) # (!_STERM)));


--Q1L24 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEL_d~2
Q1L24 = (Q1L25) # ((!Q1L19) # (!Q1L99));


--U1L27 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector12~0
U1L27 = (U1_state_reg.S2F_4) # (!U1L16);


--C1_PLLW is CPU_SM:u_CPU_SM|PLLW
--register power-up is low

C1_PLLW = DFFEAS(Q1L128, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--C1_INCNI is CPU_SM:u_CPU_SM|INCNI
--register power-up is low

C1_INCNI = DFFEAS(Q1L34, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--E1_INCNI_o is SCSI_SM:u_SCSI_SM|INCNI_o
--register power-up is low

E1_INCNI_o = DFFEAS(U1L26, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--K1L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]~1
K1L5 = K1_COUNT[1] $ (((K1_COUNT[0] & ((C1_INCNI) # (E1_INCNI_o)))));


--K1L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~2
K1L8 = K1_COUNT[2] $ (((K1L7 & ((C1_INCNI) # (E1_INCNI_o)))));


--K1L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]~3
K1L3 = K1_COUNT[0] $ (((C1_INCNI) # (E1_INCNI_o)));


--U1L25 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector10~0
U1L25 = (L1L4 & ((U1_state_reg.F2S_4) # ((J1_FIFOFULL & U1_state_reg.S2F_1)))) # (!L1L4 & (J1_FIFOFULL & (U1_state_reg.S2F_1)));


--Q1L20 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~8
Q1L20 = (P1L6) # ((P1L8 & (DSK1_IN_ & A1L76)));


--Q1L21 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~9
Q1L21 = (Q1L22) # (((P1L4 & DSK1_IN_)) # (!Q1L23));


--C1_PLHW is CPU_SM:u_CPU_SM|PLHW
--register power-up is low

C1_PLHW = DFFEAS(Q1L125, T1_wire_pll1_clk[1], C1_CCRESET_,  ,  ,  ,  ,  ,  );


--Q1L127 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~10
Q1L127 = ((P1L8 & (!A1L76 & DSK1_IN_))) # (!Q1L17);


--Q1L128 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~11
Q1L128 = (Q1L129) # (((_STERM & Q1L127)) # (!Q1L23));


--U1L26 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector11~0
U1L26 = (L1L4 & ((U1_state_reg.S2F_4) # ((J1_FIFOFULL & U1_state_reg.S2F_1)))) # (!L1L4 & (J1_FIFOFULL & (U1_state_reg.S2F_1)));


--Q1L124 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~1
Q1L124 = (_STERM & ((Q1L116) # ((C1L32 & P1L4))));


--Q1L125 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~2
Q1L125 = (P1L12) # ((Q1L124) # ((Q1L34 & !J1_FIFOFULL)));


--Q1L5 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~5
Q1L5 = (Q1L130 & ((!C1_nCYCLEDONE) # (!C1_BGRANT_)));


--Q1L141 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~11
Q1L141 = (((N1_STATE[3]) # (N1_STATE[4])) # (!N1_STATE[1])) # (!N1_STATE[0]);


--U1L20 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector6~4
U1L20 = (((R_W_IO & U1_state_reg.CPUREQ)) # (!U1L19)) # (!U1L16);


--Q1L77 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[1]~68
Q1L77 = (Q1L30) # ((!C1_DSACK_LATCHED_[0] & (!C1_DSACK_LATCHED_[1] & !Q1L141)));


--Q1L9 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEIN_d~4
Q1L9 = ((!P1L16 & ((N1_STATE[0]) # (!P1L14)))) # (!N1_STATE[1]);


--Q1L37 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~15
Q1L37 = (!N1_STATE[0] & (!N1_STATE[1] & (P1L14 & !N1_STATE[2])));


--Q1L89 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[2]~69
Q1L89 = (N1_STATE[2]) # ((N1_STATE[3]) # ((N1_STATE[4]) # (!N1_STATE[0])));


--W1L37 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~86
W1L37 = (E1_S2CPU_o) # ((C1_F2CPUL) # ((!AB1L9 & !W1L5)));


--Q1L53 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|FF~5
Q1L53 = (N1_STATE[0] & (Q1L27 & ((N1_STATE[1]) # (A1L76))));


--Q1L57 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~5
Q1L57 = (P1L8) # ((!N1_STATE[0] & (!N1_STATE[1] & P1L16)));


--Q1L10 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEIN_d~5
Q1L10 = (N1_STATE[0]) # ((!P1L19 & ((!P1L16) # (!N1_STATE[1]))));


--Q1L42 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~7
Q1L42 = (C1_DSACK_LATCHED_[0] & (((DSK1_IN_)))) # (!C1_DSACK_LATCHED_[0] & ((C1_DSACK_LATCHED_[1] & ((DSK1_IN_))) # (!C1_DSACK_LATCHED_[1] & (_STERM))));


--AB1_CLR_INT is registers:u_registers|addr_decoder:u_addr_decoder|CLR_INT
AB1_CLR_INT = (ADDR[3] & (ADDR[4] & (AB1L12 & !ADDR[2])));


--L1_LLWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS
L1_LLWS = (LLW) # ((H1_BO1 & (H1_BO0 & L1L5)));


--B1L262 is fifo:int_fifo|BUFFER[7][0]~40
B1L262 = (K1_COUNT[1] & (K1_COUNT[0] & (L1_LLWS & K1_COUNT[2])));


--B1L114 is fifo:int_fifo|BUFFER[3][0]~41
B1L114 = (K1_COUNT[1] & (K1_COUNT[0] & (L1_LLWS & !K1_COUNT[2])));


--B1L271 is fifo:int_fifo|BUFFER[7][8]~42
B1L271 = (K1_COUNT[1] & (K1_COUNT[0] & (K1_COUNT[2] & L1_LMWS)));


--B1L123 is fifo:int_fifo|BUFFER[3][8]~43
B1L123 = (K1_COUNT[1] & (K1_COUNT[0] & (L1_LMWS & !K1_COUNT[2])));


--B1L280 is fifo:int_fifo|BUFFER[7][16]~44
B1L280 = (K1_COUNT[1] & (K1_COUNT[0] & (K1_COUNT[2] & L1_UMWS)));


--B1L132 is fifo:int_fifo|BUFFER[3][16]~45
B1L132 = (K1_COUNT[1] & (K1_COUNT[0] & (L1_UMWS & !K1_COUNT[2])));


--B1L289 is fifo:int_fifo|BUFFER[7][24]~46
B1L289 = (K1_COUNT[1] & (K1_COUNT[0] & (K1_COUNT[2] & L1_UUWS)));


--B1L141 is fifo:int_fifo|BUFFER[3][24]~47
B1L141 = (K1_COUNT[1] & (K1_COUNT[0] & (L1_UUWS & !K1_COUNT[2])));


--Q1L25 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEL_d~3
Q1L25 = (Q1L112 & (Q1L57 & ((!_BERR) # (!_DSACK_IO[0]))));


--Q1L22 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~10
Q1L22 = ((Q1L20 & ((C1_DSACK_LATCHED_[0]) # (C1_DSACK_LATCHED_[1])))) # (!Q1L19);


--Q1L23 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~11
Q1L23 = (Q1L18 & (((N1_STATE[0]) # (!P1L14)) # (!N1_STATE[1])));


--Q1L65 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|NEXT_STATE[0]~70
Q1L65 = (Q1L61 & (((!_DSACK_IO[0] & !_DSACK_IO[1])) # (!_BERR)));


--Q1L129 is CPU_SM:u_CPU_SM|CPU_SM_INTERNALS1:u_CPU_SM_INTERNALS1|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~12
Q1L129 = (N1_STATE[2] & (N1_STATE[3] & (N1_STATE[4] & N1_STATE[1])));


--C1L4 is CPU_SM:u_CPU_SM|BGRANT_~0
C1L4 = !_BG;


--A1L8 is AS_O_~0
A1L8 = !C1_PAS;


--A1L79 is DS_O_~0
A1L79 = !C1_PDS;


--CB1L15 is registers:u_registers|registers_istr:u_registers_istr|INT_P~0
CB1L15 = !CB1L13;


--J1L26 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]~8
J1L26 = !C1_DECFIFO;


--CB1L3 is registers:u_registers|registers_istr:u_registers_istr|FE~1
CB1L3 = ((AB1_CLR_INT & (CB1L4)) # (!AB1_CLR_INT & ((CB1L3)))) # (!_RST);


--CB1L8 is registers:u_registers|registers_istr:u_registers_istr|FF~1
CB1L8 = (_RST & ((AB1_CLR_INT & (CB1L9)) # (!AB1_CLR_INT & ((CB1L8)))));


--C1L2 is CPU_SM:u_CPU_SM|BGACK~_wirecell
C1L2 = !C1_BGACK;


--E1L6 is SCSI_SM:u_SCSI_SM|DACK_o~_wirecell
E1L6 = !E1_DACK_o;


--E1L21 is SCSI_SM:u_SCSI_SM|SCSI_CS_o~_wirecell
E1L21 = !E1_SCSI_CS_o;


--A1L143 is _IOR~0_wirecell
A1L143 = !A1L142;


--A1L146 is _IOW~0_wirecell
A1L146 = !A1L145;


