<map id="include/llvm/CodeGen/MIRYamlMapping.h" name="include/llvm/CodeGen/MIRYamlMapping.h">
<area shape="rect" id="node1" title=" " alt="" coords="1940,5,2105,47"/>
<area shape="rect" id="node2" href="$MIRParser_8cpp.html" title=" " alt="" coords="1353,95,1524,136"/>
<area shape="rect" id="node3" href="$MIRPrinter_8cpp.html" title=" " alt="" coords="1549,102,1747,129"/>
<area shape="rect" id="node4" href="$MIRYamlMapping_8cpp.html" title=" " alt="" coords="1772,102,2015,129"/>
<area shape="rect" id="node5" href="$AArch64MachineFunctionInfo_8h.html" title=" " alt="" coords="2039,95,2265,136"/>
<area shape="rect" id="node23" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="7379,95,7595,136"/>
<area shape="rect" id="node50" href="$WebAssemblyMachineFunctionInfo_8h.html" title="This file declares WebAssembly&#45;specific per&#45;machine&#45;function information." alt="" coords="7619,95,7885,136"/>
<area shape="rect" id="node6" href="$AArch64AsmPrinter_8cpp.html" title=" " alt="" coords="5,191,184,233"/>
<area shape="rect" id="node7" href="$AArch64BranchTargets_8cpp.html" title=" " alt="" coords="209,191,407,233"/>
<area shape="rect" id="node8" href="$AArch64CleanupLocalDynamicTLSPass_8cpp.html" title=" " alt="" coords="431,184,657,240"/>
<area shape="rect" id="node9" href="$AArch64CollectLOH_8cpp.html" title=" " alt="" coords="681,191,860,233"/>
<area shape="rect" id="node10" href="$AArch64CompressJumpTables_8cpp.html" title=" " alt="" coords="885,191,1131,233"/>
<area shape="rect" id="node11" href="$AArch64ExpandPseudoInsts_8cpp.html" title=" " alt="" coords="1155,191,1389,233"/>
<area shape="rect" id="node12" href="$AArch64FrameLowering_8cpp.html" title=" " alt="" coords="1413,191,1619,233"/>
<area shape="rect" id="node13" href="$AArch64InstrInfo_8cpp.html" title=" " alt="" coords="1643,191,1805,233"/>
<area shape="rect" id="node14" href="$AArch64ISelDAGToDAG_8cpp.html" title=" " alt="" coords="1829,191,2032,233"/>
<area shape="rect" id="node15" href="$AArch64ISelLowering_8cpp.html" title=" " alt="" coords="2057,191,2247,233"/>
<area shape="rect" id="node16" href="$AArch64LoadStoreOptimizer_8cpp.html" title=" " alt="" coords="2272,191,2507,233"/>
<area shape="rect" id="node17" href="$AArch64MachineFunctionInfo_8cpp.html" title="This file implements AArch64&#45;specific per&#45;machine&#45;function information." alt="" coords="2531,191,2773,233"/>
<area shape="rect" id="node18" href="$AArch64RegisterInfo_8cpp.html" title=" " alt="" coords="2797,191,2984,233"/>
<area shape="rect" id="node19" href="$AArch64StackTaggingPreRA_8cpp.html" title=" " alt="" coords="3008,191,3240,233"/>
<area shape="rect" id="node20" href="$AArch64TargetMachine_8cpp.html" title=" " alt="" coords="3264,191,3467,233"/>
<area shape="rect" id="node21" href="$AArch64CallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="3491,191,3720,233"/>
<area shape="rect" id="node22" href="$AArch64InstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AArch64." alt="" coords="3744,191,4011,233"/>
<area shape="rect" id="node24" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="4035,191,4272,233"/>
<area shape="rect" id="node25" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="4297,191,4530,233"/>
<area shape="rect" id="node26" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="4555,191,4853,233"/>
<area shape="rect" id="node27" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="4877,191,5155,233"/>
<area shape="rect" id="node28" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="5179,191,5411,233"/>
<area shape="rect" id="node29" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="5435,191,5667,233"/>
<area shape="rect" id="node30" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="5691,191,5957,233"/>
<area shape="rect" id="node31" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="5981,199,6304,225"/>
<area shape="rect" id="node32" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="6329,191,6591,233"/>
<area shape="rect" id="node33" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="6615,191,6883,233"/>
<area shape="rect" id="node34" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="6908,199,7207,225"/>
<area shape="rect" id="node35" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="7231,191,7479,233"/>
<area shape="rect" id="node36" href="$GCNIterativeScheduler_8cpp.html" title="This file implements the class GCNIterativeScheduler." alt="" coords="7503,191,7737,233"/>
<area shape="rect" id="node37" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="7761,199,8053,225"/>
<area shape="rect" id="node38" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware." alt="" coords="8077,191,8294,233"/>
<area shape="rect" id="node39" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="8318,191,8506,233"/>
<area shape="rect" id="node40" href="$SIFormMemoryClauses_8cpp.html" title=" " alt="" coords="8531,191,8725,233"/>
<area shape="rect" id="node41" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="8749,191,8952,233"/>
<area shape="rect" id="node42" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="8977,191,9175,233"/>
<area shape="rect" id="node43" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="9199,191,9390,233"/>
<area shape="rect" id="node44" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="9414,191,9599,233"/>
<area shape="rect" id="node45" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="9624,191,9813,233"/>
<area shape="rect" id="node46" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="9837,191,10037,233"/>
<area shape="rect" id="node47" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="10061,191,10277,233"/>
<area shape="rect" id="node48" href="$SIOptimizeVGPRLiveRange_8cpp.html" title="This pass tries to remove unnecessary VGPR live ranges in divergent if&#45;else structures and waterfall ..." alt="" coords="10302,191,10522,233"/>
<area shape="rect" id="node49" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="10547,191,10781,233"/>
</map>
