{
  "module_name": "ispreg.h",
  "hash_id": "c2c953c2f749734c528c973f8b5272ee89fe6950fb918990aa82e19779c618b6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/ti/omap3isp/ispreg.h",
  "human_readable_source": " \n \n\n#ifndef OMAP3_ISP_REG_H\n#define OMAP3_ISP_REG_H\n\n#define CM_CAM_MCLK_HZ\t\t\t172800000\t \n\n \n\n#define ISP_REVISION\t\t\t(0x000)\n#define ISP_SYSCONFIG\t\t\t(0x004)\n#define ISP_SYSSTATUS\t\t\t(0x008)\n#define ISP_IRQ0ENABLE\t\t\t(0x00C)\n#define ISP_IRQ0STATUS\t\t\t(0x010)\n#define ISP_IRQ1ENABLE\t\t\t(0x014)\n#define ISP_IRQ1STATUS\t\t\t(0x018)\n#define ISP_TCTRL_GRESET_LENGTH\t\t(0x030)\n#define ISP_TCTRL_PSTRB_REPLAY\t\t(0x034)\n#define ISP_CTRL\t\t\t(0x040)\n#define ISP_SECURE\t\t\t(0x044)\n#define ISP_TCTRL_CTRL\t\t\t(0x050)\n#define ISP_TCTRL_FRAME\t\t\t(0x054)\n#define ISP_TCTRL_PSTRB_DELAY\t\t(0x058)\n#define ISP_TCTRL_STRB_DELAY\t\t(0x05C)\n#define ISP_TCTRL_SHUT_DELAY\t\t(0x060)\n#define ISP_TCTRL_PSTRB_LENGTH\t\t(0x064)\n#define ISP_TCTRL_STRB_LENGTH\t\t(0x068)\n#define ISP_TCTRL_SHUT_LENGTH\t\t(0x06C)\n#define ISP_PING_PONG_ADDR\t\t(0x070)\n#define ISP_PING_PONG_MEM_RANGE\t\t(0x074)\n#define ISP_PING_PONG_BUF_SIZE\t\t(0x078)\n\n \n\n#define ISPCCP2_REVISION\t\t(0x000)\n#define ISPCCP2_SYSCONFIG\t\t(0x004)\n#define ISPCCP2_SYSCONFIG_SOFT_RESET\tBIT(1)\n#define ISPCCP2_SYSCONFIG_AUTO_IDLE\t\t0x1\n#define ISPCCP2_SYSCONFIG_MSTANDBY_MODE_SHIFT\t12\n#define ISPCCP2_SYSCONFIG_MSTANDBY_MODE_FORCE\t\\\n\t(0x0 << ISPCCP2_SYSCONFIG_MSTANDBY_MODE_SHIFT)\n#define ISPCCP2_SYSCONFIG_MSTANDBY_MODE_NO\t\\\n\t(0x1 << ISPCCP2_SYSCONFIG_MSTANDBY_MODE_SHIFT)\n#define ISPCCP2_SYSCONFIG_MSTANDBY_MODE_SMART\t\\\n\t(0x2 << ISPCCP2_SYSCONFIG_MSTANDBY_MODE_SHIFT)\n#define ISPCCP2_SYSSTATUS\t\t(0x008)\n#define ISPCCP2_SYSSTATUS_RESET_DONE\tBIT(0)\n#define ISPCCP2_LC01_IRQENABLE\t\t(0x00C)\n#define ISPCCP2_LC01_IRQSTATUS\t\t(0x010)\n#define ISPCCP2_LC01_IRQSTATUS_LC0_FS_IRQ\tBIT(11)\n#define ISPCCP2_LC01_IRQSTATUS_LC0_LE_IRQ\tBIT(10)\n#define ISPCCP2_LC01_IRQSTATUS_LC0_LS_IRQ\tBIT(9)\n#define ISPCCP2_LC01_IRQSTATUS_LC0_FE_IRQ\tBIT(8)\n#define ISPCCP2_LC01_IRQSTATUS_LC0_COUNT_IRQ\tBIT(7)\n#define ISPCCP2_LC01_IRQSTATUS_LC0_FIFO_OVF_IRQ\tBIT(5)\n#define ISPCCP2_LC01_IRQSTATUS_LC0_CRC_IRQ\tBIT(4)\n#define ISPCCP2_LC01_IRQSTATUS_LC0_FSP_IRQ\tBIT(3)\n#define ISPCCP2_LC01_IRQSTATUS_LC0_FW_IRQ\tBIT(2)\n#define ISPCCP2_LC01_IRQSTATUS_LC0_FSC_IRQ\tBIT(1)\n#define ISPCCP2_LC01_IRQSTATUS_LC0_SSC_IRQ\tBIT(0)\n\n#define ISPCCP2_LC23_IRQENABLE\t\t(0x014)\n#define ISPCCP2_LC23_IRQSTATUS\t\t(0x018)\n#define ISPCCP2_LCM_IRQENABLE\t\t(0x02C)\n#define ISPCCP2_LCM_IRQSTATUS_EOF_IRQ\t\tBIT(0)\n#define ISPCCP2_LCM_IRQSTATUS_OCPERROR_IRQ\tBIT(1)\n#define ISPCCP2_LCM_IRQSTATUS\t\t(0x030)\n#define ISPCCP2_CTRL\t\t\t(0x040)\n#define ISPCCP2_CTRL_IF_EN\t\tBIT(0)\n#define ISPCCP2_CTRL_PHY_SEL\t\tBIT(1)\n#define ISPCCP2_CTRL_PHY_SEL_CLOCK\t(0 << 1)\n#define ISPCCP2_CTRL_PHY_SEL_STROBE\t(1 << 1)\n#define ISPCCP2_CTRL_PHY_SEL_MASK\t0x1\n#define ISPCCP2_CTRL_PHY_SEL_SHIFT\t1\n#define ISPCCP2_CTRL_IO_OUT_SEL\t\tBIT(2)\n#define ISPCCP2_CTRL_IO_OUT_SEL_MASK\t0x1\n#define ISPCCP2_CTRL_IO_OUT_SEL_SHIFT\t2\n#define ISPCCP2_CTRL_MODE\t\tBIT(4)\n#define ISPCCP2_CTRL_VP_CLK_FORCE_ON\tBIT(9)\n#define ISPCCP2_CTRL_INV\t\tBIT(10)\n#define ISPCCP2_CTRL_INV_MASK\t\t0x1\n#define ISPCCP2_CTRL_INV_SHIFT\t\t10\n#define ISPCCP2_CTRL_VP_ONLY_EN\t\tBIT(11)\n#define ISPCCP2_CTRL_VP_CLK_POL\t\tBIT(12)\n#define ISPCCP2_CTRL_VP_CLK_POL_MASK\t0x1\n#define ISPCCP2_CTRL_VP_CLK_POL_SHIFT\t12\n#define ISPCCP2_CTRL_VPCLK_DIV_SHIFT\t15\n#define ISPCCP2_CTRL_VPCLK_DIV_MASK\t0x1ffff  \n#define ISPCCP2_CTRL_VP_OUT_CTRL_SHIFT\t8  \n#define ISPCCP2_CTRL_VP_OUT_CTRL_MASK\t0x3  \n#define ISPCCP2_DBG\t\t\t(0x044)\n#define ISPCCP2_GNQ\t\t\t(0x048)\n#define ISPCCP2_LCx_CTRL(x)\t\t\t((0x050)+0x30*(x))\n#define ISPCCP2_LCx_CTRL_CHAN_EN\t\tBIT(0)\n#define ISPCCP2_LCx_CTRL_CRC_EN\t\t\tBIT(19)\n#define ISPCCP2_LCx_CTRL_CRC_MASK\t\t0x1\n#define ISPCCP2_LCx_CTRL_CRC_SHIFT\t\t2\n#define ISPCCP2_LCx_CTRL_CRC_SHIFT_15_0\t\t19\n#define ISPCCP2_LCx_CTRL_REGION_EN\t\tBIT(1)\n#define ISPCCP2_LCx_CTRL_REGION_MASK\t\t0x1\n#define ISPCCP2_LCx_CTRL_REGION_SHIFT\t\t1\n#define ISPCCP2_LCx_CTRL_FORMAT_MASK_15_0\t0x3f\n#define ISPCCP2_LCx_CTRL_FORMAT_SHIFT_15_0\t0x2\n#define ISPCCP2_LCx_CTRL_FORMAT_MASK\t\t0x1f\n#define ISPCCP2_LCx_CTRL_FORMAT_SHIFT\t\t0x3\n#define ISPCCP2_LCx_CODE(x)\t\t((0x054)+0x30*(x))\n#define ISPCCP2_LCx_STAT_START(x)\t((0x058)+0x30*(x))\n#define ISPCCP2_LCx_STAT_SIZE(x)\t((0x05C)+0x30*(x))\n#define ISPCCP2_LCx_SOF_ADDR(x)\t\t((0x060)+0x30*(x))\n#define ISPCCP2_LCx_EOF_ADDR(x)\t\t((0x064)+0x30*(x))\n#define ISPCCP2_LCx_DAT_START(x)\t((0x068)+0x30*(x))\n#define ISPCCP2_LCx_DAT_SIZE(x)\t\t((0x06C)+0x30*(x))\n#define ISPCCP2_LCx_DAT_MASK\t\t0xFFF\n#define ISPCCP2_LCx_DAT_SHIFT\t\t16\n#define ISPCCP2_LCx_DAT_PING_ADDR(x)\t((0x070)+0x30*(x))\n#define ISPCCP2_LCx_DAT_PONG_ADDR(x)\t((0x074)+0x30*(x))\n#define ISPCCP2_LCx_DAT_OFST(x)\t\t((0x078)+0x30*(x))\n#define ISPCCP2_LCM_CTRL\t\t(0x1D0)\n#define ISPCCP2_LCM_CTRL_CHAN_EN               BIT(0)\n#define ISPCCP2_LCM_CTRL_DST_PORT              BIT(2)\n#define ISPCCP2_LCM_CTRL_DST_PORT_SHIFT\t\t2\n#define ISPCCP2_LCM_CTRL_READ_THROTTLE_SHIFT\t3\n#define ISPCCP2_LCM_CTRL_READ_THROTTLE_MASK\t0x11\n#define ISPCCP2_LCM_CTRL_BURST_SIZE_SHIFT\t5\n#define ISPCCP2_LCM_CTRL_BURST_SIZE_MASK\t0x7\n#define ISPCCP2_LCM_CTRL_SRC_FORMAT_SHIFT\t16\n#define ISPCCP2_LCM_CTRL_SRC_FORMAT_MASK\t0x7\n#define ISPCCP2_LCM_CTRL_SRC_DECOMPR_SHIFT\t20\n#define ISPCCP2_LCM_CTRL_SRC_DECOMPR_MASK\t0x3\n#define ISPCCP2_LCM_CTRL_SRC_DPCM_PRED\t\tBIT(22)\n#define ISPCCP2_LCM_CTRL_SRC_PACK\t\tBIT(23)\n#define ISPCCP2_LCM_CTRL_DST_FORMAT_SHIFT\t24\n#define ISPCCP2_LCM_CTRL_DST_FORMAT_MASK\t0x7\n#define ISPCCP2_LCM_VSIZE\t\t(0x1D4)\n#define ISPCCP2_LCM_VSIZE_SHIFT\t\t16\n#define ISPCCP2_LCM_HSIZE\t\t(0x1D8)\n#define ISPCCP2_LCM_HSIZE_SHIFT\t\t16\n#define ISPCCP2_LCM_PREFETCH\t\t(0x1DC)\n#define ISPCCP2_LCM_PREFETCH_SHIFT\t3\n#define ISPCCP2_LCM_SRC_ADDR\t\t(0x1E0)\n#define ISPCCP2_LCM_SRC_OFST\t\t(0x1E4)\n#define ISPCCP2_LCM_DST_ADDR\t\t(0x1E8)\n#define ISPCCP2_LCM_DST_OFST\t\t(0x1EC)\n\n \n\n#define ISPCCDC_PID\t\t\t(0x000)\n#define ISPCCDC_PCR\t\t\t(0x004)\n#define ISPCCDC_SYN_MODE\t\t(0x008)\n#define ISPCCDC_HD_VD_WID\t\t(0x00C)\n#define ISPCCDC_PIX_LINES\t\t(0x010)\n#define ISPCCDC_HORZ_INFO\t\t(0x014)\n#define ISPCCDC_VERT_START\t\t(0x018)\n#define ISPCCDC_VERT_LINES\t\t(0x01C)\n#define ISPCCDC_CULLING\t\t\t(0x020)\n#define ISPCCDC_HSIZE_OFF\t\t(0x024)\n#define ISPCCDC_SDOFST\t\t\t(0x028)\n#define ISPCCDC_SDR_ADDR\t\t(0x02C)\n#define ISPCCDC_CLAMP\t\t\t(0x030)\n#define ISPCCDC_DCSUB\t\t\t(0x034)\n#define ISPCCDC_COLPTN\t\t\t(0x038)\n#define ISPCCDC_BLKCMP\t\t\t(0x03C)\n#define ISPCCDC_FPC\t\t\t(0x040)\n#define ISPCCDC_FPC_ADDR\t\t(0x044)\n#define ISPCCDC_VDINT\t\t\t(0x048)\n#define ISPCCDC_ALAW\t\t\t(0x04C)\n#define ISPCCDC_REC656IF\t\t(0x050)\n#define ISPCCDC_CFG\t\t\t(0x054)\n#define ISPCCDC_FMTCFG\t\t\t(0x058)\n#define ISPCCDC_FMT_HORZ\t\t(0x05C)\n#define ISPCCDC_FMT_VERT\t\t(0x060)\n#define ISPCCDC_FMT_ADDR0\t\t(0x064)\n#define ISPCCDC_FMT_ADDR1\t\t(0x068)\n#define ISPCCDC_FMT_ADDR2\t\t(0x06C)\n#define ISPCCDC_FMT_ADDR3\t\t(0x070)\n#define ISPCCDC_FMT_ADDR4\t\t(0x074)\n#define ISPCCDC_FMT_ADDR5\t\t(0x078)\n#define ISPCCDC_FMT_ADDR6\t\t(0x07C)\n#define ISPCCDC_FMT_ADDR7\t\t(0x080)\n#define ISPCCDC_PRGEVEN0\t\t(0x084)\n#define ISPCCDC_PRGEVEN1\t\t(0x088)\n#define ISPCCDC_PRGODD0\t\t\t(0x08C)\n#define ISPCCDC_PRGODD1\t\t\t(0x090)\n#define ISPCCDC_VP_OUT\t\t\t(0x094)\n\n#define ISPCCDC_LSC_CONFIG\t\t(0x098)\n#define ISPCCDC_LSC_INITIAL\t\t(0x09C)\n#define ISPCCDC_LSC_TABLE_BASE\t\t(0x0A0)\n#define ISPCCDC_LSC_TABLE_OFFSET\t(0x0A4)\n\n \n#define ISPSBL_PCR\t\t\t0x4\n#define ISPSBL_PCR_H3A_AEAWB_WBL_OVF\tBIT(16)\n#define ISPSBL_PCR_H3A_AF_WBL_OVF\tBIT(17)\n#define ISPSBL_PCR_RSZ4_WBL_OVF\t\tBIT(18)\n#define ISPSBL_PCR_RSZ3_WBL_OVF\t\tBIT(19)\n#define ISPSBL_PCR_RSZ2_WBL_OVF\t\tBIT(20)\n#define ISPSBL_PCR_RSZ1_WBL_OVF\t\tBIT(21)\n#define ISPSBL_PCR_PRV_WBL_OVF\t\tBIT(22)\n#define ISPSBL_PCR_CCDC_WBL_OVF\t\tBIT(23)\n#define ISPSBL_PCR_CCDCPRV_2_RSZ_OVF\tBIT(24)\n#define ISPSBL_PCR_CSIA_WBL_OVF\t\tBIT(25)\n#define ISPSBL_PCR_CSIB_WBL_OVF\t\tBIT(26)\n#define ISPSBL_CCDC_WR_0\t\t(0x028)\n#define ISPSBL_CCDC_WR_0_DATA_READY\tBIT(21)\n#define ISPSBL_CCDC_WR_1\t\t(0x02C)\n#define ISPSBL_CCDC_WR_2\t\t(0x030)\n#define ISPSBL_CCDC_WR_3\t\t(0x034)\n\n#define ISPSBL_SDR_REQ_EXP\t\t0xF8\n#define ISPSBL_SDR_REQ_HIST_EXP_SHIFT\t0\n#define ISPSBL_SDR_REQ_HIST_EXP_MASK\t(0x3FF)\n#define ISPSBL_SDR_REQ_RSZ_EXP_SHIFT\t10\n#define ISPSBL_SDR_REQ_RSZ_EXP_MASK\t(0x3FF << ISPSBL_SDR_REQ_RSZ_EXP_SHIFT)\n#define ISPSBL_SDR_REQ_PRV_EXP_SHIFT\t20\n#define ISPSBL_SDR_REQ_PRV_EXP_MASK\t(0x3FF << ISPSBL_SDR_REQ_PRV_EXP_SHIFT)\n\n \n#define ISPHIST_PID\t\t\t(0x000)\n#define ISPHIST_PCR\t\t\t(0x004)\n#define ISPHIST_CNT\t\t\t(0x008)\n#define ISPHIST_WB_GAIN\t\t\t(0x00C)\n#define ISPHIST_R0_HORZ\t\t\t(0x010)\n#define ISPHIST_R0_VERT\t\t\t(0x014)\n#define ISPHIST_R1_HORZ\t\t\t(0x018)\n#define ISPHIST_R1_VERT\t\t\t(0x01C)\n#define ISPHIST_R2_HORZ\t\t\t(0x020)\n#define ISPHIST_R2_VERT\t\t\t(0x024)\n#define ISPHIST_R3_HORZ\t\t\t(0x028)\n#define ISPHIST_R3_VERT\t\t\t(0x02C)\n#define ISPHIST_ADDR\t\t\t(0x030)\n#define ISPHIST_DATA\t\t\t(0x034)\n#define ISPHIST_RADD\t\t\t(0x038)\n#define ISPHIST_RADD_OFF\t\t(0x03C)\n#define ISPHIST_H_V_INFO\t\t(0x040)\n\n \n#define ISPH3A_PID\t\t\t(0x000)\n#define ISPH3A_PCR\t\t\t(0x004)\n#define ISPH3A_AEWWIN1\t\t\t(0x04C)\n#define ISPH3A_AEWINSTART\t\t(0x050)\n#define ISPH3A_AEWINBLK\t\t\t(0x054)\n#define ISPH3A_AEWSUBWIN\t\t(0x058)\n#define ISPH3A_AEWBUFST\t\t\t(0x05C)\n#define ISPH3A_AFPAX1\t\t\t(0x008)\n#define ISPH3A_AFPAX2\t\t\t(0x00C)\n#define ISPH3A_AFPAXSTART\t\t(0x010)\n#define ISPH3A_AFIIRSH\t\t\t(0x014)\n#define ISPH3A_AFBUFST\t\t\t(0x018)\n#define ISPH3A_AFCOEF010\t\t(0x01C)\n#define ISPH3A_AFCOEF032\t\t(0x020)\n#define ISPH3A_AFCOEF054\t\t(0x024)\n#define ISPH3A_AFCOEF076\t\t(0x028)\n#define ISPH3A_AFCOEF098\t\t(0x02C)\n#define ISPH3A_AFCOEF0010\t\t(0x030)\n#define ISPH3A_AFCOEF110\t\t(0x034)\n#define ISPH3A_AFCOEF132\t\t(0x038)\n#define ISPH3A_AFCOEF154\t\t(0x03C)\n#define ISPH3A_AFCOEF176\t\t(0x040)\n#define ISPH3A_AFCOEF198\t\t(0x044)\n#define ISPH3A_AFCOEF1010\t\t(0x048)\n\n#define ISPPRV_PCR\t\t\t(0x004)\n#define ISPPRV_HORZ_INFO\t\t(0x008)\n#define ISPPRV_VERT_INFO\t\t(0x00C)\n#define ISPPRV_RSDR_ADDR\t\t(0x010)\n#define ISPPRV_RADR_OFFSET\t\t(0x014)\n#define ISPPRV_DSDR_ADDR\t\t(0x018)\n#define ISPPRV_DRKF_OFFSET\t\t(0x01C)\n#define ISPPRV_WSDR_ADDR\t\t(0x020)\n#define ISPPRV_WADD_OFFSET\t\t(0x024)\n#define ISPPRV_AVE\t\t\t(0x028)\n#define ISPPRV_HMED\t\t\t(0x02C)\n#define ISPPRV_NF\t\t\t(0x030)\n#define ISPPRV_WB_DGAIN\t\t\t(0x034)\n#define ISPPRV_WBGAIN\t\t\t(0x038)\n#define ISPPRV_WBSEL\t\t\t(0x03C)\n#define ISPPRV_CFA\t\t\t(0x040)\n#define ISPPRV_BLKADJOFF\t\t(0x044)\n#define ISPPRV_RGB_MAT1\t\t\t(0x048)\n#define ISPPRV_RGB_MAT2\t\t\t(0x04C)\n#define ISPPRV_RGB_MAT3\t\t\t(0x050)\n#define ISPPRV_RGB_MAT4\t\t\t(0x054)\n#define ISPPRV_RGB_MAT5\t\t\t(0x058)\n#define ISPPRV_RGB_OFF1\t\t\t(0x05C)\n#define ISPPRV_RGB_OFF2\t\t\t(0x060)\n#define ISPPRV_CSC0\t\t\t(0x064)\n#define ISPPRV_CSC1\t\t\t(0x068)\n#define ISPPRV_CSC2\t\t\t(0x06C)\n#define ISPPRV_CSC_OFFSET\t\t(0x070)\n#define ISPPRV_CNT_BRT\t\t\t(0x074)\n#define ISPPRV_CSUP\t\t\t(0x078)\n#define ISPPRV_SETUP_YC\t\t\t(0x07C)\n#define ISPPRV_SET_TBL_ADDR\t\t(0x080)\n#define ISPPRV_SET_TBL_DATA\t\t(0x084)\n#define ISPPRV_CDC_THR0\t\t\t(0x090)\n#define ISPPRV_CDC_THR1\t\t\t(ISPPRV_CDC_THR0 + (0x4))\n#define ISPPRV_CDC_THR2\t\t\t(ISPPRV_CDC_THR0 + (0x4) * 2)\n#define ISPPRV_CDC_THR3\t\t\t(ISPPRV_CDC_THR0 + (0x4) * 3)\n\n#define ISPPRV_REDGAMMA_TABLE_ADDR\t0x0000\n#define ISPPRV_GREENGAMMA_TABLE_ADDR\t0x0400\n#define ISPPRV_BLUEGAMMA_TABLE_ADDR\t0x0800\n#define ISPPRV_NF_TABLE_ADDR\t\t0x0C00\n#define ISPPRV_YENH_TABLE_ADDR\t\t0x1000\n#define ISPPRV_CFA_TABLE_ADDR\t\t0x1400\n\n#define ISPRSZ_MIN_OUTPUT\t\t64\n#define ISPRSZ_MAX_OUTPUT\t\t3312\n\n \n#define ISPRSZ_PID\t\t\t(0x000)\n#define ISPRSZ_PCR\t\t\t(0x004)\n#define ISPRSZ_CNT\t\t\t(0x008)\n#define ISPRSZ_OUT_SIZE\t\t\t(0x00C)\n#define ISPRSZ_IN_START\t\t\t(0x010)\n#define ISPRSZ_IN_SIZE\t\t\t(0x014)\n#define ISPRSZ_SDR_INADD\t\t(0x018)\n#define ISPRSZ_SDR_INOFF\t\t(0x01C)\n#define ISPRSZ_SDR_OUTADD\t\t(0x020)\n#define ISPRSZ_SDR_OUTOFF\t\t(0x024)\n#define ISPRSZ_HFILT10\t\t\t(0x028)\n#define ISPRSZ_HFILT32\t\t\t(0x02C)\n#define ISPRSZ_HFILT54\t\t\t(0x030)\n#define ISPRSZ_HFILT76\t\t\t(0x034)\n#define ISPRSZ_HFILT98\t\t\t(0x038)\n#define ISPRSZ_HFILT1110\t\t(0x03C)\n#define ISPRSZ_HFILT1312\t\t(0x040)\n#define ISPRSZ_HFILT1514\t\t(0x044)\n#define ISPRSZ_HFILT1716\t\t(0x048)\n#define ISPRSZ_HFILT1918\t\t(0x04C)\n#define ISPRSZ_HFILT2120\t\t(0x050)\n#define ISPRSZ_HFILT2322\t\t(0x054)\n#define ISPRSZ_HFILT2524\t\t(0x058)\n#define ISPRSZ_HFILT2726\t\t(0x05C)\n#define ISPRSZ_HFILT2928\t\t(0x060)\n#define ISPRSZ_HFILT3130\t\t(0x064)\n#define ISPRSZ_VFILT10\t\t\t(0x068)\n#define ISPRSZ_VFILT32\t\t\t(0x06C)\n#define ISPRSZ_VFILT54\t\t\t(0x070)\n#define ISPRSZ_VFILT76\t\t\t(0x074)\n#define ISPRSZ_VFILT98\t\t\t(0x078)\n#define ISPRSZ_VFILT1110\t\t(0x07C)\n#define ISPRSZ_VFILT1312\t\t(0x080)\n#define ISPRSZ_VFILT1514\t\t(0x084)\n#define ISPRSZ_VFILT1716\t\t(0x088)\n#define ISPRSZ_VFILT1918\t\t(0x08C)\n#define ISPRSZ_VFILT2120\t\t(0x090)\n#define ISPRSZ_VFILT2322\t\t(0x094)\n#define ISPRSZ_VFILT2524\t\t(0x098)\n#define ISPRSZ_VFILT2726\t\t(0x09C)\n#define ISPRSZ_VFILT2928\t\t(0x0A0)\n#define ISPRSZ_VFILT3130\t\t(0x0A4)\n#define ISPRSZ_YENH\t\t\t(0x0A8)\n\n#define ISP_INT_CLR\t\t\t0xFF113F11\n#define ISPPRV_PCR_EN\t\t\t1\n#define ISPPRV_PCR_BUSY\t\t\tBIT(1)\n#define ISPPRV_PCR_SOURCE\t\tBIT(2)\n#define ISPPRV_PCR_ONESHOT\t\tBIT(3)\n#define ISPPRV_PCR_WIDTH\t\tBIT(4)\n#define ISPPRV_PCR_INVALAW\t\tBIT(5)\n#define ISPPRV_PCR_DRKFEN\t\tBIT(6)\n#define ISPPRV_PCR_DRKFCAP\t\tBIT(7)\n#define ISPPRV_PCR_HMEDEN\t\tBIT(8)\n#define ISPPRV_PCR_NFEN\t\t\tBIT(9)\n#define ISPPRV_PCR_CFAEN\t\tBIT(10)\n#define ISPPRV_PCR_CFAFMT_SHIFT\t\t11\n#define ISPPRV_PCR_CFAFMT_MASK\t\t0x7800\n#define ISPPRV_PCR_CFAFMT_BAYER\t\t(0 << 11)\n#define ISPPRV_PCR_CFAFMT_SONYVGA\t(1 << 11)\n#define ISPPRV_PCR_CFAFMT_RGBFOVEON\t(2 << 11)\n#define ISPPRV_PCR_CFAFMT_DNSPL\t\t(3 << 11)\n#define ISPPRV_PCR_CFAFMT_HONEYCOMB\t(4 << 11)\n#define ISPPRV_PCR_CFAFMT_RRGGBBFOVEON\t(5 << 11)\n#define ISPPRV_PCR_YNENHEN\t\tBIT(15)\n#define ISPPRV_PCR_SUPEN\t\tBIT(16)\n#define ISPPRV_PCR_YCPOS_SHIFT\t\t17\n#define ISPPRV_PCR_YCPOS_YCrYCb\t\t(0 << 17)\n#define ISPPRV_PCR_YCPOS_YCbYCr\t\t(1 << 17)\n#define ISPPRV_PCR_YCPOS_CbYCrY\t\t(2 << 17)\n#define ISPPRV_PCR_YCPOS_CrYCbY\t\t(3 << 17)\n#define ISPPRV_PCR_RSZPORT\t\tBIT(19)\n#define ISPPRV_PCR_SDRPORT\t\tBIT(20)\n#define ISPPRV_PCR_SCOMP_EN\t\tBIT(21)\n#define ISPPRV_PCR_SCOMP_SFT_SHIFT\t(22)\n#define ISPPRV_PCR_SCOMP_SFT_MASK\t(7 << 22)\n#define ISPPRV_PCR_GAMMA_BYPASS\t\tBIT(26)\n#define ISPPRV_PCR_DCOREN\t\tBIT(27)\n#define ISPPRV_PCR_DCCOUP\t\tBIT(28)\n#define ISPPRV_PCR_DRK_FAIL\t\tBIT(31)\n\n#define ISPPRV_HORZ_INFO_EPH_SHIFT\t0\n#define ISPPRV_HORZ_INFO_EPH_MASK\t0x3fff\n#define ISPPRV_HORZ_INFO_SPH_SHIFT\t16\n#define ISPPRV_HORZ_INFO_SPH_MASK\t0x3fff0\n\n#define ISPPRV_VERT_INFO_ELV_SHIFT\t0\n#define ISPPRV_VERT_INFO_ELV_MASK\t0x3fff\n#define ISPPRV_VERT_INFO_SLV_SHIFT\t16\n#define ISPPRV_VERT_INFO_SLV_MASK\t0x3fff0\n\n#define ISPPRV_AVE_EVENDIST_SHIFT\t2\n#define ISPPRV_AVE_EVENDIST_1\t\t0x0\n#define ISPPRV_AVE_EVENDIST_2\t\t0x1\n#define ISPPRV_AVE_EVENDIST_3\t\t0x2\n#define ISPPRV_AVE_EVENDIST_4\t\t0x3\n#define ISPPRV_AVE_ODDDIST_SHIFT\t4\n#define ISPPRV_AVE_ODDDIST_1\t\t0x0\n#define ISPPRV_AVE_ODDDIST_2\t\t0x1\n#define ISPPRV_AVE_ODDDIST_3\t\t0x2\n#define ISPPRV_AVE_ODDDIST_4\t\t0x3\n\n#define ISPPRV_HMED_THRESHOLD_SHIFT\t0\n#define ISPPRV_HMED_EVENDIST\t\tBIT(8)\n#define ISPPRV_HMED_ODDDIST\t\tBIT(9)\n\n#define ISPPRV_WBGAIN_COEF0_SHIFT\t0\n#define ISPPRV_WBGAIN_COEF1_SHIFT\t8\n#define ISPPRV_WBGAIN_COEF2_SHIFT\t16\n#define ISPPRV_WBGAIN_COEF3_SHIFT\t24\n\n#define ISPPRV_WBSEL_COEF0\t\t0x0\n#define ISPPRV_WBSEL_COEF1\t\t0x1\n#define ISPPRV_WBSEL_COEF2\t\t0x2\n#define ISPPRV_WBSEL_COEF3\t\t0x3\n\n#define ISPPRV_WBSEL_N0_0_SHIFT\t\t0\n#define ISPPRV_WBSEL_N0_1_SHIFT\t\t2\n#define ISPPRV_WBSEL_N0_2_SHIFT\t\t4\n#define ISPPRV_WBSEL_N0_3_SHIFT\t\t6\n#define ISPPRV_WBSEL_N1_0_SHIFT\t\t8\n#define ISPPRV_WBSEL_N1_1_SHIFT\t\t10\n#define ISPPRV_WBSEL_N1_2_SHIFT\t\t12\n#define ISPPRV_WBSEL_N1_3_SHIFT\t\t14\n#define ISPPRV_WBSEL_N2_0_SHIFT\t\t16\n#define ISPPRV_WBSEL_N2_1_SHIFT\t\t18\n#define ISPPRV_WBSEL_N2_2_SHIFT\t\t20\n#define ISPPRV_WBSEL_N2_3_SHIFT\t\t22\n#define ISPPRV_WBSEL_N3_0_SHIFT\t\t24\n#define ISPPRV_WBSEL_N3_1_SHIFT\t\t26\n#define ISPPRV_WBSEL_N3_2_SHIFT\t\t28\n#define ISPPRV_WBSEL_N3_3_SHIFT\t\t30\n\n#define ISPPRV_CFA_GRADTH_HOR_SHIFT\t0\n#define ISPPRV_CFA_GRADTH_VER_SHIFT\t8\n\n#define ISPPRV_BLKADJOFF_B_SHIFT\t0\n#define ISPPRV_BLKADJOFF_G_SHIFT\t8\n#define ISPPRV_BLKADJOFF_R_SHIFT\t16\n\n#define ISPPRV_RGB_MAT1_MTX_RR_SHIFT\t0\n#define ISPPRV_RGB_MAT1_MTX_GR_SHIFT\t16\n\n#define ISPPRV_RGB_MAT2_MTX_BR_SHIFT\t0\n#define ISPPRV_RGB_MAT2_MTX_RG_SHIFT\t16\n\n#define ISPPRV_RGB_MAT3_MTX_GG_SHIFT\t0\n#define ISPPRV_RGB_MAT3_MTX_BG_SHIFT\t16\n\n#define ISPPRV_RGB_MAT4_MTX_RB_SHIFT\t0\n#define ISPPRV_RGB_MAT4_MTX_GB_SHIFT\t16\n\n#define ISPPRV_RGB_MAT5_MTX_BB_SHIFT\t0\n\n#define ISPPRV_RGB_OFF1_MTX_OFFG_SHIFT\t0\n#define ISPPRV_RGB_OFF1_MTX_OFFR_SHIFT\t16\n\n#define ISPPRV_RGB_OFF2_MTX_OFFB_SHIFT\t0\n\n#define ISPPRV_CSC0_RY_SHIFT\t\t0\n#define ISPPRV_CSC0_GY_SHIFT\t\t10\n#define ISPPRV_CSC0_BY_SHIFT\t\t20\n\n#define ISPPRV_CSC1_RCB_SHIFT\t\t0\n#define ISPPRV_CSC1_GCB_SHIFT\t\t10\n#define ISPPRV_CSC1_BCB_SHIFT\t\t20\n\n#define ISPPRV_CSC2_RCR_SHIFT\t\t0\n#define ISPPRV_CSC2_GCR_SHIFT\t\t10\n#define ISPPRV_CSC2_BCR_SHIFT\t\t20\n\n#define ISPPRV_CSC_OFFSET_CR_SHIFT\t0\n#define ISPPRV_CSC_OFFSET_CB_SHIFT\t8\n#define ISPPRV_CSC_OFFSET_Y_SHIFT\t16\n\n#define ISPPRV_CNT_BRT_BRT_SHIFT\t0\n#define ISPPRV_CNT_BRT_CNT_SHIFT\t8\n\n#define ISPPRV_CONTRAST_MAX\t\t0x10\n#define ISPPRV_CONTRAST_MIN\t\t0xFF\n#define ISPPRV_BRIGHT_MIN\t\t0x00\n#define ISPPRV_BRIGHT_MAX\t\t0xFF\n\n#define ISPPRV_CSUP_CSUPG_SHIFT\t\t0\n#define ISPPRV_CSUP_THRES_SHIFT\t\t8\n#define ISPPRV_CSUP_HPYF_SHIFT\t\t16\n\n#define ISPPRV_SETUP_YC_MINC_SHIFT\t0\n#define ISPPRV_SETUP_YC_MAXC_SHIFT\t8\n#define ISPPRV_SETUP_YC_MINY_SHIFT\t16\n#define ISPPRV_SETUP_YC_MAXY_SHIFT\t24\n#define ISPPRV_YC_MAX\t\t\t0xFF\n#define ISPPRV_YC_MIN\t\t\t0x0\n\n \n#define ISP_REVISION_SHIFT\t\t\t0\n\n#define ISP_SYSCONFIG_AUTOIDLE\t\t\tBIT(0)\n#define ISP_SYSCONFIG_SOFTRESET\t\t\tBIT(1)\n#define ISP_SYSCONFIG_MIDLEMODE_SHIFT\t\t12\n#define ISP_SYSCONFIG_MIDLEMODE_FORCESTANDBY\t0x0\n#define ISP_SYSCONFIG_MIDLEMODE_NOSTANBY\t0x1\n#define ISP_SYSCONFIG_MIDLEMODE_SMARTSTANDBY\t0x2\n\n#define ISP_SYSSTATUS_RESETDONE\t\t\t0\n\n#define IRQ0ENABLE_CSIA_IRQ\t\t\tBIT(0)\n#define IRQ0ENABLE_CSIC_IRQ\t\t\tBIT(1)\n#define IRQ0ENABLE_CCP2_LCM_IRQ\t\t\tBIT(3)\n#define IRQ0ENABLE_CCP2_LC0_IRQ\t\t\tBIT(4)\n#define IRQ0ENABLE_CCP2_LC1_IRQ\t\t\tBIT(5)\n#define IRQ0ENABLE_CCP2_LC2_IRQ\t\t\tBIT(6)\n#define IRQ0ENABLE_CCP2_LC3_IRQ\t\t\tBIT(7)\n#define IRQ0ENABLE_CSIB_IRQ\t\t\t(IRQ0ENABLE_CCP2_LCM_IRQ | \\\n\t\t\t\t\t\tIRQ0ENABLE_CCP2_LC0_IRQ | \\\n\t\t\t\t\t\tIRQ0ENABLE_CCP2_LC1_IRQ | \\\n\t\t\t\t\t\tIRQ0ENABLE_CCP2_LC2_IRQ | \\\n\t\t\t\t\t\tIRQ0ENABLE_CCP2_LC3_IRQ)\n\n#define IRQ0ENABLE_CCDC_VD0_IRQ\t\t\tBIT(8)\n#define IRQ0ENABLE_CCDC_VD1_IRQ\t\t\tBIT(9)\n#define IRQ0ENABLE_CCDC_VD2_IRQ\t\t\tBIT(10)\n#define IRQ0ENABLE_CCDC_ERR_IRQ\t\t\tBIT(11)\n#define IRQ0ENABLE_H3A_AF_DONE_IRQ\t\tBIT(12)\n#define IRQ0ENABLE_H3A_AWB_DONE_IRQ\t\tBIT(13)\n#define IRQ0ENABLE_HIST_DONE_IRQ\t\tBIT(16)\n#define IRQ0ENABLE_CCDC_LSC_DONE_IRQ\t\tBIT(17)\n#define IRQ0ENABLE_CCDC_LSC_PREF_COMP_IRQ\tBIT(18)\n#define IRQ0ENABLE_CCDC_LSC_PREF_ERR_IRQ\tBIT(19)\n#define IRQ0ENABLE_PRV_DONE_IRQ\t\t\tBIT(20)\n#define IRQ0ENABLE_RSZ_DONE_IRQ\t\t\tBIT(24)\n#define IRQ0ENABLE_OVF_IRQ\t\t\tBIT(25)\n#define IRQ0ENABLE_PING_IRQ\t\t\tBIT(26)\n#define IRQ0ENABLE_PONG_IRQ\t\t\tBIT(27)\n#define IRQ0ENABLE_MMU_ERR_IRQ\t\t\tBIT(28)\n#define IRQ0ENABLE_OCP_ERR_IRQ\t\t\tBIT(29)\n#define IRQ0ENABLE_SEC_ERR_IRQ\t\t\tBIT(30)\n#define IRQ0ENABLE_HS_VS_IRQ\t\t\tBIT(31)\n\n#define IRQ0STATUS_CSIA_IRQ\t\t\tBIT(0)\n#define IRQ0STATUS_CSI2C_IRQ\t\t\tBIT(1)\n#define IRQ0STATUS_CCP2_LCM_IRQ\t\t\tBIT(3)\n#define IRQ0STATUS_CCP2_LC0_IRQ\t\t\tBIT(4)\n#define IRQ0STATUS_CSIB_IRQ\t\t\t(IRQ0STATUS_CCP2_LCM_IRQ | \\\n\t\t\t\t\t\tIRQ0STATUS_CCP2_LC0_IRQ)\n\n#define IRQ0STATUS_CSIB_LC1_IRQ\t\t\tBIT(5)\n#define IRQ0STATUS_CSIB_LC2_IRQ\t\t\tBIT(6)\n#define IRQ0STATUS_CSIB_LC3_IRQ\t\t\tBIT(7)\n#define IRQ0STATUS_CCDC_VD0_IRQ\t\t\tBIT(8)\n#define IRQ0STATUS_CCDC_VD1_IRQ\t\t\tBIT(9)\n#define IRQ0STATUS_CCDC_VD2_IRQ\t\t\tBIT(10)\n#define IRQ0STATUS_CCDC_ERR_IRQ\t\t\tBIT(11)\n#define IRQ0STATUS_H3A_AF_DONE_IRQ\t\tBIT(12)\n#define IRQ0STATUS_H3A_AWB_DONE_IRQ\t\tBIT(13)\n#define IRQ0STATUS_HIST_DONE_IRQ\t\tBIT(16)\n#define IRQ0STATUS_CCDC_LSC_DONE_IRQ\t\tBIT(17)\n#define IRQ0STATUS_CCDC_LSC_PREF_COMP_IRQ\tBIT(18)\n#define IRQ0STATUS_CCDC_LSC_PREF_ERR_IRQ\tBIT(19)\n#define IRQ0STATUS_PRV_DONE_IRQ\t\t\tBIT(20)\n#define IRQ0STATUS_RSZ_DONE_IRQ\t\t\tBIT(24)\n#define IRQ0STATUS_OVF_IRQ\t\t\tBIT(25)\n#define IRQ0STATUS_PING_IRQ\t\t\tBIT(26)\n#define IRQ0STATUS_PONG_IRQ\t\t\tBIT(27)\n#define IRQ0STATUS_MMU_ERR_IRQ\t\t\tBIT(28)\n#define IRQ0STATUS_OCP_ERR_IRQ\t\t\tBIT(29)\n#define IRQ0STATUS_SEC_ERR_IRQ\t\t\tBIT(30)\n#define IRQ0STATUS_HS_VS_IRQ\t\t\tBIT(31)\n\n#define TCTRL_GRESET_LEN\t\t\t0\n\n#define TCTRL_PSTRB_REPLAY_DELAY\t\t0\n#define TCTRL_PSTRB_REPLAY_COUNTER_SHIFT\t25\n\n#define ISPCTRL_PAR_SER_CLK_SEL_PARALLEL\t0x0\n#define ISPCTRL_PAR_SER_CLK_SEL_CSIA\t\t0x1\n#define ISPCTRL_PAR_SER_CLK_SEL_CSIB\t\t0x2\n#define ISPCTRL_PAR_SER_CLK_SEL_CSIC\t\t0x3\n#define ISPCTRL_PAR_SER_CLK_SEL_MASK\t\t0x3\n\n#define ISPCTRL_PAR_BRIDGE_SHIFT\t\t2\n#define ISPCTRL_PAR_BRIDGE_DISABLE\t\t(0x0 << 2)\n#define ISPCTRL_PAR_BRIDGE_LENDIAN\t\t(0x2 << 2)\n#define ISPCTRL_PAR_BRIDGE_BENDIAN\t\t(0x3 << 2)\n#define ISPCTRL_PAR_BRIDGE_MASK\t\t\t(0x3 << 2)\n\n#define ISPCTRL_PAR_CLK_POL_SHIFT\t\t4\n#define ISPCTRL_PAR_CLK_POL_INV\t\t\tBIT(4)\n#define ISPCTRL_PING_PONG_EN\t\t\tBIT(5)\n#define ISPCTRL_SHIFT_SHIFT\t\t\t6\n#define ISPCTRL_SHIFT_0\t\t\t\t(0x0 << 6)\n#define ISPCTRL_SHIFT_2\t\t\t\t(0x1 << 6)\n#define ISPCTRL_SHIFT_4\t\t\t\t(0x2 << 6)\n#define ISPCTRL_SHIFT_MASK\t\t\t(0x3 << 6)\n\n#define ISPCTRL_CCDC_CLK_EN\t\t\tBIT(8)\n#define ISPCTRL_SCMP_CLK_EN\t\t\tBIT(9)\n#define ISPCTRL_H3A_CLK_EN\t\t\tBIT(10)\n#define ISPCTRL_HIST_CLK_EN\t\t\tBIT(11)\n#define ISPCTRL_PREV_CLK_EN\t\t\tBIT(12)\n#define ISPCTRL_RSZ_CLK_EN\t\t\tBIT(13)\n#define ISPCTRL_SYNC_DETECT_SHIFT\t\t14\n#define ISPCTRL_SYNC_DETECT_HSFALL\t(0x0 << ISPCTRL_SYNC_DETECT_SHIFT)\n#define ISPCTRL_SYNC_DETECT_HSRISE\t(0x1 << ISPCTRL_SYNC_DETECT_SHIFT)\n#define ISPCTRL_SYNC_DETECT_VSFALL\t(0x2 << ISPCTRL_SYNC_DETECT_SHIFT)\n#define ISPCTRL_SYNC_DETECT_VSRISE\t(0x3 << ISPCTRL_SYNC_DETECT_SHIFT)\n#define ISPCTRL_SYNC_DETECT_MASK\t(0x3 << ISPCTRL_SYNC_DETECT_SHIFT)\n\n#define ISPCTRL_CCDC_RAM_EN\t\tBIT(16)\n#define ISPCTRL_PREV_RAM_EN\t\tBIT(17)\n#define ISPCTRL_SBL_RD_RAM_EN\t\tBIT(18)\n#define ISPCTRL_SBL_WR1_RAM_EN\t\tBIT(19)\n#define ISPCTRL_SBL_WR0_RAM_EN\t\tBIT(20)\n#define ISPCTRL_SBL_AUTOIDLE\t\tBIT(21)\n#define ISPCTRL_SBL_SHARED_WPORTC\tBIT(26)\n#define ISPCTRL_SBL_SHARED_RPORTA\tBIT(27)\n#define ISPCTRL_SBL_SHARED_RPORTB\tBIT(28)\n#define ISPCTRL_JPEG_FLUSH\t\tBIT(30)\n#define ISPCTRL_CCDC_FLUSH\t\tBIT(31)\n\n#define ISPSECURE_SECUREMODE\t\t0\n\n#define ISPTCTRL_CTRL_DIV_LOW\t\t0x0\n#define ISPTCTRL_CTRL_DIV_HIGH\t\t0x1\n#define ISPTCTRL_CTRL_DIV_BYPASS\t0x1F\n\n#define ISPTCTRL_CTRL_DIVA_SHIFT\t0\n#define ISPTCTRL_CTRL_DIVA_MASK\t\t(0x1F << ISPTCTRL_CTRL_DIVA_SHIFT)\n\n#define ISPTCTRL_CTRL_DIVB_SHIFT\t5\n#define ISPTCTRL_CTRL_DIVB_MASK\t\t(0x1F << ISPTCTRL_CTRL_DIVB_SHIFT)\n\n#define ISPTCTRL_CTRL_DIVC_SHIFT\t10\n#define ISPTCTRL_CTRL_DIVC_NOCLOCK\t(0x0 << 10)\n\n#define ISPTCTRL_CTRL_SHUTEN\t\tBIT(21)\n#define ISPTCTRL_CTRL_PSTRBEN\t\tBIT(22)\n#define ISPTCTRL_CTRL_STRBEN\t\tBIT(23)\n#define ISPTCTRL_CTRL_SHUTPOL\t\tBIT(24)\n#define ISPTCTRL_CTRL_STRBPSTRBPOL\tBIT(26)\n\n#define ISPTCTRL_CTRL_INSEL_SHIFT\t27\n#define ISPTCTRL_CTRL_INSEL_PARALLEL\t(0x0 << 27)\n#define ISPTCTRL_CTRL_INSEL_CSIA\t(0x1 << 27)\n#define ISPTCTRL_CTRL_INSEL_CSIB\t(0x2 << 27)\n\n#define ISPTCTRL_CTRL_GRESETEn\t\tBIT(29)\n#define ISPTCTRL_CTRL_GRESETPOL\t\tBIT(30)\n#define ISPTCTRL_CTRL_GRESETDIR\t\tBIT(31)\n\n#define ISPTCTRL_FRAME_SHUT_SHIFT\t\t0\n#define ISPTCTRL_FRAME_PSTRB_SHIFT\t\t6\n#define ISPTCTRL_FRAME_STRB_SHIFT\t\t12\n\n#define ISPCCDC_PID_PREV_SHIFT\t\t\t0\n#define ISPCCDC_PID_CID_SHIFT\t\t\t8\n#define ISPCCDC_PID_TID_SHIFT\t\t\t16\n\n#define ISPCCDC_PCR_EN\t\t\t\t1\n#define ISPCCDC_PCR_BUSY\t\t\tBIT(1)\n\n#define ISPCCDC_SYN_MODE_VDHDOUT\t\t0x1\n#define ISPCCDC_SYN_MODE_FLDOUT\t\t\tBIT(1)\n#define ISPCCDC_SYN_MODE_VDPOL\t\t\tBIT(2)\n#define ISPCCDC_SYN_MODE_HDPOL\t\t\tBIT(3)\n#define ISPCCDC_SYN_MODE_FLDPOL\t\t\tBIT(4)\n#define ISPCCDC_SYN_MODE_EXWEN\t\t\tBIT(5)\n#define ISPCCDC_SYN_MODE_DATAPOL\t\tBIT(6)\n#define ISPCCDC_SYN_MODE_FLDMODE\t\tBIT(7)\n#define ISPCCDC_SYN_MODE_DATSIZ_MASK\t\t(0x7 << 8)\n#define ISPCCDC_SYN_MODE_DATSIZ_8_16\t\t(0x0 << 8)\n#define ISPCCDC_SYN_MODE_DATSIZ_12\t\t(0x4 << 8)\n#define ISPCCDC_SYN_MODE_DATSIZ_11\t\t(0x5 << 8)\n#define ISPCCDC_SYN_MODE_DATSIZ_10\t\t(0x6 << 8)\n#define ISPCCDC_SYN_MODE_DATSIZ_8\t\t(0x7 << 8)\n#define ISPCCDC_SYN_MODE_PACK8\t\t\tBIT(11)\n#define ISPCCDC_SYN_MODE_INPMOD_MASK\t\t(3 << 12)\n#define ISPCCDC_SYN_MODE_INPMOD_RAW\t\t(0 << 12)\n#define ISPCCDC_SYN_MODE_INPMOD_YCBCR16\t\t(1 << 12)\n#define ISPCCDC_SYN_MODE_INPMOD_YCBCR8\t\t(2 << 12)\n#define ISPCCDC_SYN_MODE_LPF\t\t\tBIT(14)\n#define ISPCCDC_SYN_MODE_FLDSTAT\t\tBIT(15)\n#define ISPCCDC_SYN_MODE_VDHDEN\t\t\tBIT(16)\n#define ISPCCDC_SYN_MODE_WEN\t\t\tBIT(17)\n#define ISPCCDC_SYN_MODE_VP2SDR\t\t\tBIT(18)\n#define ISPCCDC_SYN_MODE_SDR2RSZ\t\tBIT(19)\n\n#define ISPCCDC_HD_VD_WID_VDW_SHIFT\t\t0\n#define ISPCCDC_HD_VD_WID_HDW_SHIFT\t\t16\n\n#define ISPCCDC_PIX_LINES_HLPRF_SHIFT\t\t0\n#define ISPCCDC_PIX_LINES_PPLN_SHIFT\t\t16\n\n#define ISPCCDC_HORZ_INFO_NPH_SHIFT\t\t0\n#define ISPCCDC_HORZ_INFO_NPH_MASK\t\t0x00007fff\n#define ISPCCDC_HORZ_INFO_SPH_SHIFT\t\t16\n#define ISPCCDC_HORZ_INFO_SPH_MASK\t\t0x7fff0000\n\n#define ISPCCDC_VERT_START_SLV1_SHIFT\t\t0\n#define ISPCCDC_VERT_START_SLV0_SHIFT\t\t16\n#define ISPCCDC_VERT_START_SLV0_MASK\t\t0x7fff0000\n\n#define ISPCCDC_VERT_LINES_NLV_SHIFT\t\t0\n#define ISPCCDC_VERT_LINES_NLV_MASK\t\t0x00007fff\n\n#define ISPCCDC_CULLING_CULV_SHIFT\t\t0\n#define ISPCCDC_CULLING_CULHODD_SHIFT\t\t16\n#define ISPCCDC_CULLING_CULHEVN_SHIFT\t\t24\n\n#define ISPCCDC_HSIZE_OFF_SHIFT\t\t\t0\n\n#define ISPCCDC_SDOFST_FIINV\t\t\tBIT(14)\n#define ISPCCDC_SDOFST_FOFST_SHIFT\t\t12\n#define ISPCCDC_SDOFST_FOFST_MASK\t\t(3 << 12)\n#define ISPCCDC_SDOFST_LOFST3_SHIFT\t\t0\n#define ISPCCDC_SDOFST_LOFST2_SHIFT\t\t3\n#define ISPCCDC_SDOFST_LOFST1_SHIFT\t\t6\n#define ISPCCDC_SDOFST_LOFST0_SHIFT\t\t9\n\n#define ISPCCDC_CLAMP_OBGAIN_SHIFT\t\t0\n#define ISPCCDC_CLAMP_OBST_SHIFT\t\t10\n#define ISPCCDC_CLAMP_OBSLN_SHIFT\t\t25\n#define ISPCCDC_CLAMP_OBSLEN_SHIFT\t\t28\n#define ISPCCDC_CLAMP_CLAMPEN\t\t\tBIT(31)\n\n#define ISPCCDC_COLPTN_R_Ye\t\t\t0x0\n#define ISPCCDC_COLPTN_Gr_Cy\t\t\t0x1\n#define ISPCCDC_COLPTN_Gb_G\t\t\t0x2\n#define ISPCCDC_COLPTN_B_Mg\t\t\t0x3\n#define ISPCCDC_COLPTN_CP0PLC0_SHIFT\t\t0\n#define ISPCCDC_COLPTN_CP0PLC1_SHIFT\t\t2\n#define ISPCCDC_COLPTN_CP0PLC2_SHIFT\t\t4\n#define ISPCCDC_COLPTN_CP0PLC3_SHIFT\t\t6\n#define ISPCCDC_COLPTN_CP1PLC0_SHIFT\t\t8\n#define ISPCCDC_COLPTN_CP1PLC1_SHIFT\t\t10\n#define ISPCCDC_COLPTN_CP1PLC2_SHIFT\t\t12\n#define ISPCCDC_COLPTN_CP1PLC3_SHIFT\t\t14\n#define ISPCCDC_COLPTN_CP2PLC0_SHIFT\t\t16\n#define ISPCCDC_COLPTN_CP2PLC1_SHIFT\t\t18\n#define ISPCCDC_COLPTN_CP2PLC2_SHIFT\t\t20\n#define ISPCCDC_COLPTN_CP2PLC3_SHIFT\t\t22\n#define ISPCCDC_COLPTN_CP3PLC0_SHIFT\t\t24\n#define ISPCCDC_COLPTN_CP3PLC1_SHIFT\t\t26\n#define ISPCCDC_COLPTN_CP3PLC2_SHIFT\t\t28\n#define ISPCCDC_COLPTN_CP3PLC3_SHIFT\t\t30\n\n#define ISPCCDC_BLKCMP_B_MG_SHIFT\t\t0\n#define ISPCCDC_BLKCMP_GB_G_SHIFT\t\t8\n#define ISPCCDC_BLKCMP_GR_CY_SHIFT\t\t16\n#define ISPCCDC_BLKCMP_R_YE_SHIFT\t\t24\n\n#define ISPCCDC_FPC_FPNUM_SHIFT\t\t\t0\n#define ISPCCDC_FPC_FPCEN\t\t\tBIT(15)\n#define ISPCCDC_FPC_FPERR\t\t\tBIT(16)\n\n#define ISPCCDC_VDINT_1_SHIFT\t\t\t0\n#define ISPCCDC_VDINT_1_MASK\t\t\t0x00007fff\n#define ISPCCDC_VDINT_0_SHIFT\t\t\t16\n#define ISPCCDC_VDINT_0_MASK\t\t\t0x7fff0000\n\n#define ISPCCDC_ALAW_GWDI_12_3\t\t\t(0x3 << 0)\n#define ISPCCDC_ALAW_GWDI_11_2\t\t\t(0x4 << 0)\n#define ISPCCDC_ALAW_GWDI_10_1\t\t\t(0x5 << 0)\n#define ISPCCDC_ALAW_GWDI_9_0\t\t\t(0x6 << 0)\n#define ISPCCDC_ALAW_CCDTBL\t\t\tBIT(3)\n\n#define ISPCCDC_REC656IF_R656ON\t\t\t1\n#define ISPCCDC_REC656IF_ECCFVH\t\t\tBIT(1)\n\n#define ISPCCDC_CFG_BW656\t\t\tBIT(5)\n#define ISPCCDC_CFG_FIDMD_SHIFT\t\t\t6\n#define ISPCCDC_CFG_WENLOG\t\t\tBIT(8)\n#define ISPCCDC_CFG_WENLOG_AND\t\t\t(0 << 8)\n#define ISPCCDC_CFG_WENLOG_OR\t\t\t(1 << 8)\n#define ISPCCDC_CFG_Y8POS\t\t\tBIT(11)\n#define ISPCCDC_CFG_BSWD\t\t\tBIT(12)\n#define ISPCCDC_CFG_MSBINVI\t\t\tBIT(13)\n#define ISPCCDC_CFG_VDLC\t\t\tBIT(15)\n\n#define ISPCCDC_FMTCFG_FMTEN\t\t\t0x1\n#define ISPCCDC_FMTCFG_LNALT\t\t\tBIT(1)\n#define ISPCCDC_FMTCFG_LNUM_SHIFT\t\t2\n#define ISPCCDC_FMTCFG_PLEN_ODD_SHIFT\t\t4\n#define ISPCCDC_FMTCFG_PLEN_EVEN_SHIFT\t\t8\n#define ISPCCDC_FMTCFG_VPIN_MASK\t\t0x00007000\n#define ISPCCDC_FMTCFG_VPIN_12_3\t\t(0x3 << 12)\n#define ISPCCDC_FMTCFG_VPIN_11_2\t\t(0x4 << 12)\n#define ISPCCDC_FMTCFG_VPIN_10_1\t\t(0x5 << 12)\n#define ISPCCDC_FMTCFG_VPIN_9_0\t\t\t(0x6 << 12)\n#define ISPCCDC_FMTCFG_VPEN\t\t\tBIT(15)\n\n#define ISPCCDC_FMTCFG_VPIF_FRQ_MASK\t\t0x003f0000\n#define ISPCCDC_FMTCFG_VPIF_FRQ_SHIFT\t\t16\n#define ISPCCDC_FMTCFG_VPIF_FRQ_BY2\t\t(0x0 << 16)\n#define ISPCCDC_FMTCFG_VPIF_FRQ_BY3\t\t(0x1 << 16)\n#define ISPCCDC_FMTCFG_VPIF_FRQ_BY4\t\t(0x2 << 16)\n#define ISPCCDC_FMTCFG_VPIF_FRQ_BY5\t\t(0x3 << 16)\n#define ISPCCDC_FMTCFG_VPIF_FRQ_BY6\t\t(0x4 << 16)\n\n#define ISPCCDC_FMT_HORZ_FMTLNH_SHIFT\t\t0\n#define ISPCCDC_FMT_HORZ_FMTSPH_SHIFT\t\t16\n\n#define ISPCCDC_FMT_VERT_FMTLNV_SHIFT\t\t0\n#define ISPCCDC_FMT_VERT_FMTSLV_SHIFT\t\t16\n\n#define ISPCCDC_FMT_HORZ_FMTSPH_MASK\t\t0x1fff0000\n#define ISPCCDC_FMT_HORZ_FMTLNH_MASK\t\t0x00001fff\n\n#define ISPCCDC_FMT_VERT_FMTSLV_MASK\t\t0x1fff0000\n#define ISPCCDC_FMT_VERT_FMTLNV_MASK\t\t0x00001fff\n\n#define ISPCCDC_VP_OUT_HORZ_ST_SHIFT\t\t0\n#define ISPCCDC_VP_OUT_HORZ_NUM_SHIFT\t\t4\n#define ISPCCDC_VP_OUT_VERT_NUM_SHIFT\t\t17\n\n#define ISPRSZ_PID_PREV_SHIFT\t\t\t0\n#define ISPRSZ_PID_CID_SHIFT\t\t\t8\n#define ISPRSZ_PID_TID_SHIFT\t\t\t16\n\n#define ISPRSZ_PCR_ENABLE\t\t\tBIT(0)\n#define ISPRSZ_PCR_BUSY\t\t\t\tBIT(1)\n#define ISPRSZ_PCR_ONESHOT\t\t\tBIT(2)\n\n#define ISPRSZ_CNT_HRSZ_SHIFT\t\t\t0\n#define ISPRSZ_CNT_HRSZ_MASK\t\t\t\\\n\t(0x3FF << ISPRSZ_CNT_HRSZ_SHIFT)\n#define ISPRSZ_CNT_VRSZ_SHIFT\t\t\t10\n#define ISPRSZ_CNT_VRSZ_MASK\t\t\t\\\n\t(0x3FF << ISPRSZ_CNT_VRSZ_SHIFT)\n#define ISPRSZ_CNT_HSTPH_SHIFT\t\t\t20\n#define ISPRSZ_CNT_HSTPH_MASK\t\t\t(0x7 << ISPRSZ_CNT_HSTPH_SHIFT)\n#define ISPRSZ_CNT_VSTPH_SHIFT\t\t\t23\n#define ISPRSZ_CNT_VSTPH_MASK\t\t\t(0x7 << ISPRSZ_CNT_VSTPH_SHIFT)\n#define ISPRSZ_CNT_YCPOS\t\t\tBIT(26)\n#define ISPRSZ_CNT_INPTYP\t\t\tBIT(27)\n#define ISPRSZ_CNT_INPSRC\t\t\tBIT(28)\n#define ISPRSZ_CNT_CBILIN\t\t\tBIT(29)\n\n#define ISPRSZ_OUT_SIZE_HORZ_SHIFT\t\t0\n#define ISPRSZ_OUT_SIZE_HORZ_MASK\t\t\\\n\t(0xFFF << ISPRSZ_OUT_SIZE_HORZ_SHIFT)\n#define ISPRSZ_OUT_SIZE_VERT_SHIFT\t\t16\n#define ISPRSZ_OUT_SIZE_VERT_MASK\t\t\\\n\t(0xFFF << ISPRSZ_OUT_SIZE_VERT_SHIFT)\n\n#define ISPRSZ_IN_START_HORZ_ST_SHIFT\t\t0\n#define ISPRSZ_IN_START_HORZ_ST_MASK\t\t\\\n\t(0x1FFF << ISPRSZ_IN_START_HORZ_ST_SHIFT)\n#define ISPRSZ_IN_START_VERT_ST_SHIFT\t\t16\n#define ISPRSZ_IN_START_VERT_ST_MASK\t\t\\\n\t(0x1FFF << ISPRSZ_IN_START_VERT_ST_SHIFT)\n\n#define ISPRSZ_IN_SIZE_HORZ_SHIFT\t\t0\n#define ISPRSZ_IN_SIZE_HORZ_MASK\t\t\\\n\t(0x1FFF << ISPRSZ_IN_SIZE_HORZ_SHIFT)\n#define ISPRSZ_IN_SIZE_VERT_SHIFT\t\t16\n#define ISPRSZ_IN_SIZE_VERT_MASK\t\t\\\n\t(0x1FFF << ISPRSZ_IN_SIZE_VERT_SHIFT)\n\n#define ISPRSZ_SDR_INADD_ADDR_SHIFT\t\t0\n#define ISPRSZ_SDR_INADD_ADDR_MASK\t\t0xFFFFFFFF\n\n#define ISPRSZ_SDR_INOFF_OFFSET_SHIFT\t\t0\n#define ISPRSZ_SDR_INOFF_OFFSET_MASK\t\t\\\n\t(0xFFFF << ISPRSZ_SDR_INOFF_OFFSET_SHIFT)\n\n#define ISPRSZ_SDR_OUTADD_ADDR_SHIFT\t\t0\n#define ISPRSZ_SDR_OUTADD_ADDR_MASK\t\t0xFFFFFFFF\n\n\n#define ISPRSZ_SDR_OUTOFF_OFFSET_SHIFT\t\t0\n#define ISPRSZ_SDR_OUTOFF_OFFSET_MASK\t\t\\\n\t(0xFFFF << ISPRSZ_SDR_OUTOFF_OFFSET_SHIFT)\n\n#define ISPRSZ_HFILT_COEF0_SHIFT\t\t0\n#define ISPRSZ_HFILT_COEF0_MASK\t\t\t\\\n\t(0x3FF << ISPRSZ_HFILT_COEF0_SHIFT)\n#define ISPRSZ_HFILT_COEF1_SHIFT\t\t16\n#define ISPRSZ_HFILT_COEF1_MASK\t\t\t\\\n\t(0x3FF << ISPRSZ_HFILT_COEF1_SHIFT)\n\n#define ISPRSZ_HFILT32_COEF2_SHIFT\t\t0\n#define ISPRSZ_HFILT32_COEF2_MASK\t\t0x3FF\n#define ISPRSZ_HFILT32_COEF3_SHIFT\t\t16\n#define ISPRSZ_HFILT32_COEF3_MASK\t\t0x3FF0000\n\n#define ISPRSZ_HFILT54_COEF4_SHIFT\t\t0\n#define ISPRSZ_HFILT54_COEF4_MASK\t\t0x3FF\n#define ISPRSZ_HFILT54_COEF5_SHIFT\t\t16\n#define ISPRSZ_HFILT54_COEF5_MASK\t\t0x3FF0000\n\n#define ISPRSZ_HFILT76_COEFF6_SHIFT\t\t0\n#define ISPRSZ_HFILT76_COEFF6_MASK\t\t0x3FF\n#define ISPRSZ_HFILT76_COEFF7_SHIFT\t\t16\n#define ISPRSZ_HFILT76_COEFF7_MASK\t\t0x3FF0000\n\n#define ISPRSZ_HFILT98_COEFF8_SHIFT\t\t0\n#define ISPRSZ_HFILT98_COEFF8_MASK\t\t0x3FF\n#define ISPRSZ_HFILT98_COEFF9_SHIFT\t\t16\n#define ISPRSZ_HFILT98_COEFF9_MASK\t\t0x3FF0000\n\n#define ISPRSZ_HFILT1110_COEF10_SHIFT\t\t0\n#define ISPRSZ_HFILT1110_COEF10_MASK\t\t0x3FF\n#define ISPRSZ_HFILT1110_COEF11_SHIFT\t\t16\n#define ISPRSZ_HFILT1110_COEF11_MASK\t\t0x3FF0000\n\n#define ISPRSZ_HFILT1312_COEFF12_SHIFT\t\t0\n#define ISPRSZ_HFILT1312_COEFF12_MASK\t\t0x3FF\n#define ISPRSZ_HFILT1312_COEFF13_SHIFT\t\t16\n#define ISPRSZ_HFILT1312_COEFF13_MASK\t\t0x3FF0000\n\n#define ISPRSZ_HFILT1514_COEFF14_SHIFT\t\t0\n#define ISPRSZ_HFILT1514_COEFF14_MASK\t\t0x3FF\n#define ISPRSZ_HFILT1514_COEFF15_SHIFT\t\t16\n#define ISPRSZ_HFILT1514_COEFF15_MASK\t\t0x3FF0000\n\n#define ISPRSZ_HFILT1716_COEF16_SHIFT\t\t0\n#define ISPRSZ_HFILT1716_COEF16_MASK\t\t0x3FF\n#define ISPRSZ_HFILT1716_COEF17_SHIFT\t\t16\n#define ISPRSZ_HFILT1716_COEF17_MASK\t\t0x3FF0000\n\n#define ISPRSZ_HFILT1918_COEF18_SHIFT\t\t0\n#define ISPRSZ_HFILT1918_COEF18_MASK\t\t0x3FF\n#define ISPRSZ_HFILT1918_COEF19_SHIFT\t\t16\n#define ISPRSZ_HFILT1918_COEF19_MASK\t\t0x3FF0000\n\n#define ISPRSZ_HFILT2120_COEF20_SHIFT\t\t0\n#define ISPRSZ_HFILT2120_COEF20_MASK\t\t0x3FF\n#define ISPRSZ_HFILT2120_COEF21_SHIFT\t\t16\n#define ISPRSZ_HFILT2120_COEF21_MASK\t\t0x3FF0000\n\n#define ISPRSZ_HFILT2322_COEF22_SHIFT\t\t0\n#define ISPRSZ_HFILT2322_COEF22_MASK\t\t0x3FF\n#define ISPRSZ_HFILT2322_COEF23_SHIFT\t\t16\n#define ISPRSZ_HFILT2322_COEF23_MASK\t\t0x3FF0000\n\n#define ISPRSZ_HFILT2524_COEF24_SHIFT\t\t0\n#define ISPRSZ_HFILT2524_COEF24_MASK\t\t0x3FF\n#define ISPRSZ_HFILT2524_COEF25_SHIFT\t\t16\n#define ISPRSZ_HFILT2524_COEF25_MASK\t\t0x3FF0000\n\n#define ISPRSZ_HFILT2726_COEF26_SHIFT\t\t0\n#define ISPRSZ_HFILT2726_COEF26_MASK\t\t0x3FF\n#define ISPRSZ_HFILT2726_COEF27_SHIFT\t\t16\n#define ISPRSZ_HFILT2726_COEF27_MASK\t\t0x3FF0000\n\n#define ISPRSZ_HFILT2928_COEF28_SHIFT\t\t0\n#define ISPRSZ_HFILT2928_COEF28_MASK\t\t0x3FF\n#define ISPRSZ_HFILT2928_COEF29_SHIFT\t\t16\n#define ISPRSZ_HFILT2928_COEF29_MASK\t\t0x3FF0000\n\n#define ISPRSZ_HFILT3130_COEF30_SHIFT\t\t0\n#define ISPRSZ_HFILT3130_COEF30_MASK\t\t0x3FF\n#define ISPRSZ_HFILT3130_COEF31_SHIFT\t\t16\n#define ISPRSZ_HFILT3130_COEF31_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT_COEF0_SHIFT\t\t0\n#define ISPRSZ_VFILT_COEF0_MASK\t\t\t\\\n\t(0x3FF << ISPRSZ_VFILT_COEF0_SHIFT)\n#define ISPRSZ_VFILT_COEF1_SHIFT\t\t16\n#define ISPRSZ_VFILT_COEF1_MASK\t\t\t\\\n\t(0x3FF << ISPRSZ_VFILT_COEF1_SHIFT)\n\n#define ISPRSZ_VFILT10_COEF0_SHIFT\t\t0\n#define ISPRSZ_VFILT10_COEF0_MASK\t\t0x3FF\n#define ISPRSZ_VFILT10_COEF1_SHIFT\t\t16\n#define ISPRSZ_VFILT10_COEF1_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT32_COEF2_SHIFT\t\t0\n#define ISPRSZ_VFILT32_COEF2_MASK\t\t0x3FF\n#define ISPRSZ_VFILT32_COEF3_SHIFT\t\t16\n#define ISPRSZ_VFILT32_COEF3_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT54_COEF4_SHIFT\t\t0\n#define ISPRSZ_VFILT54_COEF4_MASK\t\t0x3FF\n#define ISPRSZ_VFILT54_COEF5_SHIFT\t\t16\n#define ISPRSZ_VFILT54_COEF5_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT76_COEFF6_SHIFT\t\t0\n#define ISPRSZ_VFILT76_COEFF6_MASK\t\t0x3FF\n#define ISPRSZ_VFILT76_COEFF7_SHIFT\t\t16\n#define ISPRSZ_VFILT76_COEFF7_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT98_COEFF8_SHIFT\t\t0\n#define ISPRSZ_VFILT98_COEFF8_MASK\t\t0x3FF\n#define ISPRSZ_VFILT98_COEFF9_SHIFT\t\t16\n#define ISPRSZ_VFILT98_COEFF9_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT1110_COEF10_SHIFT\t\t0\n#define ISPRSZ_VFILT1110_COEF10_MASK\t\t0x3FF\n#define ISPRSZ_VFILT1110_COEF11_SHIFT\t\t16\n#define ISPRSZ_VFILT1110_COEF11_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT1312_COEFF12_SHIFT\t\t0\n#define ISPRSZ_VFILT1312_COEFF12_MASK\t\t0x3FF\n#define ISPRSZ_VFILT1312_COEFF13_SHIFT\t\t16\n#define ISPRSZ_VFILT1312_COEFF13_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT1514_COEFF14_SHIFT\t\t0\n#define ISPRSZ_VFILT1514_COEFF14_MASK\t\t0x3FF\n#define ISPRSZ_VFILT1514_COEFF15_SHIFT\t\t16\n#define ISPRSZ_VFILT1514_COEFF15_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT1716_COEF16_SHIFT\t\t0\n#define ISPRSZ_VFILT1716_COEF16_MASK\t\t0x3FF\n#define ISPRSZ_VFILT1716_COEF17_SHIFT\t\t16\n#define ISPRSZ_VFILT1716_COEF17_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT1918_COEF18_SHIFT\t\t0\n#define ISPRSZ_VFILT1918_COEF18_MASK\t\t0x3FF\n#define ISPRSZ_VFILT1918_COEF19_SHIFT\t\t16\n#define ISPRSZ_VFILT1918_COEF19_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT2120_COEF20_SHIFT\t\t0\n#define ISPRSZ_VFILT2120_COEF20_MASK\t\t0x3FF\n#define ISPRSZ_VFILT2120_COEF21_SHIFT\t\t16\n#define ISPRSZ_VFILT2120_COEF21_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT2322_COEF22_SHIFT\t\t0\n#define ISPRSZ_VFILT2322_COEF22_MASK\t\t0x3FF\n#define ISPRSZ_VFILT2322_COEF23_SHIFT\t\t16\n#define ISPRSZ_VFILT2322_COEF23_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT2524_COEF24_SHIFT\t\t0\n#define ISPRSZ_VFILT2524_COEF24_MASK\t\t0x3FF\n#define ISPRSZ_VFILT2524_COEF25_SHIFT\t\t16\n#define ISPRSZ_VFILT2524_COEF25_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT2726_COEF26_SHIFT\t\t0\n#define ISPRSZ_VFILT2726_COEF26_MASK\t\t0x3FF\n#define ISPRSZ_VFILT2726_COEF27_SHIFT\t\t16\n#define ISPRSZ_VFILT2726_COEF27_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT2928_COEF28_SHIFT\t\t0\n#define ISPRSZ_VFILT2928_COEF28_MASK\t\t0x3FF\n#define ISPRSZ_VFILT2928_COEF29_SHIFT\t\t16\n#define ISPRSZ_VFILT2928_COEF29_MASK\t\t0x3FF0000\n\n#define ISPRSZ_VFILT3130_COEF30_SHIFT\t\t0\n#define ISPRSZ_VFILT3130_COEF30_MASK\t\t0x3FF\n#define ISPRSZ_VFILT3130_COEF31_SHIFT\t\t16\n#define ISPRSZ_VFILT3130_COEF31_MASK\t\t0x3FF0000\n\n#define ISPRSZ_YENH_CORE_SHIFT\t\t\t0\n#define ISPRSZ_YENH_CORE_MASK\t\t\t\\\n\t(0xFF << ISPRSZ_YENH_CORE_SHIFT)\n#define ISPRSZ_YENH_SLOP_SHIFT\t\t\t8\n#define ISPRSZ_YENH_SLOP_MASK\t\t\t\\\n\t(0xF << ISPRSZ_YENH_SLOP_SHIFT)\n#define ISPRSZ_YENH_GAIN_SHIFT\t\t\t12\n#define ISPRSZ_YENH_GAIN_MASK\t\t\t\\\n\t(0xF << ISPRSZ_YENH_GAIN_SHIFT)\n#define ISPRSZ_YENH_ALGO_SHIFT\t\t\t16\n#define ISPRSZ_YENH_ALGO_MASK\t\t\t\\\n\t(0x3 << ISPRSZ_YENH_ALGO_SHIFT)\n\n#define ISPH3A_PCR_AEW_ALAW_EN_SHIFT\t\t1\n#define ISPH3A_PCR_AF_MED_TH_SHIFT\t\t3\n#define ISPH3A_PCR_AF_RGBPOS_SHIFT\t\t11\n#define ISPH3A_PCR_AEW_AVE2LMT_SHIFT\t\t22\n#define ISPH3A_PCR_AEW_AVE2LMT_MASK\t\t0xFFC00000\n#define ISPH3A_PCR_BUSYAF\t\t\tBIT(15)\n#define ISPH3A_PCR_BUSYAEAWB\t\t\tBIT(18)\n\n#define ISPH3A_AEWWIN1_WINHC_SHIFT\t\t0\n#define ISPH3A_AEWWIN1_WINHC_MASK\t\t0x3F\n#define ISPH3A_AEWWIN1_WINVC_SHIFT\t\t6\n#define ISPH3A_AEWWIN1_WINVC_MASK\t\t0x1FC0\n#define ISPH3A_AEWWIN1_WINW_SHIFT\t\t13\n#define ISPH3A_AEWWIN1_WINW_MASK\t\t0xFE000\n#define ISPH3A_AEWWIN1_WINH_SHIFT\t\t24\n#define ISPH3A_AEWWIN1_WINH_MASK\t\t0x7F000000\n\n#define ISPH3A_AEWINSTART_WINSH_SHIFT\t\t0\n#define ISPH3A_AEWINSTART_WINSH_MASK\t\t0x0FFF\n#define ISPH3A_AEWINSTART_WINSV_SHIFT\t\t16\n#define ISPH3A_AEWINSTART_WINSV_MASK\t\t0x0FFF0000\n\n#define ISPH3A_AEWINBLK_WINH_SHIFT\t\t0\n#define ISPH3A_AEWINBLK_WINH_MASK\t\t0x7F\n#define ISPH3A_AEWINBLK_WINSV_SHIFT\t\t16\n#define ISPH3A_AEWINBLK_WINSV_MASK\t\t0x0FFF0000\n\n#define ISPH3A_AEWSUBWIN_AEWINCH_SHIFT\t\t0\n#define ISPH3A_AEWSUBWIN_AEWINCH_MASK\t\t0x0F\n#define ISPH3A_AEWSUBWIN_AEWINCV_SHIFT\t\t8\n#define ISPH3A_AEWSUBWIN_AEWINCV_MASK\t\t0x0F00\n\n#define ISPHIST_PCR_ENABLE_SHIFT\t0\n#define ISPHIST_PCR_ENABLE_MASK\t\t0x01\n#define ISPHIST_PCR_ENABLE\t\t(1 << ISPHIST_PCR_ENABLE_SHIFT)\n#define ISPHIST_PCR_BUSY\t\t0x02\n\n#define ISPHIST_CNT_DATASIZE_SHIFT\t8\n#define ISPHIST_CNT_DATASIZE_MASK\t0x0100\n#define ISPHIST_CNT_CLEAR_SHIFT\t\t7\n#define ISPHIST_CNT_CLEAR_MASK\t\t0x080\n#define ISPHIST_CNT_CLEAR\t\t(1 << ISPHIST_CNT_CLEAR_SHIFT)\n#define ISPHIST_CNT_CFA_SHIFT\t\t6\n#define ISPHIST_CNT_CFA_MASK\t\t0x040\n#define ISPHIST_CNT_BINS_SHIFT\t\t4\n#define ISPHIST_CNT_BINS_MASK\t\t0x030\n#define ISPHIST_CNT_SOURCE_SHIFT\t3\n#define ISPHIST_CNT_SOURCE_MASK\t\t0x08\n#define ISPHIST_CNT_SHIFT_SHIFT\t\t0\n#define ISPHIST_CNT_SHIFT_MASK\t\t0x07\n\n#define ISPHIST_WB_GAIN_WG00_SHIFT\t24\n#define ISPHIST_WB_GAIN_WG00_MASK\t0xFF000000\n#define ISPHIST_WB_GAIN_WG01_SHIFT\t16\n#define ISPHIST_WB_GAIN_WG01_MASK\t0xFF0000\n#define ISPHIST_WB_GAIN_WG02_SHIFT\t8\n#define ISPHIST_WB_GAIN_WG02_MASK\t0xFF00\n#define ISPHIST_WB_GAIN_WG03_SHIFT\t0\n#define ISPHIST_WB_GAIN_WG03_MASK\t0xFF\n\n#define ISPHIST_REG_START_END_MASK\t\t0x3FFF\n#define ISPHIST_REG_START_SHIFT\t\t\t16\n#define ISPHIST_REG_END_SHIFT\t\t\t0\n#define ISPHIST_REG_START_MASK\t\t\t(ISPHIST_REG_START_END_MASK << \\\n\t\t\t\t\t\t ISPHIST_REG_START_SHIFT)\n#define ISPHIST_REG_END_MASK\t\t\t(ISPHIST_REG_START_END_MASK << \\\n\t\t\t\t\t\t ISPHIST_REG_END_SHIFT)\n\n#define ISPHIST_REG_MASK\t\t\t(ISPHIST_REG_START_MASK | \\\n\t\t\t\t\t\t ISPHIST_REG_END_MASK)\n\n#define ISPHIST_ADDR_SHIFT\t\t\t0\n#define ISPHIST_ADDR_MASK\t\t\t0x3FF\n\n#define ISPHIST_DATA_SHIFT\t\t\t0\n#define ISPHIST_DATA_MASK\t\t\t0xFFFFF\n\n#define ISPHIST_RADD_SHIFT\t\t\t0\n#define ISPHIST_RADD_MASK\t\t\t0xFFFFFFFF\n\n#define ISPHIST_RADD_OFF_SHIFT\t\t\t0\n#define ISPHIST_RADD_OFF_MASK\t\t\t0xFFFF\n\n#define ISPHIST_HV_INFO_HSIZE_SHIFT\t\t16\n#define ISPHIST_HV_INFO_HSIZE_MASK\t\t0x3FFF0000\n#define ISPHIST_HV_INFO_VSIZE_SHIFT\t\t0\n#define ISPHIST_HV_INFO_VSIZE_MASK\t\t0x3FFF\n\n#define ISPHIST_HV_INFO_MASK\t\t\t0x3FFF3FFF\n\n#define ISPCCDC_LSC_ENABLE\t\t\tBIT(0)\n#define ISPCCDC_LSC_BUSY\t\t\tBIT(7)\n#define ISPCCDC_LSC_GAIN_MODE_N_MASK\t\t0x700\n#define ISPCCDC_LSC_GAIN_MODE_N_SHIFT\t\t8\n#define ISPCCDC_LSC_GAIN_MODE_M_MASK\t\t0x3800\n#define ISPCCDC_LSC_GAIN_MODE_M_SHIFT\t\t12\n#define ISPCCDC_LSC_GAIN_FORMAT_MASK\t\t0xE\n#define ISPCCDC_LSC_GAIN_FORMAT_SHIFT\t\t1\n#define ISPCCDC_LSC_AFTER_REFORMATTER_MASK\tBIT(6)\n\n#define ISPCCDC_LSC_INITIAL_X_MASK\t\t0x3F\n#define ISPCCDC_LSC_INITIAL_X_SHIFT\t\t0\n#define ISPCCDC_LSC_INITIAL_Y_MASK\t\t0x3F0000\n#define ISPCCDC_LSC_INITIAL_Y_SHIFT\t\t16\n\n \n\n#define ISPCSI2_REVISION\t\t\t(0x000)\n#define ISPCSI2_SYSCONFIG\t\t\t(0x010)\n#define ISPCSI2_SYSCONFIG_MSTANDBY_MODE_SHIFT\t12\n#define ISPCSI2_SYSCONFIG_MSTANDBY_MODE_MASK\t\\\n\t(0x3 << ISPCSI2_SYSCONFIG_MSTANDBY_MODE_SHIFT)\n#define ISPCSI2_SYSCONFIG_MSTANDBY_MODE_FORCE\t\\\n\t(0x0 << ISPCSI2_SYSCONFIG_MSTANDBY_MODE_SHIFT)\n#define ISPCSI2_SYSCONFIG_MSTANDBY_MODE_NO\t\\\n\t(0x1 << ISPCSI2_SYSCONFIG_MSTANDBY_MODE_SHIFT)\n#define ISPCSI2_SYSCONFIG_MSTANDBY_MODE_SMART\t\\\n\t(0x2 << ISPCSI2_SYSCONFIG_MSTANDBY_MODE_SHIFT)\n#define ISPCSI2_SYSCONFIG_SOFT_RESET\t\tBIT(1)\n#define ISPCSI2_SYSCONFIG_AUTO_IDLE\t\tBIT(0)\n\n#define ISPCSI2_SYSSTATUS\t\t\t(0x014)\n#define ISPCSI2_SYSSTATUS_RESET_DONE\t\tBIT(0)\n\n#define ISPCSI2_IRQSTATUS\t\t\t(0x018)\n#define ISPCSI2_IRQSTATUS_OCP_ERR_IRQ\t\tBIT(14)\n#define ISPCSI2_IRQSTATUS_SHORT_PACKET_IRQ\tBIT(13)\n#define ISPCSI2_IRQSTATUS_ECC_CORRECTION_IRQ\tBIT(12)\n#define ISPCSI2_IRQSTATUS_ECC_NO_CORRECTION_IRQ\tBIT(11)\n#define ISPCSI2_IRQSTATUS_COMPLEXIO2_ERR_IRQ\tBIT(10)\n#define ISPCSI2_IRQSTATUS_COMPLEXIO1_ERR_IRQ\tBIT(9)\n#define ISPCSI2_IRQSTATUS_FIFO_OVF_IRQ\t\tBIT(8)\n#define ISPCSI2_IRQSTATUS_CONTEXT(n)\t\tBIT(n)\n\n#define ISPCSI2_IRQENABLE\t\t\t(0x01c)\n#define ISPCSI2_CTRL\t\t\t\t(0x040)\n#define ISPCSI2_CTRL_VP_CLK_EN\t\t\tBIT(15)\n#define ISPCSI2_CTRL_VP_ONLY_EN\t\t\tBIT(11)\n#define ISPCSI2_CTRL_VP_OUT_CTRL_SHIFT\t\t8\n#define ISPCSI2_CTRL_VP_OUT_CTRL_MASK\t\t\\\n\t(3 << ISPCSI2_CTRL_VP_OUT_CTRL_SHIFT)\n#define ISPCSI2_CTRL_DBG_EN\t\t\tBIT(7)\n#define ISPCSI2_CTRL_BURST_SIZE_SHIFT\t\t5\n#define ISPCSI2_CTRL_BURST_SIZE_MASK\t\t\\\n\t(3 << ISPCSI2_CTRL_BURST_SIZE_SHIFT)\n#define ISPCSI2_CTRL_FRAME\t\t\tBIT(3)\n#define ISPCSI2_CTRL_ECC_EN\t\t\tBIT(2)\n#define ISPCSI2_CTRL_SECURE\t\t\tBIT(1)\n#define ISPCSI2_CTRL_IF_EN\t\t\tBIT(0)\n\n#define ISPCSI2_DBG_H\t\t\t\t(0x044)\n#define ISPCSI2_GNQ\t\t\t\t(0x048)\n#define ISPCSI2_PHY_CFG\t\t\t\t(0x050)\n#define ISPCSI2_PHY_CFG_RESET_CTRL\t\tBIT(30)\n#define ISPCSI2_PHY_CFG_RESET_DONE\t\tBIT(29)\n#define ISPCSI2_PHY_CFG_PWR_CMD_SHIFT\t\t27\n#define ISPCSI2_PHY_CFG_PWR_CMD_MASK\t\t\\\n\t(0x3 << ISPCSI2_PHY_CFG_PWR_CMD_SHIFT)\n#define ISPCSI2_PHY_CFG_PWR_CMD_OFF\t\t\\\n\t(0x0 << ISPCSI2_PHY_CFG_PWR_CMD_SHIFT)\n#define ISPCSI2_PHY_CFG_PWR_CMD_ON\t\t\\\n\t(0x1 << ISPCSI2_PHY_CFG_PWR_CMD_SHIFT)\n#define ISPCSI2_PHY_CFG_PWR_CMD_ULPW\t\t\\\n\t(0x2 << ISPCSI2_PHY_CFG_PWR_CMD_SHIFT)\n#define ISPCSI2_PHY_CFG_PWR_STATUS_SHIFT\t25\n#define ISPCSI2_PHY_CFG_PWR_STATUS_MASK\t\t\\\n\t(0x3 << ISPCSI2_PHY_CFG_PWR_STATUS_SHIFT)\n#define ISPCSI2_PHY_CFG_PWR_STATUS_OFF\t\t\\\n\t(0x0 << ISPCSI2_PHY_CFG_PWR_STATUS_SHIFT)\n#define ISPCSI2_PHY_CFG_PWR_STATUS_ON\t\t\\\n\t(0x1 << ISPCSI2_PHY_CFG_PWR_STATUS_SHIFT)\n#define ISPCSI2_PHY_CFG_PWR_STATUS_ULPW\t\t\\\n\t(0x2 << ISPCSI2_PHY_CFG_PWR_STATUS_SHIFT)\n#define ISPCSI2_PHY_CFG_PWR_AUTO\t\tBIT(24)\n\n#define ISPCSI2_PHY_CFG_DATA_POL_SHIFT(n)\t(3 + ((n) * 4))\n#define ISPCSI2_PHY_CFG_DATA_POL_MASK(n)\t\\\n\t(0x1 << ISPCSI2_PHY_CFG_DATA_POL_SHIFT(n))\n#define ISPCSI2_PHY_CFG_DATA_POL_PN(n)\t\t\\\n\t(0x0 << ISPCSI2_PHY_CFG_DATA_POL_SHIFT(n))\n#define ISPCSI2_PHY_CFG_DATA_POL_NP(n)\t\t\\\n\t(0x1 << ISPCSI2_PHY_CFG_DATA_POL_SHIFT(n))\n\n#define ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n)\t((n) * 4)\n#define ISPCSI2_PHY_CFG_DATA_POSITION_MASK(n)\t\\\n\t(0x7 << ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n))\n#define ISPCSI2_PHY_CFG_DATA_POSITION_NC(n)\t\\\n\t(0x0 << ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n))\n#define ISPCSI2_PHY_CFG_DATA_POSITION_1(n)\t\\\n\t(0x1 << ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n))\n#define ISPCSI2_PHY_CFG_DATA_POSITION_2(n)\t\\\n\t(0x2 << ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n))\n#define ISPCSI2_PHY_CFG_DATA_POSITION_3(n)\t\\\n\t(0x3 << ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n))\n#define ISPCSI2_PHY_CFG_DATA_POSITION_4(n)\t\\\n\t(0x4 << ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n))\n#define ISPCSI2_PHY_CFG_DATA_POSITION_5(n)\t\\\n\t(0x5 << ISPCSI2_PHY_CFG_DATA_POSITION_SHIFT(n))\n\n#define ISPCSI2_PHY_CFG_CLOCK_POL_SHIFT\t\t3\n#define ISPCSI2_PHY_CFG_CLOCK_POL_MASK\t\t\\\n\t(0x1 << ISPCSI2_PHY_CFG_CLOCK_POL_SHIFT)\n#define ISPCSI2_PHY_CFG_CLOCK_POL_PN\t\t\\\n\t(0x0 << ISPCSI2_PHY_CFG_CLOCK_POL_SHIFT)\n#define ISPCSI2_PHY_CFG_CLOCK_POL_NP\t\t\\\n\t(0x1 << ISPCSI2_PHY_CFG_CLOCK_POL_SHIFT)\n\n#define ISPCSI2_PHY_CFG_CLOCK_POSITION_SHIFT\t0\n#define ISPCSI2_PHY_CFG_CLOCK_POSITION_MASK\t\\\n\t(0x7 << ISPCSI2_PHY_CFG_CLOCK_POSITION_SHIFT)\n#define ISPCSI2_PHY_CFG_CLOCK_POSITION_1\t\\\n\t(0x1 << ISPCSI2_PHY_CFG_CLOCK_POSITION_SHIFT)\n#define ISPCSI2_PHY_CFG_CLOCK_POSITION_2\t\\\n\t(0x2 << ISPCSI2_PHY_CFG_CLOCK_POSITION_SHIFT)\n#define ISPCSI2_PHY_CFG_CLOCK_POSITION_3\t\\\n\t(0x3 << ISPCSI2_PHY_CFG_CLOCK_POSITION_SHIFT)\n#define ISPCSI2_PHY_CFG_CLOCK_POSITION_4\t\\\n\t(0x4 << ISPCSI2_PHY_CFG_CLOCK_POSITION_SHIFT)\n#define ISPCSI2_PHY_CFG_CLOCK_POSITION_5\t\\\n\t(0x5 << ISPCSI2_PHY_CFG_CLOCK_POSITION_SHIFT)\n\n#define ISPCSI2_PHY_IRQSTATUS\t\t\t(0x054)\n#define ISPCSI2_PHY_IRQSTATUS_STATEALLULPMEXIT\tBIT(26)\n#define ISPCSI2_PHY_IRQSTATUS_STATEALLULPMENTER\tBIT(25)\n#define ISPCSI2_PHY_IRQSTATUS_STATEULPM5\tBIT(24)\n#define ISPCSI2_PHY_IRQSTATUS_STATEULPM4\tBIT(23)\n#define ISPCSI2_PHY_IRQSTATUS_STATEULPM3\tBIT(22)\n#define ISPCSI2_PHY_IRQSTATUS_STATEULPM2\tBIT(21)\n#define ISPCSI2_PHY_IRQSTATUS_STATEULPM1\tBIT(20)\n#define ISPCSI2_PHY_IRQSTATUS_ERRCONTROL5\tBIT(19)\n#define ISPCSI2_PHY_IRQSTATUS_ERRCONTROL4\tBIT(18)\n#define ISPCSI2_PHY_IRQSTATUS_ERRCONTROL3\tBIT(17)\n#define ISPCSI2_PHY_IRQSTATUS_ERRCONTROL2\tBIT(16)\n#define ISPCSI2_PHY_IRQSTATUS_ERRCONTROL1\tBIT(15)\n#define ISPCSI2_PHY_IRQSTATUS_ERRESC5\t\tBIT(14)\n#define ISPCSI2_PHY_IRQSTATUS_ERRESC4\t\tBIT(13)\n#define ISPCSI2_PHY_IRQSTATUS_ERRESC3\t\tBIT(12)\n#define ISPCSI2_PHY_IRQSTATUS_ERRESC2\t\tBIT(11)\n#define ISPCSI2_PHY_IRQSTATUS_ERRESC1\t\tBIT(10)\n#define ISPCSI2_PHY_IRQSTATUS_ERRSOTSYNCHS5\tBIT(9)\n#define ISPCSI2_PHY_IRQSTATUS_ERRSOTSYNCHS4\tBIT(8)\n#define ISPCSI2_PHY_IRQSTATUS_ERRSOTSYNCHS3\tBIT(7)\n#define ISPCSI2_PHY_IRQSTATUS_ERRSOTSYNCHS2\tBIT(6)\n#define ISPCSI2_PHY_IRQSTATUS_ERRSOTSYNCHS1\tBIT(5)\n#define ISPCSI2_PHY_IRQSTATUS_ERRSOTHS5\t\tBIT(4)\n#define ISPCSI2_PHY_IRQSTATUS_ERRSOTHS4\t\tBIT(3)\n#define ISPCSI2_PHY_IRQSTATUS_ERRSOTHS3\t\tBIT(2)\n#define ISPCSI2_PHY_IRQSTATUS_ERRSOTHS2\t\tBIT(1)\n#define ISPCSI2_PHY_IRQSTATUS_ERRSOTHS1\t\tBIT(0)\n\n#define ISPCSI2_SHORT_PACKET\t\t\t(0x05c)\n#define ISPCSI2_PHY_IRQENABLE\t\t\t(0x060)\n#define ISPCSI2_PHY_IRQENABLE_STATEALLULPMEXIT\tBIT(26)\n#define ISPCSI2_PHY_IRQENABLE_STATEALLULPMENTER\tBIT(25)\n#define ISPCSI2_PHY_IRQENABLE_STATEULPM5\tBIT(24)\n#define ISPCSI2_PHY_IRQENABLE_STATEULPM4\tBIT(23)\n#define ISPCSI2_PHY_IRQENABLE_STATEULPM3\tBIT(22)\n#define ISPCSI2_PHY_IRQENABLE_STATEULPM2\tBIT(21)\n#define ISPCSI2_PHY_IRQENABLE_STATEULPM1\tBIT(20)\n#define ISPCSI2_PHY_IRQENABLE_ERRCONTROL5\tBIT(19)\n#define ISPCSI2_PHY_IRQENABLE_ERRCONTROL4\tBIT(18)\n#define ISPCSI2_PHY_IRQENABLE_ERRCONTROL3\tBIT(17)\n#define ISPCSI2_PHY_IRQENABLE_ERRCONTROL2\tBIT(16)\n#define ISPCSI2_PHY_IRQENABLE_ERRCONTROL1\tBIT(15)\n#define ISPCSI2_PHY_IRQENABLE_ERRESC5\t\tBIT(14)\n#define ISPCSI2_PHY_IRQENABLE_ERRESC4\t\tBIT(13)\n#define ISPCSI2_PHY_IRQENABLE_ERRESC3\t\tBIT(12)\n#define ISPCSI2_PHY_IRQENABLE_ERRESC2\t\tBIT(11)\n#define ISPCSI2_PHY_IRQENABLE_ERRESC1\t\tBIT(10)\n#define ISPCSI2_PHY_IRQENABLE_ERRSOTSYNCHS5\tBIT(9)\n#define ISPCSI2_PHY_IRQENABLE_ERRSOTSYNCHS4\tBIT(8)\n#define ISPCSI2_PHY_IRQENABLE_ERRSOTSYNCHS3\tBIT(7)\n#define ISPCSI2_PHY_IRQENABLE_ERRSOTSYNCHS2\tBIT(6)\n#define ISPCSI2_PHY_IRQENABLE_ERRSOTSYNCHS1\tBIT(5)\n#define ISPCSI2_PHY_IRQENABLE_ERRSOTHS5\t\tBIT(4)\n#define ISPCSI2_PHY_IRQENABLE_ERRSOTHS4\t\tBIT(3)\n#define ISPCSI2_PHY_IRQENABLE_ERRSOTHS3\t\tBIT(2)\n#define ISPCSI2_PHY_IRQENABLE_ERRSOTHS2\t\tBIT(1)\n#define ISPCSI2_PHY_IRQENABLE_ERRSOTHS1\t\tBIT(0)\n\n#define ISPCSI2_DBG_P\t\t\t\t(0x068)\n#define ISPCSI2_TIMING\t\t\t\t(0x06c)\n#define ISPCSI2_TIMING_FORCE_RX_MODE_IO(n)\t(1 << ((16 * ((n) - 1)) + 15))\n#define ISPCSI2_TIMING_STOP_STATE_X16_IO(n)\t(1 << ((16 * ((n) - 1)) + 14))\n#define ISPCSI2_TIMING_STOP_STATE_X4_IO(n)\t(1 << ((16 * ((n) - 1)) + 13))\n#define ISPCSI2_TIMING_STOP_STATE_COUNTER_IO_SHIFT(n)\t(16 * ((n) - 1))\n#define ISPCSI2_TIMING_STOP_STATE_COUNTER_IO_MASK(n)\t\\\n\t(0x1fff << ISPCSI2_TIMING_STOP_STATE_COUNTER_IO_SHIFT(n))\n\n#define ISPCSI2_CTX_CTRL1(n)\t\t\t((0x070) + 0x20 * (n))\n#define ISPCSI2_CTX_CTRL1_COUNT_SHIFT\t\t8\n#define ISPCSI2_CTX_CTRL1_COUNT_MASK\t\t\\\n\t(0xff << ISPCSI2_CTX_CTRL1_COUNT_SHIFT)\n#define ISPCSI2_CTX_CTRL1_EOF_EN\t\tBIT(7)\n#define ISPCSI2_CTX_CTRL1_EOL_EN\t\tBIT(6)\n#define ISPCSI2_CTX_CTRL1_CS_EN\t\t\tBIT(5)\n#define ISPCSI2_CTX_CTRL1_COUNT_UNLOCK\t\tBIT(4)\n#define ISPCSI2_CTX_CTRL1_PING_PONG\t\tBIT(3)\n#define ISPCSI2_CTX_CTRL1_CTX_EN\t\tBIT(0)\n\n#define ISPCSI2_CTX_CTRL2(n)\t\t\t((0x074) + 0x20 * (n))\n#define ISPCSI2_CTX_CTRL2_USER_DEF_MAP_SHIFT\t13\n#define ISPCSI2_CTX_CTRL2_USER_DEF_MAP_MASK\t\\\n\t(0x3 << ISPCSI2_CTX_CTRL2_USER_DEF_MAP_SHIFT)\n#define ISPCSI2_CTX_CTRL2_VIRTUAL_ID_SHIFT\t11\n#define ISPCSI2_CTX_CTRL2_VIRTUAL_ID_MASK\t\\\n\t(0x3 <<\tISPCSI2_CTX_CTRL2_VIRTUAL_ID_SHIFT)\n#define ISPCSI2_CTX_CTRL2_DPCM_PRED\t\tBIT(10)\n#define ISPCSI2_CTX_CTRL2_FORMAT_SHIFT\t\t0\n#define ISPCSI2_CTX_CTRL2_FORMAT_MASK\t\t\\\n\t(0x3ff << ISPCSI2_CTX_CTRL2_FORMAT_SHIFT)\n#define ISPCSI2_CTX_CTRL2_FRAME_SHIFT\t\t16\n#define ISPCSI2_CTX_CTRL2_FRAME_MASK\t\t\\\n\t(0xffff << ISPCSI2_CTX_CTRL2_FRAME_SHIFT)\n\n#define ISPCSI2_CTX_DAT_OFST(n)\t\t\t((0x078) + 0x20 * (n))\n#define ISPCSI2_CTX_DAT_OFST_OFST_SHIFT\t\t0\n#define ISPCSI2_CTX_DAT_OFST_OFST_MASK\t\t\\\n\t(0x1ffe0 << ISPCSI2_CTX_DAT_OFST_OFST_SHIFT)\n\n#define ISPCSI2_CTX_DAT_PING_ADDR(n)\t\t((0x07c) + 0x20 * (n))\n#define ISPCSI2_CTX_DAT_PONG_ADDR(n)\t\t((0x080) + 0x20 * (n))\n#define ISPCSI2_CTX_IRQENABLE(n)\t\t((0x084) + 0x20 * (n))\n#define ISPCSI2_CTX_IRQENABLE_ECC_CORRECTION_IRQ\tBIT(8)\n#define ISPCSI2_CTX_IRQENABLE_LINE_NUMBER_IRQ\tBIT(7)\n#define ISPCSI2_CTX_IRQENABLE_FRAME_NUMBER_IRQ\tBIT(6)\n#define ISPCSI2_CTX_IRQENABLE_CS_IRQ\t\tBIT(5)\n#define ISPCSI2_CTX_IRQENABLE_LE_IRQ\t\tBIT(3)\n#define ISPCSI2_CTX_IRQENABLE_LS_IRQ\t\tBIT(2)\n#define ISPCSI2_CTX_IRQENABLE_FE_IRQ\t\tBIT(1)\n#define ISPCSI2_CTX_IRQENABLE_FS_IRQ\t\tBIT(0)\n\n#define ISPCSI2_CTX_IRQSTATUS(n)\t\t((0x088) + 0x20 * (n))\n#define ISPCSI2_CTX_IRQSTATUS_ECC_CORRECTION_IRQ\tBIT(8)\n#define ISPCSI2_CTX_IRQSTATUS_LINE_NUMBER_IRQ\tBIT(7)\n#define ISPCSI2_CTX_IRQSTATUS_FRAME_NUMBER_IRQ\tBIT(6)\n#define ISPCSI2_CTX_IRQSTATUS_CS_IRQ\t\tBIT(5)\n#define ISPCSI2_CTX_IRQSTATUS_LE_IRQ\t\tBIT(3)\n#define ISPCSI2_CTX_IRQSTATUS_LS_IRQ\t\tBIT(2)\n#define ISPCSI2_CTX_IRQSTATUS_FE_IRQ\t\tBIT(1)\n#define ISPCSI2_CTX_IRQSTATUS_FS_IRQ\t\tBIT(0)\n\n#define ISPCSI2_CTX_CTRL3(n)\t\t\t((0x08c) + 0x20 * (n))\n#define ISPCSI2_CTX_CTRL3_ALPHA_SHIFT\t\t5\n#define ISPCSI2_CTX_CTRL3_ALPHA_MASK\t\t\\\n\t(0x3fff << ISPCSI2_CTX_CTRL3_ALPHA_SHIFT)\n\n \n#define ISPCSI2_CTX_TRANSCODEH(n)\t\t(0x000 + 0x8 * (n))\n#define ISPCSI2_CTX_TRANSCODEH_HCOUNT_SHIFT\t16\n#define ISPCSI2_CTX_TRANSCODEH_HCOUNT_MASK\t\\\n\t(0x1fff << ISPCSI2_CTX_TRANSCODEH_HCOUNT_SHIFT)\n#define ISPCSI2_CTX_TRANSCODEH_HSKIP_SHIFT\t0\n#define ISPCSI2_CTX_TRANSCODEH_HSKIP_MASK\t\\\n\t(0x1fff << ISPCSI2_CTX_TRANSCODEH_HCOUNT_SHIFT)\n#define ISPCSI2_CTX_TRANSCODEV(n)\t\t(0x004 + 0x8 * (n))\n#define ISPCSI2_CTX_TRANSCODEV_VCOUNT_SHIFT\t16\n#define ISPCSI2_CTX_TRANSCODEV_VCOUNT_MASK\t\\\n\t(0x1fff << ISPCSI2_CTX_TRANSCODEV_VCOUNT_SHIFT)\n#define ISPCSI2_CTX_TRANSCODEV_VSKIP_SHIFT\t0\n#define ISPCSI2_CTX_TRANSCODEV_VSKIP_MASK\t\\\n\t(0x1fff << ISPCSI2_CTX_TRANSCODEV_VCOUNT_SHIFT)\n\n \n\n#define ISPCSIPHY_REG0\t\t\t\t(0x000)\n#define ISPCSIPHY_REG0_THS_TERM_SHIFT\t\t8\n#define ISPCSIPHY_REG0_THS_TERM_MASK\t\t\\\n\t(0xff << ISPCSIPHY_REG0_THS_TERM_SHIFT)\n#define ISPCSIPHY_REG0_THS_SETTLE_SHIFT\t\t0\n#define ISPCSIPHY_REG0_THS_SETTLE_MASK\t\t\\\n\t(0xff << ISPCSIPHY_REG0_THS_SETTLE_SHIFT)\n\n#define ISPCSIPHY_REG1\t\t\t\t\t(0x004)\n#define ISPCSIPHY_REG1_RESET_DONE_CTRLCLK\t\tBIT(29)\n \n#define ISPCSIPHY_REG1_CLOCK_MISS_DETECTOR_STATUS\tBIT(25)\n#define ISPCSIPHY_REG1_TCLK_TERM_SHIFT\t\t\t18\n#define ISPCSIPHY_REG1_TCLK_TERM_MASK\t\t\t\\\n\t(0x7f << ISPCSIPHY_REG1_TCLK_TERM_SHIFT)\n#define ISPCSIPHY_REG1_DPHY_HS_SYNC_PATTERN_SHIFT\t10\n#define ISPCSIPHY_REG1_DPHY_HS_SYNC_PATTERN_MASK\t\\\n\t(0xff << ISPCSIPHY_REG1_DPHY_HS_SYNC_PATTERN)\n \n#define ISPCSIPHY_REG1_TCLK_MISS_SHIFT\t\t\t8\n#define ISPCSIPHY_REG1_TCLK_MISS_MASK\t\t\t\\\n\t(0x3 << ISPCSIPHY_REG1_TCLK_MISS_SHIFT)\n \n#define ISPCSIPHY_REG1_CTRLCLK_DIV_FACTOR_SHIFT\t\t8\n#define ISPCSIPHY_REG1_CTRLCLK_DIV_FACTOR_MASK\t\t\\\n\t(0x3 << ISPCSIPHY_REG1_CTRLCLK_DIV_FACTOR_SHIFT)\n#define ISPCSIPHY_REG1_TCLK_SETTLE_SHIFT\t\t0\n#define ISPCSIPHY_REG1_TCLK_SETTLE_MASK\t\t\t\\\n\t(0xff << ISPCSIPHY_REG1_TCLK_SETTLE_SHIFT)\n\n \n#define ISPCSIPHY_REG2\t\t\t\t\t(0x008)\n#define ISPCSIPHY_REG2_TRIGGER_CMD_RXTRIGESC0_SHIFT\t30\n#define ISPCSIPHY_REG2_TRIGGER_CMD_RXTRIGESC0_MASK\t\\\n\t(0x3 << ISPCSIPHY_REG2_TRIGGER_CMD_RXTRIGESC0_SHIFT)\n#define ISPCSIPHY_REG2_TRIGGER_CMD_RXTRIGESC1_SHIFT\t28\n#define ISPCSIPHY_REG2_TRIGGER_CMD_RXTRIGESC1_MASK\t\\\n\t(0x3 << ISPCSIPHY_REG2_TRIGGER_CMD_RXTRIGESC1_SHIFT)\n#define ISPCSIPHY_REG2_TRIGGER_CMD_RXTRIGESC2_SHIFT\t26\n#define ISPCSIPHY_REG2_TRIGGER_CMD_RXTRIGESC2_MASK\t\\\n\t(0x3 << ISPCSIPHY_REG2_TRIGGER_CMD_RXTRIGESC2_SHIFT)\n#define ISPCSIPHY_REG2_TRIGGER_CMD_RXTRIGESC3_SHIFT\t24\n#define ISPCSIPHY_REG2_TRIGGER_CMD_RXTRIGESC3_MASK\t\\\n\t(0x3 << ISPCSIPHY_REG2_TRIGGER_CMD_RXTRIGESC3_SHIFT)\n#define ISPCSIPHY_REG2_CCP2_SYNC_PATTERN_SHIFT\t\t0\n#define ISPCSIPHY_REG2_CCP2_SYNC_PATTERN_MASK\t\t\\\n\t(0x7fffff << ISPCSIPHY_REG2_CCP2_SYNC_PATTERN_SHIFT)\n\n \n\n \n#define OMAP343X_CONTROL_CSIRXFE_CSIB_INV\tBIT(7)\n#define OMAP343X_CONTROL_CSIRXFE_RESENABLE\tBIT(8)\n#define OMAP343X_CONTROL_CSIRXFE_SELFORM\tBIT(10)\n#define OMAP343X_CONTROL_CSIRXFE_PWRDNZ\t\tBIT(12)\n#define OMAP343X_CONTROL_CSIRXFE_RESET\t\tBIT(13)\n\n \n#define OMAP3630_CONTROL_CAMERA_PHY_CTRL_CAMMODE_PHY1_SHIFT\t2\n#define OMAP3630_CONTROL_CAMERA_PHY_CTRL_CAMMODE_PHY2_SHIFT\t0\n#define OMAP3630_CONTROL_CAMERA_PHY_CTRL_CAMMODE_DPHY\t\t0x0\n#define OMAP3630_CONTROL_CAMERA_PHY_CTRL_CAMMODE_CCP2_DATA_STROBE 0x1\n#define OMAP3630_CONTROL_CAMERA_PHY_CTRL_CAMMODE_CCP2_DATA_CLOCK 0x2\n#define OMAP3630_CONTROL_CAMERA_PHY_CTRL_CAMMODE_GPI\t\t0x3\n#define OMAP3630_CONTROL_CAMERA_PHY_CTRL_CAMMODE_MASK\t\t0x3\n \n#define OMAP3630_CONTROL_CAMERA_PHY_CTRL_CSI1_RX_SEL_PHY2\tBIT(4)\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}