\hypertarget{struct_n_v_i_c___type}{}\section{Referencia de la Estructura N\+V\+I\+C\+\_\+\+Type}
\label{struct_n_v_i_c___type}\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}


Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC).  




{\ttfamily \#include $<$core\+\_\+cm0.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a95686b1da7037feece357d91ba5f5325}{I\+S\+ER} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a148e6e212dc15628998e8f4239290665}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}31\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a5524644c804c18c22addd691d4da53e4}{I\+C\+ER} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a62ae13b33cd85ec43b6f84d85b7ea9c6}{R\+S\+E\+R\+V\+E\+D1} \mbox{[}31\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ae3434eff1b1db4ce857c73a4ef1af273}{I\+S\+PR} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a6e578ce633e8b80c70bc612a1bf8a965}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}31\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a281c819da5f0f4265f5b88d269544bc9}{I\+C\+PR} \mbox{[}1\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_afbefcd166e59396eadde34d46bfc4539}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}31\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_aaed8c9afc755176cd51954c3056cc446}{R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}64\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a519d82311efa6ead6f53b495d3d80de8}{IP} \mbox{[}8\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ab61000be19b0293ea14009224fc34fe3}{I\+A\+BR} \mbox{[}8\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{struct_n_v_i_c___type_a38c377984f751265667317981f101bb4}{IP} \mbox{[}240\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a46aeb40348124934bf802f01806b4f7f}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}644\mbox{]}
\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}{S\+T\+IR}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). 

Definición en la línea 280 del archivo core\+\_\+cm0.\+h.



\subsection{Documentación de los campos}
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+A\+BR@{I\+A\+BR}}
\index{I\+A\+BR@{I\+A\+BR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+A\+BR}{IABR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+A\+BR}\hypertarget{struct_n_v_i_c___type_ab61000be19b0293ea14009224fc34fe3}{}\label{struct_n_v_i_c___type_ab61000be19b0293ea14009224fc34fe3}
Offset\+: 0x200 (R/W) Interrupt Active bit Register 

Definición en la línea 306 del archivo core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+ER@{I\+C\+ER}}
\index{I\+C\+ER@{I\+C\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+ER}{ICER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+C\+ER}\hypertarget{struct_n_v_i_c___type_a5524644c804c18c22addd691d4da53e4}{}\label{struct_n_v_i_c___type_a5524644c804c18c22addd691d4da53e4}
Offset\+: 0x080 (R/W) Interrupt Clear Enable Register 

Definición en la línea 284 del archivo core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+PR@{I\+C\+PR}}
\index{I\+C\+PR@{I\+C\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+PR}{ICPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+C\+PR}\hypertarget{struct_n_v_i_c___type_a281c819da5f0f4265f5b88d269544bc9}{}\label{struct_n_v_i_c___type_a281c819da5f0f4265f5b88d269544bc9}
Offset\+: 0x180 (R/W) Interrupt Clear Pending Register 

Definición en la línea 288 del archivo core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{IP}{IP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t IP}\hypertarget{struct_n_v_i_c___type_a519d82311efa6ead6f53b495d3d80de8}{}\label{struct_n_v_i_c___type_a519d82311efa6ead6f53b495d3d80de8}
Offset\+: 0x300 (R/W) Interrupt Priority Register

Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) 

Definición en la línea 291 del archivo core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{IP}{IP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t IP\mbox{[}240\mbox{]}}\hypertarget{struct_n_v_i_c___type_a38c377984f751265667317981f101bb4}{}\label{struct_n_v_i_c___type_a38c377984f751265667317981f101bb4}
Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) 

Definición en la línea 308 del archivo core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+ER@{I\+S\+ER}}
\index{I\+S\+ER@{I\+S\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+ER}{ISER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+S\+ER}\hypertarget{struct_n_v_i_c___type_a95686b1da7037feece357d91ba5f5325}{}\label{struct_n_v_i_c___type_a95686b1da7037feece357d91ba5f5325}
Offset\+: 0x000 (R/W) Interrupt Set Enable Register 

Definición en la línea 282 del archivo core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+PR@{I\+S\+PR}}
\index{I\+S\+PR@{I\+S\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+PR}{ISPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+S\+PR}\hypertarget{struct_n_v_i_c___type_ae3434eff1b1db4ce857c73a4ef1af273}{}\label{struct_n_v_i_c___type_ae3434eff1b1db4ce857c73a4ef1af273}
Offset\+: 0x100 (R/W) Interrupt Set Pending Register 

Definición en la línea 286 del archivo core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_n_v_i_c___type_a148e6e212dc15628998e8f4239290665}{}\label{struct_n_v_i_c___type_a148e6e212dc15628998e8f4239290665}


Definición en la línea 283 del archivo core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct_n_v_i_c___type_a6e578ce633e8b80c70bc612a1bf8a965}{}\label{struct_n_v_i_c___type_a6e578ce633e8b80c70bc612a1bf8a965}


Definición en la línea 287 del archivo core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct_n_v_i_c___type_afbefcd166e59396eadde34d46bfc4539}{}\label{struct_n_v_i_c___type_afbefcd166e59396eadde34d46bfc4539}


Definición en la línea 289 del archivo core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct_n_v_i_c___type_aaed8c9afc755176cd51954c3056cc446}{}\label{struct_n_v_i_c___type_aaed8c9afc755176cd51954c3056cc446}


Definición en la línea 290 del archivo core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}\hypertarget{struct_n_v_i_c___type_a46aeb40348124934bf802f01806b4f7f}{}\label{struct_n_v_i_c___type_a46aeb40348124934bf802f01806b4f7f}


Definición en la línea 309 del archivo core\+\_\+cm3.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+S\+E\+R\+V\+E\+D1@{R\+S\+E\+R\+V\+E\+D1}}
\index{R\+S\+E\+R\+V\+E\+D1@{R\+S\+E\+R\+V\+E\+D1}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+S\+E\+R\+V\+E\+D1}{RSERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_n_v_i_c___type_a62ae13b33cd85ec43b6f84d85b7ea9c6}{}\label{struct_n_v_i_c___type_a62ae13b33cd85ec43b6f84d85b7ea9c6}


Definición en la línea 285 del archivo core\+\_\+cm0.\+h.

\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!S\+T\+IR@{S\+T\+IR}}
\index{S\+T\+IR@{S\+T\+IR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+T\+IR}{STIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t S\+T\+IR}\hypertarget{struct_n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}{}\label{struct_n_v_i_c___type_a471c399bb79454dcdfb342a31a5684ae}
Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

Definición en la línea 310 del archivo core\+\_\+cm3.\+h.



La documentación para esta estructura fue generada a partir de los siguientes ficheros\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}\item 
\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}\item 
\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}\item 
\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
