Simulation Parameters:
Trace Prefix: test_traces/single_core/single
Set Index Bits: 2
Associativity: 2
Block Bits: 5
Block Size (Bytes): 32
Number of Sets: 4
Cache Size (KB per core): 0.25
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU (invalid lines replaced first)
Bus Arbitration: Priority-based with Round-Robin (BusRdX > BusRd > WriteBack)
Memory Latency: 100 cycles

Core 0 Statistics:
Total Instructions: 15
Total Reads: 10
Total Writes: 5
Total Execution Cycles: 12
Idle Cycles: 404
Cache Misses: 4
Cache Miss Rate: 26.67%
Cache Evictions: 1
Writebacks: 1
Bus Invalidations: 0
Data Traffic (Bytes): 160

Core 1 Statistics:
Total Instructions: 0
Total Reads: 0
Total Writes: 0
Total Execution Cycles: 416
Idle Cycles: 0
Cache Misses: 0
Cache Miss Rate: 0.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 160

Core 2 Statistics:
Total Instructions: 0
Total Reads: 0
Total Writes: 0
Total Execution Cycles: 416
Idle Cycles: 0
Cache Misses: 0
Cache Miss Rate: 0.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 160

Core 3 Statistics:
Total Instructions: 0
Total Reads: 0
Total Writes: 0
Total Execution Cycles: 416
Idle Cycles: 0
Cache Misses: 0
Cache Miss Rate: 0.00%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 160

Overall Bus Summary:
Total Bus Transactions: 5
Total Bus Traffic (Bytes): 160
