Library ieee;
use ieee.std_logic_1164.all;

entity edgeDetection	 is 
port (sw : in std_logic_vector(9 downto 0);
ledr : out std_logic_vector(9 downto 0));
end edgeDetection;
architecture beh of edgeDetection is 
begin 
ledr <= sw;
end beh;