$date
	Sat Aug 21 02:20:58 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsm_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 4 # din [3:0] $end
$var reg 1 $ rstn $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 4 % din [3:0] $end
$var wire 1 $ rstn $end
$var reg 4 & data [3:0] $end
$var reg 3 ' ns [2:0] $end
$var reg 1 ! out $end
$var reg 3 ( ps [2:0] $end
$scope begin comb_logic $end
$upscope $end
$scope begin input_process $end
$upscope $end
$scope begin seq_logic $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
0$
b0 #
0"
0!
$end
#5
1"
#10
b1 '
0"
b1 #
b1 %
1$
#15
b1 &
b1 (
1"
#20
b10 '
0"
b11 #
b11 %
#25
b11 &
b10 (
1"
#30
b11 '
0"
b100 #
b100 %
#35
b100 &
b11 (
1"
#40
b100 '
0"
b1000 #
b1000 %
#45
b1000 &
b100 (
1"
#50
b101 '
0"
b1101 #
b1101 %
#55
b1101 &
b101 (
1"
#60
1!
0"
b1001 #
b1001 %
#65
b1001 &
1"
#70
b0 '
0!
0"
b1 #
b1 %
#75
b1 &
b0 (
1"
#80
0"
b11 #
b11 %
#85
b11 &
1"
#90
0"
b110 #
b110 %
#95
b110 &
1"
#100
b0 &
b1 '
0"
0$
b1 #
b1 %
#105
1"
#110
b0 '
0"
b11 #
b11 %
