\hypertarget{group___i2_s___m_c_l_k___output}{}\section{I2S Mclk Output}
\label{group___i2_s___m_c_l_k___output}\index{I2\+S Mclk Output@{I2\+S Mclk Output}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries I2\+S\+\_\+\+M\+C\+L\+K\+O\+U\+T\+P\+U\+T\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{S\+P\+I\+\_\+\+I2\+S\+P\+R\+\_\+\+M\+C\+K\+OE})\hypertarget{group___i2_s___m_c_l_k___output_gad02b0b79e2a7b8786228bbd902db6266}{}\label{group___i2_s___m_c_l_k___output_gad02b0b79e2a7b8786228bbd902db6266}

\item 
\#define {\bfseries I2\+S\+\_\+\+M\+C\+L\+K\+O\+U\+T\+P\+U\+T\+\_\+\+D\+I\+S\+A\+B\+LE}~((uint32\+\_\+t)0x00000000)\hypertarget{group___i2_s___m_c_l_k___output_gad751d9da31ef7b7b63b5a4028331f36d}{}\label{group___i2_s___m_c_l_k___output_gad751d9da31ef7b7b63b5a4028331f36d}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
