<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_fb.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_fb.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_FB_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_FB_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 FB</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * FlexBus external bus interface</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_FB_CSARn - Chip Select Address Register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_FB_CSMRn - Chip Select Mask Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_FB_CSCRn - Chip Select Control Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_FB_CSPMCR - Chip Select port Multiplexing Control Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - hw_fb_t - Struct containing all module registers.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define HW_FB_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * HW_FB_CSARn - Chip Select Address Register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="union__hw__fb__csarn.html">  113</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fb__csarn.html">_hw_fb_csarn</a></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;{</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    uint32_t U;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields.html">  116</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields.html">_hw_fb_csarn_bitfields</a></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    {</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields.html#ab1ad77de27044aa4dfe5fcd52a943270">  118</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields.html#ab1ad77de27044aa4dfe5fcd52a943270">RESERVED0</a> : 16;       </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields.html#ac0871b6841437e5cf2e3d00e21cd65d6">  119</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields.html#ac0871b6841437e5cf2e3d00e21cd65d6">BA</a> : 16;              </div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    } B;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;} <a class="code" href="union__hw__fb__csarn.html">hw_fb_csarn_t</a>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define HW_FB_CSARn_COUNT (6U)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define HW_FB_CSARn_ADDR(x, n)   ((x) + 0x0U + (0xCU * (n)))</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define HW_FB_CSARn(x, n)        (*(__IO hw_fb_csarn_t *) HW_FB_CSARn_ADDR(x, n))</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define HW_FB_CSARn_RD(x, n)     (HW_FB_CSARn(x, n).U)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define HW_FB_CSARn_WR(x, n, v)  (HW_FB_CSARn(x, n).U = (v))</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define HW_FB_CSARn_SET(x, n, v) (HW_FB_CSARn_WR(x, n, HW_FB_CSARn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define HW_FB_CSARn_CLR(x, n, v) (HW_FB_CSARn_WR(x, n, HW_FB_CSARn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define HW_FB_CSARn_TOG(x, n, v) (HW_FB_CSARn_WR(x, n, HW_FB_CSARn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> * Constants &amp; macros for individual FB_CSARn bitfields</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define BP_FB_CSARn_BA       (16U)         </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define BM_FB_CSARn_BA       (0xFFFF0000U) </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define BS_FB_CSARn_BA       (16U)         </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define BR_FB_CSARn_BA(x, n) (HW_FB_CSARn(x, n).B.BA)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define BF_FB_CSARn_BA(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSARn_BA) &amp; BM_FB_CSARn_BA)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define BW_FB_CSARn_BA(x, n, v) (HW_FB_CSARn_WR(x, n, (HW_FB_CSARn_RD(x, n) &amp; ~BM_FB_CSARn_BA) | BF_FB_CSARn_BA(v)))</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> * HW_FB_CSMRn - Chip Select Mask Register</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="union__hw__fb__csmrn.html">  180</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fb__csmrn.html">_hw_fb_csmrn</a></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;{</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    uint32_t U;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="struct__hw__fb__csmrn_1_1__hw__fb__csmrn__bitfields.html">  183</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fb__csmrn_1_1__hw__fb__csmrn__bitfields.html">_hw_fb_csmrn_bitfields</a></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    {</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="struct__hw__fb__csmrn_1_1__hw__fb__csmrn__bitfields.html#aa71fccd55e1efa89e59375f9493ecfd4">  185</a></span>&#160;        uint32_t V : 1;                </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="struct__hw__fb__csmrn_1_1__hw__fb__csmrn__bitfields.html#a36a22269d5e9e26509ad39db3e37ec5a">  186</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields.html#ab1ad77de27044aa4dfe5fcd52a943270">RESERVED0</a> : 7;        </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="struct__hw__fb__csmrn_1_1__hw__fb__csmrn__bitfields.html#ac88d3718c7a5e3b0ccfc223c895c6fea">  187</a></span>&#160;        uint32_t WP : 1;               </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="struct__hw__fb__csmrn_1_1__hw__fb__csmrn__bitfields.html#a3823ab74df5b31f29c1bcd9997997433">  188</a></span>&#160;        uint32_t RESERVED1 : 7;        </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="struct__hw__fb__csmrn_1_1__hw__fb__csmrn__bitfields.html#a5546f4204924500587334636c9040d9e">  189</a></span>&#160;        uint32_t BAM : 16;             </div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    } B;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;} <a class="code" href="union__hw__fb__csmrn.html">hw_fb_csmrn_t</a>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define HW_FB_CSMRn_COUNT (6U)</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define HW_FB_CSMRn_ADDR(x, n)   ((x) + 0x4U + (0xCU * (n)))</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define HW_FB_CSMRn(x, n)        (*(__IO hw_fb_csmrn_t *) HW_FB_CSMRn_ADDR(x, n))</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define HW_FB_CSMRn_RD(x, n)     (HW_FB_CSMRn(x, n).U)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define HW_FB_CSMRn_WR(x, n, v)  (HW_FB_CSMRn(x, n).U = (v))</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define HW_FB_CSMRn_SET(x, n, v) (HW_FB_CSMRn_WR(x, n, HW_FB_CSMRn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define HW_FB_CSMRn_CLR(x, n, v) (HW_FB_CSMRn_WR(x, n, HW_FB_CSMRn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define HW_FB_CSMRn_TOG(x, n, v) (HW_FB_CSMRn_WR(x, n, HW_FB_CSMRn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> * Constants &amp; macros for individual FB_CSMRn bitfields</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define BP_FB_CSMRn_V        (0U)          </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define BM_FB_CSMRn_V        (0x00000001U) </span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define BS_FB_CSMRn_V        (1U)          </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define BR_FB_CSMRn_V(x, n)  (BITBAND_ACCESS32(HW_FB_CSMRn_ADDR(x, n), BP_FB_CSMRn_V))</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define BF_FB_CSMRn_V(v)     ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSMRn_V) &amp; BM_FB_CSMRn_V)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define BW_FB_CSMRn_V(x, n, v) (BITBAND_ACCESS32(HW_FB_CSMRn_ADDR(x, n), BP_FB_CSMRn_V) = (v))</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define BP_FB_CSMRn_WP       (8U)          </span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define BM_FB_CSMRn_WP       (0x00000100U) </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define BS_FB_CSMRn_WP       (1U)          </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define BR_FB_CSMRn_WP(x, n) (BITBAND_ACCESS32(HW_FB_CSMRn_ADDR(x, n), BP_FB_CSMRn_WP))</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define BF_FB_CSMRn_WP(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSMRn_WP) &amp; BM_FB_CSMRn_WP)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define BW_FB_CSMRn_WP(x, n, v) (BITBAND_ACCESS32(HW_FB_CSMRn_ADDR(x, n), BP_FB_CSMRn_WP) = (v))</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define BP_FB_CSMRn_BAM      (16U)         </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define BM_FB_CSMRn_BAM      (0xFFFF0000U) </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define BS_FB_CSMRn_BAM      (16U)         </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define BR_FB_CSMRn_BAM(x, n) (HW_FB_CSMRn(x, n).B.BAM)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define BF_FB_CSMRn_BAM(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSMRn_BAM) &amp; BM_FB_CSMRn_BAM)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define BW_FB_CSMRn_BAM(x, n, v) (HW_FB_CSMRn_WR(x, n, (HW_FB_CSMRn_RD(x, n) &amp; ~BM_FB_CSMRn_BAM) | BF_FB_CSMRn_BAM(v)))</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> * HW_FB_CSCRn - Chip Select Control Register</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="union__hw__fb__cscrn.html">  308</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fb__cscrn.html">_hw_fb_cscrn</a></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;{</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    uint32_t U;</div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html">  311</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html">_hw_fb_cscrn_bitfields</a></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    {</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html#afdf973fb2b2b6c3e9187a0ccf21bfd25">  313</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields.html#ab1ad77de27044aa4dfe5fcd52a943270">RESERVED0</a> : 3;        </div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html#a64259244da2cb4853bebcce6f9f5f189">  314</a></span>&#160;        uint32_t BSTW : 1;             </div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html#a38a8453c8196be73e7b6bfe8b5264e45">  315</a></span>&#160;        uint32_t BSTR : 1;             </div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html#a8a3162d791de95213a797d207d8cb888">  316</a></span>&#160;        uint32_t BEM : 1;              </div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html#a3e69a1922feb3e317e0600da604ceaf0">  317</a></span>&#160;        uint32_t PS : 2;               </div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html#a01d5d7c564c88f4664932fa6cc1558bd">  318</a></span>&#160;        uint32_t AA : 1;               </div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html#ab76082cb4cde0e809abe75aa973d867f">  319</a></span>&#160;        uint32_t BLS : 1;              </div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html#aab78719a778d5b98bf3d072afd04ab7a">  320</a></span>&#160;        uint32_t WS : 6;               </div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html#a47fe42184cd44c3722021e1d24f55993">  321</a></span>&#160;        uint32_t WRAH : 2;             </div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html#a8085d1666534c19cb4894217345a531d">  322</a></span>&#160;        uint32_t RDAH : 2;             </div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html#a3e5d35f3fcf5aca7380cdc1b9558ecd5">  323</a></span>&#160;        uint32_t ASET : 2;             </div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html#af12e5da35fd0ea076b39ff44aee7db23">  324</a></span>&#160;        uint32_t EXTS : 1;             </div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html#aff768f01841d79d74f17e7d90eeaa8dd">  325</a></span>&#160;        uint32_t SWSEN : 1;            </div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html#addd7f0ffca2053513633a1748e33b8df">  326</a></span>&#160;        uint32_t RESERVED1 : 2;        </div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html#a06a9ec5ec2f9ebc89e75cd088369ad79">  327</a></span>&#160;        uint32_t SWS : 6;              </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    } B;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;} <a class="code" href="union__hw__fb__cscrn.html">hw_fb_cscrn_t</a>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define HW_FB_CSCRn_COUNT (6U)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define HW_FB_CSCRn_ADDR(x, n)   ((x) + 0x8U + (0xCU * (n)))</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define HW_FB_CSCRn(x, n)        (*(__IO hw_fb_cscrn_t *) HW_FB_CSCRn_ADDR(x, n))</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define HW_FB_CSCRn_RD(x, n)     (HW_FB_CSCRn(x, n).U)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define HW_FB_CSCRn_WR(x, n, v)  (HW_FB_CSCRn(x, n).U = (v))</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define HW_FB_CSCRn_SET(x, n, v) (HW_FB_CSCRn_WR(x, n, HW_FB_CSCRn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define HW_FB_CSCRn_CLR(x, n, v) (HW_FB_CSCRn_WR(x, n, HW_FB_CSCRn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define HW_FB_CSCRn_TOG(x, n, v) (HW_FB_CSCRn_WR(x, n, HW_FB_CSCRn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"> * Constants &amp; macros for individual FB_CSCRn bitfields</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define BP_FB_CSCRn_BSTW     (3U)          </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define BM_FB_CSCRn_BSTW     (0x00000008U) </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define BS_FB_CSCRn_BSTW     (1U)          </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define BR_FB_CSCRn_BSTW(x, n) (BITBAND_ACCESS32(HW_FB_CSCRn_ADDR(x, n), BP_FB_CSCRn_BSTW))</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define BF_FB_CSCRn_BSTW(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSCRn_BSTW) &amp; BM_FB_CSCRn_BSTW)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define BW_FB_CSCRn_BSTW(x, n, v) (BITBAND_ACCESS32(HW_FB_CSCRn_ADDR(x, n), BP_FB_CSCRn_BSTW) = (v))</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define BP_FB_CSCRn_BSTR     (4U)          </span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define BM_FB_CSCRn_BSTR     (0x00000010U) </span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define BS_FB_CSCRn_BSTR     (1U)          </span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define BR_FB_CSCRn_BSTR(x, n) (BITBAND_ACCESS32(HW_FB_CSCRn_ADDR(x, n), BP_FB_CSCRn_BSTR))</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define BF_FB_CSCRn_BSTR(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSCRn_BSTR) &amp; BM_FB_CSCRn_BSTR)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define BW_FB_CSCRn_BSTR(x, n, v) (BITBAND_ACCESS32(HW_FB_CSCRn_ADDR(x, n), BP_FB_CSCRn_BSTR) = (v))</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define BP_FB_CSCRn_BEM      (5U)          </span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define BM_FB_CSCRn_BEM      (0x00000020U) </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define BS_FB_CSCRn_BEM      (1U)          </span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define BR_FB_CSCRn_BEM(x, n) (BITBAND_ACCESS32(HW_FB_CSCRn_ADDR(x, n), BP_FB_CSCRn_BEM))</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define BF_FB_CSCRn_BEM(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSCRn_BEM) &amp; BM_FB_CSCRn_BEM)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define BW_FB_CSCRn_BEM(x, n, v) (BITBAND_ACCESS32(HW_FB_CSCRn_ADDR(x, n), BP_FB_CSCRn_BEM) = (v))</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define BP_FB_CSCRn_PS       (6U)          </span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define BM_FB_CSCRn_PS       (0x000000C0U) </span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define BS_FB_CSCRn_PS       (2U)          </span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define BR_FB_CSCRn_PS(x, n) (HW_FB_CSCRn(x, n).B.PS)</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define BF_FB_CSCRn_PS(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSCRn_PS) &amp; BM_FB_CSCRn_PS)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define BW_FB_CSCRn_PS(x, n, v) (HW_FB_CSCRn_WR(x, n, (HW_FB_CSCRn_RD(x, n) &amp; ~BM_FB_CSCRn_PS) | BF_FB_CSCRn_PS(v)))</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define BP_FB_CSCRn_AA       (8U)          </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define BM_FB_CSCRn_AA       (0x00000100U) </span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define BS_FB_CSCRn_AA       (1U)          </span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define BR_FB_CSCRn_AA(x, n) (BITBAND_ACCESS32(HW_FB_CSCRn_ADDR(x, n), BP_FB_CSCRn_AA))</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define BF_FB_CSCRn_AA(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSCRn_AA) &amp; BM_FB_CSCRn_AA)</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define BW_FB_CSCRn_AA(x, n, v) (BITBAND_ACCESS32(HW_FB_CSCRn_ADDR(x, n), BP_FB_CSCRn_AA) = (v))</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define BP_FB_CSCRn_BLS      (9U)          </span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define BM_FB_CSCRn_BLS      (0x00000200U) </span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define BS_FB_CSCRn_BLS      (1U)          </span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define BR_FB_CSCRn_BLS(x, n) (BITBAND_ACCESS32(HW_FB_CSCRn_ADDR(x, n), BP_FB_CSCRn_BLS))</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define BF_FB_CSCRn_BLS(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSCRn_BLS) &amp; BM_FB_CSCRn_BLS)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define BW_FB_CSCRn_BLS(x, n, v) (BITBAND_ACCESS32(HW_FB_CSCRn_ADDR(x, n), BP_FB_CSCRn_BLS) = (v))</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define BP_FB_CSCRn_WS       (10U)         </span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define BM_FB_CSCRn_WS       (0x0000FC00U) </span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define BS_FB_CSCRn_WS       (6U)          </span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define BR_FB_CSCRn_WS(x, n) (HW_FB_CSCRn(x, n).B.WS)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define BF_FB_CSCRn_WS(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSCRn_WS) &amp; BM_FB_CSCRn_WS)</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define BW_FB_CSCRn_WS(x, n, v) (HW_FB_CSCRn_WR(x, n, (HW_FB_CSCRn_RD(x, n) &amp; ~BM_FB_CSCRn_WS) | BF_FB_CSCRn_WS(v)))</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define BP_FB_CSCRn_WRAH     (16U)         </span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define BM_FB_CSCRn_WRAH     (0x00030000U) </span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define BS_FB_CSCRn_WRAH     (2U)          </span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define BR_FB_CSCRn_WRAH(x, n) (HW_FB_CSCRn(x, n).B.WRAH)</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define BF_FB_CSCRn_WRAH(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSCRn_WRAH) &amp; BM_FB_CSCRn_WRAH)</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define BW_FB_CSCRn_WRAH(x, n, v) (HW_FB_CSCRn_WR(x, n, (HW_FB_CSCRn_RD(x, n) &amp; ~BM_FB_CSCRn_WRAH) | BF_FB_CSCRn_WRAH(v)))</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define BP_FB_CSCRn_RDAH     (18U)         </span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define BM_FB_CSCRn_RDAH     (0x000C0000U) </span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define BS_FB_CSCRn_RDAH     (2U)          </span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define BR_FB_CSCRn_RDAH(x, n) (HW_FB_CSCRn(x, n).B.RDAH)</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define BF_FB_CSCRn_RDAH(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSCRn_RDAH) &amp; BM_FB_CSCRn_RDAH)</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define BW_FB_CSCRn_RDAH(x, n, v) (HW_FB_CSCRn_WR(x, n, (HW_FB_CSCRn_RD(x, n) &amp; ~BM_FB_CSCRn_RDAH) | BF_FB_CSCRn_RDAH(v)))</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define BP_FB_CSCRn_ASET     (20U)         </span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define BM_FB_CSCRn_ASET     (0x00300000U) </span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define BS_FB_CSCRn_ASET     (2U)          </span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define BR_FB_CSCRn_ASET(x, n) (HW_FB_CSCRn(x, n).B.ASET)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define BF_FB_CSCRn_ASET(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSCRn_ASET) &amp; BM_FB_CSCRn_ASET)</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define BW_FB_CSCRn_ASET(x, n, v) (HW_FB_CSCRn_WR(x, n, (HW_FB_CSCRn_RD(x, n) &amp; ~BM_FB_CSCRn_ASET) | BF_FB_CSCRn_ASET(v)))</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define BP_FB_CSCRn_EXTS     (22U)         </span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define BM_FB_CSCRn_EXTS     (0x00400000U) </span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define BS_FB_CSCRn_EXTS     (1U)          </span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define BR_FB_CSCRn_EXTS(x, n) (BITBAND_ACCESS32(HW_FB_CSCRn_ADDR(x, n), BP_FB_CSCRn_EXTS))</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define BF_FB_CSCRn_EXTS(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSCRn_EXTS) &amp; BM_FB_CSCRn_EXTS)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define BW_FB_CSCRn_EXTS(x, n, v) (BITBAND_ACCESS32(HW_FB_CSCRn_ADDR(x, n), BP_FB_CSCRn_EXTS) = (v))</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define BP_FB_CSCRn_SWSEN    (23U)         </span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define BM_FB_CSCRn_SWSEN    (0x00800000U) </span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define BS_FB_CSCRn_SWSEN    (1U)          </span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define BR_FB_CSCRn_SWSEN(x, n) (BITBAND_ACCESS32(HW_FB_CSCRn_ADDR(x, n), BP_FB_CSCRn_SWSEN))</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define BF_FB_CSCRn_SWSEN(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSCRn_SWSEN) &amp; BM_FB_CSCRn_SWSEN)</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define BW_FB_CSCRn_SWSEN(x, n, v) (BITBAND_ACCESS32(HW_FB_CSCRn_ADDR(x, n), BP_FB_CSCRn_SWSEN) = (v))</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define BP_FB_CSCRn_SWS      (26U)         </span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define BM_FB_CSCRn_SWS      (0xFC000000U) </span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define BS_FB_CSCRn_SWS      (6U)          </span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define BR_FB_CSCRn_SWS(x, n) (HW_FB_CSCRn(x, n).B.SWS)</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define BF_FB_CSCRn_SWS(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSCRn_SWS) &amp; BM_FB_CSCRn_SWS)</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define BW_FB_CSCRn_SWS(x, n, v) (HW_FB_CSCRn_WR(x, n, (HW_FB_CSCRn_RD(x, n) &amp; ~BM_FB_CSCRn_SWS) | BF_FB_CSCRn_SWS(v)))</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment"> * HW_FB_CSPMCR - Chip Select port Multiplexing Control Register</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="union__hw__fb__cspmcr.html">  717</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__fb__cspmcr.html">_hw_fb_cspmcr</a></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;{</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    uint32_t U;</div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="struct__hw__fb__cspmcr_1_1__hw__fb__cspmcr__bitfields.html">  720</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__fb__cspmcr_1_1__hw__fb__cspmcr__bitfields.html">_hw_fb_cspmcr_bitfields</a></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    {</div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="struct__hw__fb__cspmcr_1_1__hw__fb__cspmcr__bitfields.html#a95edd8c46ea26edb559d36c275234a6f">  722</a></span>&#160;        uint32_t <a class="code" href="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields.html#ab1ad77de27044aa4dfe5fcd52a943270">RESERVED0</a> : 12;       </div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="struct__hw__fb__cspmcr_1_1__hw__fb__cspmcr__bitfields.html#aeaa107d697fecc282cca3cb4fe42bf44">  723</a></span>&#160;        uint32_t GROUP5 : 4;           </div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="struct__hw__fb__cspmcr_1_1__hw__fb__cspmcr__bitfields.html#a841d2799204083834bdfa62aecead8d4">  725</a></span>&#160;        uint32_t GROUP4 : 4;           </div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="struct__hw__fb__cspmcr_1_1__hw__fb__cspmcr__bitfields.html#a2942b8085458c79721f073f60d871d34">  727</a></span>&#160;        uint32_t GROUP3 : 4;           </div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="struct__hw__fb__cspmcr_1_1__hw__fb__cspmcr__bitfields.html#a8eafb95655dc0057258b240a2b92c935">  729</a></span>&#160;        uint32_t GROUP2 : 4;           </div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="struct__hw__fb__cspmcr_1_1__hw__fb__cspmcr__bitfields.html#afb488e3d09042b02f282613a99d33274">  731</a></span>&#160;        uint32_t GROUP1 : 4;           </div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    } B;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;} <a class="code" href="union__hw__fb__cspmcr.html">hw_fb_cspmcr_t</a>;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define HW_FB_CSPMCR_ADDR(x)     ((x) + 0x60U)</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define HW_FB_CSPMCR(x)          (*(__IO hw_fb_cspmcr_t *) HW_FB_CSPMCR_ADDR(x))</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define HW_FB_CSPMCR_RD(x)       (HW_FB_CSPMCR(x).U)</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define HW_FB_CSPMCR_WR(x, v)    (HW_FB_CSPMCR(x).U = (v))</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define HW_FB_CSPMCR_SET(x, v)   (HW_FB_CSPMCR_WR(x, HW_FB_CSPMCR_RD(x) |  (v)))</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define HW_FB_CSPMCR_CLR(x, v)   (HW_FB_CSPMCR_WR(x, HW_FB_CSPMCR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define HW_FB_CSPMCR_TOG(x, v)   (HW_FB_CSPMCR_WR(x, HW_FB_CSPMCR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"> * Constants &amp; macros for individual FB_CSPMCR bitfields</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define BP_FB_CSPMCR_GROUP5  (12U)         </span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define BM_FB_CSPMCR_GROUP5  (0x0000F000U) </span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define BS_FB_CSPMCR_GROUP5  (4U)          </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define BR_FB_CSPMCR_GROUP5(x) (HW_FB_CSPMCR(x).B.GROUP5)</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define BF_FB_CSPMCR_GROUP5(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSPMCR_GROUP5) &amp; BM_FB_CSPMCR_GROUP5)</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define BW_FB_CSPMCR_GROUP5(x, v) (HW_FB_CSPMCR_WR(x, (HW_FB_CSPMCR_RD(x) &amp; ~BM_FB_CSPMCR_GROUP5) | BF_FB_CSPMCR_GROUP5(v)))</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define BP_FB_CSPMCR_GROUP4  (16U)         </span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define BM_FB_CSPMCR_GROUP4  (0x000F0000U) </span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define BS_FB_CSPMCR_GROUP4  (4U)          </span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define BR_FB_CSPMCR_GROUP4(x) (HW_FB_CSPMCR(x).B.GROUP4)</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define BF_FB_CSPMCR_GROUP4(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSPMCR_GROUP4) &amp; BM_FB_CSPMCR_GROUP4)</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define BW_FB_CSPMCR_GROUP4(x, v) (HW_FB_CSPMCR_WR(x, (HW_FB_CSPMCR_RD(x) &amp; ~BM_FB_CSPMCR_GROUP4) | BF_FB_CSPMCR_GROUP4(v)))</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define BP_FB_CSPMCR_GROUP3  (20U)         </span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define BM_FB_CSPMCR_GROUP3  (0x00F00000U) </span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define BS_FB_CSPMCR_GROUP3  (4U)          </span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define BR_FB_CSPMCR_GROUP3(x) (HW_FB_CSPMCR(x).B.GROUP3)</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define BF_FB_CSPMCR_GROUP3(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSPMCR_GROUP3) &amp; BM_FB_CSPMCR_GROUP3)</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define BW_FB_CSPMCR_GROUP3(x, v) (HW_FB_CSPMCR_WR(x, (HW_FB_CSPMCR_RD(x) &amp; ~BM_FB_CSPMCR_GROUP3) | BF_FB_CSPMCR_GROUP3(v)))</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define BP_FB_CSPMCR_GROUP2  (24U)         </span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define BM_FB_CSPMCR_GROUP2  (0x0F000000U) </span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define BS_FB_CSPMCR_GROUP2  (4U)          </span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define BR_FB_CSPMCR_GROUP2(x) (HW_FB_CSPMCR(x).B.GROUP2)</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define BF_FB_CSPMCR_GROUP2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSPMCR_GROUP2) &amp; BM_FB_CSPMCR_GROUP2)</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define BW_FB_CSPMCR_GROUP2(x, v) (HW_FB_CSPMCR_WR(x, (HW_FB_CSPMCR_RD(x) &amp; ~BM_FB_CSPMCR_GROUP2) | BF_FB_CSPMCR_GROUP2(v)))</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define BP_FB_CSPMCR_GROUP1  (28U)         </span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define BM_FB_CSPMCR_GROUP1  (0xF0000000U) </span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define BS_FB_CSPMCR_GROUP1  (4U)          </span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define BR_FB_CSPMCR_GROUP1(x) (HW_FB_CSPMCR(x).B.GROUP1)</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define BF_FB_CSPMCR_GROUP1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_FB_CSPMCR_GROUP1) &amp; BM_FB_CSPMCR_GROUP1)</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define BW_FB_CSPMCR_GROUP1(x, v) (HW_FB_CSPMCR_WR(x, (HW_FB_CSPMCR_RD(x) &amp; ~BM_FB_CSPMCR_GROUP1) | BF_FB_CSPMCR_GROUP1(v)))</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment"> * hw_fb_t - module struct</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="struct__hw__fb.html">  888</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__fb.html">_hw_fb</a></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;{</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="struct__hw__fb.html#a6f6705c0a01e210de6a9b542d1fa413b">  891</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fb__csarn.html">hw_fb_csarn_t</a> <a class="code" href="struct__hw__fb.html#a6f6705c0a01e210de6a9b542d1fa413b">CSARn</a>;          </div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="struct__hw__fb.html#af50654554bc7984891f2692ab12996f6">  892</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fb__csmrn.html">hw_fb_csmrn_t</a> <a class="code" href="struct__hw__fb.html#af50654554bc7984891f2692ab12996f6">CSMRn</a>;          </div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="struct__hw__fb.html#adca92a82a144e4395d9d058856e0c86c">  893</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fb__cscrn.html">hw_fb_cscrn_t</a> <a class="code" href="struct__hw__fb.html#adca92a82a144e4395d9d058856e0c86c">CSCRn</a>;          </div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    } CS[6];</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    uint8_t _reserved0[24];</div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="struct__hw__fb.html#aa48c688bd99fa9f106382ae409fb8081">  896</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__fb__cspmcr.html">hw_fb_cspmcr_t</a> <a class="code" href="struct__hw__fb.html#aa48c688bd99fa9f106382ae409fb8081">CSPMCR</a>;            </div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;} <a class="code" href="struct__hw__fb.html">hw_fb_t</a>;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define HW_FB(x)       (*(hw_fb_t *)(x))</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_FB_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields_html"><div class="ttname"><a href="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields.html">_hw_fb_csarn::_hw_fb_csarn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fb.h:116</div></div>
<div class="ttc" id="struct__hw__fb__csmrn_1_1__hw__fb__csmrn__bitfields_html"><div class="ttname"><a href="struct__hw__fb__csmrn_1_1__hw__fb__csmrn__bitfields.html">_hw_fb_csmrn::_hw_fb_csmrn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fb.h:183</div></div>
<div class="ttc" id="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields_html"><div class="ttname"><a href="struct__hw__fb__cscrn_1_1__hw__fb__cscrn__bitfields.html">_hw_fb_cscrn::_hw_fb_cscrn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fb.h:311</div></div>
<div class="ttc" id="struct__hw__fb_html"><div class="ttname"><a href="struct__hw__fb.html">_hw_fb</a></div><div class="ttdoc">All FB module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_fb.h:888</div></div>
<div class="ttc" id="union__hw__fb__cscrn_html"><div class="ttname"><a href="union__hw__fb__cscrn.html">_hw_fb_cscrn</a></div><div class="ttdoc">HW_FB_CSCRn - Chip Select Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fb.h:308</div></div>
<div class="ttc" id="union__hw__fb__csarn_html"><div class="ttname"><a href="union__hw__fb__csarn.html">_hw_fb_csarn</a></div><div class="ttdoc">HW_FB_CSARn - Chip Select Address Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fb.h:113</div></div>
<div class="ttc" id="struct__hw__fb_html_adca92a82a144e4395d9d058856e0c86c"><div class="ttname"><a href="struct__hw__fb.html#adca92a82a144e4395d9d058856e0c86c">_hw_fb::CSCRn</a></div><div class="ttdeci">__IO hw_fb_cscrn_t CSCRn</div><div class="ttdef"><b>Definition:</b> MK64F12_fb.h:893</div></div>
<div class="ttc" id="union__hw__fb__csmrn_html"><div class="ttname"><a href="union__hw__fb__csmrn.html">_hw_fb_csmrn</a></div><div class="ttdoc">HW_FB_CSMRn - Chip Select Mask Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fb.h:180</div></div>
<div class="ttc" id="struct__hw__fb_html_aa48c688bd99fa9f106382ae409fb8081"><div class="ttname"><a href="struct__hw__fb.html#aa48c688bd99fa9f106382ae409fb8081">_hw_fb::CSPMCR</a></div><div class="ttdeci">__IO hw_fb_cspmcr_t CSPMCR</div><div class="ttdef"><b>Definition:</b> MK64F12_fb.h:896</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__fb_html_af50654554bc7984891f2692ab12996f6"><div class="ttname"><a href="struct__hw__fb.html#af50654554bc7984891f2692ab12996f6">_hw_fb::CSMRn</a></div><div class="ttdeci">__IO hw_fb_csmrn_t CSMRn</div><div class="ttdef"><b>Definition:</b> MK64F12_fb.h:892</div></div>
<div class="ttc" id="struct__hw__fb__cspmcr_1_1__hw__fb__cspmcr__bitfields_html"><div class="ttname"><a href="struct__hw__fb__cspmcr_1_1__hw__fb__cspmcr__bitfields.html">_hw_fb_cspmcr::_hw_fb_cspmcr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_fb.h:720</div></div>
<div class="ttc" id="union__hw__fb__cspmcr_html"><div class="ttname"><a href="union__hw__fb__cspmcr.html">_hw_fb_cspmcr</a></div><div class="ttdoc">HW_FB_CSPMCR - Chip Select port Multiplexing Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_fb.h:717</div></div>
<div class="ttc" id="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields_html_ab1ad77de27044aa4dfe5fcd52a943270"><div class="ttname"><a href="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields.html#ab1ad77de27044aa4dfe5fcd52a943270">_hw_fb_csarn::_hw_fb_csarn_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_fb.h:118</div></div>
<div class="ttc" id="struct__hw__fb_html_a6f6705c0a01e210de6a9b542d1fa413b"><div class="ttname"><a href="struct__hw__fb.html#a6f6705c0a01e210de6a9b542d1fa413b">_hw_fb::CSARn</a></div><div class="ttdeci">__IO hw_fb_csarn_t CSARn</div><div class="ttdef"><b>Definition:</b> MK64F12_fb.h:891</div></div>
<div class="ttc" id="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields_html_ac0871b6841437e5cf2e3d00e21cd65d6"><div class="ttname"><a href="struct__hw__fb__csarn_1_1__hw__fb__csarn__bitfields.html#ac0871b6841437e5cf2e3d00e21cd65d6">_hw_fb_csarn::_hw_fb_csarn_bitfields::BA</a></div><div class="ttdeci">uint32_t BA</div><div class="ttdef"><b>Definition:</b> MK64F12_fb.h:119</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
