Classic Timing Analyzer report for serialassincrona
Tue Feb 26 18:09:20 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                       ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.633 ns                                       ; PARTIDA                    ; deslocador_uc:inst4|sreg.a    ; --         ; CLOCK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.229 ns                                       ; deslocador_uc:inst4|sreg.a ; DSERIAL                       ; CLOCK      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.059 ns                                      ; PARTIDA                    ; deslocador_uc:inst4|sreg.init ; --         ; CLOCK    ; 0            ;
; Clock Setup: 'CLOCK'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a ; 74165:inst2|38                ; CLOCK      ; CLOCK    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                            ;                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------+-------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                                               ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|38                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.473 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|84                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.306 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|79                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.306 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst11|98               ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.301 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|65                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.295 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|98                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.090 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|37                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.090 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|70                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.087 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|34     ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.057 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74163:inst6|f74163:sub|111    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74163:inst6|f74163:sub|134    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74165:inst2|93                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 1.003 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|38                ; 74165:inst2|37                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.933 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|134    ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.880 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|122    ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74163:inst6|f74163:sub|34     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; 74163:inst6|f74163:sub|122    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|84                ; 74165:inst2|93                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.816 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|34     ; 74163:inst6|f74163:sub|134    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|37                ; 74165:inst2|65                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst11|98               ; 74165:inst2|38                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|65                ; 74165:inst2|70                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.744 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.init ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.675 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|111    ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.672 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; deslocador_uc:inst4|sreg.init ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.668 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|70                ; 74165:inst2|79                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.664 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|122    ; 74163:inst6|f74163:sub|134    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.649 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|34     ; 74163:inst6|f74163:sub|122    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.644 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|93                ; 74165:inst2|98                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.604 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74165:inst2|79                ; 74165:inst2|84                ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.499 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|111    ; 74163:inst6|f74163:sub|111    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; deslocador_uc:inst4|sreg.a    ; deslocador_uc:inst4|sreg.a    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|34     ; 74163:inst6|f74163:sub|34     ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|134    ; 74163:inst6|f74163:sub|134    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|122    ; 74163:inst6|f74163:sub|122    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|34     ; 74163:inst6|f74163:sub|111    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.442 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|111    ; 74163:inst6|f74163:sub|122    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.430 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; 74163:inst6|f74163:sub|111    ; 74163:inst6|f74163:sub|134    ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.421 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; divfreq_gen:inst1|contagem[0] ; divfreq_gen:inst1|q_tmp       ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.406 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; divfreq_gen:inst1|q_tmp       ; divfreq_gen:inst1|q_tmp       ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; divfreq_gen:inst1|contagem[0] ; divfreq_gen:inst1|contagem[0] ; CLOCK      ; CLOCK    ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+---------+-------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                            ; To Clock ;
+-------+--------------+------------+---------+-------------------------------+----------+
; N/A   ; None         ; 0.633 ns   ; PARTIDA ; deslocador_uc:inst4|sreg.a    ; CLOCK    ;
; N/A   ; None         ; 0.298 ns   ; PARTIDA ; deslocador_uc:inst4|sreg.init ; CLOCK    ;
+-------+--------------+------------+---------+-------------------------------+----------+


+---------------------------------------------------------------------------------------+
; tco                                                                                   ;
+-------+--------------+------------+----------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To      ; From Clock ;
+-------+--------------+------------+----------------------------+---------+------------+
; N/A   ; None         ; 9.229 ns   ; deslocador_uc:inst4|sreg.a ; DSERIAL ; CLOCK      ;
; N/A   ; None         ; 8.808 ns   ; 74165:inst2|98             ; DSERIAL ; CLOCK      ;
; N/A   ; None         ; 4.634 ns   ; divfreq_gen:inst1|q_tmp    ; CLOCK2  ; CLOCK      ;
+-------+--------------+------------+----------------------------+---------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+---------+-------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                            ; To Clock ;
+---------------+-------------+-----------+---------+-------------------------------+----------+
; N/A           ; None        ; -0.059 ns ; PARTIDA ; deslocador_uc:inst4|sreg.init ; CLOCK    ;
; N/A           ; None        ; -0.394 ns ; PARTIDA ; deslocador_uc:inst4|sreg.a    ; CLOCK    ;
+---------------+-------------+-----------+---------+-------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Feb 26 18:09:19 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "divfreq_gen:inst1|q_tmp" as buffer
Info: Clock "CLOCK" Internal fmax is restricted to 500.0 MHz between source register "deslocador_uc:inst4|sreg.a" and destination register "74165:inst2|38"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.473 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.a'
            Info: 2: + IC(0.727 ns) + CELL(0.746 ns) = 1.473 ns; Loc. = LCFF_X35_Y10_N17; Fanout = 1; REG Node = '74165:inst2|38'
            Info: Total cell delay = 0.746 ns ( 50.64 % )
            Info: Total interconnect delay = 0.727 ns ( 49.36 % )
        Info: - Smallest clock skew is -0.004 ns
            Info: + Shortest clock path from clock "CLOCK" to destination register is 4.737 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 2; CLK Node = 'CLOCK'
                Info: 2: + IC(0.586 ns) + CELL(0.712 ns) = 2.162 ns; Loc. = LCFF_X1_Y16_N27; Fanout = 3; REG Node = 'divfreq_gen:inst1|q_tmp'
                Info: 3: + IC(1.282 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'divfreq_gen:inst1|q_tmp~clkctrl'
                Info: 4: + IC(0.675 ns) + CELL(0.618 ns) = 4.737 ns; Loc. = LCFF_X35_Y10_N17; Fanout = 1; REG Node = '74165:inst2|38'
                Info: Total cell delay = 2.194 ns ( 46.32 % )
                Info: Total interconnect delay = 2.543 ns ( 53.68 % )
            Info: - Longest clock path from clock "CLOCK" to source register is 4.741 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 2; CLK Node = 'CLOCK'
                Info: 2: + IC(0.586 ns) + CELL(0.712 ns) = 2.162 ns; Loc. = LCFF_X1_Y16_N27; Fanout = 3; REG Node = 'divfreq_gen:inst1|q_tmp'
                Info: 3: + IC(1.282 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'divfreq_gen:inst1|q_tmp~clkctrl'
                Info: 4: + IC(0.679 ns) + CELL(0.618 ns) = 4.741 ns; Loc. = LCFF_X38_Y11_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.a'
                Info: Total cell delay = 2.194 ns ( 46.28 % )
                Info: Total interconnect delay = 2.547 ns ( 53.72 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "deslocador_uc:inst4|sreg.a" (data pin = "PARTIDA", clock pin = "CLOCK") is 0.633 ns
    Info: + Longest pin to register delay is 5.284 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 2; PIN Node = 'PARTIDA'
        Info: 2: + IC(3.919 ns) + CELL(0.346 ns) = 5.129 ns; Loc. = LCCOMB_X38_Y11_N6; Fanout = 1; COMB Node = 'deslocador_uc:inst4|Selector0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.284 ns; Loc. = LCFF_X38_Y11_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.a'
        Info: Total cell delay = 1.365 ns ( 25.83 % )
        Info: Total interconnect delay = 3.919 ns ( 74.17 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLOCK" to destination register is 4.741 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 2; CLK Node = 'CLOCK'
        Info: 2: + IC(0.586 ns) + CELL(0.712 ns) = 2.162 ns; Loc. = LCFF_X1_Y16_N27; Fanout = 3; REG Node = 'divfreq_gen:inst1|q_tmp'
        Info: 3: + IC(1.282 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'divfreq_gen:inst1|q_tmp~clkctrl'
        Info: 4: + IC(0.679 ns) + CELL(0.618 ns) = 4.741 ns; Loc. = LCFF_X38_Y11_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.a'
        Info: Total cell delay = 2.194 ns ( 46.28 % )
        Info: Total interconnect delay = 2.547 ns ( 53.72 % )
Info: tco from clock "CLOCK" to destination pin "DSERIAL" through register "deslocador_uc:inst4|sreg.a" is 9.229 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 4.741 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 2; CLK Node = 'CLOCK'
        Info: 2: + IC(0.586 ns) + CELL(0.712 ns) = 2.162 ns; Loc. = LCFF_X1_Y16_N27; Fanout = 3; REG Node = 'divfreq_gen:inst1|q_tmp'
        Info: 3: + IC(1.282 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'divfreq_gen:inst1|q_tmp~clkctrl'
        Info: 4: + IC(0.679 ns) + CELL(0.618 ns) = 4.741 ns; Loc. = LCFF_X38_Y11_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.a'
        Info: Total cell delay = 2.194 ns ( 46.28 % )
        Info: Total interconnect delay = 2.547 ns ( 53.72 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.394 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N7; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.a'
        Info: 2: + IC(0.388 ns) + CELL(0.366 ns) = 0.754 ns; Loc. = LCCOMB_X39_Y11_N2; Fanout = 1; COMB Node = 'inst5'
        Info: 3: + IC(1.688 ns) + CELL(1.952 ns) = 4.394 ns; Loc. = PIN_E7; Fanout = 0; PIN Node = 'DSERIAL'
        Info: Total cell delay = 2.318 ns ( 52.75 % )
        Info: Total interconnect delay = 2.076 ns ( 47.25 % )
Info: th for register "deslocador_uc:inst4|sreg.init" (data pin = "PARTIDA", clock pin = "CLOCK") is -0.059 ns
    Info: + Longest clock path from clock "CLOCK" to destination register is 4.741 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L20; Fanout = 2; CLK Node = 'CLOCK'
        Info: 2: + IC(0.586 ns) + CELL(0.712 ns) = 2.162 ns; Loc. = LCFF_X1_Y16_N27; Fanout = 3; REG Node = 'divfreq_gen:inst1|q_tmp'
        Info: 3: + IC(1.282 ns) + CELL(0.000 ns) = 3.444 ns; Loc. = CLKCTRL_G2; Fanout = 15; COMB Node = 'divfreq_gen:inst1|q_tmp~clkctrl'
        Info: 4: + IC(0.679 ns) + CELL(0.618 ns) = 4.741 ns; Loc. = LCFF_X38_Y11_N25; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.init'
        Info: Total cell delay = 2.194 ns ( 46.28 % )
        Info: Total interconnect delay = 2.547 ns ( 53.72 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.949 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N2; Fanout = 2; PIN Node = 'PARTIDA'
        Info: 2: + IC(3.877 ns) + CELL(0.053 ns) = 4.794 ns; Loc. = LCCOMB_X38_Y11_N24; Fanout = 1; COMB Node = 'deslocador_uc:inst4|snext.init~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.949 ns; Loc. = LCFF_X38_Y11_N25; Fanout = 18; REG Node = 'deslocador_uc:inst4|sreg.init'
        Info: Total cell delay = 1.072 ns ( 21.66 % )
        Info: Total interconnect delay = 3.877 ns ( 78.34 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Tue Feb 26 18:09:20 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


