# Hardware-in-the-Loop Test Framework for Open FPGAs

This is a project to develop a fully automated, hardware-in-the-loop, framework for
testing open source FPGA flows. Its first target is the Yosys, nextpnr and Trellis
flow for Lattice ECP5 FPGAs.

