Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Oct 21 16:31:11 2019
| Host         : DESKTOP-K7TT83H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIFO_FPGA_timing_summary_routed.rpt -pb FIFO_FPGA_timing_summary_routed.pb -rpx FIFO_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : FIFO_FPGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: clk/clk_5KHz_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: input_but/debounced_button_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 129 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.146        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.146        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 clk/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 2.247ns (46.265%)  route 2.610ns (53.735%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk/clk_5KHz_reg_0
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.378    clk/count2[24]
    SLICE_X12Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.502 r  clk/count20_carry_i_9/O
                         net (fo=1, routed)           0.959     7.460    clk/count20_carry_i_9_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.584 r  clk/count20_carry_i_5/O
                         net (fo=6, routed)           0.818     8.402    clk/count20_carry_i_5_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.526 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.526    clk/count2_0[4]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.927 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.927    clk/count20_carry_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.041    clk/count20_carry__0_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.155    clk/count20_carry__1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.269 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.269    clk/count20_carry__2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.383    clk/count20_carry__3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  clk/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.611 r  clk/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.611    clk/count20_carry__5_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.945 r  clk/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.945    clk/p_0_in[30]
    SLICE_X13Y42         FDRE                                         r  clk/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    clk/clk_5KHz_reg_0
    SLICE_X13Y42         FDRE                                         r  clk/count2_reg[30]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)        0.062    15.091    clk/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 clk/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 2.152ns (45.193%)  route 2.610ns (54.807%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk/clk_5KHz_reg_0
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.378    clk/count2[24]
    SLICE_X12Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.502 r  clk/count20_carry_i_9/O
                         net (fo=1, routed)           0.959     7.460    clk/count20_carry_i_9_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.584 r  clk/count20_carry_i_5/O
                         net (fo=6, routed)           0.818     8.402    clk/count20_carry_i_5_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.526 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.526    clk/count2_0[4]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.927 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.927    clk/count20_carry_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.041    clk/count20_carry__0_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.155    clk/count20_carry__1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.269 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.269    clk/count20_carry__2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.383    clk/count20_carry__3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  clk/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.611 r  clk/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.611    clk/count20_carry__5_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.850 r  clk/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.850    clk/p_0_in[31]
    SLICE_X13Y42         FDRE                                         r  clk/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    clk/clk_5KHz_reg_0
    SLICE_X13Y42         FDRE                                         r  clk/count2_reg[31]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)        0.062    15.091    clk/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 clk/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 2.136ns (45.008%)  route 2.610ns (54.992%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk/clk_5KHz_reg_0
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.378    clk/count2[24]
    SLICE_X12Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.502 r  clk/count20_carry_i_9/O
                         net (fo=1, routed)           0.959     7.460    clk/count20_carry_i_9_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.584 r  clk/count20_carry_i_5/O
                         net (fo=6, routed)           0.818     8.402    clk/count20_carry_i_5_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.526 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.526    clk/count2_0[4]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.927 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.927    clk/count20_carry_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.041    clk/count20_carry__0_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.155    clk/count20_carry__1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.269 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.269    clk/count20_carry__2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.383    clk/count20_carry__3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  clk/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.611 r  clk/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.611    clk/count20_carry__5_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.834 r  clk/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.834    clk/p_0_in[29]
    SLICE_X13Y42         FDRE                                         r  clk/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    clk/clk_5KHz_reg_0
    SLICE_X13Y42         FDRE                                         r  clk/count2_reg[29]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)        0.062    15.091    clk/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 clk/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 2.133ns (44.973%)  route 2.610ns (55.027%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk/clk_5KHz_reg_0
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.378    clk/count2[24]
    SLICE_X12Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.502 r  clk/count20_carry_i_9/O
                         net (fo=1, routed)           0.959     7.460    clk/count20_carry_i_9_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.584 r  clk/count20_carry_i_5/O
                         net (fo=6, routed)           0.818     8.402    clk/count20_carry_i_5_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.526 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.526    clk/count2_0[4]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.927 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.927    clk/count20_carry_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.041    clk/count20_carry__0_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.155    clk/count20_carry__1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.269 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.269    clk/count20_carry__2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.383    clk/count20_carry__3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  clk/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.831 r  clk/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.831    clk/p_0_in[26]
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    clk/clk_5KHz_reg_0
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[26]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)        0.062    15.091    clk/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 clk/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 2.112ns (44.729%)  route 2.610ns (55.271%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk/clk_5KHz_reg_0
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.378    clk/count2[24]
    SLICE_X12Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.502 r  clk/count20_carry_i_9/O
                         net (fo=1, routed)           0.959     7.460    clk/count20_carry_i_9_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.584 r  clk/count20_carry_i_5/O
                         net (fo=6, routed)           0.818     8.402    clk/count20_carry_i_5_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.526 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.526    clk/count2_0[4]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.927 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.927    clk/count20_carry_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.041    clk/count20_carry__0_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.155    clk/count20_carry__1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.269 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.269    clk/count20_carry__2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.383    clk/count20_carry__3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  clk/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.810 r  clk/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.810    clk/p_0_in[28]
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    clk/clk_5KHz_reg_0
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[28]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)        0.062    15.091    clk/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 clk/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 2.038ns (43.849%)  route 2.610ns (56.151%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk/clk_5KHz_reg_0
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.378    clk/count2[24]
    SLICE_X12Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.502 r  clk/count20_carry_i_9/O
                         net (fo=1, routed)           0.959     7.460    clk/count20_carry_i_9_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.584 r  clk/count20_carry_i_5/O
                         net (fo=6, routed)           0.818     8.402    clk/count20_carry_i_5_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.526 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.526    clk/count2_0[4]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.927 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.927    clk/count20_carry_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.041    clk/count20_carry__0_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.155    clk/count20_carry__1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.269 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.269    clk/count20_carry__2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.383    clk/count20_carry__3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  clk/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.736 r  clk/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.736    clk/p_0_in[27]
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    clk/clk_5KHz_reg_0
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[27]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)        0.062    15.091    clk/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 clk/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 2.022ns (43.655%)  route 2.610ns (56.345%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.567     5.088    clk/clk_5KHz_reg_0
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clk/count2_reg[24]/Q
                         net (fo=2, routed)           0.833     6.378    clk/count2[24]
    SLICE_X12Y41         LUT4 (Prop_lut4_I2_O)        0.124     6.502 r  clk/count20_carry_i_9/O
                         net (fo=1, routed)           0.959     7.460    clk/count20_carry_i_9_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.584 r  clk/count20_carry_i_5/O
                         net (fo=6, routed)           0.818     8.402    clk/count20_carry_i_5_n_0
    SLICE_X13Y35         LUT5 (Prop_lut5_I4_O)        0.124     8.526 r  clk/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.526    clk/count2_0[4]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.927 r  clk/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.927    clk/count20_carry_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.041 r  clk/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.041    clk/count20_carry__0_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.155 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.155    clk/count20_carry__1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.269 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.269    clk/count20_carry__2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.383 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.383    clk/count20_carry__3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.497 r  clk/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.497    clk/count20_carry__4_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.720 r  clk/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.720    clk/p_0_in[25]
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    clk/clk_5KHz_reg_0
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[25]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)        0.062    15.091    clk/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 clk/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.940ns (41.940%)  route 2.686ns (58.060%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.568     5.089    clk/clk_5KHz_reg_0
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk/count2_reg[27]/Q
                         net (fo=2, routed)           0.962     6.508    clk/count2[27]
    SLICE_X12Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.632 r  clk/count20_carry_i_6/O
                         net (fo=1, routed)           0.670     7.302    clk/count20_carry_i_6_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.426 r  clk/count20_carry_i_2/O
                         net (fo=6, routed)           1.053     8.479    clk/count20_carry_i_2_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.603 r  clk/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.603    clk/count2_0[10]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.153 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.153    clk/count20_carry__1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.267 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.267    clk/count20_carry__2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.381    clk/count20_carry__3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.715 r  clk/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.715    clk/p_0_in[22]
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.448    14.789    clk/clk_5KHz_reg_0
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[22]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y40         FDRE (Setup_fdre_C_D)        0.062    15.090    clk/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 clk/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 1.919ns (41.675%)  route 2.686ns (58.325%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.568     5.089    clk/clk_5KHz_reg_0
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk/count2_reg[27]/Q
                         net (fo=2, routed)           0.962     6.508    clk/count2[27]
    SLICE_X12Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.632 r  clk/count20_carry_i_6/O
                         net (fo=1, routed)           0.670     7.302    clk/count20_carry_i_6_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.426 r  clk/count20_carry_i_2/O
                         net (fo=6, routed)           1.053     8.479    clk/count20_carry_i_2_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.603 r  clk/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.603    clk/count2_0[10]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.153 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.153    clk/count20_carry__1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.267 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.267    clk/count20_carry__2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.381    clk/count20_carry__3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.694 r  clk/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.694    clk/p_0_in[24]
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.448    14.789    clk/clk_5KHz_reg_0
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[24]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y40         FDRE (Setup_fdre_C_D)        0.062    15.090    clk/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 clk/count2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 1.845ns (40.722%)  route 2.686ns (59.278%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.568     5.089    clk/clk_5KHz_reg_0
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk/count2_reg[27]/Q
                         net (fo=2, routed)           0.962     6.508    clk/count2[27]
    SLICE_X12Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.632 r  clk/count20_carry_i_6/O
                         net (fo=1, routed)           0.670     7.302    clk/count20_carry_i_6_n_0
    SLICE_X12Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.426 r  clk/count20_carry_i_2/O
                         net (fo=6, routed)           1.053     8.479    clk/count20_carry_i_2_n_0
    SLICE_X13Y37         LUT5 (Prop_lut5_I1_O)        0.124     8.603 r  clk/count20_carry__1_i_1/O
                         net (fo=1, routed)           0.000     8.603    clk/count2_0[10]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.153 r  clk/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.153    clk/count20_carry__1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.267 r  clk/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.267    clk/count20_carry__2_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.381 r  clk/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.381    clk/count20_carry__3_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.620 r  clk/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.620    clk/p_0_in[23]
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.448    14.789    clk/clk_5KHz_reg_0
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[23]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y40         FDRE (Setup_fdre_C_D)        0.062    15.090    clk/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk/clk_5KHz_reg_0
    SLICE_X13Y38         FDRE                                         r  clk/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk/count2_reg[16]/Q
                         net (fo=2, routed)           0.117     1.705    clk/count2[16]
    SLICE_X13Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.813    clk/p_0_in[16]
    SLICE_X13Y38         FDRE                                         r  clk/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk/clk_5KHz_reg_0
    SLICE_X13Y38         FDRE                                         r  clk/count2_reg[16]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y38         FDRE (Hold_fdre_C_D)         0.105     1.552    clk/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk/clk_5KHz_reg_0
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk/count2_reg[28]/Q
                         net (fo=2, routed)           0.117     1.706    clk/count2[28]
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.814    clk/p_0_in[28]
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk/clk_5KHz_reg_0
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[28]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y41         FDRE (Hold_fdre_C_D)         0.105     1.553    clk/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk/clk_5KHz_reg_0
    SLICE_X13Y37         FDRE                                         r  clk/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk/count2_reg[12]/Q
                         net (fo=2, routed)           0.119     1.706    clk/count2[12]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk/p_0_in[12]
    SLICE_X13Y37         FDRE                                         r  clk/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk/clk_5KHz_reg_0
    SLICE_X13Y37         FDRE                                         r  clk/count2_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X13Y37         FDRE (Hold_fdre_C_D)         0.105     1.551    clk/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk/clk_5KHz_reg_0
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk/count2_reg[24]/Q
                         net (fo=2, routed)           0.120     1.709    clk/count2[24]
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  clk/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.817    clk/p_0_in[24]
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk/clk_5KHz_reg_0
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[24]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y40         FDRE (Hold_fdre_C_D)         0.105     1.553    clk/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk/clk_5KHz_reg_0
    SLICE_X13Y39         FDRE                                         r  clk/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk/count2_reg[20]/Q
                         net (fo=2, routed)           0.120     1.708    clk/count2[20]
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  clk/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.816    clk/p_0_in[20]
    SLICE_X13Y39         FDRE                                         r  clk/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk/clk_5KHz_reg_0
    SLICE_X13Y39         FDRE                                         r  clk/count2_reg[20]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.105     1.552    clk/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk/count2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk/clk_5KHz_reg_0
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk/count2_reg[25]/Q
                         net (fo=2, routed)           0.116     1.705    clk/count2[25]
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  clk/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.820    clk/p_0_in[25]
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk/clk_5KHz_reg_0
    SLICE_X13Y41         FDRE                                         r  clk/count2_reg[25]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y41         FDRE (Hold_fdre_C_D)         0.105     1.553    clk/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    clk/clk_5KHz_reg_0
    SLICE_X13Y39         FDRE                                         r  clk/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk/count2_reg[17]/Q
                         net (fo=2, routed)           0.117     1.705    clk/count2[17]
    SLICE_X13Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  clk/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.820    clk/p_0_in[17]
    SLICE_X13Y39         FDRE                                         r  clk/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    clk/clk_5KHz_reg_0
    SLICE_X13Y39         FDRE                                         r  clk/count2_reg[17]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.105     1.552    clk/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk/count2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk/clk_5KHz_reg_0
    SLICE_X13Y42         FDRE                                         r  clk/count2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk/count2_reg[29]/Q
                         net (fo=2, routed)           0.117     1.706    clk/count2[29]
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.821 r  clk/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.821    clk/p_0_in[29]
    SLICE_X13Y42         FDRE                                         r  clk/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk/clk_5KHz_reg_0
    SLICE_X13Y42         FDRE                                         r  clk/count2_reg[29]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y42         FDRE (Hold_fdre_C_D)         0.105     1.553    clk/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk/count2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.448    clk/clk_5KHz_reg_0
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clk/count2_reg[21]/Q
                         net (fo=2, routed)           0.117     1.706    clk/count2[21]
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.821 r  clk/count20_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.821    clk/p_0_in[21]
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     1.962    clk/clk_5KHz_reg_0
    SLICE_X13Y40         FDRE                                         r  clk/count2_reg[21]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y40         FDRE (Hold_fdre_C_D)         0.105     1.553    clk/count2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    clk/clk_5KHz_reg_0
    SLICE_X13Y37         FDRE                                         r  clk/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk/count2_reg[11]/Q
                         net (fo=2, routed)           0.122     1.709    clk/count2[11]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  clk/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.820    clk/p_0_in[11]
    SLICE_X13Y37         FDRE                                         r  clk/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100MHz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    clk/clk_5KHz_reg_0
    SLICE_X13Y37         FDRE                                         r  clk/count2_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X13Y37         FDRE (Hold_fdre_C_D)         0.105     1.551    clk/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y37   clk/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y36   clk/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y37   clk/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y37   clk/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y37   clk/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y38   clk/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y38   clk/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y38   clk/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y38   clk/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   clk/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   clk/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   clk/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   clk/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   clk/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   clk/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   clk/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   clk/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   clk/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y35   clk/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y41   clk/count2_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y41   clk/count2_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y41   clk/count2_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y41   clk/count2_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y42   clk/count2_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y42   clk/count2_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y42   clk/count2_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   clk/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   clk/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y37   clk/count2_reg[10]/C



