$date
	Thu Sep 15 14:36:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module question4_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module q4 $end
$var wire 1 " a $end
$var wire 1 & an $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ' cn $end
$var wire 1 % d $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
1&
0%
0$
0#
0"
0!
$end
#20
1!
1%
#40
0!
0'
0%
1$
#60
1!
1%
#80
0!
1'
0%
0$
1#
#100
1!
1%
#120
0'
0%
1$
#140
1%
#160
0!
1'
0&
0%
0$
0#
1"
#180
1!
1%
#200
0!
0'
0%
1$
#220
1%
#240
1'
0%
0$
1#
#260
1!
1%
#280
0!
0'
0%
1$
#300
1%
#320
