
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 7.55

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.29 source latency count[1]$_DFFE_PN0P_/CLK ^
  -0.29 target latency count[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net8 (net)
                  0.10    0.00    1.09 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.05    0.21    0.23    1.32 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net1 (net)
                  0.21    0.00    1.32 ^ count[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.32   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.08    0.15    0.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.08    0.00    0.29 ^ count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.29   clock reconvergence pessimism
                          0.25    0.54   library removal time
                                  0.54   data required time
-----------------------------------------------------------------------------
                                  0.54   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  0.78   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: count[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v enable (in)
                                         enable (net)
                  0.00    0.00    0.20 v input1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     5    0.08    0.18    0.19    0.39 v input1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net2 (net)
                  0.18    0.00    0.40 v _31_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.21    0.60 v _31_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _01_ (net)
                  0.08    0.00    0.60 v count[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.60   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.08    0.15    0.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.08    0.00    0.29 ^ count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.29   clock reconvergence pessimism
                          0.05    0.34   library hold time
                                  0.34   data required time
-----------------------------------------------------------------------------
                                  0.34   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net8 (net)
                  0.10    0.00    1.09 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.05    0.21    0.23    1.32 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net1 (net)
                  0.21    0.00    1.32 ^ count[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.32   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.10    0.14   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_0_clk (net)
                  0.10    0.00   10.14 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.01    0.08    0.14   10.29 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_1_1__leaf_clk (net)
                  0.08    0.00   10.29 ^ count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.29   clock reconvergence pessimism
                          0.11   10.39   library recovery time
                                 10.39   data required time
-----------------------------------------------------------------------------
                                 10.39   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  9.07   slack (MET)


Startpoint: count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.08    0.15    0.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.08    0.00    0.29 ^ count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.23    0.54    0.83 ^ count[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net4 (net)
                  0.23    0.00    0.83 ^ _25_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.07    0.90 v _25_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _17_ (net)
                  0.09    0.00    0.90 v _41_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.15    0.25    1.15 v _41_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _18_ (net)
                  0.15    0.00    1.15 v _23_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.05    0.14    0.25    1.40 v _23_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _05_ (net)
                  0.14    0.00    1.40 v _24_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.16    1.56 v _24_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net7 (net)
                  0.05    0.00    1.56 v output6/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.69    2.25 v output6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         tc (net)
                  0.15    0.00    2.25 v tc (out)
                                  2.25   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.25   data arrival time
-----------------------------------------------------------------------------
                                  7.55   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: count[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net8 (net)
                  0.10    0.00    1.09 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.05    0.21    0.23    1.32 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net1 (net)
                  0.21    0.00    1.32 ^ count[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.32   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.02    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.10    0.14   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_0_clk (net)
                  0.10    0.00   10.14 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.01    0.08    0.14   10.29 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_1_1__leaf_clk (net)
                  0.08    0.00   10.29 ^ count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.29   clock reconvergence pessimism
                          0.11   10.39   library recovery time
                                 10.39   data required time
-----------------------------------------------------------------------------
                                 10.39   data required time
                                 -1.32   data arrival time
-----------------------------------------------------------------------------
                                  9.07   slack (MET)


Startpoint: count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.10    0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_0_clk (net)
                  0.10    0.00    0.14 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     2    0.02    0.08    0.15    0.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         clknet_1_0__leaf_clk (net)
                  0.08    0.00    0.29 ^ count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.23    0.54    0.83 ^ count[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net4 (net)
                  0.23    0.00    0.83 ^ _25_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.07    0.90 v _25_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _17_ (net)
                  0.09    0.00    0.90 v _41_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.15    0.25    1.15 v _41_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _18_ (net)
                  0.15    0.00    1.15 v _23_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     4    0.05    0.14    0.25    1.40 v _23_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _05_ (net)
                  0.14    0.00    1.40 v _24_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.05    0.16    1.56 v _24_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         net7 (net)
                  0.05    0.00    1.56 v output6/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.69    2.25 v output6/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         tc (net)
                  0.15    0.00    2.25 v tc (out)
                                  2.25   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -2.25   data arrival time
-----------------------------------------------------------------------------
                                  7.55   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
2.5192623138427734

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8997

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.28298279643058777

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9695

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: count[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.15    0.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.00    0.29 ^ count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.54    0.83 ^ count[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.90 v _25_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.25    1.15 v _41_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.25    1.40 v _23_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.14    1.54 ^ _30_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.17    1.71 ^ _31_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.71 ^ count[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.71   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.14   10.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.15   10.29 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.00   10.29 ^ count[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.29   clock reconvergence pessimism
  -0.12   10.16   library setup time
          10.16   data required time
---------------------------------------------------------
          10.16   data required time
          -1.71   data arrival time
---------------------------------------------------------
           8.46   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.14    0.29 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.00    0.29 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.43    0.72 v count[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.09    0.81 ^ _39_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.07    0.88 v _40_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    0.88 v count[3]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.88   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.14    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.14    0.29 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
   0.00    0.29 ^ count[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.29   clock reconvergence pessimism
   0.05    0.33   library hold time
           0.33   data required time
---------------------------------------------------------
           0.33   data required time
          -0.88   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2855

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.2883

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.2509

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
7.5491

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
335.381403

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.25e-04   2.84e-04   2.40e-09   1.11e-03  32.5%
Combinational          1.43e-03   5.07e-04   6.20e-09   1.94e-03  56.8%
Clock                  2.17e-04   1.48e-04   3.55e-09   3.65e-04  10.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.47e-03   9.39e-04   1.21e-08   3.41e-03 100.0%
                          72.5%      27.5%       0.0%
