
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003725                       # Number of seconds simulated
sim_ticks                                  3725257500                       # Number of ticks simulated
final_tick                                 3725257500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 293799                       # Simulator instruction rate (inst/s)
host_op_rate                                   293799                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              218894919                       # Simulator tick rate (ticks/s)
host_mem_usage                                 637024                       # Number of bytes of host memory used
host_seconds                                    17.02                       # Real time elapsed on the host
sim_insts                                     5000002                       # Number of instructions simulated
sim_ops                                       5000002                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           97664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          251392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             349056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        97664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         97664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       121408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          121408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1897                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1897                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           26216711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           67483120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93699831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      26216711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26216711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        32590499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32590499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        32590499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          26216711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          67483120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126290330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5454                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1897                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5454                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1897                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 348992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  119744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  349056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               121408                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              102                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3724101000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5454                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1897                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    272.288205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.235509                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.819483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          400     23.24%     23.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          573     33.29%     56.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          414     24.06%     80.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           92      5.35%     85.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           59      3.43%     89.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      2.09%     91.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      1.45%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      1.16%     94.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          102      5.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1721                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.594595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.393259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    165.275548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            103     92.79%     92.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            7      6.31%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.90%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           111                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.855856                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.827374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.989461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               63     56.76%     56.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.90%     57.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               47     42.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           111                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     60211250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               162455000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27265000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11041.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29791.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        93.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.47                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4221                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1381                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.80                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     506611.48                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5745600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3135000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18759000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5728320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            243091680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1020494655                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1338081750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2635036005                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            707.945744                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2220294250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     124280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1377527000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7265160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3964125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23758800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6395760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            243091680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1584922905                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            842961000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2712359430                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            728.722646                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1393482000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     124280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2204325500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  260438                       # Number of BP lookups
system.cpu.branchPred.condPredicted             45413                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2506                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               148531                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  143046                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.307168                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  106251                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       471537                       # DTB read hits
system.cpu.dtb.read_misses                        123                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                   471660                       # DTB read accesses
system.cpu.dtb.write_hits                       56878                       # DTB write hits
system.cpu.dtb.write_misses                       168                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   57046                       # DTB write accesses
system.cpu.dtb.data_hits                       528415                       # DTB hits
system.cpu.dtb.data_misses                        291                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                   528706                       # DTB accesses
system.cpu.itb.fetch_hits                      615525                       # ITB hits
system.cpu.itb.fetch_misses                       115                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  615640                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   59                       # Number of system calls
system.cpu.numCycles                          7450516                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             832084                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5050408                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      260438                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             249297                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6445365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5402                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4489                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    615525                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2173                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7284714                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.693288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.894386                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6219694     85.38%     85.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3854      0.05%     85.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   290531      3.99%     89.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2953      0.04%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   362713      4.98%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2631      0.04%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   111916      1.54%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2246      0.03%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   288176      3.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7284714                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.034956                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.677860                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   415430                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6225769                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     35183                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                606474                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1858                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               107644                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   852                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                5039821                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3295                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1858                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   518926                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3092133                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          16258                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    417232                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3238307                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5037619                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   445                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3067190                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    232                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  49529                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4810583                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7271462                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1033627                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6237754                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4794249                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    16233                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                474                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            380                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4146276                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               468031                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               57974                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1596                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              533                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5018770                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 692                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5019142                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               137                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           19366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         8934                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7284714                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.688996                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.799403                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3448090     47.33%     47.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2931974     40.25%     87.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              676904      9.29%     96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              202544      2.78%     99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8431      0.12%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               11509      0.16%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                3057      0.04%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1523      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 682      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7284714                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     146      0.60%      0.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                19100     78.63%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2970     12.23%     91.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2074      8.54%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                518543     10.33%     10.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  144      0.00%     10.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     10.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2647405     52.75%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   8      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1323541     26.37%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               472271      9.41%     98.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               57230      1.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5019142                       # Type of FU issued
system.cpu.iq.rate                           0.673664                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       24290                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004839                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8468978                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            607033                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       582261                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8878446                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4431869                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4429610                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 594626                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4448806                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1464                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3415                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2451                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5012                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1858                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  750351                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                234445                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5034298                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               493                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                468031                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                57974                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                377                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95447                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 18050                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             81                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            446                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1413                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1859                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5017565                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                471661                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1576                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         14836                       # number of nop insts executed
system.cpu.iew.exec_refs                       528708                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   257196                       # Number of branches executed
system.cpu.iew.exec_stores                      57047                       # Number of stores executed
system.cpu.iew.exec_rate                     0.673452                       # Inst execution rate
system.cpu.iew.wb_sent                        5012346                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5011871                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4232338                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5226144                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.672688                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.809840                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           20450                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             641                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1663                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7281050                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.688568                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.307437                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4478786     61.51%     61.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1722264     23.65%     85.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       724514      9.95%     95.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       158874      2.18%     97.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4209      0.06%     97.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53355      0.73%     98.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1974      0.03%     98.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26460      0.36%     98.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       110614      1.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7281050                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5013501                       # Number of instructions committed
system.cpu.commit.committedOps                5013501                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520131                       # Number of memory references committed
system.cpu.commit.loads                        464608                       # Number of loads committed
system.cpu.commit.membars                         292                       # Number of memory barriers committed
system.cpu.commit.branches                     254984                       # Number of branches committed
system.cpu.commit.fp_insts                    4428921                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1027906                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105675                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13499      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           509022     10.15%     10.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2647019     52.80%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              8      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1323392     26.40%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          464900      9.27%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55523      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5013501                       # Class of committed instruction
system.cpu.commit.bw_lim_events                110614                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12202658                       # The number of ROB reads
system.cpu.rob.rob_writes                    10071681                       # The number of ROB writes
system.cpu.timesIdled                            8576                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          165802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5000002                       # Number of Instructions Simulated
system.cpu.committedOps                       5000002                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.490103                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.490103                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.671095                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.671095                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1026340                       # number of integer regfile reads
system.cpu.int_regfile_writes                  399806                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6236409                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4403507                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     661                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    582                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              4976                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.664040                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              510691                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5104                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.057014                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          33511000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.664040                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997375                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997375                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2089448                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2089448                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       463182                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          463182                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        46943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46943                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          276                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          276                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          290                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          290                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        510125                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           510125                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       510125                       # number of overall hits
system.cpu.dcache.overall_hits::total          510125                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2084                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8290                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8290                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           21                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        10374                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10374                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        10374                       # number of overall misses
system.cpu.dcache.overall_misses::total         10374                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     88467750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     88467750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    557610340                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    557610340                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       675000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       675000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    646078090                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    646078090                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    646078090                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    646078090                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       465266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       465266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          290                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          290                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       520499                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       520499                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       520499                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       520499                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004479                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.150091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.150091                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.070707                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.070707                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.019931                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019931                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.019931                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019931                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 42450.935701                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42450.935701                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67263.008444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67263.008444                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 32142.857143                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 32142.857143                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62278.589744                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62278.589744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62278.589744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62278.589744                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31365                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               737                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.557666                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         4205                       # number of writebacks
system.cpu.dcache.writebacks::total              4205                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          513                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          513                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4772                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4772                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         5285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5285                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         5285                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5285                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1571                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1571                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3518                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3518                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data           15                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         5089                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5089                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         5089                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5089                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     64558000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     64558000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    247407657                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    247407657                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       445000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       445000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    311965657                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    311965657                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    311965657                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    311965657                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003377                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.063694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.063694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.050505                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.050505                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009777                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009777                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009777                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009777                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 41093.570974                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41093.570974                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70326.224275                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70326.224275                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 29666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61301.956573                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61301.956573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61301.956573                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61301.956573                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10870                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.936461                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              603745                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10934                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.217212                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          12239750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.936461                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1241984                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1241984                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       603745                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          603745                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        603745                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           603745                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       603745                       # number of overall hits
system.cpu.icache.overall_hits::total          603745                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        11780                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11780                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        11780                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11780                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        11780                       # number of overall misses
system.cpu.icache.overall_misses::total         11780                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    279575244                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    279575244                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    279575244                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    279575244                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    279575244                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    279575244                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       615525                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       615525                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       615525                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       615525                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       615525                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       615525                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019138                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019138                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019138                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019138                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019138                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019138                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 23733.042784                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23733.042784                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 23733.042784                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23733.042784                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 23733.042784                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23733.042784                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          846                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          846                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          846                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          846                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          846                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          846                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        10934                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10934                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        10934                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10934                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        10934                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10934                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    225432256                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    225432256                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    225432256                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    225432256                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    225432256                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    225432256                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017764                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017764                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017764                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017764                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017764                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017764                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20617.546735                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20617.546735                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20617.546735                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20617.546735                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20617.546735                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20617.546735                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      3409                       # number of replacements
system.l2.tags.tagsinuse                  1873.553163                       # Cycle average of tags in use
system.l2.tags.total_refs                       11392                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5332                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.136534                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1048.475541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        638.003622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        187.074000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.511951                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.311525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.091345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.914821                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1923                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1463                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.938965                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     89823                       # Number of tag accesses
system.l2.tags.data_accesses                    89823                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                 9408                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  913                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10321                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4205                       # number of Writeback hits
system.l2.Writeback_hits::total                  4205                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                263                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   263                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  9408                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  1176                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10584                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 9408                       # number of overall hits
system.l2.overall_hits::cpu.data                 1176                       # number of overall hits
system.l2.overall_hits::total                   10584                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1526                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                672                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2198                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3256                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3256                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1526                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3928                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5454                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1526                       # number of overall misses
system.l2.overall_misses::cpu.data               3928                       # number of overall misses
system.l2.overall_misses::total                  5454                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    115587500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     53580250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       169167750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    240995250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     240995250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     115587500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     294575500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        410163000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    115587500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    294575500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       410163000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            10934                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             1585                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               12519                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4205                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4205                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3519                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3519                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             10934                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              5104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16038                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            10934                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             5104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16038                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.139565                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.423975                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.175573                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.925263                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.925263                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.139565                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.769592                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.340067                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.139565                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.769592                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.340067                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 75745.412844                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 79732.514881                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76964.399454                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 74015.740172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74015.740172                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75745.412844                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 74993.762729                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75204.070407                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75745.412844                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 74993.762729                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75204.070407                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1897                       # number of writebacks
system.l2.writebacks::total                      1897                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1526                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           672                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2198                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3256                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5454                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5454                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     98126500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     45911750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    144038250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    203879750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    203879750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     98126500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    249791500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    347918000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     98126500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    249791500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    347918000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.139565                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.423975                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.175573                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.925263                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.925263                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.139565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.769592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.340067                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.139565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.769592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.340067                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 64303.079948                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 68321.056548                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65531.505914                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 62616.630835                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62616.630835                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64303.079948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 63592.540733                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63791.345801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64303.079948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 63592.540733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63791.345801                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2198                       # Transaction distribution
system.membus.trans_dist::ReadResp               2198                       # Transaction distribution
system.membus.trans_dist::Writeback              1897                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3256                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3256                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       470464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  470464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7351                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7351    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7351                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7469500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14760500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              12519                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             12519                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             4205                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3519                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3519                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        21868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 36281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       699776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       595776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1295552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            20243                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20243    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              20243                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           14326500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16740244                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8442000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
