define({"topics":[{"title":"<ph>16.2.1<\/ph>\nCreating HDL Subsystems","shortdesc":"<p class=\"shortdesc\">The first step when implementing a complete system using Microchip Design Separation methodology is to achieve logical separation of various subsystems. Create logically separate HDL modules corresponding to the system.<\/p>","href":"GUID-D782718B-3B21-4DDE-B53E-C560B69BA145.html#GUID-80580989-808B-48FB-89E0-F94B12543483","attributes":{"data-id":"GUID-80580989-808B-48FB-89E0-F94B12543483"},"menu":{"hasChildren":false},"tocID":"GUID-80580989-808B-48FB-89E0-F94B12543483-d10733e18463","topics":[]},{"title":"<ph>16.2.2<\/ph>\nCreating Blocks","shortdesc":"<p class=\"shortdesc\">The next step is to create a Block for each subsystem of this design.<\/p>","href":"GUID-D782718B-3B21-4DDE-B53E-C560B69BA145.html#GUID-A7EB5E2A-A375-4B88-9B5B-B211BF26395D","attributes":{"data-id":"GUID-A7EB5E2A-A375-4B88-9B5B-B211BF26395D"},"menu":{"hasChildren":false},"tocID":"GUID-A7EB5E2A-A375-4B88-9B5B-B211BF26395D-d10733e18474","topics":[]},{"title":"<ph>16.2.3<\/ph>\nPublishing the Block","shortdesc":"<p class=\"shortdesc\">After you create the module with I\/Os inserted, publish the Block. Run Synthesis, and compile the subsystem (or its wrapper SmartDeisgnor HDL component). You can check for timing closure on the Block. Publish the Block without place-and-route information.<\/p>","href":"GUID-D782718B-3B21-4DDE-B53E-C560B69BA145.html#GUID-7E272736-7727-4134-9899-5DC18FAF7AE2","attributes":{"data-id":"GUID-7E272736-7727-4134-9899-5DC18FAF7AE2"},"menu":{"hasChildren":false},"tocID":"GUID-7E272736-7727-4134-9899-5DC18FAF7AE2-d10733e18485","topics":[]},{"title":"<ph>16.2.4<\/ph>\nCreating a Top-level Design","shortdesc":"<p class=\"shortdesc\"\/>","href":"GUID-D782718B-3B21-4DDE-B53E-C560B69BA145.html#GUID-FCDE16A2-1AE6-4787-97B3-20924F4E57B9","attributes":{"data-id":"GUID-FCDE16A2-1AE6-4787-97B3-20924F4E57B9"},"menu":{"hasChildren":false},"tocID":"GUID-FCDE16A2-1AE6-4787-97B3-20924F4E57B9-d10733e18496","topics":[]},{"title":"<ph>16.2.5<\/ph>\nFloorplanning Design with Separation Regions","shortdesc":"<p class=\"shortdesc\">Each Block of the design must be assigned to a separation region. You can define separation regions in Chip Planner or use a PDC file. For more information about floorplanning a design using Chip Planner, see the Libero online help.<\/p>","href":"GUID-D782718B-3B21-4DDE-B53E-C560B69BA145.html#GUID-BFB045A9-F414-4E2A-B970-FF5B9803C499","attributes":{"data-id":"GUID-BFB045A9-F414-4E2A-B970-FF5B9803C499"},"menu":{"hasChildren":false},"tocID":"GUID-BFB045A9-F414-4E2A-B970-FF5B9803C499-d10733e18507","topics":[]},{"title":"<ph>16.2.6<\/ph>\nComplete Place-and-Route","shortdesc":"<p class=\"shortdesc\"\/>","href":"GUID-D782718B-3B21-4DDE-B53E-C560B69BA145.html#GUID-5DEFF714-0EFB-4B84-8D2A-0D3AB5410881","attributes":{"data-id":"GUID-5DEFF714-0EFB-4B84-8D2A-0D3AB5410881"},"menu":{"hasChildren":false},"tocID":"GUID-5DEFF714-0EFB-4B84-8D2A-0D3AB5410881-d10733e18518","topics":[]},{"title":"<ph>16.2.7<\/ph>\nConfigure Security Settings and Generate the Programming File","shortdesc":"<p class=\"shortdesc\">After you complete place-and-route, extract the design information to execute MSVT.<\/p>","href":"GUID-D782718B-3B21-4DDE-B53E-C560B69BA145.html#GUID-D18DD138-F5B9-43D3-B130-41E333B55D53","attributes":{"data-id":"GUID-D18DD138-F5B9-43D3-B130-41E333B55D53"},"menu":{"hasChildren":false},"tocID":"GUID-D18DD138-F5B9-43D3-B130-41E333B55D53-d10733e18529","topics":[]},{"title":"<ph>16.2.8<\/ph>\nExecute MSVT","href":"GUID-D782718B-3B21-4DDE-B53E-C560B69BA145.html#GUID-83CDEEB1-9C23-44B7-A74F-C7F513474DD5","attributes":{"data-id":"GUID-83CDEEB1-9C23-44B7-A74F-C7F513474DD5"},"menu":{"hasChildren":false},"tocID":"GUID-83CDEEB1-9C23-44B7-A74F-C7F513474DD5-d10733e18540","topics":[]}]});