vhdl-compiler-alist is a variable defined in `vhdl-mode.el'.<br/>Its value is shown below.<br/><br/>Documentation:<br/>List of available VHDL compilers and their properties.<br/>Each list entry specifies the following items for a compiler:<br/>Compiler:<br/>  Compiler name    : name used in option `vhdl-compiler' to choose compiler<br/>  Compile command  : command used for source file compilation<br/>  Compile options  : compile options ("\1" inserts library name)<br/>  Make command     : command used for compilation using a Makefile<br/>  Make options     : make options ("\1" inserts Makefile name)<br/>  Generate Makefile: use built-in function or command to generate a Makefile<br/>                     ("\1" inserts Makefile name, "\2" inserts library name)<br/>  Library command  : command to create library directory ("\1" inserts<br/>                     library directory, "\2" inserts library name)<br/>  Compile directory: where compilation is run and the Makefile is placed<br/>  Library directory: directory of default library<br/>  Makefile name    : name of Makefile (default is "Makefile")<br/>  ID string        : compiler identification string (see `vhdl-project-alist')<br/>Error message:<br/>  Regexp           : regular expression to match error messages (*)<br/>  File subexp index: index of subexpression that matches the file name<br/>  Line subexp index: index of subexpression that matches the line number<br/>  Column subexp idx: index of subexpression that matches the column number<br/>File message:<br/>  Regexp           : regular expression to match a file name message<br/>  File subexp index: index of subexpression that matches the file name<br/>Unit-to-file name mapping: mapping of library unit names to names of files<br/>                     generated by the compiler (used for Makefile generation)<br/>  To string        : string a name is mapped to ("\1" inserts the unit name,<br/>                     "\2" inserts the entity name for architectures)<br/>  Case adjustment  : adjust case of inserted unit names<br/><br/>(*) The regular expression must match the error message starting from the<br/>    beginning of the line (but not necessarily to the end of the line).<br/><br/>Compile options allows insertion of the library name (see `vhdl-project-alist')<br/>in order to set the compilers library option (e.g. "vcom -work my_lib").<br/><br/>For Makefile generation, the built-in function can be used (requires<br/>specification of the unit-to-file name mapping).  Alternatively, an<br/>external command can be specified.  Work directory allows specification of<br/>an alternative "work" library path (e.g. "WORK/" instead of "work/",<br/>used for Makefile generation).  To use another library name than "work",<br/>customize `vhdl-project-alist'.  The library command is inserted in Makefiles<br/>to automatically create the library directory if not existent.<br/><br/>Compile options, compile directory, library directory, and Makefile name are<br/>overwritten by the project settings if a project is defined (see<br/>`vhdl-project-alist').  Directory paths are relative to the source file<br/>directory.<br/><br/>Some compilers do not include the file name in the error message, but print<br/>out a file name message in advance.  In this case, set "File Subexp Index"<br/>under "Error Message" to 0 and fill out the "File Message" entries.<br/>If no file name at all is printed out, set both "File Message" entries to 0<br/>(a default file name message will be printed out instead, does not work in<br/>XEmacs).<br/><br/>A compiler is selected for syntax analysis (`M-x vhdl-compile') by<br/>assigning its name to option `vhdl-compiler'.<br/><br/>Please send any missing or erroneous compiler properties to the maintainer for<br/>updating.<br/><br/>NOTE: Activate new error and file message regexps and reflect the new setting<br/>      in the choice list of option `vhdl-compiler' by restarting Emacs.<br/><br/>You can customize this variable.<br/><br/>Value: (("ADVance MS" "vacom" "-work \\1" "make" "-f \\1" nil "valib \\1; vamap \\2 \\1" "./" "work/" "Makefile" "adms"<br/>  ("\\s-\\([0-9]+\\):" 0 1 0)<br/>  ("Compiling file \\(.+\\)" 1)<br/>  ("ENTI/\\1.vif" "ARCH/\\1-\\2.vif" "CONF/\\1.vif" "PACK/\\1.vif" "BODY/\\1.vif" upcase))<br/> ("Aldec" "vcom" "-93 -work \\1" "make" "-f \\1" nil "vlib \\1; vmap \\2 \\1" "./" "work/" "Makefile" "aldec"<br/>  (".+?[ 	]+\\(?:ERROR\\)[^:]+:.+?\\(?:.+\"\\(.+?\\)\"[ 	]+\\([0-9]+\\)\\)" 1 2 0)<br/>  ("" 0)<br/>  nil)<br/> ("Cadence Leapfrog" "cv" "-work \\1 -file" "make" "-f \\1" nil "mkdir \\1" "./" "work/" "Makefile" "leapfrog"<br/>  ("duluth: \\*E,[0-9]+ (\\(.+\\),\\([0-9]+\\)):" 1 2 0)<br/>  ("" 0)<br/>  ("\\1/entity" "\\2/\\1" "\\1/configuration" "\\1/package" "\\1/body" downcase))<br/> ("Cadence NC" "ncvhdl" "-work \\1" "make" "-f \\1" nil "mkdir \\1" "./" "work/" "Makefile" "ncvhdl"<br/>  ("ncvhdl_p: \\*E,\\w+ (\\(.+\\),\\([0-9]+\\)|\\([0-9]+\\)):" 1 2 3)<br/>  ("" 0)<br/>  ("\\1/entity/pc.db" "\\2/\\1/pc.db" "\\1/configuration/pc.db" "\\1/package/pc.db" "\\1/body/pc.db" downcase))<br/> ("GHDL" "ghdl" "-i --workdir=\\1 --ieee=synopsys -fexplicit " "make" "-f \\1" nil "mkdir \\1" "./" "work/" "Makefile" "ghdl"<br/>  ("ghdl_p: \\*E,\\w+ (\\(.+\\),\\([0-9]+\\)|\\([0-9]+\\)):" 1 2 3)<br/>  ("" 0)<br/>  ("\\1/entity" "\\2/\\1" "\\1/configuration" "\\1/package" "\\1/body" downcase))<br/> ("Ikos" "analyze" "-l \\1" "make" "-f \\1" nil "mkdir \\1" "./" "work/" "Makefile" "ikos"<br/>  ("E L\\([0-9]+\\)/C\\([0-9]+\\):" 0 1 2)<br/>  ("^analyze +\\(.+ +\\)*\\(.+\\)$" 2)<br/>  nil)<br/> ("ModelSim" "vcom" "-93 -work \\1" "make" "-f \\1" nil "vlib \\1; vmap \\2 \\1" "./" "work/" "Makefile" "modelsim"<br/>  ("\\(ERROR\\|WARNING\\|\\*\\* Error\\|\\*\\* Warning\\)[^:]*:\\( *[[0-9]+]\\)? \\(.+\\)(\\([0-9]+\\)):" 3 4 0)<br/>  ("" 0)<br/>  ("\\1/_primary.dat" "\\2/\\1.dat" "\\1/_primary.dat" "\\1/_primary.dat" "\\1/body.dat" downcase))<br/> ("LEDA ProVHDL" "provhdl" "-w \\1 -f" "make" "-f \\1" nil "mkdir \\1" "./" "work/" "Makefile" "provhdl"<br/>  ("\\([^ 	\n]+\\):\\([0-9]+\\): " 1 2 0)<br/>  ("" 0)<br/>  ("ENTI/\\1.vif" "ARCH/\\1-\\2.vif" "CONF/\\1.vif" "PACK/\\1.vif" "BODY/BODY-\\1.vif" upcase))<br/> ("QuickHDL" "qvhcom" "-work \\1" "make" "-f \\1" nil "mkdir \\1" "./" "work/" "Makefile" "quickhdl"<br/>  ("\\(ERROR\\|WARNING\\)[^:]*: \\(.+\\)(\\([0-9]+\\)):" 2 3 0)<br/>  ("" 0)<br/>  ("\\1/_primary.dat" "\\2/\\1.dat" "\\1/_primary.dat" "\\1/_primary.dat" "\\1/body.dat" downcase))<br/> ("Savant" "scram" "-publish-cc -design-library-name \\1" "make" "-f \\1" nil "mkdir \\1" "./" "work._savant_lib/" "Makefile" "savant"<br/>  ("\\([^ 	\n]+\\):\\([0-9]+\\): " 1 2 0)<br/>  ("" 0)<br/>  ("\\1_entity.vhdl" "\\2_secondary_units._savant_lib/\\2_\\1.vhdl" "\\1_config.vhdl" "\\1_package.vhdl" "\\1_secondary_units._savant_lib/\\1_package_body.vhdl" downcase))<br/> ("Simili" "vhdlp" "-work \\1" "make" "-f \\1" nil "mkdir \\1" "./" "work/" "Makefile" "simili"<br/>  ("\\(Error\\|Warning\\): \\w+: \\(.+\\): (line \\([0-9]+\\)): " 2 3 0)<br/>  ("" 0)<br/>  ("\\1/prim.var" "\\2/_\\1.var" "\\1/prim.var" "\\1/prim.var" "\\1/_body.var" downcase))<br/> ("Speedwave" "analyze" "-libfile vsslib.ini -src" "make" "-f \\1" nil "mkdir \\1" "./" "work/" "Makefile" "speedwave"<br/>  ("^ *ERROR[[0-9]+]::File \\(.+\\) Line \\([0-9]+\\):" 1 2 0)<br/>  ("" 0)<br/>  nil)<br/> ("Synopsys" "vhdlan" "-nc -work \\1" "make" "-f \\1" nil "mkdir \\1" "./" "work/" "Makefile" "synopsys"<br/>  ("\\*\\*Error: vhdlan,[0-9]+ \\(.+\\)(\\([0-9]+\\)):" 1 2 0)<br/>  ("" 0)<br/>  ("\\1.sim" "\\2__\\1.sim" "\\1.sim" "\\1.sim" "\\1__.sim" upcase))<br/> ("Synopsys Design Compiler" "vhdlan" "-nc -spc -work \\1" "make" "-f \\1" nil "mkdir \\1" "./" "work/" "Makefile" "synopsys_dc"<br/>  ("\\*\\*Error: vhdlan,[0-9]+ \\(.+\\)(\\([0-9]+\\)):" 1 2 0)<br/>  ("" 0)<br/>  ("\\1.syn" "\\2__\\1.syn" "\\1.syn" "\\1.syn" "\\1__.syn" upcase))<br/> ("Synplify" "n/a" "n/a" "make" "-f \\1" nil "mkdir \\1" "./" "work/" "Makefile" "synplify"<br/>  ("@[EWN]:\"\\(.+\\)\":\\([0-9]+\\):\\([0-9]+\\):" 1 2 3)<br/>  ("" 0)<br/>  nil)<br/> ("Vantage" "analyze" "-libfile vsslib.ini -src" "make" "-f \\1" nil "mkdir \\1" "./" "work/" "Makefile" "vantage"<br/>  ("\\*\\*Error: LINE \\([0-9]+\\) \\*\\*\\*" 0 1 0)<br/>  ("^ *Compiling \"\\(.+\\)\" " 1)<br/>  nil)<br/> ("VeriBest" "vc" "vhdl" "make" "-f \\1" nil "mkdir \\1" "./" "work/" "Makefile" "veribest"<br/>  ("^ +\\([0-9]+\\): +[^ ]" 0 1 0)<br/>  ("" 0)<br/>  nil)<br/> ("Viewlogic" "analyze" "-libfile vsslib.ini -src" "make" "-f \\1" nil "mkdir \\1" "./" "work/" "Makefile" "viewlogic"<br/>  ("\\*\\*Error: LINE \\([0-9]+\\) \\*\\*\\*" 0 1 0)<br/>  ("^ *Compiling \"\\(.+\\)\" " 1)<br/>  nil)<br/> ("Xilinx XST" "xflow" "" "make" "-f \\1" nil "mkdir \\1" "./" "work/" "Makefile" "xilinx"<br/>  ("^ERROR:HDLParsers:[0-9]+ - \"\\(.+\\)\" Line \\([0-9]+\\)." 1 2 0)<br/>  ("" 0)<br/>  nil))<br/><br/>