<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Sun Aug 25 16:59:23 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt spin_clock_impl_1.twr spin_clock_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock tlc_sclk_I_0/lscc_pll_inst/clk_in_c</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock sys_clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_3>2.3  Clock tlc_sclk_c</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] </A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_3>4.1.3  Setup Path Details For Constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] </A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_3>4.2.3  Hold Path Details For Constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 
create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "tlc_sclk_I_0/lscc_pll_inst/clk_in_c"</big></U></B>

create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]

Single Clock Domain
--------------------------------------------------------------------------------------------------------
Clock tlc_sclk_I_0/lscc_pll_inst/clk_in_c|                    |       Period       |     Frequency      
--------------------------------------------------------------------------------------------------------
 From tlc_sclk_I_0/lscc_pll_inst/clk_in_c|             Target |          83.333 ns |         12.000 MHz 
                                         | Actual (all paths) |               ---- |               ---- 
--------------------------------------------------------------------------------------------------------

Clock Domain Crossing
-------------------------------------------------------------------------------------------------------
Clock tlc_sclk_I_0/lscc_pll_inst/clk_in_c|   Worst Time Between Edges   |           Comment            
-------------------------------------------------------------------------------------------------------
 From sys_clk                            |                         ---- |                      No path 
 From tlc_sclk_c                         |                         ---- |                      No path 
-------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "sys_clk"</big></U></B>

create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock sys_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From sys_clk                           |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock sys_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From tlc_sclk_I_0/lscc_pll_inst/clk_in_c                                                              
                                        |                         ---- |                      No path 
 From tlc_sclk_c                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_3"></A><B><U><big>2.3 Clock "tlc_sclk_c"</big></U></B>

create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock tlc_sclk_c            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From tlc_sclk_c                        |             Target |          30.303 ns |         33.000 MHz 
                                        | Actual (all paths) |          23.799 ns |         42.019 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock tlc_sclk_c            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From tlc_sclk_I_0/lscc_pll_inst/clk_in_c                                                              
                                        |                         ---- |                      No path 
 From sys_clk                           |                     1.893 ns |            slack = -0.342 ns 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 77.8651%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 4 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.757 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {tlc_sclk_I_0/lscc_p</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>ll_inst/clk_in_c} -period 83.3333333333</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>333 [get_nets clk_in_c]</A>                 |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_clock -name {sys_clk} -period 20</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>.8333 [get_pins {OSCInst0/CLKHF }] </A>     |   20.833 ns |    7.842 ns |   18   |   20.830 ns |  48.008 MHz |       98       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3><FONT COLOR=red>create_generated_clock -name {tlc_sclk_</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3><FONT COLOR=red>c} -source [get_pins {tlc_sclk_I_0/lscc</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3><FONT COLOR=red>_pll_inst/u_PLL_B/REFERENCECLK}] -multi</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3><FONT COLOR=red>ply_by 11 -divide_by 4 [get_pins {tlc_s</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3><FONT COLOR=red>clk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3><FONT COLOR=red>] </FONT></A>                                      |    <FONT COLOR=red>1.893 ns </FONT>|   <FONT COLOR=red>-0.342 ns </FONT>|    <FONT COLOR=red>2</FONT>   |   <FONT COLOR=red>23.799 ns </FONT>|  <FONT COLOR=red>42.019 MHz </FONT>|       <FONT COLOR=red>149</FONT>      |        <FONT COLOR=red>4</FONT>       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i5/D              
                                         |   -0.342 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i4/D              
                                         |   -0.222 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i10/D              
                                         |   -0.116 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i6/D              
                                         |   -0.077 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i11/D              
                                         |    0.003 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i8/D              
                                         |    0.003 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i9/D              
                                         |    0.003 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i3/D              
                                         |    0.188 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i9/D              
                                         |    0.188 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i3/D              
                                         |    0.188 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           4 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {tlc_sclk_I_0/lscc_p</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>ll_inst/clk_in_c} -period 83.3333333333</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>333 [get_nets clk_in_c]</A>                 |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_clock -name {sys_clk} -period 20</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>.8333 [get_pins {OSCInst0/CLKHF }] </A>     |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       98       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>create_generated_clock -name {tlc_sclk_</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>c} -source [get_pins {tlc_sclk_I_0/lscc</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>_pll_inst/u_PLL_B/REFERENCECLK}] -multi</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>ply_by 11 -divide_by 4 [get_pins {tlc_s</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>clk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>] </A>                                      |    0.000 ns |    0.379 ns |    2   |        ---- |        ---- |       149      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i11/D              
                                         |    0.380 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i1/D              
                                         |    0.380 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i2/D              
                                         |    0.380 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i6/D              
                                         |    0.486 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i4/D              
                                         |    0.539 ns 
tlc0/line_cdc_i0/D                       |    0.606 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i11/D              
                                         |    0.685 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i1/D              
                                         |    0.685 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_r/SR              
                                         |    0.739 ns 
tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i2/D              
                                         |    0.791 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i1/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i10/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i9/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i7/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i6/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i5/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i3/Q                           
                                        |          No required time
tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i2/Q                           
                                        |          No required time
tlc0/sout/Q                             |          No required time
tlc0/lat/Q                              |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        10
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 1 End Points          |           Type           
-------------------------------------------------------------------
frame_cdc_i0_i0/PADDI                   |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         1
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
smi_data_pi[6]                          |                     input
smi_nwe_pi                              |                     input
frame_sync_pi                           |                     input
smi_data_pi[4]                          |                     input
smi_data_pi[5]                          |                     input
smi_data_pi[7]                          |                     input
smi_data_pi[2]                          |                     input
smi_data_pi[3]                          |                     input
smi_data_pi[0]                          |                     input
clk_in                                  |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
wr_grey_sync_r_i1                       |                  No Clock
wr_grey_sync_r_i2                       |                  No Clock
wr_addr_r_i9                            |                  No Clock
wr_addr_r_i10                           |                  No Clock
rp_sync1_r__i1                          |                  No Clock
rp_sync1_r__i2                          |                  No Clock
rp_sync2_r__i1                          |                  No Clock
rp_sync2_r__i2                          |                  No Clock
wr_addr_r_i5                            |                  No Clock
wr_addr_r_i6                            |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       140
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] </A>
----------------------------------------------------------------------
98 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.003333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_122253__i0/Q
Path End         : line_time_counter_122253__i15/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 18
Delay Ratio      : 48.8% (route), 51.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.842 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           12.792
-----------------------------------------   ------
End-of-path arrival time( ns )              18.302

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i1/CK",
        "phy_name":"SLICE_144/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i0/Q",
        "phy_name":"SLICE_144/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i15/D",
        "phy_name":"SLICE_190/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253__i0/CK",
            "phy_name":"SLICE_144/CLK"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253__i0/Q",
            "phy_name":"SLICE_144/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"line_time_counter[0]",
            "phy_name":"line_time_counter[0]"
        },
        "arrive":8.927,
        "delay":2.026
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_1/C1",
            "phy_name":"SLICE_47/C1"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_1/CO1",
            "phy_name":"SLICE_47/COUT1"
        },
        "arrive":9.271,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155618",
            "phy_name":"n155618"
        },
        "arrive":9.271,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_3/CI0",
            "phy_name":"SLICE_42/CIN0"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_3/CO0",
            "phy_name":"SLICE_42/COUT0"
        },
        "arrive":9.549,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157531",
            "phy_name":"n157531"
        },
        "arrive":9.549,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_3/CI1",
            "phy_name":"SLICE_42/CIN1"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_3/CO1",
            "phy_name":"SLICE_42/COUT1"
        },
        "arrive":9.827,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155620",
            "phy_name":"n155620"
        },
        "arrive":9.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_5/CI0",
            "phy_name":"SLICE_41/CIN0"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_5/CO0",
            "phy_name":"SLICE_41/COUT0"
        },
        "arrive":10.105,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157609",
            "phy_name":"n157609"
        },
        "arrive":10.105,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_5/CI1",
            "phy_name":"SLICE_41/CIN1"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_5/CO1",
            "phy_name":"SLICE_41/COUT1"
        },
        "arrive":10.383,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155622",
            "phy_name":"n155622"
        },
        "arrive":10.383,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_7/CI0",
            "phy_name":"SLICE_24/CIN0"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_7/CO0",
            "phy_name":"SLICE_24/COUT0"
        },
        "arrive":10.661,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157612",
            "phy_name":"n157612"
        },
        "arrive":10.661,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_7/CI1",
            "phy_name":"SLICE_24/CIN1"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_7/CO1",
            "phy_name":"SLICE_24/COUT1"
        },
        "arrive":10.939,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155624",
            "phy_name":"n155624"
        },
        "arrive":11.495,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_9/CI0",
            "phy_name":"SLICE_54/CIN0"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_9/CO0",
            "phy_name":"SLICE_54/COUT0"
        },
        "arrive":11.773,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157615",
            "phy_name":"n157615"
        },
        "arrive":11.773,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_9/CI1",
            "phy_name":"SLICE_54/CIN1"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_9/CO1",
            "phy_name":"SLICE_54/COUT1"
        },
        "arrive":12.051,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155626",
            "phy_name":"n155626"
        },
        "arrive":12.051,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_11/CI0",
            "phy_name":"SLICE_53/CIN0"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_11/CO0",
            "phy_name":"SLICE_53/COUT0"
        },
        "arrive":12.329,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157618",
            "phy_name":"n157618"
        },
        "arrive":12.329,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_11/CI1",
            "phy_name":"SLICE_53/CIN1"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_11/CO1",
            "phy_name":"SLICE_53/COUT1"
        },
        "arrive":12.607,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155628",
            "phy_name":"n155628"
        },
        "arrive":12.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_13/CI0",
            "phy_name":"SLICE_52/CIN0"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_13/CO0",
            "phy_name":"SLICE_52/COUT0"
        },
        "arrive":12.885,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157621",
            "phy_name":"n157621"
        },
        "arrive":12.885,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_13/CI1",
            "phy_name":"SLICE_52/CIN1"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_13/CO1",
            "phy_name":"SLICE_52/COUT1"
        },
        "arrive":13.163,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155630",
            "phy_name":"n155630"
        },
        "arrive":13.163,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_15/CI0",
            "phy_name":"SLICE_50/CIN0"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_15/CO0",
            "phy_name":"SLICE_50/COUT0"
        },
        "arrive":13.441,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157624",
            "phy_name":"n157624"
        },
        "arrive":13.441,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_15/CI1",
            "phy_name":"SLICE_50/CIN1"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_15/CO1",
            "phy_name":"SLICE_50/COUT1"
        },
        "arrive":13.719,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155632",
            "phy_name":"n155632"
        },
        "arrive":14.938,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_add_4_17/D0",
            "phy_name":"SLICE_44/D0"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_add_4_17/S0",
            "phy_name":"SLICE_44/F0"
        },
        "arrive":15.388,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n70",
            "phy_name":"n70"
        },
        "arrive":17.825,
        "delay":2.437
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_mux_6_i16_3_lut/B",
            "phy_name":"SLICE_190/C1"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_mux_6_i16_3_lut/Z",
            "phy_name":"SLICE_190/F1"
        },
        "arrive":18.302,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n88",
            "phy_name":"n88"
        },
        "arrive":18.302,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{line_time_counter_122253__i1/CK   line_time_counter_122253__i0/CK}->line_time_counter_122253__i0/Q
                                          SLICE_R14C24A   CLK_TO_Q1_DELAY      1.391         6.901  2       
line_time_counter[0]                                      NET DELAY            2.026         8.927  1       
line_time_counter_122253_add_4_1/C1->line_time_counter_122253_add_4_1/CO1
                                          SLICE_R15C24A   C1_TO_COUT1_DELAY    0.344         9.271  2       
n155618                                                   NET DELAY            0.000         9.271  1       
line_time_counter_122253_add_4_3/CI0->line_time_counter_122253_add_4_3/CO0
                                          SLICE_R15C24B   CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n157531                                                   NET DELAY            0.000         9.549  1       
line_time_counter_122253_add_4_3/CI1->line_time_counter_122253_add_4_3/CO1
                                          SLICE_R15C24B   CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n155620                                                   NET DELAY            0.000         9.827  1       
line_time_counter_122253_add_4_5/CI0->line_time_counter_122253_add_4_5/CO0
                                          SLICE_R15C24C   CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n157609                                                   NET DELAY            0.000        10.105  1       
line_time_counter_122253_add_4_5/CI1->line_time_counter_122253_add_4_5/CO1
                                          SLICE_R15C24C   CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n155622                                                   NET DELAY            0.000        10.383  1       
line_time_counter_122253_add_4_7/CI0->line_time_counter_122253_add_4_7/CO0
                                          SLICE_R15C24D   CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n157612                                                   NET DELAY            0.000        10.661  1       
line_time_counter_122253_add_4_7/CI1->line_time_counter_122253_add_4_7/CO1
                                          SLICE_R15C24D   CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n155624                                                   NET DELAY            0.556        11.495  1       
line_time_counter_122253_add_4_9/CI0->line_time_counter_122253_add_4_9/CO0
                                          SLICE_R15C25A   CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n157615                                                   NET DELAY            0.000        11.773  1       
line_time_counter_122253_add_4_9/CI1->line_time_counter_122253_add_4_9/CO1
                                          SLICE_R15C25A   CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n155626                                                   NET DELAY            0.000        12.051  1       
line_time_counter_122253_add_4_11/CI0->line_time_counter_122253_add_4_11/CO0
                                          SLICE_R15C25B   CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n157618                                                   NET DELAY            0.000        12.329  1       
line_time_counter_122253_add_4_11/CI1->line_time_counter_122253_add_4_11/CO1
                                          SLICE_R15C25B   CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n155628                                                   NET DELAY            0.000        12.607  1       
line_time_counter_122253_add_4_13/CI0->line_time_counter_122253_add_4_13/CO0
                                          SLICE_R15C25C   CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n157621                                                   NET DELAY            0.000        12.885  1       
line_time_counter_122253_add_4_13/CI1->line_time_counter_122253_add_4_13/CO1
                                          SLICE_R15C25C   CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n155630                                                   NET DELAY            0.000        13.163  1       
line_time_counter_122253_add_4_15/CI0->line_time_counter_122253_add_4_15/CO0
                                          SLICE_R15C25D   CIN0_TO_COUT0_DELAY  0.278        13.441  2       
n157624                                                   NET DELAY            0.000        13.441  1       
line_time_counter_122253_add_4_15/CI1->line_time_counter_122253_add_4_15/CO1
                                          SLICE_R15C25D   CIN1_TO_COUT1_DELAY  0.278        13.719  2       
n155632                                                   NET DELAY            1.219        14.938  1       
line_time_counter_122253_add_4_17/D0->line_time_counter_122253_add_4_17/S0
                                          SLICE_R15C26A   D0_TO_F0_DELAY       0.450        15.388  1       
n70                                                       NET DELAY            2.437        17.825  1       
line_time_counter_122253_mux_6_i16_3_lut/B->line_time_counter_122253_mux_6_i16_3_lut/Z
                                          SLICE_R16C26A   C1_TO_F1_DELAY       0.477        18.302  1       
n88                                                       NET DELAY            0.000        18.302  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i14/CK",
        "phy_name":"SLICE_190/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i1/Q
Path End         : frame_time_counter_122254__i24/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 25
Delay Ratio      : 34.3% (route), 65.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.949 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           12.685
-----------------------------------------   ------
End-of-path arrival time( ns )              18.195

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i1/CK",
        "phy_name":"SLICE_45/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i1/Q",
        "phy_name":"SLICE_45/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i24/D",
        "phy_name":"SLICE_40/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254__i1/CK",
            "phy_name":"SLICE_45/CLK"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254__i1/Q",
            "phy_name":"SLICE_45/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n25",
            "phy_name":"n25"
        },
        "arrive":8.927,
        "delay":2.026
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_1/C1",
            "phy_name":"SLICE_45/C1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_1/CO1",
            "phy_name":"SLICE_45/COUT1"
        },
        "arrive":9.271,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155583",
            "phy_name":"n155583"
        },
        "arrive":9.271,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_3/CI0",
            "phy_name":"SLICE_39/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_3/CO0",
            "phy_name":"SLICE_39/COUT0"
        },
        "arrive":9.549,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157501",
            "phy_name":"n157501"
        },
        "arrive":9.549,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_3/CI1",
            "phy_name":"SLICE_39/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_3/CO1",
            "phy_name":"SLICE_39/COUT1"
        },
        "arrive":9.827,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155585",
            "phy_name":"n155585"
        },
        "arrive":9.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_5/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_5/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":10.105,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157504",
            "phy_name":"n157504"
        },
        "arrive":10.105,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_5/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_5/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":10.383,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155587",
            "phy_name":"n155587"
        },
        "arrive":10.383,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_7/CI0",
            "phy_name":"SLICE_58/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_7/CO0",
            "phy_name":"SLICE_58/COUT0"
        },
        "arrive":10.661,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157507",
            "phy_name":"n157507"
        },
        "arrive":10.661,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_7/CI1",
            "phy_name":"SLICE_58/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_7/CO1",
            "phy_name":"SLICE_58/COUT1"
        },
        "arrive":10.939,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155589",
            "phy_name":"n155589"
        },
        "arrive":11.495,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_9/CI0",
            "phy_name":"SLICE_57/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_9/CO0",
            "phy_name":"SLICE_57/COUT0"
        },
        "arrive":11.773,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157510",
            "phy_name":"n157510"
        },
        "arrive":11.773,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_9/CI1",
            "phy_name":"SLICE_57/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_9/CO1",
            "phy_name":"SLICE_57/COUT1"
        },
        "arrive":12.051,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155591",
            "phy_name":"n155591"
        },
        "arrive":12.051,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_11/CI0",
            "phy_name":"SLICE_56/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_11/CO0",
            "phy_name":"SLICE_56/COUT0"
        },
        "arrive":12.329,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157513",
            "phy_name":"n157513"
        },
        "arrive":12.329,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_11/CI1",
            "phy_name":"SLICE_56/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_11/CO1",
            "phy_name":"SLICE_56/COUT1"
        },
        "arrive":12.607,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155593",
            "phy_name":"n155593"
        },
        "arrive":12.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_13/CI0",
            "phy_name":"SLICE_55/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_13/CO0",
            "phy_name":"SLICE_55/COUT0"
        },
        "arrive":12.885,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157516",
            "phy_name":"n157516"
        },
        "arrive":12.885,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_13/CI1",
            "phy_name":"SLICE_55/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_13/CO1",
            "phy_name":"SLICE_55/COUT1"
        },
        "arrive":13.163,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155595",
            "phy_name":"n155595"
        },
        "arrive":13.163,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_15/CI0",
            "phy_name":"SLICE_51/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_15/CO0",
            "phy_name":"SLICE_51/COUT0"
        },
        "arrive":13.441,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157519",
            "phy_name":"n157519"
        },
        "arrive":13.441,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_15/CI1",
            "phy_name":"SLICE_51/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_15/CO1",
            "phy_name":"SLICE_51/COUT1"
        },
        "arrive":13.719,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155597",
            "phy_name":"n155597"
        },
        "arrive":14.275,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_17/CI0",
            "phy_name":"SLICE_49/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_17/CO0",
            "phy_name":"SLICE_49/COUT0"
        },
        "arrive":14.553,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157522",
            "phy_name":"n157522"
        },
        "arrive":14.553,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_17/CI1",
            "phy_name":"SLICE_49/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_17/CO1",
            "phy_name":"SLICE_49/COUT1"
        },
        "arrive":14.831,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155599",
            "phy_name":"n155599"
        },
        "arrive":14.831,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_19/CI0",
            "phy_name":"SLICE_48/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_19/CO0",
            "phy_name":"SLICE_48/COUT0"
        },
        "arrive":15.109,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157525",
            "phy_name":"n157525"
        },
        "arrive":15.109,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_19/CI1",
            "phy_name":"SLICE_48/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_19/CO1",
            "phy_name":"SLICE_48/COUT1"
        },
        "arrive":15.387,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155601",
            "phy_name":"n155601"
        },
        "arrive":15.387,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_21/CI0",
            "phy_name":"SLICE_46/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_21/CO0",
            "phy_name":"SLICE_46/COUT0"
        },
        "arrive":15.665,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157564",
            "phy_name":"n157564"
        },
        "arrive":15.665,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_21/CI1",
            "phy_name":"SLICE_46/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_21/CO1",
            "phy_name":"SLICE_46/COUT1"
        },
        "arrive":15.943,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155603",
            "phy_name":"n155603"
        },
        "arrive":15.943,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_23/CI0",
            "phy_name":"SLICE_43/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_23/CO0",
            "phy_name":"SLICE_43/COUT0"
        },
        "arrive":16.221,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157630",
            "phy_name":"n157630"
        },
        "arrive":16.221,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_23/CI1",
            "phy_name":"SLICE_43/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_23/CO1",
            "phy_name":"SLICE_43/COUT1"
        },
        "arrive":16.499,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155605",
            "phy_name":"n155605"
        },
        "arrive":17.718,
        "delay":1.219
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_25/D0",
            "phy_name":"SLICE_40/D0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_25/S0",
            "phy_name":"SLICE_40/F0"
        },
        "arrive":18.195,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n107",
            "phy_name":"n107"
        },
        "arrive":18.195,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
frame_time_counter_122254__i1/CK->frame_time_counter_122254__i1/Q
                                          SLICE_R18C23A   CLK_TO_Q1_DELAY      1.391         6.901  1       
n25                                                       NET DELAY            2.026         8.927  1       
frame_time_counter_122254_add_4_1/C1->frame_time_counter_122254_add_4_1/CO1
                                          SLICE_R18C23A   C1_TO_COUT1_DELAY    0.344         9.271  2       
n155583                                                   NET DELAY            0.000         9.271  1       
frame_time_counter_122254_add_4_3/CI0->frame_time_counter_122254_add_4_3/CO0
                                          SLICE_R18C23B   CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n157501                                                   NET DELAY            0.000         9.549  1       
frame_time_counter_122254_add_4_3/CI1->frame_time_counter_122254_add_4_3/CO1
                                          SLICE_R18C23B   CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n155585                                                   NET DELAY            0.000         9.827  1       
frame_time_counter_122254_add_4_5/CI0->frame_time_counter_122254_add_4_5/CO0
                                          SLICE_R18C23C   CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n157504                                                   NET DELAY            0.000        10.105  1       
frame_time_counter_122254_add_4_5/CI1->frame_time_counter_122254_add_4_5/CO1
                                          SLICE_R18C23C   CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n155587                                                   NET DELAY            0.000        10.383  1       
frame_time_counter_122254_add_4_7/CI0->frame_time_counter_122254_add_4_7/CO0
                                          SLICE_R18C23D   CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n157507                                                   NET DELAY            0.000        10.661  1       
frame_time_counter_122254_add_4_7/CI1->frame_time_counter_122254_add_4_7/CO1
                                          SLICE_R18C23D   CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n155589                                                   NET DELAY            0.556        11.495  1       
frame_time_counter_122254_add_4_9/CI0->frame_time_counter_122254_add_4_9/CO0
                                          SLICE_R18C24A   CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n157510                                                   NET DELAY            0.000        11.773  1       
frame_time_counter_122254_add_4_9/CI1->frame_time_counter_122254_add_4_9/CO1
                                          SLICE_R18C24A   CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n155591                                                   NET DELAY            0.000        12.051  1       
frame_time_counter_122254_add_4_11/CI0->frame_time_counter_122254_add_4_11/CO0
                                          SLICE_R18C24B   CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n157513                                                   NET DELAY            0.000        12.329  1       
frame_time_counter_122254_add_4_11/CI1->frame_time_counter_122254_add_4_11/CO1
                                          SLICE_R18C24B   CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n155593                                                   NET DELAY            0.000        12.607  1       
frame_time_counter_122254_add_4_13/CI0->frame_time_counter_122254_add_4_13/CO0
                                          SLICE_R18C24C   CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n157516                                                   NET DELAY            0.000        12.885  1       
frame_time_counter_122254_add_4_13/CI1->frame_time_counter_122254_add_4_13/CO1
                                          SLICE_R18C24C   CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n155595                                                   NET DELAY            0.000        13.163  1       
frame_time_counter_122254_add_4_15/CI0->frame_time_counter_122254_add_4_15/CO0
                                          SLICE_R18C24D   CIN0_TO_COUT0_DELAY  0.278        13.441  2       
n157519                                                   NET DELAY            0.000        13.441  1       
frame_time_counter_122254_add_4_15/CI1->frame_time_counter_122254_add_4_15/CO1
                                          SLICE_R18C24D   CIN1_TO_COUT1_DELAY  0.278        13.719  2       
n155597                                                   NET DELAY            0.556        14.275  1       
frame_time_counter_122254_add_4_17/CI0->frame_time_counter_122254_add_4_17/CO0
                                          SLICE_R18C25A   CIN0_TO_COUT0_DELAY  0.278        14.553  2       
n157522                                                   NET DELAY            0.000        14.553  1       
frame_time_counter_122254_add_4_17/CI1->frame_time_counter_122254_add_4_17/CO1
                                          SLICE_R18C25A   CIN1_TO_COUT1_DELAY  0.278        14.831  2       
n155599                                                   NET DELAY            0.000        14.831  1       
frame_time_counter_122254_add_4_19/CI0->frame_time_counter_122254_add_4_19/CO0
                                          SLICE_R18C25B   CIN0_TO_COUT0_DELAY  0.278        15.109  2       
n157525                                                   NET DELAY            0.000        15.109  1       
frame_time_counter_122254_add_4_19/CI1->frame_time_counter_122254_add_4_19/CO1
                                          SLICE_R18C25B   CIN1_TO_COUT1_DELAY  0.278        15.387  2       
n155601                                                   NET DELAY            0.000        15.387  1       
frame_time_counter_122254_add_4_21/CI0->frame_time_counter_122254_add_4_21/CO0
                                          SLICE_R18C25C   CIN0_TO_COUT0_DELAY  0.278        15.665  2       
n157564                                                   NET DELAY            0.000        15.665  1       
frame_time_counter_122254_add_4_21/CI1->frame_time_counter_122254_add_4_21/CO1
                                          SLICE_R18C25C   CIN1_TO_COUT1_DELAY  0.278        15.943  2       
n155603                                                   NET DELAY            0.000        15.943  1       
frame_time_counter_122254_add_4_23/CI0->frame_time_counter_122254_add_4_23/CO0
                                          SLICE_R18C25D   CIN0_TO_COUT0_DELAY  0.278        16.221  2       
n157630                                                   NET DELAY            0.000        16.221  1       
frame_time_counter_122254_add_4_23/CI1->frame_time_counter_122254_add_4_23/CO1
                                          SLICE_R18C25D   CIN1_TO_COUT1_DELAY  0.278        16.499  2       
n155605                                                   NET DELAY            1.219        17.718  1       
frame_time_counter_122254_add_4_25/D0->frame_time_counter_122254_add_4_25/S0
                                          SLICE_R18C26A   D0_TO_F0_DELAY       0.477        18.195  1       
n107                                                      NET DELAY            0.000        18.195  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i24/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i1/Q
Path End         : frame_time_counter_122254__i25/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 26
Delay Ratio      : 30.0% (route), 70.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.334 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           12.300
-----------------------------------------   ------
End-of-path arrival time( ns )              17.810

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i1/CK",
        "phy_name":"SLICE_45/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i1/Q",
        "phy_name":"SLICE_45/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i25/D",
        "phy_name":"SLICE_40/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254__i1/CK",
            "phy_name":"SLICE_45/CLK"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254__i1/Q",
            "phy_name":"SLICE_45/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n25",
            "phy_name":"n25"
        },
        "arrive":8.927,
        "delay":2.026
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_1/C1",
            "phy_name":"SLICE_45/C1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_1/CO1",
            "phy_name":"SLICE_45/COUT1"
        },
        "arrive":9.271,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155583",
            "phy_name":"n155583"
        },
        "arrive":9.271,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_3/CI0",
            "phy_name":"SLICE_39/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_3/CO0",
            "phy_name":"SLICE_39/COUT0"
        },
        "arrive":9.549,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157501",
            "phy_name":"n157501"
        },
        "arrive":9.549,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_3/CI1",
            "phy_name":"SLICE_39/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_3/CO1",
            "phy_name":"SLICE_39/COUT1"
        },
        "arrive":9.827,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155585",
            "phy_name":"n155585"
        },
        "arrive":9.827,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_5/CI0",
            "phy_name":"SLICE_25/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_5/CO0",
            "phy_name":"SLICE_25/COUT0"
        },
        "arrive":10.105,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157504",
            "phy_name":"n157504"
        },
        "arrive":10.105,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_5/CI1",
            "phy_name":"SLICE_25/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_5/CO1",
            "phy_name":"SLICE_25/COUT1"
        },
        "arrive":10.383,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155587",
            "phy_name":"n155587"
        },
        "arrive":10.383,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_7/CI0",
            "phy_name":"SLICE_58/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_7/CO0",
            "phy_name":"SLICE_58/COUT0"
        },
        "arrive":10.661,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157507",
            "phy_name":"n157507"
        },
        "arrive":10.661,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_7/CI1",
            "phy_name":"SLICE_58/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_7/CO1",
            "phy_name":"SLICE_58/COUT1"
        },
        "arrive":10.939,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155589",
            "phy_name":"n155589"
        },
        "arrive":11.495,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_9/CI0",
            "phy_name":"SLICE_57/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_9/CO0",
            "phy_name":"SLICE_57/COUT0"
        },
        "arrive":11.773,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157510",
            "phy_name":"n157510"
        },
        "arrive":11.773,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_9/CI1",
            "phy_name":"SLICE_57/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_9/CO1",
            "phy_name":"SLICE_57/COUT1"
        },
        "arrive":12.051,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155591",
            "phy_name":"n155591"
        },
        "arrive":12.051,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_11/CI0",
            "phy_name":"SLICE_56/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_11/CO0",
            "phy_name":"SLICE_56/COUT0"
        },
        "arrive":12.329,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157513",
            "phy_name":"n157513"
        },
        "arrive":12.329,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_11/CI1",
            "phy_name":"SLICE_56/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_11/CO1",
            "phy_name":"SLICE_56/COUT1"
        },
        "arrive":12.607,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155593",
            "phy_name":"n155593"
        },
        "arrive":12.607,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_13/CI0",
            "phy_name":"SLICE_55/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_13/CO0",
            "phy_name":"SLICE_55/COUT0"
        },
        "arrive":12.885,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157516",
            "phy_name":"n157516"
        },
        "arrive":12.885,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_13/CI1",
            "phy_name":"SLICE_55/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_13/CO1",
            "phy_name":"SLICE_55/COUT1"
        },
        "arrive":13.163,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155595",
            "phy_name":"n155595"
        },
        "arrive":13.163,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_15/CI0",
            "phy_name":"SLICE_51/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_15/CO0",
            "phy_name":"SLICE_51/COUT0"
        },
        "arrive":13.441,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157519",
            "phy_name":"n157519"
        },
        "arrive":13.441,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_15/CI1",
            "phy_name":"SLICE_51/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_15/CO1",
            "phy_name":"SLICE_51/COUT1"
        },
        "arrive":13.719,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155597",
            "phy_name":"n155597"
        },
        "arrive":14.275,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_17/CI0",
            "phy_name":"SLICE_49/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_17/CO0",
            "phy_name":"SLICE_49/COUT0"
        },
        "arrive":14.553,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157522",
            "phy_name":"n157522"
        },
        "arrive":14.553,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_17/CI1",
            "phy_name":"SLICE_49/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_17/CO1",
            "phy_name":"SLICE_49/COUT1"
        },
        "arrive":14.831,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155599",
            "phy_name":"n155599"
        },
        "arrive":14.831,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_19/CI0",
            "phy_name":"SLICE_48/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_19/CO0",
            "phy_name":"SLICE_48/COUT0"
        },
        "arrive":15.109,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157525",
            "phy_name":"n157525"
        },
        "arrive":15.109,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_19/CI1",
            "phy_name":"SLICE_48/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_19/CO1",
            "phy_name":"SLICE_48/COUT1"
        },
        "arrive":15.387,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155601",
            "phy_name":"n155601"
        },
        "arrive":15.387,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_21/CI0",
            "phy_name":"SLICE_46/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_21/CO0",
            "phy_name":"SLICE_46/COUT0"
        },
        "arrive":15.665,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157564",
            "phy_name":"n157564"
        },
        "arrive":15.665,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_21/CI1",
            "phy_name":"SLICE_46/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_21/CO1",
            "phy_name":"SLICE_46/COUT1"
        },
        "arrive":15.943,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155603",
            "phy_name":"n155603"
        },
        "arrive":15.943,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_23/CI0",
            "phy_name":"SLICE_43/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_23/CO0",
            "phy_name":"SLICE_43/COUT0"
        },
        "arrive":16.221,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157630",
            "phy_name":"n157630"
        },
        "arrive":16.221,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_23/CI1",
            "phy_name":"SLICE_43/CIN1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_23/CO1",
            "phy_name":"SLICE_43/COUT1"
        },
        "arrive":16.499,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n155605",
            "phy_name":"n155605"
        },
        "arrive":17.055,
        "delay":0.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_25/CI0",
            "phy_name":"SLICE_40/CIN0"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_25/CO0",
            "phy_name":"SLICE_40/COUT0"
        },
        "arrive":17.333,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n157660",
            "phy_name":"n157660"
        },
        "arrive":17.333,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_25/D1",
            "phy_name":"SLICE_40/D1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_25/S1",
            "phy_name":"SLICE_40/F1"
        },
        "arrive":17.810,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n106",
            "phy_name":"n106"
        },
        "arrive":17.810,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
frame_time_counter_122254__i1/CK->frame_time_counter_122254__i1/Q
                                          SLICE_R18C23A   CLK_TO_Q1_DELAY      1.391         6.901  1       
n25                                                       NET DELAY            2.026         8.927  1       
frame_time_counter_122254_add_4_1/C1->frame_time_counter_122254_add_4_1/CO1
                                          SLICE_R18C23A   C1_TO_COUT1_DELAY    0.344         9.271  2       
n155583                                                   NET DELAY            0.000         9.271  1       
frame_time_counter_122254_add_4_3/CI0->frame_time_counter_122254_add_4_3/CO0
                                          SLICE_R18C23B   CIN0_TO_COUT0_DELAY  0.278         9.549  2       
n157501                                                   NET DELAY            0.000         9.549  1       
frame_time_counter_122254_add_4_3/CI1->frame_time_counter_122254_add_4_3/CO1
                                          SLICE_R18C23B   CIN1_TO_COUT1_DELAY  0.278         9.827  2       
n155585                                                   NET DELAY            0.000         9.827  1       
frame_time_counter_122254_add_4_5/CI0->frame_time_counter_122254_add_4_5/CO0
                                          SLICE_R18C23C   CIN0_TO_COUT0_DELAY  0.278        10.105  2       
n157504                                                   NET DELAY            0.000        10.105  1       
frame_time_counter_122254_add_4_5/CI1->frame_time_counter_122254_add_4_5/CO1
                                          SLICE_R18C23C   CIN1_TO_COUT1_DELAY  0.278        10.383  2       
n155587                                                   NET DELAY            0.000        10.383  1       
frame_time_counter_122254_add_4_7/CI0->frame_time_counter_122254_add_4_7/CO0
                                          SLICE_R18C23D   CIN0_TO_COUT0_DELAY  0.278        10.661  2       
n157507                                                   NET DELAY            0.000        10.661  1       
frame_time_counter_122254_add_4_7/CI1->frame_time_counter_122254_add_4_7/CO1
                                          SLICE_R18C23D   CIN1_TO_COUT1_DELAY  0.278        10.939  2       
n155589                                                   NET DELAY            0.556        11.495  1       
frame_time_counter_122254_add_4_9/CI0->frame_time_counter_122254_add_4_9/CO0
                                          SLICE_R18C24A   CIN0_TO_COUT0_DELAY  0.278        11.773  2       
n157510                                                   NET DELAY            0.000        11.773  1       
frame_time_counter_122254_add_4_9/CI1->frame_time_counter_122254_add_4_9/CO1
                                          SLICE_R18C24A   CIN1_TO_COUT1_DELAY  0.278        12.051  2       
n155591                                                   NET DELAY            0.000        12.051  1       
frame_time_counter_122254_add_4_11/CI0->frame_time_counter_122254_add_4_11/CO0
                                          SLICE_R18C24B   CIN0_TO_COUT0_DELAY  0.278        12.329  2       
n157513                                                   NET DELAY            0.000        12.329  1       
frame_time_counter_122254_add_4_11/CI1->frame_time_counter_122254_add_4_11/CO1
                                          SLICE_R18C24B   CIN1_TO_COUT1_DELAY  0.278        12.607  2       
n155593                                                   NET DELAY            0.000        12.607  1       
frame_time_counter_122254_add_4_13/CI0->frame_time_counter_122254_add_4_13/CO0
                                          SLICE_R18C24C   CIN0_TO_COUT0_DELAY  0.278        12.885  2       
n157516                                                   NET DELAY            0.000        12.885  1       
frame_time_counter_122254_add_4_13/CI1->frame_time_counter_122254_add_4_13/CO1
                                          SLICE_R18C24C   CIN1_TO_COUT1_DELAY  0.278        13.163  2       
n155595                                                   NET DELAY            0.000        13.163  1       
frame_time_counter_122254_add_4_15/CI0->frame_time_counter_122254_add_4_15/CO0
                                          SLICE_R18C24D   CIN0_TO_COUT0_DELAY  0.278        13.441  2       
n157519                                                   NET DELAY            0.000        13.441  1       
frame_time_counter_122254_add_4_15/CI1->frame_time_counter_122254_add_4_15/CO1
                                          SLICE_R18C24D   CIN1_TO_COUT1_DELAY  0.278        13.719  2       
n155597                                                   NET DELAY            0.556        14.275  1       
frame_time_counter_122254_add_4_17/CI0->frame_time_counter_122254_add_4_17/CO0
                                          SLICE_R18C25A   CIN0_TO_COUT0_DELAY  0.278        14.553  2       
n157522                                                   NET DELAY            0.000        14.553  1       
frame_time_counter_122254_add_4_17/CI1->frame_time_counter_122254_add_4_17/CO1
                                          SLICE_R18C25A   CIN1_TO_COUT1_DELAY  0.278        14.831  2       
n155599                                                   NET DELAY            0.000        14.831  1       
frame_time_counter_122254_add_4_19/CI0->frame_time_counter_122254_add_4_19/CO0
                                          SLICE_R18C25B   CIN0_TO_COUT0_DELAY  0.278        15.109  2       
n157525                                                   NET DELAY            0.000        15.109  1       
frame_time_counter_122254_add_4_19/CI1->frame_time_counter_122254_add_4_19/CO1
                                          SLICE_R18C25B   CIN1_TO_COUT1_DELAY  0.278        15.387  2       
n155601                                                   NET DELAY            0.000        15.387  1       
frame_time_counter_122254_add_4_21/CI0->frame_time_counter_122254_add_4_21/CO0
                                          SLICE_R18C25C   CIN0_TO_COUT0_DELAY  0.278        15.665  2       
n157564                                                   NET DELAY            0.000        15.665  1       
frame_time_counter_122254_add_4_21/CI1->frame_time_counter_122254_add_4_21/CO1
                                          SLICE_R18C25C   CIN1_TO_COUT1_DELAY  0.278        15.943  2       
n155603                                                   NET DELAY            0.000        15.943  1       
frame_time_counter_122254_add_4_23/CI0->frame_time_counter_122254_add_4_23/CO0
                                          SLICE_R18C25D   CIN0_TO_COUT0_DELAY  0.278        16.221  2       
n157630                                                   NET DELAY            0.000        16.221  1       
frame_time_counter_122254_add_4_23/CI1->frame_time_counter_122254_add_4_23/CO1
                                          SLICE_R18C25D   CIN1_TO_COUT1_DELAY  0.278        16.499  2       
n155605                                                   NET DELAY            0.556        17.055  1       
frame_time_counter_122254_add_4_25/CI0->frame_time_counter_122254_add_4_25/CO0
                                          SLICE_R18C26A   CIN0_TO_COUT0_DELAY  0.278        17.333  2       
n157660                                                   NET DELAY            0.000        17.333  1       
frame_time_counter_122254_add_4_25/D1->frame_time_counter_122254_add_4_25/S1
                                          SLICE_R18C26A   D1_TO_F1_DELAY       0.477        17.810  1       
n106                                                      NET DELAY            0.000        17.810  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i24/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : frame_cdc_i0_i0/CE
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 84.7% (route), 15.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.460 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.187
----------------------------------------------   -------
End-of-path required time( ns )                   26.156

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           12.186
-----------------------------------------   ------
End-of-path arrival time( ns )              17.696

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_cdc_i0_i0/CE",
        "phy_name":"frame_cdc_i0_i0/CE"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":9.855,
        "delay":2.954
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i1_1_lut/A",
            "phy_name":"SLICE_308/D0"
        },
        "pin1":
        {
            "log_name":"i1_1_lut/Z",
            "phy_name":"SLICE_308/F0"
        },
        "arrive":10.332,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst_N_122",
            "phy_name":"global_rst_N_122"
        },
        "arrive":17.696,
        "delay":7.364
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        2.954         9.855  1       
i1_1_lut/A->i1_1_lut/Z                    SLICE_R12C23B   D0_TO_F0_DELAY   0.477        10.332  24      
global_rst_N_122                                          NET DELAY        7.364        17.696  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_cdc_i0_i0/INCLK",
        "phy_name":"frame_cdc_i0_i0/INCLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_122253__i10/Q
Path End         : line_time_counter_122253__i3/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 6
Delay Ratio      : 69.4% (route), 30.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.487 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           12.147
-----------------------------------------   ------
End-of-path arrival time( ns )              17.657

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i10/CK",
        "phy_name":"SLICE_186/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i10/Q",
        "phy_name":"SLICE_186/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i3/D",
        "phy_name":"SLICE_178/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253__i10/CK",
            "phy_name":"SLICE_186/CLK"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253__i10/Q",
            "phy_name":"SLICE_186/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"line_time_counter[10]",
            "phy_name":"line_time_counter[10]"
        },
        "arrive":9.259,
        "delay":2.358
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_2_lut/A",
            "phy_name":"SLICE_270/D0"
        },
        "pin1":
        {
            "log_name":"i5_2_lut/Z",
            "phy_name":"SLICE_270/F0"
        },
        "arrive":9.709,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":11.881,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i10_4_lut/C",
            "phy_name":"SLICE_267/D0"
        },
        "pin1":
        {
            "log_name":"i10_4_lut/Z",
            "phy_name":"SLICE_267/F0"
        },
        "arrive":12.358,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n152755",
            "phy_name":"n152755"
        },
        "arrive":12.663,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i4_4_lut/A",
            "phy_name":"SLICE_267/C1"
        },
        "pin1":
        {
            "log_name":"i4_4_lut/Z",
            "phy_name":"SLICE_267/F1"
        },
        "arrive":13.140,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10",
            "phy_name":"n10"
        },
        "arrive":13.445,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_3_lut/B",
            "phy_name":"SLICE_268/C0"
        },
        "pin1":
        {
            "log_name":"i5_3_lut/Z",
            "phy_name":"SLICE_268/F0"
        },
        "arrive":13.895,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n15",
            "phy_name":"n15"
        },
        "arrive":17.180,
        "delay":3.285
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_mux_6_i4_3_lut/C",
            "phy_name":"SLICE_178/D1"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_mux_6_i4_3_lut/Z",
            "phy_name":"SLICE_178/F1"
        },
        "arrive":17.657,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n100",
            "phy_name":"n100"
        },
        "arrive":17.657,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_counter_122253__i10/CK   line_time_counter_122253__i11/CK}->line_time_counter_122253__i10/Q
                                          SLICE_R16C26B   CLK_TO_Q0_DELAY  1.391         6.901  2       
line_time_counter[10]                                     NET DELAY        2.358         9.259  1       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R16C24B   D0_TO_F0_DELAY   0.450         9.709  1       
n16                                                       NET DELAY        2.172        11.881  1       
i10_4_lut/C->i10_4_lut/Z                  SLICE_R16C25B   D0_TO_F0_DELAY   0.477        12.358  2       
n152755                                                   NET DELAY        0.305        12.663  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R16C25B   C1_TO_F1_DELAY   0.477        13.140  1       
n10                                                       NET DELAY        0.305        13.445  1       
i5_3_lut/B->i5_3_lut/Z                    SLICE_R16C25C   C0_TO_F0_DELAY   0.450        13.895  16      
n15                                                       NET DELAY        3.285        17.180  1       
line_time_counter_122253_mux_6_i4_3_lut/C->line_time_counter_122253_mux_6_i4_3_lut/Z
                                          SLICE_R14C24B   D1_TO_F1_DELAY   0.477        17.657  1       
n100                                                      NET DELAY        0.000        17.657  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i2/CK",
        "phy_name":"SLICE_178/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_122253__i10/Q
Path End         : line_time_counter_122253__i2/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 6
Delay Ratio      : 69.4% (route), 30.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.487 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           12.147
-----------------------------------------   ------
End-of-path arrival time( ns )              17.657

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i10/CK",
        "phy_name":"SLICE_186/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i10/Q",
        "phy_name":"SLICE_186/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i2/D",
        "phy_name":"SLICE_178/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253__i10/CK",
            "phy_name":"SLICE_186/CLK"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253__i10/Q",
            "phy_name":"SLICE_186/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"line_time_counter[10]",
            "phy_name":"line_time_counter[10]"
        },
        "arrive":9.259,
        "delay":2.358
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_2_lut/A",
            "phy_name":"SLICE_270/D0"
        },
        "pin1":
        {
            "log_name":"i5_2_lut/Z",
            "phy_name":"SLICE_270/F0"
        },
        "arrive":9.709,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":11.881,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i10_4_lut/C",
            "phy_name":"SLICE_267/D0"
        },
        "pin1":
        {
            "log_name":"i10_4_lut/Z",
            "phy_name":"SLICE_267/F0"
        },
        "arrive":12.358,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n152755",
            "phy_name":"n152755"
        },
        "arrive":12.663,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i4_4_lut/A",
            "phy_name":"SLICE_267/C1"
        },
        "pin1":
        {
            "log_name":"i4_4_lut/Z",
            "phy_name":"SLICE_267/F1"
        },
        "arrive":13.140,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10",
            "phy_name":"n10"
        },
        "arrive":13.445,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_3_lut/B",
            "phy_name":"SLICE_268/C0"
        },
        "pin1":
        {
            "log_name":"i5_3_lut/Z",
            "phy_name":"SLICE_268/F0"
        },
        "arrive":13.895,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n15",
            "phy_name":"n15"
        },
        "arrive":17.180,
        "delay":3.285
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_mux_6_i3_3_lut/C",
            "phy_name":"SLICE_178/D0"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_mux_6_i3_3_lut/Z",
            "phy_name":"SLICE_178/F0"
        },
        "arrive":17.657,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n101",
            "phy_name":"n101"
        },
        "arrive":17.657,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_counter_122253__i10/CK   line_time_counter_122253__i11/CK}->line_time_counter_122253__i10/Q
                                          SLICE_R16C26B   CLK_TO_Q0_DELAY  1.391         6.901  2       
line_time_counter[10]                                     NET DELAY        2.358         9.259  1       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R16C24B   D0_TO_F0_DELAY   0.450         9.709  1       
n16                                                       NET DELAY        2.172        11.881  1       
i10_4_lut/C->i10_4_lut/Z                  SLICE_R16C25B   D0_TO_F0_DELAY   0.477        12.358  2       
n152755                                                   NET DELAY        0.305        12.663  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R16C25B   C1_TO_F1_DELAY   0.477        13.140  1       
n10                                                       NET DELAY        0.305        13.445  1       
i5_3_lut/B->i5_3_lut/Z                    SLICE_R16C25C   C0_TO_F0_DELAY   0.450        13.895  16      
n15                                                       NET DELAY        3.285        17.180  1       
line_time_counter_122253_mux_6_i3_3_lut/C->line_time_counter_122253_mux_6_i3_3_lut/Z
                                          SLICE_R14C24B   D0_TO_F0_DELAY   0.477        17.657  1       
n101                                                      NET DELAY        0.000        17.657  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i2/CK",
        "phy_name":"SLICE_178/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_122253__i10/Q
Path End         : line_time_counter_122253__i0/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 6
Delay Ratio      : 69.4% (route), 30.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.487 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           12.147
-----------------------------------------   ------
End-of-path arrival time( ns )              17.657

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i10/CK",
        "phy_name":"SLICE_186/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i10/Q",
        "phy_name":"SLICE_186/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i0/D",
        "phy_name":"SLICE_144/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253__i10/CK",
            "phy_name":"SLICE_186/CLK"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253__i10/Q",
            "phy_name":"SLICE_186/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"line_time_counter[10]",
            "phy_name":"line_time_counter[10]"
        },
        "arrive":9.259,
        "delay":2.358
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_2_lut/A",
            "phy_name":"SLICE_270/D0"
        },
        "pin1":
        {
            "log_name":"i5_2_lut/Z",
            "phy_name":"SLICE_270/F0"
        },
        "arrive":9.709,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":11.881,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i10_4_lut/C",
            "phy_name":"SLICE_267/D0"
        },
        "pin1":
        {
            "log_name":"i10_4_lut/Z",
            "phy_name":"SLICE_267/F0"
        },
        "arrive":12.358,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n152755",
            "phy_name":"n152755"
        },
        "arrive":12.663,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i4_4_lut/A",
            "phy_name":"SLICE_267/C1"
        },
        "pin1":
        {
            "log_name":"i4_4_lut/Z",
            "phy_name":"SLICE_267/F1"
        },
        "arrive":13.140,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10",
            "phy_name":"n10"
        },
        "arrive":13.445,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_3_lut/B",
            "phy_name":"SLICE_268/C0"
        },
        "pin1":
        {
            "log_name":"i5_3_lut/Z",
            "phy_name":"SLICE_268/F0"
        },
        "arrive":13.895,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n15",
            "phy_name":"n15"
        },
        "arrive":17.180,
        "delay":3.285
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_mux_6_i1_3_lut/C",
            "phy_name":"SLICE_144/D1"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_mux_6_i1_3_lut/Z",
            "phy_name":"SLICE_144/F1"
        },
        "arrive":17.657,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n103",
            "phy_name":"n103"
        },
        "arrive":17.657,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_counter_122253__i10/CK   line_time_counter_122253__i11/CK}->line_time_counter_122253__i10/Q
                                          SLICE_R16C26B   CLK_TO_Q0_DELAY  1.391         6.901  2       
line_time_counter[10]                                     NET DELAY        2.358         9.259  1       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R16C24B   D0_TO_F0_DELAY   0.450         9.709  1       
n16                                                       NET DELAY        2.172        11.881  1       
i10_4_lut/C->i10_4_lut/Z                  SLICE_R16C25B   D0_TO_F0_DELAY   0.477        12.358  2       
n152755                                                   NET DELAY        0.305        12.663  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R16C25B   C1_TO_F1_DELAY   0.477        13.140  1       
n10                                                       NET DELAY        0.305        13.445  1       
i5_3_lut/B->i5_3_lut/Z                    SLICE_R16C25C   C0_TO_F0_DELAY   0.450        13.895  16      
n15                                                       NET DELAY        3.285        17.180  1       
line_time_counter_122253_mux_6_i1_3_lut/C->line_time_counter_122253_mux_6_i1_3_lut/Z
                                          SLICE_R14C24A   D1_TO_F1_DELAY   0.477        17.657  1       
n103                                                      NET DELAY        0.000        17.657  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i1/CK",
        "phy_name":"SLICE_144/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_122253__i10/Q
Path End         : line_time_counter_122253__i1/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 6
Delay Ratio      : 69.4% (route), 30.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.487 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           12.147
-----------------------------------------   ------
End-of-path arrival time( ns )              17.657

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i10/CK",
        "phy_name":"SLICE_186/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i10/Q",
        "phy_name":"SLICE_186/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i1/D",
        "phy_name":"SLICE_144/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253__i10/CK",
            "phy_name":"SLICE_186/CLK"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253__i10/Q",
            "phy_name":"SLICE_186/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"line_time_counter[10]",
            "phy_name":"line_time_counter[10]"
        },
        "arrive":9.259,
        "delay":2.358
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_2_lut/A",
            "phy_name":"SLICE_270/D0"
        },
        "pin1":
        {
            "log_name":"i5_2_lut/Z",
            "phy_name":"SLICE_270/F0"
        },
        "arrive":9.709,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":11.881,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i10_4_lut/C",
            "phy_name":"SLICE_267/D0"
        },
        "pin1":
        {
            "log_name":"i10_4_lut/Z",
            "phy_name":"SLICE_267/F0"
        },
        "arrive":12.358,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n152755",
            "phy_name":"n152755"
        },
        "arrive":12.663,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i4_4_lut/A",
            "phy_name":"SLICE_267/C1"
        },
        "pin1":
        {
            "log_name":"i4_4_lut/Z",
            "phy_name":"SLICE_267/F1"
        },
        "arrive":13.140,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10",
            "phy_name":"n10"
        },
        "arrive":13.445,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_3_lut/B",
            "phy_name":"SLICE_268/C0"
        },
        "pin1":
        {
            "log_name":"i5_3_lut/Z",
            "phy_name":"SLICE_268/F0"
        },
        "arrive":13.895,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n15",
            "phy_name":"n15"
        },
        "arrive":17.180,
        "delay":3.285
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_mux_6_i2_3_lut/C",
            "phy_name":"SLICE_144/D0"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_mux_6_i2_3_lut/Z",
            "phy_name":"SLICE_144/F0"
        },
        "arrive":17.657,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n102",
            "phy_name":"n102"
        },
        "arrive":17.657,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_counter_122253__i10/CK   line_time_counter_122253__i11/CK}->line_time_counter_122253__i10/Q
                                          SLICE_R16C26B   CLK_TO_Q0_DELAY  1.391         6.901  2       
line_time_counter[10]                                     NET DELAY        2.358         9.259  1       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R16C24B   D0_TO_F0_DELAY   0.450         9.709  1       
n16                                                       NET DELAY        2.172        11.881  1       
i10_4_lut/C->i10_4_lut/Z                  SLICE_R16C25B   D0_TO_F0_DELAY   0.477        12.358  2       
n152755                                                   NET DELAY        0.305        12.663  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R16C25B   C1_TO_F1_DELAY   0.477        13.140  1       
n10                                                       NET DELAY        0.305        13.445  1       
i5_3_lut/B->i5_3_lut/Z                    SLICE_R16C25C   C0_TO_F0_DELAY   0.450        13.895  16      
n15                                                       NET DELAY        3.285        17.180  1       
line_time_counter_122253_mux_6_i2_3_lut/C->line_time_counter_122253_mux_6_i2_3_lut/Z
                                          SLICE_R14C24A   D0_TO_F0_DELAY   0.477        17.657  1       
n102                                                      NET DELAY        0.000        17.657  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i1/CK",
        "phy_name":"SLICE_144/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_122253__i10/Q
Path End         : line_time_counter_122253__i10/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 6
Delay Ratio      : 69.0% (route), 31.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.620 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           12.014
-----------------------------------------   ------
End-of-path arrival time( ns )              17.524

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i10/CK",
        "phy_name":"SLICE_186/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i10/Q",
        "phy_name":"SLICE_186/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i10/D",
        "phy_name":"SLICE_186/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253__i10/CK",
            "phy_name":"SLICE_186/CLK"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253__i10/Q",
            "phy_name":"SLICE_186/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"line_time_counter[10]",
            "phy_name":"line_time_counter[10]"
        },
        "arrive":9.259,
        "delay":2.358
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_2_lut/A",
            "phy_name":"SLICE_270/D0"
        },
        "pin1":
        {
            "log_name":"i5_2_lut/Z",
            "phy_name":"SLICE_270/F0"
        },
        "arrive":9.709,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":11.881,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i10_4_lut/C",
            "phy_name":"SLICE_267/D0"
        },
        "pin1":
        {
            "log_name":"i10_4_lut/Z",
            "phy_name":"SLICE_267/F0"
        },
        "arrive":12.358,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n152755",
            "phy_name":"n152755"
        },
        "arrive":12.663,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i4_4_lut/A",
            "phy_name":"SLICE_267/C1"
        },
        "pin1":
        {
            "log_name":"i4_4_lut/Z",
            "phy_name":"SLICE_267/F1"
        },
        "arrive":13.140,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10",
            "phy_name":"n10"
        },
        "arrive":13.445,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_3_lut/B",
            "phy_name":"SLICE_268/C0"
        },
        "pin1":
        {
            "log_name":"i5_3_lut/Z",
            "phy_name":"SLICE_268/F0"
        },
        "arrive":13.895,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n15",
            "phy_name":"n15"
        },
        "arrive":17.047,
        "delay":3.152
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_mux_6_i11_3_lut/C",
            "phy_name":"SLICE_186/A0"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_mux_6_i11_3_lut/Z",
            "phy_name":"SLICE_186/F0"
        },
        "arrive":17.524,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n93",
            "phy_name":"n93"
        },
        "arrive":17.524,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_counter_122253__i10/CK   line_time_counter_122253__i11/CK}->line_time_counter_122253__i10/Q
                                          SLICE_R16C26B   CLK_TO_Q0_DELAY  1.391         6.901  2       
line_time_counter[10]                                     NET DELAY        2.358         9.259  1       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R16C24B   D0_TO_F0_DELAY   0.450         9.709  1       
n16                                                       NET DELAY        2.172        11.881  1       
i10_4_lut/C->i10_4_lut/Z                  SLICE_R16C25B   D0_TO_F0_DELAY   0.477        12.358  2       
n152755                                                   NET DELAY        0.305        12.663  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R16C25B   C1_TO_F1_DELAY   0.477        13.140  1       
n10                                                       NET DELAY        0.305        13.445  1       
i5_3_lut/B->i5_3_lut/Z                    SLICE_R16C25C   C0_TO_F0_DELAY   0.450        13.895  16      
n15                                                       NET DELAY        3.152        17.047  1       
line_time_counter_122253_mux_6_i11_3_lut/C->line_time_counter_122253_mux_6_i11_3_lut/Z
                                          SLICE_R16C26B   A0_TO_F0_DELAY   0.477        17.524  1       
n93                                                       NET DELAY        0.000        17.524  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i10/CK",
        "phy_name":"SLICE_186/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_counter_122253__i10/Q
Path End         : line_time_counter_122253__i13/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 6
Delay Ratio      : 68.8% (route), 31.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 8.686 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#2)    20.833
+ Destination Clock Source Latency                 0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   26.144

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.510
+ Data Path Delay                           11.948
-----------------------------------------   ------
End-of-path arrival time( ns )              17.458

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i10/CK",
        "phy_name":"SLICE_186/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i10/Q",
        "phy_name":"SLICE_186/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i13/D",
        "phy_name":"SLICE_188/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253__i10/CK",
            "phy_name":"SLICE_186/CLK"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253__i10/Q",
            "phy_name":"SLICE_186/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"line_time_counter[10]",
            "phy_name":"line_time_counter[10]"
        },
        "arrive":9.259,
        "delay":2.358
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_2_lut/A",
            "phy_name":"SLICE_270/D0"
        },
        "pin1":
        {
            "log_name":"i5_2_lut/Z",
            "phy_name":"SLICE_270/F0"
        },
        "arrive":9.709,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n16",
            "phy_name":"n16"
        },
        "arrive":11.881,
        "delay":2.172
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i10_4_lut/C",
            "phy_name":"SLICE_267/D0"
        },
        "pin1":
        {
            "log_name":"i10_4_lut/Z",
            "phy_name":"SLICE_267/F0"
        },
        "arrive":12.358,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n152755",
            "phy_name":"n152755"
        },
        "arrive":12.663,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i4_4_lut/A",
            "phy_name":"SLICE_267/C1"
        },
        "pin1":
        {
            "log_name":"i4_4_lut/Z",
            "phy_name":"SLICE_267/F1"
        },
        "arrive":13.140,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n10",
            "phy_name":"n10"
        },
        "arrive":13.445,
        "delay":0.305
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i5_3_lut/B",
            "phy_name":"SLICE_268/C0"
        },
        "pin1":
        {
            "log_name":"i5_3_lut/Z",
            "phy_name":"SLICE_268/F0"
        },
        "arrive":13.895,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n15",
            "phy_name":"n15"
        },
        "arrive":16.981,
        "delay":3.086
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_counter_122253_mux_6_i14_3_lut/C",
            "phy_name":"SLICE_188/B1"
        },
        "pin1":
        {
            "log_name":"line_time_counter_122253_mux_6_i14_3_lut/Z",
            "phy_name":"SLICE_188/F1"
        },
        "arrive":17.458,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n90",
            "phy_name":"n90"
        },
        "arrive":17.458,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_counter_122253__i10/CK   line_time_counter_122253__i11/CK}->line_time_counter_122253__i10/Q
                                          SLICE_R16C26B   CLK_TO_Q0_DELAY  1.391         6.901  2       
line_time_counter[10]                                     NET DELAY        2.358         9.259  1       
i5_2_lut/A->i5_2_lut/Z                    SLICE_R16C24B   D0_TO_F0_DELAY   0.450         9.709  1       
n16                                                       NET DELAY        2.172        11.881  1       
i10_4_lut/C->i10_4_lut/Z                  SLICE_R16C25B   D0_TO_F0_DELAY   0.477        12.358  2       
n152755                                                   NET DELAY        0.305        12.663  1       
i4_4_lut/A->i4_4_lut/Z                    SLICE_R16C25B   C1_TO_F1_DELAY   0.477        13.140  1       
n10                                                       NET DELAY        0.305        13.445  1       
i5_3_lut/B->i5_3_lut/Z                    SLICE_R16C25C   C0_TO_F0_DELAY   0.450        13.895  16      
n15                                                       NET DELAY        3.086        16.981  1       
line_time_counter_122253_mux_6_i14_3_lut/C->line_time_counter_122253_mux_6_i14_3_lut/Z
                                          SLICE_R14C25A   B1_TO_F1_DELAY   0.477        17.458  1       
n90                                                       NET DELAY        0.000        17.458  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_counter_122253__i12/CK",
        "phy_name":"SLICE_188/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_3"></A><A href=#Timing_rpt_SetupSummaryConstraint_3>4.1.3  Setup path details for constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] </A>
----------------------------------------------------------------------
149 endpoints scored, 4 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i5/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 7.063 ns
Setup Constraint : 1.893 ns 
Path Slack       : -0.342 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      285.101

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              9.100
------------------------------------------   -------
End-of-path arrival time( ns )               285.443

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i5/D",
        "phy_name":"SLICE_122/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":14.133,
        "delay":7.232
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127426_2_lut_2_lut/A",
            "phy_name":"SLICE_122/C0"
        },
        "pin1":
        {
            "log_name":"i127426_2_lut_2_lut/Z",
            "phy_name":"SLICE_122/F0"
        },
        "arrive":14.610,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154069",
            "phy_name":"n154069"
        },
        "arrive":14.610,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        7.232        14.133  1       
i127426_2_lut_2_lut/A->i127426_2_lut_2_lut/Z
                                          SLICE_R14C9D    C0_TO_F0_DELAY   0.477        14.610  1       
n154069                                                   NET DELAY        0.000        14.610  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i5/CK",
        "phy_name":"SLICE_122/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i4/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 79.2% (route), 20.8% (logic)
Clock Skew       : 7.063 ns
Setup Constraint : 1.893 ns 
Path Slack       : -0.222 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      285.101

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              8.980
------------------------------------------   -------
End-of-path arrival time( ns )               285.323

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i4/D",
        "phy_name":"SLICE_140/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":14.013,
        "delay":7.112
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127402_2_lut/A",
            "phy_name":"SLICE_140/A1"
        },
        "pin1":
        {
            "log_name":"i127402_2_lut/Z",
            "phy_name":"SLICE_140/F1"
        },
        "arrive":14.490,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154045",
            "phy_name":"n154045"
        },
        "arrive":14.490,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        7.112        14.013  1       
i127402_2_lut/A->i127402_2_lut/Z          SLICE_R16C10C   A1_TO_F1_DELAY   0.477        14.490  1       
n154045                                                   NET DELAY        0.000        14.490  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i3/CK",
        "phy_name":"SLICE_140/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i10/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 7.063 ns
Setup Constraint : 1.893 ns 
Path Slack       : -0.116 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      285.101

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              8.874
------------------------------------------   -------
End-of-path arrival time( ns )               285.217

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i10/D",
        "phy_name":"SLICE_76/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":13.907,
        "delay":7.006
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127387_2_lut_2_lut/A",
            "phy_name":"SLICE_76/C1"
        },
        "pin1":
        {
            "log_name":"i127387_2_lut_2_lut/Z",
            "phy_name":"SLICE_76/F1"
        },
        "arrive":14.384,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154030",
            "phy_name":"n154030"
        },
        "arrive":14.384,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        7.006        13.907  1       
i127387_2_lut_2_lut/A->i127387_2_lut_2_lut/Z
                                          SLICE_R16C10B   C1_TO_F1_DELAY   0.477        14.384  1       
n154030                                                   NET DELAY        0.000        14.384  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i9/CK",
        "phy_name":"SLICE_76/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i6/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 7.063 ns
Setup Constraint : 1.893 ns 
Path Slack       : -0.077 ns  (Failed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      285.101

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              8.835
------------------------------------------   -------
End-of-path arrival time( ns )               285.178

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i6/D",
        "phy_name":"SLICE_122/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":13.868,
        "delay":6.967
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_122/D1",
            "phy_name":"SLICE_122/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_122/F1",
            "phy_name":"SLICE_122/F1"
        },
        "arrive":14.345,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/n154068",
            "phy_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/n154068"
        },
        "arrive":14.345,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        6.967        13.868  1       
SLICE_122/D1->SLICE_122/F1                SLICE_R14C9D    D1_TO_F1_DELAY   0.477        14.345  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/n154068
                                                          NET DELAY        0.000        14.345  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i5/CK",
        "phy_name":"SLICE_122/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i11/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 7.063 ns
Setup Constraint : 1.893 ns 
Path Slack       : 0.002 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      285.101

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              8.755
------------------------------------------   -------
End-of-path arrival time( ns )               285.098

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i11/D",
        "phy_name":"SLICE_337/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":13.788,
        "delay":6.887
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_337/D1",
            "phy_name":"SLICE_337/D1"
        },
        "pin1":
        {
            "log_name":"SLICE_337/F1",
            "phy_name":"SLICE_337/F1"
        },
        "arrive":14.265,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/n154025",
            "phy_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/n154025"
        },
        "arrive":14.265,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        6.887        13.788  1       
SLICE_337/D1->SLICE_337/F1                SLICE_R12C11D   D1_TO_F1_DELAY   0.477        14.265  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/n154025
                                                          NET DELAY        0.000        14.265  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/rd_grey_sync_r_i11/CK",
        "phy_name":"SLICE_337/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i9/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 7.063 ns
Setup Constraint : 1.893 ns 
Path Slack       : 0.002 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      285.101

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              8.755
------------------------------------------   -------
End-of-path arrival time( ns )               285.098

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i9/D",
        "phy_name":"SLICE_124/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":13.788,
        "delay":6.887
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127423_2_lut_2_lut/A",
            "phy_name":"SLICE_124/D1"
        },
        "pin1":
        {
            "log_name":"i127423_2_lut_2_lut/Z",
            "phy_name":"SLICE_124/F1"
        },
        "arrive":14.265,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154066",
            "phy_name":"n154066"
        },
        "arrive":14.265,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        6.887        13.788  1       
i127423_2_lut_2_lut/A->i127423_2_lut_2_lut/Z
                                          SLICE_R13C11C   D1_TO_F1_DELAY   0.477        14.265  1       
n154066                                                   NET DELAY        0.000        14.265  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i8/CK",
        "phy_name":"SLICE_124/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i8/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 78.7% (route), 21.3% (logic)
Clock Skew       : 7.063 ns
Setup Constraint : 1.893 ns 
Path Slack       : 0.002 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      285.101

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              8.755
------------------------------------------   -------
End-of-path arrival time( ns )               285.098

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i8/D",
        "phy_name":"SLICE_124/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":13.788,
        "delay":6.887
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_124/D0",
            "phy_name":"SLICE_124/D0"
        },
        "pin1":
        {
            "log_name":"SLICE_124/F0",
            "phy_name":"SLICE_124/F0"
        },
        "arrive":14.265,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/n154067",
            "phy_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/n154067"
        },
        "arrive":14.265,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        6.887        13.788  1       
SLICE_124/D0->SLICE_124/F0                SLICE_R13C11C   D0_TO_F0_DELAY   0.477        14.265  1       
tlc_data_7__I_0/lscc_fifo_dc_inst/n154067
                                                          NET DELAY        0.000        14.265  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/rd_addr_r_i8/CK",
        "phy_name":"SLICE_124/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i3/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 7.063 ns
Setup Constraint : 1.893 ns 
Path Slack       : 0.187 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      285.101

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              8.570
------------------------------------------   -------
End-of-path arrival time( ns )               284.913

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i3/D",
        "phy_name":"SLICE_140/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":13.603,
        "delay":6.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127403_2_lut_2_lut/A",
            "phy_name":"SLICE_140/D0"
        },
        "pin1":
        {
            "log_name":"i127403_2_lut_2_lut/Z",
            "phy_name":"SLICE_140/F0"
        },
        "arrive":14.080,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154046",
            "phy_name":"n154046"
        },
        "arrive":14.080,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        6.702        13.603  1       
i127403_2_lut_2_lut/A->i127403_2_lut_2_lut/Z
                                          SLICE_R16C10C   D0_TO_F0_DELAY   0.477        14.080  1       
n154046                                                   NET DELAY        0.000        14.080  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i3/CK",
        "phy_name":"SLICE_140/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i9/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 7.063 ns
Setup Constraint : 1.893 ns 
Path Slack       : 0.187 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      285.101

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              8.570
------------------------------------------   -------
End-of-path arrival time( ns )               284.913

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i9/D",
        "phy_name":"SLICE_76/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":13.603,
        "delay":6.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127388_2_lut_2_lut/A",
            "phy_name":"SLICE_76/D0"
        },
        "pin1":
        {
            "log_name":"i127388_2_lut_2_lut/Z",
            "phy_name":"SLICE_76/F0"
        },
        "arrive":14.080,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154031",
            "phy_name":"n154031"
        },
        "arrive":14.080,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        6.702        13.603  1       
i127388_2_lut_2_lut/A->i127388_2_lut_2_lut/Z
                                          SLICE_R16C10B   D0_TO_F0_DELAY   0.477        14.080  1       
n154031                                                   NET DELAY        0.000        14.080  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i9/CK",
        "phy_name":"SLICE_76/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i3/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 78.2% (route), 21.8% (logic)
Clock Skew       : 7.063 ns
Setup Constraint : 1.893 ns 
Path Slack       : 0.187 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#10)   272.727
+ Master Clock Source Latency                          0.000
- Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
- Setup Time                                           0.199
--------------------------------------------------   -------
End-of-path required time( ns )                      285.101

  Source Clock Arrival Time (sys_clk:R#14)   270.833
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              8.570
------------------------------------------   -------
End-of-path arrival time( ns )               284.913

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i3/D",
        "phy_name":"SLICE_70/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":13.603,
        "delay":6.702
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127394_2_lut_2_lut/A",
            "phy_name":"SLICE_70/D0"
        },
        "pin1":
        {
            "log_name":"i127394_2_lut_2_lut/Z",
            "phy_name":"SLICE_70/F0"
        },
        "arrive":14.080,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154037",
            "phy_name":"n154037"
        },
        "arrive":14.080,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        6.702        13.603  1       
i127394_2_lut_2_lut/A->i127394_2_lut_2_lut/Z
                                          SLICE_R16C10A   D0_TO_F0_DELAY   0.477        14.080  1       
n154037                                                   NET DELAY        0.000        14.080  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i3/CK",
        "phy_name":"SLICE_70/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {tlc_sclk_I_0/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_clock -name {sys_clk} -period 20.8333 [get_pins {OSCInst0/CLKHF }] </A>
----------------------------------------------------------------------
98 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : prev_frame_sync_c/Q
Path End         : prev_frame_sync_c/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"prev_frame_sync_c/CK",
        "phy_name":"SLICE_318/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"prev_frame_sync_c/Q",
        "phy_name":"SLICE_318/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"prev_frame_sync_c/D",
        "phy_name":"SLICE_318/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"prev_frame_sync_c/CK",
            "phy_name":"SLICE_318/CLK"
        },
        "pin1":
        {
            "log_name":"prev_frame_sync_c/Q",
            "phy_name":"SLICE_318/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"prev_frame_sync",
            "phy_name":"prev_frame_sync"
        },
        "arrive":8.172,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127365_3_lut_3_lut/A",
            "phy_name":"SLICE_318/D1"
        },
        "pin1":
        {
            "log_name":"i127365_3_lut_3_lut/Z",
            "phy_name":"SLICE_318/F1"
        },
        "arrive":8.622,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154008",
            "phy_name":"n154008"
        },
        "arrive":8.622,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
prev_frame_sync_c/CK->prev_frame_sync_c/Q
                                          SLICE_R17C23C   CLK_TO_Q1_DELAY  1.391         6.901  2       
prev_frame_sync                                           NET DELAY        1.271         8.172  1       
i127365_3_lut_3_lut/A->i127365_3_lut_3_lut/Z
                                          SLICE_R17C23C   D1_TO_F1_DELAY   0.450         8.622  1       
n154008                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"prev_frame_sync_c/CK",
        "phy_name":"SLICE_318/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_cdc_i0_i1/Q
Path End         : frame_sync_c/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_sync_c/CK",
        "phy_name":"SLICE_208/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"frame_cdc_i0_i1/Q",
        "phy_name":"SLICE_208/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_sync_c/D",
        "phy_name":"SLICE_208/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_cdc_i0_i1/CK",
            "phy_name":"SLICE_208/CLK"
        },
        "pin1":
        {
            "log_name":"frame_cdc_i0_i1/Q",
            "phy_name":"SLICE_208/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"frame_cdc[1]",
            "phy_name":"frame_cdc[1]"
        },
        "arrive":8.172,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127364_3_lut_3_lut/B",
            "phy_name":"SLICE_208/D0"
        },
        "pin1":
        {
            "log_name":"i127364_3_lut_3_lut/Z",
            "phy_name":"SLICE_208/F0"
        },
        "arrive":8.622,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154007",
            "phy_name":"n154007"
        },
        "arrive":8.622,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{frame_sync_c/CK   frame_cdc_i0_i1/CK}->frame_cdc_i0_i1/Q
                                          SLICE_R17C23D   CLK_TO_Q1_DELAY  1.391         6.901  2       
frame_cdc[1]                                              NET DELAY        1.271         8.172  1       
i127364_3_lut_3_lut/B->i127364_3_lut_3_lut/Z
                                          SLICE_R17C23D   D0_TO_F0_DELAY   0.450         8.622  1       
n154007                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_sync_c/CK",
        "phy_name":"SLICE_208/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i6/Q
Path End         : line_time_i0_i6/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i7/CK",
        "phy_name":"SLICE_200/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"line_time_i0_i6/Q",
        "phy_name":"SLICE_200/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i6/D",
        "phy_name":"SLICE_200/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_i0_i6/CK",
            "phy_name":"SLICE_200/CLK"
        },
        "pin1":
        {
            "log_name":"line_time_i0_i6/Q",
            "phy_name":"SLICE_200/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"line_time[6]",
            "phy_name":"line_time[6]"
        },
        "arrive":8.172,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127371_3_lut/A",
            "phy_name":"SLICE_200/D1"
        },
        "pin1":
        {
            "log_name":"i127371_3_lut/Z",
            "phy_name":"SLICE_200/F1"
        },
        "arrive":8.622,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154014",
            "phy_name":"n154014"
        },
        "arrive":8.622,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_i0_i7/CK   line_time_i0_i6/CK}->line_time_i0_i6/Q
                                          SLICE_R17C23A   CLK_TO_Q1_DELAY  1.391         6.901  2       
line_time[6]                                              NET DELAY        1.271         8.172  1       
i127371_3_lut/A->i127371_3_lut/Z          SLICE_R17C23A   D1_TO_F1_DELAY   0.450         8.622  1       
n154014                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i7/CK",
        "phy_name":"SLICE_200/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i20/Q
Path End         : line_time_i0_i10/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i20/CK",
        "phy_name":"SLICE_46/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i20/Q",
        "phy_name":"SLICE_46/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i10/D",
        "phy_name":"SLICE_196/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254__i20/CK",
            "phy_name":"SLICE_46/CLK"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254__i20/Q",
            "phy_name":"SLICE_46/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"frame_time_counter[19]",
            "phy_name":"frame_time_counter[19]"
        },
        "arrive":8.172,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127375_3_lut/B",
            "phy_name":"SLICE_196/D1"
        },
        "pin1":
        {
            "log_name":"i127375_3_lut/Z",
            "phy_name":"SLICE_196/F1"
        },
        "arrive":8.622,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154018",
            "phy_name":"n154018"
        },
        "arrive":8.622,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{frame_time_counter_122254__i20/CK   frame_time_counter_122254__i21/CK}->frame_time_counter_122254__i20/Q
                                          SLICE_R18C25C   CLK_TO_Q0_DELAY  1.391         6.901  2       
frame_time_counter[19]                                    NET DELAY        1.271         8.172  1       
i127375_3_lut/B->i127375_3_lut/Z          SLICE_R17C25A   D1_TO_F1_DELAY   0.450         8.622  1       
n154018                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i11/CK",
        "phy_name":"SLICE_196/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i21/Q
Path End         : line_time_i0_i11/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i20/CK",
        "phy_name":"SLICE_46/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i21/Q",
        "phy_name":"SLICE_46/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i11/D",
        "phy_name":"SLICE_196/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254__i21/CK",
            "phy_name":"SLICE_46/CLK"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254__i21/Q",
            "phy_name":"SLICE_46/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"frame_time_counter[20]",
            "phy_name":"frame_time_counter[20]"
        },
        "arrive":8.172,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127376_3_lut/B",
            "phy_name":"SLICE_196/D0"
        },
        "pin1":
        {
            "log_name":"i127376_3_lut/Z",
            "phy_name":"SLICE_196/F0"
        },
        "arrive":8.622,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154019",
            "phy_name":"n154019"
        },
        "arrive":8.622,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{frame_time_counter_122254__i20/CK   frame_time_counter_122254__i21/CK}->frame_time_counter_122254__i21/Q
                                          SLICE_R18C25C   CLK_TO_Q1_DELAY  1.391         6.901  2       
frame_time_counter[20]                                    NET DELAY        1.271         8.172  1       
i127376_3_lut/B->i127376_3_lut/Z          SLICE_R17C25A   D0_TO_F0_DELAY   0.450         8.622  1       
n154019                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i11/CK",
        "phy_name":"SLICE_196/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i9/Q
Path End         : line_time_i0_i9/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i9/CK",
        "phy_name":"SLICE_198/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"line_time_i0_i9/Q",
        "phy_name":"SLICE_198/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i9/D",
        "phy_name":"SLICE_198/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_i0_i9/CK",
            "phy_name":"SLICE_198/CLK"
        },
        "pin1":
        {
            "log_name":"line_time_i0_i9/Q",
            "phy_name":"SLICE_198/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"line_time[9]",
            "phy_name":"line_time[9]"
        },
        "arrive":8.172,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127374_3_lut/A",
            "phy_name":"SLICE_198/D0"
        },
        "pin1":
        {
            "log_name":"i127374_3_lut/Z",
            "phy_name":"SLICE_198/F0"
        },
        "arrive":8.622,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154017",
            "phy_name":"n154017"
        },
        "arrive":8.622,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_i0_i9/CK   line_time_i0_i8/CK}->line_time_i0_i9/Q
                                          SLICE_R17C26D   CLK_TO_Q0_DELAY  1.391         6.901  2       
line_time[9]                                              NET DELAY        1.271         8.172  1       
i127374_3_lut/A->i127374_3_lut/Z          SLICE_R17C26D   D0_TO_F0_DELAY   0.450         8.622  1       
n154017                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i9/CK",
        "phy_name":"SLICE_198/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i25/Q
Path End         : line_time_i0_i15/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i24/CK",
        "phy_name":"SLICE_40/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i25/Q",
        "phy_name":"SLICE_40/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i15/D",
        "phy_name":"SLICE_192/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254__i25/CK",
            "phy_name":"SLICE_40/CLK"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254__i25/Q",
            "phy_name":"SLICE_40/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"frame_time_counter[24]",
            "phy_name":"frame_time_counter[24]"
        },
        "arrive":8.172,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127380_3_lut/B",
            "phy_name":"SLICE_192/D0"
        },
        "pin1":
        {
            "log_name":"i127380_3_lut/Z",
            "phy_name":"SLICE_192/F0"
        },
        "arrive":8.622,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154023",
            "phy_name":"n154023"
        },
        "arrive":8.622,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{frame_time_counter_122254__i24/CK   frame_time_counter_122254__i25/CK}->frame_time_counter_122254__i25/Q
                                          SLICE_R18C26A   CLK_TO_Q1_DELAY  1.391         6.901  2       
frame_time_counter[24]                                    NET DELAY        1.271         8.172  1       
i127380_3_lut/B->i127380_3_lut/Z          SLICE_R17C26C   D0_TO_F0_DELAY   0.450         8.622  1       
n154023                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i15/CK",
        "phy_name":"SLICE_192/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_time_i0_i14/Q
Path End         : line_time_i0_i14/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i15/CK",
        "phy_name":"SLICE_192/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"line_time_i0_i14/Q",
        "phy_name":"SLICE_192/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i14/D",
        "phy_name":"SLICE_192/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_time_i0_i14/CK",
            "phy_name":"SLICE_192/CLK"
        },
        "pin1":
        {
            "log_name":"line_time_i0_i14/Q",
            "phy_name":"SLICE_192/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"line_time[14]",
            "phy_name":"line_time[14]"
        },
        "arrive":8.172,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127379_3_lut/A",
            "phy_name":"SLICE_192/D1"
        },
        "pin1":
        {
            "log_name":"i127379_3_lut/Z",
            "phy_name":"SLICE_192/F1"
        },
        "arrive":8.622,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154022",
            "phy_name":"n154022"
        },
        "arrive":8.622,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{line_time_i0_i15/CK   line_time_i0_i14/CK}->line_time_i0_i14/Q
                                          SLICE_R17C26C   CLK_TO_Q1_DELAY  1.391         6.901  2       
line_time[14]                                             NET DELAY        1.271         8.172  1       
i127379_3_lut/A->i127379_3_lut/Z          SLICE_R17C26C   D1_TO_F1_DELAY   0.450         8.622  1       
n154022                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i15/CK",
        "phy_name":"SLICE_192/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i14/Q
Path End         : line_time_i0_i4/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.112
-----------------------------------------   -----
End-of-path arrival time( ns )              8.622

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i14/CK",
        "phy_name":"SLICE_51/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i14/Q",
        "phy_name":"SLICE_51/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i4/D",
        "phy_name":"SLICE_202/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254__i14/CK",
            "phy_name":"SLICE_51/CLK"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254__i14/Q",
            "phy_name":"SLICE_51/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"frame_time_counter[13]",
            "phy_name":"frame_time_counter[13]"
        },
        "arrive":8.172,
        "delay":1.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127369_3_lut/B",
            "phy_name":"SLICE_202/D1"
        },
        "pin1":
        {
            "log_name":"i127369_3_lut/Z",
            "phy_name":"SLICE_202/F1"
        },
        "arrive":8.622,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154012",
            "phy_name":"n154012"
        },
        "arrive":8.622,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{frame_time_counter_122254__i14/CK   frame_time_counter_122254__i15/CK}->frame_time_counter_122254__i14/Q
                                          SLICE_R18C24D   CLK_TO_Q0_DELAY  1.391         6.901  2       
frame_time_counter[13]                                    NET DELAY        1.271         8.172  1       
i127369_3_lut/B->i127369_3_lut/Z          SLICE_R19C24A   D1_TO_F1_DELAY   0.450         8.622  1       
n154012                                                   NET DELAY        0.000         8.622  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_time_i0_i5/CK",
        "phy_name":"SLICE_202/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : frame_time_counter_122254__i1/Q
Path End         : frame_time_counter_122254__i1/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Destination Clock Source Latency                 0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     5.510
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    5.510

  Source Clock Arrival Time (sys_clk:R#1)   0.000
+ Source Clock Source Latency               0.000
+ Source Clock Path Delay                   5.510
+ Data Path Delay                           3.417
-----------------------------------------   -----
End-of-path arrival time( ns )              8.927

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i1/CK",
        "phy_name":"SLICE_45/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i1/Q",
        "phy_name":"SLICE_45/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i1/D",
        "phy_name":"SLICE_45/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254__i1/CK",
            "phy_name":"SLICE_45/CLK"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254__i1/Q",
            "phy_name":"SLICE_45/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n25",
            "phy_name":"n25"
        },
        "arrive":8.477,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"frame_time_counter_122254_add_4_1/C1",
            "phy_name":"SLICE_45/C1"
        },
        "pin1":
        {
            "log_name":"frame_time_counter_122254_add_4_1/S1",
            "phy_name":"SLICE_45/F1"
        },
        "arrive":8.927,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n130",
            "phy_name":"n130"
        },
        "arrive":8.927,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
frame_time_counter_122254__i1/CK->frame_time_counter_122254__i1/Q
                                          SLICE_R18C23A   CLK_TO_Q1_DELAY  1.391         6.901  1       
n25                                                       NET DELAY        1.576         8.477  1       
frame_time_counter_122254_add_4_1/C1->frame_time_counter_122254_add_4_1/S1
                                          SLICE_R18C23A   C1_TO_F1_DELAY   0.450         8.927  1       
n130                                                      NET DELAY        0.000         8.927  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"frame_time_counter_122254__i1/CK",
        "phy_name":"SLICE_45/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_3"></A><A href=#Timing_rpt_HoldSummaryConstraint_3>4.2.3  Hold path details for constraint: create_generated_clock -name {tlc_sclk_c} -source [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 4 [get_pins {tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE }] </A>
----------------------------------------------------------------------
149 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i2/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 75.3% (route), 24.7% (logic)
Clock Skew       : 7.063 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.379 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      345.906

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.443
------------------------------------------   -------
End-of-path arrival time( ns )               346.286

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i2/D",
        "phy_name":"SLICE_87/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":12.503,
        "delay":5.602
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127404_2_lut_2_lut/A",
            "phy_name":"SLICE_87/D1"
        },
        "pin1":
        {
            "log_name":"i127404_2_lut_2_lut/Z",
            "phy_name":"SLICE_87/F1"
        },
        "arrive":12.953,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154047",
            "phy_name":"n154047"
        },
        "arrive":12.953,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        5.602        12.503  1       
i127404_2_lut_2_lut/A->i127404_2_lut_2_lut/Z
                                          SLICE_R16C11D   D1_TO_F1_DELAY   0.450        12.953  1       
n154047                                                   NET DELAY        0.000        12.953  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i1/CK",
        "phy_name":"SLICE_87/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i1/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 75.3% (route), 24.7% (logic)
Clock Skew       : 7.063 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.379 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      345.906

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.443
------------------------------------------   -------
End-of-path arrival time( ns )               346.286

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i1/D",
        "phy_name":"SLICE_69/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":12.503,
        "delay":5.602
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127361_2_lut_2_lut/A",
            "phy_name":"SLICE_69/D1"
        },
        "pin1":
        {
            "log_name":"i127361_2_lut_2_lut/Z",
            "phy_name":"SLICE_69/F1"
        },
        "arrive":12.953,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154004",
            "phy_name":"n154004"
        },
        "arrive":12.953,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        5.602        12.503  1       
i127361_2_lut_2_lut/A->i127361_2_lut_2_lut/Z
                                          SLICE_R16C11C   D1_TO_F1_DELAY   0.450        12.953  1       
n154004                                                   NET DELAY        0.000        12.953  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i2/CK",
        "phy_name":"SLICE_69/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i11/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 75.3% (route), 24.7% (logic)
Clock Skew       : 7.063 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.379 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      345.906

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.443
------------------------------------------   -------
End-of-path arrival time( ns )               346.286

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i11/D",
        "phy_name":"SLICE_68/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":12.503,
        "delay":5.602
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127386_2_lut_2_lut/A",
            "phy_name":"SLICE_68/D1"
        },
        "pin1":
        {
            "log_name":"i127386_2_lut_2_lut/Z",
            "phy_name":"SLICE_68/F1"
        },
        "arrive":12.953,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154029",
            "phy_name":"n154029"
        },
        "arrive":12.953,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        5.602        12.503  1       
i127386_2_lut_2_lut/A->i127386_2_lut_2_lut/Z
                                          SLICE_R16C11A   D1_TO_F1_DELAY   0.450        12.953  1       
n154029                                                   NET DELAY        0.000        12.953  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i11/CK",
        "phy_name":"SLICE_68/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i6/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 75.6% (route), 24.4% (logic)
Clock Skew       : 7.063 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.485 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      345.906

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.549
------------------------------------------   -------
End-of-path arrival time( ns )               346.392

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i6/D",
        "phy_name":"SLICE_72/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":12.609,
        "delay":5.708
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127384_2_lut_2_lut/A",
            "phy_name":"SLICE_72/D1"
        },
        "pin1":
        {
            "log_name":"i127384_2_lut_2_lut/Z",
            "phy_name":"SLICE_72/F1"
        },
        "arrive":13.059,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154027",
            "phy_name":"n154027"
        },
        "arrive":13.059,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        5.708        12.609  1       
i127384_2_lut_2_lut/A->i127384_2_lut_2_lut/Z
                                          SLICE_R16C9D    D1_TO_F1_DELAY   0.450        13.059  1       
n154027                                                   NET DELAY        0.000        13.059  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i5/CK",
        "phy_name":"SLICE_72/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i4/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 75.8% (route), 24.2% (logic)
Clock Skew       : 7.063 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.538 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      345.906

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.602
------------------------------------------   -------
End-of-path arrival time( ns )               346.445

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i4/D",
        "phy_name":"SLICE_70/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":12.662,
        "delay":5.761
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127393_2_lut_2_lut/A",
            "phy_name":"SLICE_70/B1"
        },
        "pin1":
        {
            "log_name":"i127393_2_lut_2_lut/Z",
            "phy_name":"SLICE_70/F1"
        },
        "arrive":13.112,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154036",
            "phy_name":"n154036"
        },
        "arrive":13.112,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        5.761        12.662  1       
i127393_2_lut_2_lut/A->i127393_2_lut_2_lut/Z
                                          SLICE_R16C10A   B1_TO_F1_DELAY   0.450        13.112  1       
n154036                                                   NET DELAY        0.000        13.112  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i3/CK",
        "phy_name":"SLICE_70/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : line_sync_i0/Q
Path End         : tlc0/line_cdc_i0/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.0% (route), 24.0% (logic)
Clock Skew       : 7.063 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.605 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      345.906

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.669
------------------------------------------   -------
End-of-path arrival time( ns )               346.512

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"line_sync_i0/CK",
        "phy_name":"SLICE_212/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"line_sync_i0/Q",
        "phy_name":"SLICE_212/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/line_cdc_i0/D",
        "phy_name":"SLICE_149/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"line_sync_i0/CK",
            "phy_name":"SLICE_212/CLK"
        },
        "pin1":
        {
            "log_name":"line_sync_i0/Q",
            "phy_name":"SLICE_212/Q0"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"line_sync_c",
            "phy_name":"line_sync_c"
        },
        "arrive":12.729,
        "delay":5.828
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"SLICE_149/D0",
            "phy_name":"SLICE_149/D0"
        },
        "pin1":
        {
            "log_name":"SLICE_149/F0",
            "phy_name":"SLICE_149/F0"
        },
        "arrive":13.179,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"line_sync_c/sig_002/FeedThruLUT",
            "phy_name":"line_sync_c/sig_002/FeedThruLUT"
        },
        "arrive":13.179,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
line_sync_i0/CK->line_sync_i0/Q           SLICE_R16C23B   CLK_TO_Q0_DELAY  1.391         6.901  2       
line_sync_c                                               NET DELAY        5.828        12.729  1       
SLICE_149/D0->SLICE_149/F0                SLICE_R17C22A   D0_TO_F0_DELAY   0.450        13.179  1       
line_sync_c/sig_002/FeedThruLUT                           NET DELAY        0.000        13.179  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc0/line_cdc_i0/CK",
        "phy_name":"SLICE_149/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i1/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 7.063 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.684 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      345.906

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.748
------------------------------------------   -------
End-of-path arrival time( ns )               346.591

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i1/D",
        "phy_name":"SLICE_87/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":12.808,
        "delay":5.907
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127360_2_lut_2_lut/A",
            "phy_name":"SLICE_87/C0"
        },
        "pin1":
        {
            "log_name":"i127360_2_lut_2_lut/Z",
            "phy_name":"SLICE_87/F0"
        },
        "arrive":13.258,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154003",
            "phy_name":"n154003"
        },
        "arrive":13.258,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        5.907        12.808  1       
i127360_2_lut_2_lut/A->i127360_2_lut_2_lut/Z
                                          SLICE_R16C11D   C0_TO_F0_DELAY   0.450        13.258  1       
n154003                                                   NET DELAY        0.000        13.258  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i1/CK",
        "phy_name":"SLICE_87/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i11/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 7.063 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.684 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      345.906

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.748
------------------------------------------   -------
End-of-path arrival time( ns )               346.591

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i11/D",
        "phy_name":"SLICE_68/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":12.808,
        "delay":5.907
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127396_2_lut_2_lut/A",
            "phy_name":"SLICE_68/C0"
        },
        "pin1":
        {
            "log_name":"i127396_2_lut_2_lut/Z",
            "phy_name":"SLICE_68/F0"
        },
        "arrive":13.258,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154039",
            "phy_name":"n154039"
        },
        "arrive":13.258,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        5.907        12.808  1       
i127396_2_lut_2_lut/A->i127396_2_lut_2_lut/Z
                                          SLICE_R16C11A   C0_TO_F0_DELAY   0.450        13.258  1       
n154039                                                   NET DELAY        0.000        13.258  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync1_r__i11/CK",
        "phy_name":"SLICE_68/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_r/SR
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 1
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 7.063 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.738 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
+ Hold Time                                            0.477
--------------------------------------------------   -------
End-of-path required time( ns )                      345.429

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.325
------------------------------------------   -------
End-of-path arrival time( ns )               346.168

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_r/SR",
        "phy_name":"SLICE_63/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":12.835,
        "delay":5.934
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        5.934        12.835  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/aempty_flag_impl.aempty_flag_r/CK",
        "phy_name":"SLICE_63/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : global_rst_c/Q
Path End         : tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i5/D
Source Clock     : sys_clk
Destination Clock: tlc_sclk_c
Logic Level      : 2
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 7.063 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 0.790 ns  (Passed)

  Destination Clock Arrival Time (tlc_sclk_c:R#12)   333.333
+ Master Clock Source Latency                          0.000
+ Destination Clock Uncertainty                        0.000
+ Destination Clock Path Delay                        12.573
+ Hold Time                                           -0.000
--------------------------------------------------   -------
End-of-path required time( ns )                      345.906

  Source Clock Arrival Time (sys_clk:R#17)   333.333
+ Source Clock Source Latency                  0.000
+ Source Clock Path Delay                      5.510
+ Data Path Delay                              7.854
------------------------------------------   -------
End-of-path arrival time( ns )               346.697

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"OSCInst0/CLKHF",
        "phy_name":"OSCInst0/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"global_rst_c/CK",
        "phy_name":"SLICE_320/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"sys_clk",
            "phy_name":"sys_clk"
        },
        "arrive":5.510,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
OSCInst0/CLKHF                            HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  34      
sys_clk                                                      NET DELAY      5.510         5.510  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"global_rst_c/Q",
        "phy_name":"SLICE_320/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i5/D",
        "phy_name":"SLICE_72/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"global_rst_c/CK",
            "phy_name":"SLICE_320/CLK"
        },
        "pin1":
        {
            "log_name":"global_rst_c/Q",
            "phy_name":"SLICE_320/Q1"
        },
        "arrive":6.901,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"global_rst",
            "phy_name":"global_rst"
        },
        "arrive":12.914,
        "delay":6.013
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i127392_2_lut_2_lut/A",
            "phy_name":"SLICE_72/C0"
        },
        "pin1":
        {
            "log_name":"i127392_2_lut_2_lut/Z",
            "phy_name":"SLICE_72/F0"
        },
        "arrive":13.364,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n154035",
            "phy_name":"n154035"
        },
        "arrive":13.364,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
global_rst_c/CK->global_rst_c/Q           SLICE_R15C23C   CLK_TO_Q1_DELAY  1.391         6.901  83      
global_rst                                                NET DELAY        6.013        12.914  1       
i127392_2_lut_2_lut/A->i127392_2_lut_2_lut/Z
                                          SLICE_R16C9D    C0_TO_F0_DELAY   0.450        13.364  1       
n154035                                                   NET DELAY        0.000        13.364  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"clk_in_pad.bb_inst/O",
        "phy_name":"clk_in_pad.bb_inst/PADDI"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tlc_data_7__I_0/lscc_fifo_dc_inst/wp_sync2_r__i5/CK",
        "phy_name":"SLICE_72/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk_in_c",
            "phy_name":"clk_in_c"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE",
            "phy_name":"tlc_sclk_I_0.lscc_pll_inst.u_PLL_B/OUTCORE"
        },
        "arrive":0.150,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tlc_sclk_c",
            "phy_name":"tlc_sclk_c"
        },
        "arrive":12.573,
        "delay":12.423
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
clk_in_pad.bb_inst/PADDI                  PIO_35          CLOCK LATENCY   0.000         0.000  1       
clk_in_c                                                  NET DELAY       0.000         0.000  1       
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE
                                          PLL_PLL_R13C32                  0.000         0.000  63      
tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/REFERENCECLK->tlc_sclk_I_0/lscc_pll_inst/u_PLL_B/OUTCORE (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                  0.150         0.150  63      
tlc_sclk_c                                                NET DELAY      12.423        12.573  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #1c79ec;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #1c79ec;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Floor Planner";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical View";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 1;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      console.log(url);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

