#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26ffd70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26cd320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x26d4a90 .functor NOT 1, L_0x272c070, C4<0>, C4<0>, C4<0>;
L_0x272be50 .functor XOR 2, L_0x272bcf0, L_0x272bdb0, C4<00>, C4<00>;
L_0x272bf60 .functor XOR 2, L_0x272be50, L_0x272bec0, C4<00>, C4<00>;
v0x2728470_0 .net *"_ivl_10", 1 0, L_0x272bec0;  1 drivers
v0x2728570_0 .net *"_ivl_12", 1 0, L_0x272bf60;  1 drivers
v0x2728650_0 .net *"_ivl_2", 1 0, L_0x272bc30;  1 drivers
v0x2728710_0 .net *"_ivl_4", 1 0, L_0x272bcf0;  1 drivers
v0x27287f0_0 .net *"_ivl_6", 1 0, L_0x272bdb0;  1 drivers
v0x2728920_0 .net *"_ivl_8", 1 0, L_0x272be50;  1 drivers
v0x2728a00_0 .net "a", 0 0, v0x2726110_0;  1 drivers
v0x2728aa0_0 .net "b", 0 0, v0x27261b0_0;  1 drivers
v0x2728b40_0 .net "c", 0 0, v0x2726250_0;  1 drivers
v0x2728be0_0 .var "clk", 0 0;
v0x2728c80_0 .net "d", 0 0, v0x2726390_0;  1 drivers
v0x2728d20_0 .net "out_pos_dut", 0 0, L_0x272baa0;  1 drivers
v0x2728dc0_0 .net "out_pos_ref", 0 0, L_0x272a400;  1 drivers
v0x2728e60_0 .net "out_sop_dut", 0 0, L_0x272ac70;  1 drivers
v0x2728f00_0 .net "out_sop_ref", 0 0, L_0x2701280;  1 drivers
v0x2728fa0_0 .var/2u "stats1", 223 0;
v0x2729040_0 .var/2u "strobe", 0 0;
v0x27291f0_0 .net "tb_match", 0 0, L_0x272c070;  1 drivers
v0x27292c0_0 .net "tb_mismatch", 0 0, L_0x26d4a90;  1 drivers
v0x2729360_0 .net "wavedrom_enable", 0 0, v0x2726660_0;  1 drivers
v0x2729430_0 .net "wavedrom_title", 511 0, v0x2726700_0;  1 drivers
L_0x272bc30 .concat [ 1 1 0 0], L_0x272a400, L_0x2701280;
L_0x272bcf0 .concat [ 1 1 0 0], L_0x272a400, L_0x2701280;
L_0x272bdb0 .concat [ 1 1 0 0], L_0x272baa0, L_0x272ac70;
L_0x272bec0 .concat [ 1 1 0 0], L_0x272a400, L_0x2701280;
L_0x272c070 .cmp/eeq 2, L_0x272bc30, L_0x272bf60;
S_0x26d17c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x26cd320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26d4e70 .functor AND 1, v0x2726250_0, v0x2726390_0, C4<1>, C4<1>;
L_0x26d5250 .functor NOT 1, v0x2726110_0, C4<0>, C4<0>, C4<0>;
L_0x26d5630 .functor NOT 1, v0x27261b0_0, C4<0>, C4<0>, C4<0>;
L_0x26d58b0 .functor AND 1, L_0x26d5250, L_0x26d5630, C4<1>, C4<1>;
L_0x26eccf0 .functor AND 1, L_0x26d58b0, v0x2726250_0, C4<1>, C4<1>;
L_0x2701280 .functor OR 1, L_0x26d4e70, L_0x26eccf0, C4<0>, C4<0>;
L_0x2729880 .functor NOT 1, v0x27261b0_0, C4<0>, C4<0>, C4<0>;
L_0x27298f0 .functor OR 1, L_0x2729880, v0x2726390_0, C4<0>, C4<0>;
L_0x2729a00 .functor AND 1, v0x2726250_0, L_0x27298f0, C4<1>, C4<1>;
L_0x2729ac0 .functor NOT 1, v0x2726110_0, C4<0>, C4<0>, C4<0>;
L_0x2729b90 .functor OR 1, L_0x2729ac0, v0x27261b0_0, C4<0>, C4<0>;
L_0x2729c00 .functor AND 1, L_0x2729a00, L_0x2729b90, C4<1>, C4<1>;
L_0x2729d80 .functor NOT 1, v0x27261b0_0, C4<0>, C4<0>, C4<0>;
L_0x2729df0 .functor OR 1, L_0x2729d80, v0x2726390_0, C4<0>, C4<0>;
L_0x2729d10 .functor AND 1, v0x2726250_0, L_0x2729df0, C4<1>, C4<1>;
L_0x2729f80 .functor NOT 1, v0x2726110_0, C4<0>, C4<0>, C4<0>;
L_0x272a080 .functor OR 1, L_0x2729f80, v0x2726390_0, C4<0>, C4<0>;
L_0x272a140 .functor AND 1, L_0x2729d10, L_0x272a080, C4<1>, C4<1>;
L_0x272a2f0 .functor XNOR 1, L_0x2729c00, L_0x272a140, C4<0>, C4<0>;
v0x26d43c0_0 .net *"_ivl_0", 0 0, L_0x26d4e70;  1 drivers
v0x26d47c0_0 .net *"_ivl_12", 0 0, L_0x2729880;  1 drivers
v0x26d4ba0_0 .net *"_ivl_14", 0 0, L_0x27298f0;  1 drivers
v0x26d4f80_0 .net *"_ivl_16", 0 0, L_0x2729a00;  1 drivers
v0x26d5360_0 .net *"_ivl_18", 0 0, L_0x2729ac0;  1 drivers
v0x26d5740_0 .net *"_ivl_2", 0 0, L_0x26d5250;  1 drivers
v0x26d59c0_0 .net *"_ivl_20", 0 0, L_0x2729b90;  1 drivers
v0x2724680_0 .net *"_ivl_24", 0 0, L_0x2729d80;  1 drivers
v0x2724760_0 .net *"_ivl_26", 0 0, L_0x2729df0;  1 drivers
v0x2724840_0 .net *"_ivl_28", 0 0, L_0x2729d10;  1 drivers
v0x2724920_0 .net *"_ivl_30", 0 0, L_0x2729f80;  1 drivers
v0x2724a00_0 .net *"_ivl_32", 0 0, L_0x272a080;  1 drivers
v0x2724ae0_0 .net *"_ivl_36", 0 0, L_0x272a2f0;  1 drivers
L_0x7f70a2b16018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2724ba0_0 .net *"_ivl_38", 0 0, L_0x7f70a2b16018;  1 drivers
v0x2724c80_0 .net *"_ivl_4", 0 0, L_0x26d5630;  1 drivers
v0x2724d60_0 .net *"_ivl_6", 0 0, L_0x26d58b0;  1 drivers
v0x2724e40_0 .net *"_ivl_8", 0 0, L_0x26eccf0;  1 drivers
v0x2724f20_0 .net "a", 0 0, v0x2726110_0;  alias, 1 drivers
v0x2724fe0_0 .net "b", 0 0, v0x27261b0_0;  alias, 1 drivers
v0x27250a0_0 .net "c", 0 0, v0x2726250_0;  alias, 1 drivers
v0x2725160_0 .net "d", 0 0, v0x2726390_0;  alias, 1 drivers
v0x2725220_0 .net "out_pos", 0 0, L_0x272a400;  alias, 1 drivers
v0x27252e0_0 .net "out_sop", 0 0, L_0x2701280;  alias, 1 drivers
v0x27253a0_0 .net "pos0", 0 0, L_0x2729c00;  1 drivers
v0x2725460_0 .net "pos1", 0 0, L_0x272a140;  1 drivers
L_0x272a400 .functor MUXZ 1, L_0x7f70a2b16018, L_0x2729c00, L_0x272a2f0, C4<>;
S_0x27255e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x26cd320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2726110_0 .var "a", 0 0;
v0x27261b0_0 .var "b", 0 0;
v0x2726250_0 .var "c", 0 0;
v0x27262f0_0 .net "clk", 0 0, v0x2728be0_0;  1 drivers
v0x2726390_0 .var "d", 0 0;
v0x2726480_0 .var/2u "fail", 0 0;
v0x2726520_0 .var/2u "fail1", 0 0;
v0x27265c0_0 .net "tb_match", 0 0, L_0x272c070;  alias, 1 drivers
v0x2726660_0 .var "wavedrom_enable", 0 0;
v0x2726700_0 .var "wavedrom_title", 511 0;
E_0x26e05b0/0 .event negedge, v0x27262f0_0;
E_0x26e05b0/1 .event posedge, v0x27262f0_0;
E_0x26e05b0 .event/or E_0x26e05b0/0, E_0x26e05b0/1;
S_0x2725910 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x27255e0;
 .timescale -12 -12;
v0x2725b50_0 .var/2s "i", 31 0;
E_0x26e0450 .event posedge, v0x27262f0_0;
S_0x2725c50 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x27255e0;
 .timescale -12 -12;
v0x2725e50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2725f30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x27255e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27268e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x26cd320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x272a5b0 .functor AND 1, v0x2726250_0, v0x2726390_0, C4<1>, C4<1>;
L_0x272a860 .functor NOT 1, v0x2726110_0, C4<0>, C4<0>, C4<0>;
L_0x272a8f0 .functor NOT 1, v0x27261b0_0, C4<0>, C4<0>, C4<0>;
L_0x272aa70 .functor AND 1, L_0x272a860, L_0x272a8f0, C4<1>, C4<1>;
L_0x272abb0 .functor AND 1, L_0x272aa70, v0x2726250_0, C4<1>, C4<1>;
L_0x272ac70 .functor OR 1, L_0x272a5b0, L_0x272abb0, C4<0>, C4<0>;
L_0x272ae10 .functor NOT 1, v0x27261b0_0, C4<0>, C4<0>, C4<0>;
L_0x272ae80 .functor OR 1, L_0x272ae10, v0x2726390_0, C4<0>, C4<0>;
L_0x272af90 .functor AND 1, v0x2726250_0, L_0x272ae80, C4<1>, C4<1>;
L_0x272b050 .functor NOT 1, v0x2726110_0, C4<0>, C4<0>, C4<0>;
L_0x272b230 .functor OR 1, L_0x272b050, v0x27261b0_0, C4<0>, C4<0>;
L_0x272b2a0 .functor AND 1, L_0x272af90, L_0x272b230, C4<1>, C4<1>;
L_0x272b420 .functor NOT 1, v0x27261b0_0, C4<0>, C4<0>, C4<0>;
L_0x272b490 .functor OR 1, L_0x272b420, v0x2726390_0, C4<0>, C4<0>;
L_0x272b3b0 .functor AND 1, v0x2726250_0, L_0x272b490, C4<1>, C4<1>;
L_0x272b620 .functor NOT 1, v0x2726110_0, C4<0>, C4<0>, C4<0>;
L_0x272b720 .functor OR 1, L_0x272b620, v0x2726390_0, C4<0>, C4<0>;
L_0x272b7e0 .functor AND 1, L_0x272b3b0, L_0x272b720, C4<1>, C4<1>;
L_0x272b990 .functor XNOR 1, L_0x272b2a0, L_0x272b7e0, C4<0>, C4<0>;
v0x2726aa0_0 .net *"_ivl_12", 0 0, L_0x272ae10;  1 drivers
v0x2726b80_0 .net *"_ivl_14", 0 0, L_0x272ae80;  1 drivers
v0x2726c60_0 .net *"_ivl_16", 0 0, L_0x272af90;  1 drivers
v0x2726d50_0 .net *"_ivl_18", 0 0, L_0x272b050;  1 drivers
v0x2726e30_0 .net *"_ivl_2", 0 0, L_0x272a860;  1 drivers
v0x2726f60_0 .net *"_ivl_20", 0 0, L_0x272b230;  1 drivers
v0x2727040_0 .net *"_ivl_24", 0 0, L_0x272b420;  1 drivers
v0x2727120_0 .net *"_ivl_26", 0 0, L_0x272b490;  1 drivers
v0x2727200_0 .net *"_ivl_28", 0 0, L_0x272b3b0;  1 drivers
v0x2727370_0 .net *"_ivl_30", 0 0, L_0x272b620;  1 drivers
v0x2727450_0 .net *"_ivl_32", 0 0, L_0x272b720;  1 drivers
v0x2727530_0 .net *"_ivl_36", 0 0, L_0x272b990;  1 drivers
L_0x7f70a2b16060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27275f0_0 .net *"_ivl_38", 0 0, L_0x7f70a2b16060;  1 drivers
v0x27276d0_0 .net *"_ivl_4", 0 0, L_0x272a8f0;  1 drivers
v0x27277b0_0 .net *"_ivl_6", 0 0, L_0x272aa70;  1 drivers
v0x2727890_0 .net "a", 0 0, v0x2726110_0;  alias, 1 drivers
v0x2727930_0 .net "b", 0 0, v0x27261b0_0;  alias, 1 drivers
v0x2727b30_0 .net "c", 0 0, v0x2726250_0;  alias, 1 drivers
v0x2727c20_0 .net "d", 0 0, v0x2726390_0;  alias, 1 drivers
v0x2727d10_0 .net "out_pos", 0 0, L_0x272baa0;  alias, 1 drivers
v0x2727dd0_0 .net "out_sop", 0 0, L_0x272ac70;  alias, 1 drivers
v0x2727e90_0 .net "pos0", 0 0, L_0x272b2a0;  1 drivers
v0x2727f50_0 .net "pos1", 0 0, L_0x272b7e0;  1 drivers
v0x2728010_0 .net "sop_and1", 0 0, L_0x272a5b0;  1 drivers
v0x27280d0_0 .net "sop_and2", 0 0, L_0x272abb0;  1 drivers
L_0x272baa0 .functor MUXZ 1, L_0x7f70a2b16060, L_0x272b2a0, L_0x272b990, C4<>;
S_0x2728250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x26cd320;
 .timescale -12 -12;
E_0x26c99f0 .event anyedge, v0x2729040_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2729040_0;
    %nor/r;
    %assign/vec4 v0x2729040_0, 0;
    %wait E_0x26c99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27255e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2726480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2726520_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27255e0;
T_4 ;
    %wait E_0x26e05b0;
    %load/vec4 v0x27265c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2726480_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27255e0;
T_5 ;
    %wait E_0x26e0450;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2726390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2726250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27261b0_0, 0;
    %assign/vec4 v0x2726110_0, 0;
    %wait E_0x26e0450;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2726390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2726250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27261b0_0, 0;
    %assign/vec4 v0x2726110_0, 0;
    %wait E_0x26e0450;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2726390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2726250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27261b0_0, 0;
    %assign/vec4 v0x2726110_0, 0;
    %wait E_0x26e0450;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2726390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2726250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27261b0_0, 0;
    %assign/vec4 v0x2726110_0, 0;
    %wait E_0x26e0450;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2726390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2726250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27261b0_0, 0;
    %assign/vec4 v0x2726110_0, 0;
    %wait E_0x26e0450;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2726390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2726250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27261b0_0, 0;
    %assign/vec4 v0x2726110_0, 0;
    %wait E_0x26e0450;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2726390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2726250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27261b0_0, 0;
    %assign/vec4 v0x2726110_0, 0;
    %wait E_0x26e0450;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2726390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2726250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27261b0_0, 0;
    %assign/vec4 v0x2726110_0, 0;
    %wait E_0x26e0450;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2726390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2726250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27261b0_0, 0;
    %assign/vec4 v0x2726110_0, 0;
    %wait E_0x26e0450;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2726390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2726250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27261b0_0, 0;
    %assign/vec4 v0x2726110_0, 0;
    %wait E_0x26e0450;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2726390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2726250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27261b0_0, 0;
    %assign/vec4 v0x2726110_0, 0;
    %wait E_0x26e0450;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2726390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2726250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27261b0_0, 0;
    %assign/vec4 v0x2726110_0, 0;
    %wait E_0x26e0450;
    %load/vec4 v0x2726480_0;
    %store/vec4 v0x2726520_0, 0, 1;
    %fork t_1, S_0x2725910;
    %jmp t_0;
    .scope S_0x2725910;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2725b50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2725b50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x26e0450;
    %load/vec4 v0x2725b50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2726390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2726250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27261b0_0, 0;
    %assign/vec4 v0x2726110_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2725b50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2725b50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x27255e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26e05b0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2726390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2726250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27261b0_0, 0;
    %assign/vec4 v0x2726110_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2726480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2726520_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x26cd320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2729040_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x26cd320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2728be0_0;
    %inv;
    %store/vec4 v0x2728be0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x26cd320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27262f0_0, v0x27292c0_0, v0x2728a00_0, v0x2728aa0_0, v0x2728b40_0, v0x2728c80_0, v0x2728f00_0, v0x2728e60_0, v0x2728dc0_0, v0x2728d20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x26cd320;
T_9 ;
    %load/vec4 v0x2728fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2728fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2728fa0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2728fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2728fa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2728fa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2728fa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2728fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2728fa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2728fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x26cd320;
T_10 ;
    %wait E_0x26e05b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2728fa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728fa0_0, 4, 32;
    %load/vec4 v0x27291f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2728fa0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728fa0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2728fa0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728fa0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2728f00_0;
    %load/vec4 v0x2728f00_0;
    %load/vec4 v0x2728e60_0;
    %xor;
    %load/vec4 v0x2728f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2728fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728fa0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2728fa0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728fa0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2728dc0_0;
    %load/vec4 v0x2728dc0_0;
    %load/vec4 v0x2728d20_0;
    %xor;
    %load/vec4 v0x2728dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2728fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728fa0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2728fa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2728fa0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2013_q2/iter0/response28/top_module.sv";
