command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	8273492	File	/home/p4ultr4n/workplace/ReVeal/raw_code/tcg_out_tlb_read_0.c								
ANR	8273493	Function	tcg_out_tlb_read	1:0:0:2989							
ANR	8273494	FunctionDef	"tcg_out_tlb_read (TCGContext * s , TCGReg addr_reg , TCGMemOp opc , tcg_insn_unit * * label_ptr , int mem_index , bool is_read)"		8273493	0					
ANR	8273495	CompoundStatement		7:0:192:2989	8273493	0					
ANR	8273496	IdentifierDeclStatement	"int tlb_offset = is_read ? offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_read ) : offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_write ) ;"	9:4:199:362	8273493	0	True				
ANR	8273497	IdentifierDecl	"tlb_offset = is_read ? offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_read ) : offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_write )"		8273493	0					
ANR	8273498	IdentifierDeclType	int		8273493	0					
ANR	8273499	Identifier	tlb_offset		8273493	1					
ANR	8273500	AssignmentExpression	"tlb_offset = is_read ? offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_read ) : offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_write )"		8273493	2		=			
ANR	8273501	Identifier	tlb_offset		8273493	0					
ANR	8273502	ConditionalExpression	"is_read ? offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_read ) : offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_write )"		8273493	1					
ANR	8273503	Condition	is_read		8273493	0					
ANR	8273504	Identifier	is_read		8273493	0					
ANR	8273505	CallExpression	"offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_read )"		8273493	1					
ANR	8273506	Callee	offsetof		8273493	0					
ANR	8273507	Identifier	offsetof		8273493	0					
ANR	8273508	ArgumentList	CPUArchState		8273493	1					
ANR	8273509	Argument	CPUArchState		8273493	0					
ANR	8273510	Identifier	CPUArchState		8273493	0					
ANR	8273511	Argument	tlb_table [ mem_index ] [ 0 ] . addr_read		8273493	1					
ANR	8273512	MemberAccess	tlb_table [ mem_index ] [ 0 ] . addr_read		8273493	0					
ANR	8273513	ArrayIndexing	tlb_table [ mem_index ] [ 0 ]		8273493	0					
ANR	8273514	ArrayIndexing	tlb_table [ mem_index ]		8273493	0					
ANR	8273515	Identifier	tlb_table		8273493	0					
ANR	8273516	Identifier	mem_index		8273493	1					
ANR	8273517	PrimaryExpression	0		8273493	1					
ANR	8273518	Identifier	addr_read		8273493	1					
ANR	8273519	CallExpression	"offsetof ( CPUArchState , tlb_table [ mem_index ] [ 0 ] . addr_write )"		8273493	2					
ANR	8273520	Callee	offsetof		8273493	0					
ANR	8273521	Identifier	offsetof		8273493	0					
ANR	8273522	ArgumentList	CPUArchState		8273493	1					
ANR	8273523	Argument	CPUArchState		8273493	0					
ANR	8273524	Identifier	CPUArchState		8273493	0					
ANR	8273525	Argument	tlb_table [ mem_index ] [ 0 ] . addr_write		8273493	1					
ANR	8273526	MemberAccess	tlb_table [ mem_index ] [ 0 ] . addr_write		8273493	0					
ANR	8273527	ArrayIndexing	tlb_table [ mem_index ] [ 0 ]		8273493	0					
ANR	8273528	ArrayIndexing	tlb_table [ mem_index ]		8273493	0					
ANR	8273529	Identifier	tlb_table		8273493	0					
ANR	8273530	Identifier	mem_index		8273493	1					
ANR	8273531	PrimaryExpression	0		8273493	1					
ANR	8273532	Identifier	addr_write		8273493	1					
ANR	8273533	IdentifierDeclStatement	int s_mask = ( 1 << ( opc & MO_SIZE ) ) - 1 ;	15:4:369:408	8273493	1	True				
ANR	8273534	IdentifierDecl	s_mask = ( 1 << ( opc & MO_SIZE ) ) - 1		8273493	0					
ANR	8273535	IdentifierDeclType	int		8273493	0					
ANR	8273536	Identifier	s_mask		8273493	1					
ANR	8273537	AssignmentExpression	s_mask = ( 1 << ( opc & MO_SIZE ) ) - 1		8273493	2		=			
ANR	8273538	Identifier	s_mask		8273493	0					
ANR	8273539	AdditiveExpression	( 1 << ( opc & MO_SIZE ) ) - 1		8273493	1		-			
ANR	8273540	ShiftExpression	1 << ( opc & MO_SIZE )		8273493	0		<<			
ANR	8273541	PrimaryExpression	1		8273493	0					
ANR	8273542	BitAndExpression	opc & MO_SIZE		8273493	1		&			
ANR	8273543	Identifier	opc		8273493	0					
ANR	8273544	Identifier	MO_SIZE		8273493	1					
ANR	8273545	PrimaryExpression	1		8273493	1					
ANR	8273546	IdentifierDeclStatement	"TCGReg base = TCG_AREG0 , x3 ;"	17:4:415:442	8273493	2	True				
ANR	8273547	IdentifierDecl	base = TCG_AREG0		8273493	0					
ANR	8273548	IdentifierDeclType	TCGReg		8273493	0					
ANR	8273549	Identifier	base		8273493	1					
ANR	8273550	AssignmentExpression	base = TCG_AREG0		8273493	2		=			
ANR	8273551	Identifier	TCG_AREG0		8273493	0					
ANR	8273552	Identifier	TCG_AREG0		8273493	1					
ANR	8273553	IdentifierDecl	x3		8273493	1					
ANR	8273554	IdentifierDeclType	TCGReg		8273493	0					
ANR	8273555	Identifier	x3		8273493	1					
ANR	8273556	IdentifierDeclStatement	uint64_t tlb_mask ;	19:4:449:466	8273493	3	True				
ANR	8273557	IdentifierDecl	tlb_mask		8273493	0					
ANR	8273558	IdentifierDeclType	uint64_t		8273493	0					
ANR	8273559	Identifier	tlb_mask		8273493	1					
ANR	8273560	IfStatement	if ( ( opc & MO_AMASK ) == MO_ALIGN || s_mask == 0 )		8273493	4					
ANR	8273561	Condition	( opc & MO_AMASK ) == MO_ALIGN || s_mask == 0	29:8:712:754	8273493	0	True				
ANR	8273562	OrExpression	( opc & MO_AMASK ) == MO_ALIGN || s_mask == 0		8273493	0		||			
ANR	8273563	EqualityExpression	( opc & MO_AMASK ) == MO_ALIGN		8273493	0		==			
ANR	8273564	BitAndExpression	opc & MO_AMASK		8273493	0		&			
ANR	8273565	Identifier	opc		8273493	0					
ANR	8273566	Identifier	MO_AMASK		8273493	1					
ANR	8273567	Identifier	MO_ALIGN		8273493	1					
ANR	8273568	EqualityExpression	s_mask == 0		8273493	1		==			
ANR	8273569	Identifier	s_mask		8273493	0					
ANR	8273570	PrimaryExpression	0		8273493	1					
ANR	8273571	CompoundStatement		23:53:564:564	8273493	1					
ANR	8273572	ExpressionStatement	tlb_mask = TARGET_PAGE_MASK | s_mask	31:8:768:804	8273493	0	True				
ANR	8273573	AssignmentExpression	tlb_mask = TARGET_PAGE_MASK | s_mask		8273493	0		=			
ANR	8273574	Identifier	tlb_mask		8273493	0					
ANR	8273575	InclusiveOrExpression	TARGET_PAGE_MASK | s_mask		8273493	1		|			
ANR	8273576	Identifier	TARGET_PAGE_MASK		8273493	0					
ANR	8273577	Identifier	s_mask		8273493	1					
ANR	8273578	ExpressionStatement	x3 = addr_reg	33:8:815:828	8273493	1	True				
ANR	8273579	AssignmentExpression	x3 = addr_reg		8273493	0		=			
ANR	8273580	Identifier	x3		8273493	0					
ANR	8273581	Identifier	addr_reg		8273493	1					
ANR	8273582	ElseStatement	else		8273493	0					
ANR	8273583	CompoundStatement		29:11:649:649	8273493	0					
ANR	8273584	ExpressionStatement	"tcg_out_insn ( s , 3401 , ADDI , TARGET_LONG_BITS == 64 , TCG_REG_X3 , addr_reg , s_mask )"	37:8:853:956	8273493	0	True				
ANR	8273585	CallExpression	"tcg_out_insn ( s , 3401 , ADDI , TARGET_LONG_BITS == 64 , TCG_REG_X3 , addr_reg , s_mask )"		8273493	0					
ANR	8273586	Callee	tcg_out_insn		8273493	0					
ANR	8273587	Identifier	tcg_out_insn		8273493	0					
ANR	8273588	ArgumentList	s		8273493	1					
ANR	8273589	Argument	s		8273493	0					
ANR	8273590	Identifier	s		8273493	0					
ANR	8273591	Argument	3401		8273493	1					
ANR	8273592	PrimaryExpression	3401		8273493	0					
ANR	8273593	Argument	ADDI		8273493	2					
ANR	8273594	Identifier	ADDI		8273493	0					
ANR	8273595	Argument	TARGET_LONG_BITS == 64		8273493	3					
ANR	8273596	EqualityExpression	TARGET_LONG_BITS == 64		8273493	0		==			
ANR	8273597	Identifier	TARGET_LONG_BITS		8273493	0					
ANR	8273598	PrimaryExpression	64		8273493	1					
ANR	8273599	Argument	TCG_REG_X3		8273493	4					
ANR	8273600	Identifier	TCG_REG_X3		8273493	0					
ANR	8273601	Argument	addr_reg		8273493	5					
ANR	8273602	Identifier	addr_reg		8273493	0					
ANR	8273603	Argument	s_mask		8273493	6					
ANR	8273604	Identifier	s_mask		8273493	0					
ANR	8273605	ExpressionStatement	tlb_mask = TARGET_PAGE_MASK	41:8:967:994	8273493	1	True				
ANR	8273606	AssignmentExpression	tlb_mask = TARGET_PAGE_MASK		8273493	0		=			
ANR	8273607	Identifier	tlb_mask		8273493	0					
ANR	8273608	Identifier	TARGET_PAGE_MASK		8273493	1					
ANR	8273609	ExpressionStatement	x3 = TCG_REG_X3	43:8:1005:1020	8273493	2	True				
ANR	8273610	AssignmentExpression	x3 = TCG_REG_X3		8273493	0		=			
ANR	8273611	Identifier	x3		8273493	0					
ANR	8273612	Identifier	TCG_REG_X3		8273493	1					
ANR	8273613	ExpressionStatement	"tcg_out_ubfm ( s , TARGET_LONG_BITS == 64 , TCG_REG_X0 , addr_reg , TARGET_PAGE_BITS , TARGET_PAGE_BITS + CPU_TLB_BITS )"	55:4:1189:1319	8273493	5	True				
ANR	8273614	CallExpression	"tcg_out_ubfm ( s , TARGET_LONG_BITS == 64 , TCG_REG_X0 , addr_reg , TARGET_PAGE_BITS , TARGET_PAGE_BITS + CPU_TLB_BITS )"		8273493	0					
ANR	8273615	Callee	tcg_out_ubfm		8273493	0					
ANR	8273616	Identifier	tcg_out_ubfm		8273493	0					
ANR	8273617	ArgumentList	s		8273493	1					
ANR	8273618	Argument	s		8273493	0					
ANR	8273619	Identifier	s		8273493	0					
ANR	8273620	Argument	TARGET_LONG_BITS == 64		8273493	1					
ANR	8273621	EqualityExpression	TARGET_LONG_BITS == 64		8273493	0		==			
ANR	8273622	Identifier	TARGET_LONG_BITS		8273493	0					
ANR	8273623	PrimaryExpression	64		8273493	1					
ANR	8273624	Argument	TCG_REG_X0		8273493	2					
ANR	8273625	Identifier	TCG_REG_X0		8273493	0					
ANR	8273626	Argument	addr_reg		8273493	3					
ANR	8273627	Identifier	addr_reg		8273493	0					
ANR	8273628	Argument	TARGET_PAGE_BITS		8273493	4					
ANR	8273629	Identifier	TARGET_PAGE_BITS		8273493	0					
ANR	8273630	Argument	TARGET_PAGE_BITS + CPU_TLB_BITS		8273493	5					
ANR	8273631	AdditiveExpression	TARGET_PAGE_BITS + CPU_TLB_BITS		8273493	0		+			
ANR	8273632	Identifier	TARGET_PAGE_BITS		8273493	0					
ANR	8273633	Identifier	CPU_TLB_BITS		8273493	1					
ANR	8273634	ExpressionStatement	"tcg_out_logicali ( s , I3404_ANDI , TARGET_LONG_BITS == 64 , TCG_REG_X3 , x3 , tlb_mask )"	63:4:1389:1492	8273493	6	True				
ANR	8273635	CallExpression	"tcg_out_logicali ( s , I3404_ANDI , TARGET_LONG_BITS == 64 , TCG_REG_X3 , x3 , tlb_mask )"		8273493	0					
ANR	8273636	Callee	tcg_out_logicali		8273493	0					
ANR	8273637	Identifier	tcg_out_logicali		8273493	0					
ANR	8273638	ArgumentList	s		8273493	1					
ANR	8273639	Argument	s		8273493	0					
ANR	8273640	Identifier	s		8273493	0					
ANR	8273641	Argument	I3404_ANDI		8273493	1					
ANR	8273642	Identifier	I3404_ANDI		8273493	0					
ANR	8273643	Argument	TARGET_LONG_BITS == 64		8273493	2					
ANR	8273644	EqualityExpression	TARGET_LONG_BITS == 64		8273493	0		==			
ANR	8273645	Identifier	TARGET_LONG_BITS		8273493	0					
ANR	8273646	PrimaryExpression	64		8273493	1					
ANR	8273647	Argument	TCG_REG_X3		8273493	3					
ANR	8273648	Identifier	TCG_REG_X3		8273493	0					
ANR	8273649	Argument	x3		8273493	4					
ANR	8273650	Identifier	x3		8273493	0					
ANR	8273651	Argument	tlb_mask		8273493	5					
ANR	8273652	Identifier	tlb_mask		8273493	0					
ANR	8273653	IfStatement	if ( tlb_offset & 0xfff000 )		8273493	7					
ANR	8273654	Condition	tlb_offset & 0xfff000	75:8:1696:1716	8273493	0	True				
ANR	8273655	BitAndExpression	tlb_offset & 0xfff000		8273493	0		&			
ANR	8273656	Identifier	tlb_offset		8273493	0					
ANR	8273657	PrimaryExpression	0xfff000		8273493	1					
ANR	8273658	CompoundStatement		69:31:1526:1526	8273493	1					
ANR	8273659	ExpressionStatement	"tcg_out_insn ( s , 3401 , ADDI , TCG_TYPE_I64 , TCG_REG_X2 , base , tlb_offset & 0xfff000 )"	77:8:1730:1834	8273493	0	True				
ANR	8273660	CallExpression	"tcg_out_insn ( s , 3401 , ADDI , TCG_TYPE_I64 , TCG_REG_X2 , base , tlb_offset & 0xfff000 )"		8273493	0					
ANR	8273661	Callee	tcg_out_insn		8273493	0					
ANR	8273662	Identifier	tcg_out_insn		8273493	0					
ANR	8273663	ArgumentList	s		8273493	1					
ANR	8273664	Argument	s		8273493	0					
ANR	8273665	Identifier	s		8273493	0					
ANR	8273666	Argument	3401		8273493	1					
ANR	8273667	PrimaryExpression	3401		8273493	0					
ANR	8273668	Argument	ADDI		8273493	2					
ANR	8273669	Identifier	ADDI		8273493	0					
ANR	8273670	Argument	TCG_TYPE_I64		8273493	3					
ANR	8273671	Identifier	TCG_TYPE_I64		8273493	0					
ANR	8273672	Argument	TCG_REG_X2		8273493	4					
ANR	8273673	Identifier	TCG_REG_X2		8273493	0					
ANR	8273674	Argument	base		8273493	5					
ANR	8273675	Identifier	base		8273493	0					
ANR	8273676	Argument	tlb_offset & 0xfff000		8273493	6					
ANR	8273677	BitAndExpression	tlb_offset & 0xfff000		8273493	0		&			
ANR	8273678	Identifier	tlb_offset		8273493	0					
ANR	8273679	PrimaryExpression	0xfff000		8273493	1					
ANR	8273680	ExpressionStatement	base = TCG_REG_X2	81:8:1845:1862	8273493	1	True				
ANR	8273681	AssignmentExpression	base = TCG_REG_X2		8273493	0		=			
ANR	8273682	Identifier	base		8273493	0					
ANR	8273683	Identifier	TCG_REG_X2		8273493	1					
ANR	8273684	Statement	tcg_out_insn	91:4:1976:1987	8273493	8	True				
ANR	8273685	Statement	(	91:16:1988:1988	8273493	9	True				
ANR	8273686	Statement	s	91:17:1989:1989	8273493	10	True				
ANR	8273687	Statement	","	91:18:1990:1990	8273493	11	True				
ANR	8273688	Statement	3502	91:20:1992:1995	8273493	12	True				
ANR	8273689	Statement	S	91:24:1996:1996	8273493	13	True				
ANR	8273690	Statement	","	91:25:1997:1997	8273493	14	True				
ANR	8273691	Statement	ADD_LSL	91:27:1999:2005	8273493	15	True				
ANR	8273692	Statement	","	91:34:2006:2006	8273493	16	True				
ANR	8273693	Statement	TCG_TYPE_I64	91:36:2008:2019	8273493	17	True				
ANR	8273694	Statement	","	91:48:2020:2020	8273493	18	True				
ANR	8273695	Statement	TCG_REG_X2	91:50:2022:2031	8273493	19	True				
ANR	8273696	Statement	","	91:60:2032:2032	8273493	20	True				
ANR	8273697	Statement	base	91:62:2034:2037	8273493	21	True				
ANR	8273698	Statement	","	91:66:2038:2038	8273493	22	True				
ANR	8273699	Statement	TCG_REG_X0	93:17:2058:2067	8273493	23	True				
ANR	8273700	Statement	","	93:27:2068:2068	8273493	24	True				
ANR	8273701	Statement	CPU_TLB_ENTRY_BITS	93:29:2070:2087	8273493	25	True				
ANR	8273702	Statement	)	93:47:2088:2088	8273493	26	True				
ANR	8273703	ExpressionStatement		93:48:2089:2089	8273493	27	True				
ANR	8273704	ExpressionStatement	"tcg_out_ldst ( s , TARGET_LONG_BITS == 32 ? I3312_LDRW : I3312_LDRX , TCG_REG_X0 , TCG_REG_X2 , tlb_offset & 0xfff )"	101:4:2225:2352	8273493	28	True				
ANR	8273705	CallExpression	"tcg_out_ldst ( s , TARGET_LONG_BITS == 32 ? I3312_LDRW : I3312_LDRX , TCG_REG_X0 , TCG_REG_X2 , tlb_offset & 0xfff )"		8273493	0					
ANR	8273706	Callee	tcg_out_ldst		8273493	0					
ANR	8273707	Identifier	tcg_out_ldst		8273493	0					
ANR	8273708	ArgumentList	s		8273493	1					
ANR	8273709	Argument	s		8273493	0					
ANR	8273710	Identifier	s		8273493	0					
ANR	8273711	Argument	TARGET_LONG_BITS == 32 ? I3312_LDRW : I3312_LDRX		8273493	1					
ANR	8273712	ConditionalExpression	TARGET_LONG_BITS == 32 ? I3312_LDRW : I3312_LDRX		8273493	0					
ANR	8273713	Condition	TARGET_LONG_BITS == 32		8273493	0					
ANR	8273714	EqualityExpression	TARGET_LONG_BITS == 32		8273493	0		==			
ANR	8273715	Identifier	TARGET_LONG_BITS		8273493	0					
ANR	8273716	PrimaryExpression	32		8273493	1					
ANR	8273717	Identifier	I3312_LDRW		8273493	1					
ANR	8273718	Identifier	I3312_LDRX		8273493	2					
ANR	8273719	Argument	TCG_REG_X0		8273493	2					
ANR	8273720	Identifier	TCG_REG_X0		8273493	0					
ANR	8273721	Argument	TCG_REG_X2		8273493	3					
ANR	8273722	Identifier	TCG_REG_X2		8273493	0					
ANR	8273723	Argument	tlb_offset & 0xfff		8273493	4					
ANR	8273724	BitAndExpression	tlb_offset & 0xfff		8273493	0		&			
ANR	8273725	Identifier	tlb_offset		8273493	0					
ANR	8273726	PrimaryExpression	0xfff		8273493	1					
ANR	8273727	ExpressionStatement	"tcg_out_ldst ( s , I3312_LDRX , TCG_REG_X1 , TCG_REG_X2 , ( tlb_offset & 0xfff ) + ( offsetof ( CPUTLBEntry , addend ) ) - ( is_read ? offsetof ( CPUTLBEntry , addr_read ) : offsetof ( CPUTLBEntry , addr_write ) ) )"	111:4:2491:2736	8273493	29	True				
ANR	8273728	CallExpression	"tcg_out_ldst ( s , I3312_LDRX , TCG_REG_X1 , TCG_REG_X2 , ( tlb_offset & 0xfff ) + ( offsetof ( CPUTLBEntry , addend ) ) - ( is_read ? offsetof ( CPUTLBEntry , addr_read ) : offsetof ( CPUTLBEntry , addr_write ) ) )"		8273493	0					
ANR	8273729	Callee	tcg_out_ldst		8273493	0					
ANR	8273730	Identifier	tcg_out_ldst		8273493	0					
ANR	8273731	ArgumentList	s		8273493	1					
ANR	8273732	Argument	s		8273493	0					
ANR	8273733	Identifier	s		8273493	0					
ANR	8273734	Argument	I3312_LDRX		8273493	1					
ANR	8273735	Identifier	I3312_LDRX		8273493	0					
ANR	8273736	Argument	TCG_REG_X1		8273493	2					
ANR	8273737	Identifier	TCG_REG_X1		8273493	0					
ANR	8273738	Argument	TCG_REG_X2		8273493	3					
ANR	8273739	Identifier	TCG_REG_X2		8273493	0					
ANR	8273740	Argument	"( tlb_offset & 0xfff ) + ( offsetof ( CPUTLBEntry , addend ) ) - ( is_read ? offsetof ( CPUTLBEntry , addr_read ) : offsetof ( CPUTLBEntry , addr_write ) )"		8273493	4					
ANR	8273741	AdditiveExpression	"( tlb_offset & 0xfff ) + ( offsetof ( CPUTLBEntry , addend ) ) - ( is_read ? offsetof ( CPUTLBEntry , addr_read ) : offsetof ( CPUTLBEntry , addr_write ) )"		8273493	0		+			
ANR	8273742	BitAndExpression	tlb_offset & 0xfff		8273493	0		&			
ANR	8273743	Identifier	tlb_offset		8273493	0					
ANR	8273744	PrimaryExpression	0xfff		8273493	1					
ANR	8273745	AdditiveExpression	"( offsetof ( CPUTLBEntry , addend ) ) - ( is_read ? offsetof ( CPUTLBEntry , addr_read ) : offsetof ( CPUTLBEntry , addr_write ) )"		8273493	1		-			
ANR	8273746	CallExpression	"offsetof ( CPUTLBEntry , addend )"		8273493	0					
ANR	8273747	Callee	offsetof		8273493	0					
ANR	8273748	Identifier	offsetof		8273493	0					
ANR	8273749	ArgumentList	CPUTLBEntry		8273493	1					
ANR	8273750	Argument	CPUTLBEntry		8273493	0					
ANR	8273751	Identifier	CPUTLBEntry		8273493	0					
ANR	8273752	Argument	addend		8273493	1					
ANR	8273753	Identifier	addend		8273493	0					
ANR	8273754	ConditionalExpression	"is_read ? offsetof ( CPUTLBEntry , addr_read ) : offsetof ( CPUTLBEntry , addr_write )"		8273493	1					
ANR	8273755	Condition	is_read		8273493	0					
ANR	8273756	Identifier	is_read		8273493	0					
ANR	8273757	CallExpression	"offsetof ( CPUTLBEntry , addr_read )"		8273493	1					
ANR	8273758	Callee	offsetof		8273493	0					
ANR	8273759	Identifier	offsetof		8273493	0					
ANR	8273760	ArgumentList	CPUTLBEntry		8273493	1					
ANR	8273761	Argument	CPUTLBEntry		8273493	0					
ANR	8273762	Identifier	CPUTLBEntry		8273493	0					
ANR	8273763	Argument	addr_read		8273493	1					
ANR	8273764	Identifier	addr_read		8273493	0					
ANR	8273765	CallExpression	"offsetof ( CPUTLBEntry , addr_write )"		8273493	2					
ANR	8273766	Callee	offsetof		8273493	0					
ANR	8273767	Identifier	offsetof		8273493	0					
ANR	8273768	ArgumentList	CPUTLBEntry		8273493	1					
ANR	8273769	Argument	CPUTLBEntry		8273493	0					
ANR	8273770	Identifier	CPUTLBEntry		8273493	0					
ANR	8273771	Argument	addr_write		8273493	1					
ANR	8273772	Identifier	addr_write		8273493	0					
ANR	8273773	ExpressionStatement	"tcg_out_cmp ( s , ( TARGET_LONG_BITS == 64 ) , TCG_REG_X0 , TCG_REG_X3 , 0 )"	123:4:2788:2855	8273493	30	True				
ANR	8273774	CallExpression	"tcg_out_cmp ( s , ( TARGET_LONG_BITS == 64 ) , TCG_REG_X0 , TCG_REG_X3 , 0 )"		8273493	0					
ANR	8273775	Callee	tcg_out_cmp		8273493	0					
ANR	8273776	Identifier	tcg_out_cmp		8273493	0					
ANR	8273777	ArgumentList	s		8273493	1					
ANR	8273778	Argument	s		8273493	0					
ANR	8273779	Identifier	s		8273493	0					
ANR	8273780	Argument	TARGET_LONG_BITS == 64		8273493	1					
ANR	8273781	EqualityExpression	TARGET_LONG_BITS == 64		8273493	0		==			
ANR	8273782	Identifier	TARGET_LONG_BITS		8273493	0					
ANR	8273783	PrimaryExpression	64		8273493	1					
ANR	8273784	Argument	TCG_REG_X0		8273493	2					
ANR	8273785	Identifier	TCG_REG_X0		8273493	0					
ANR	8273786	Argument	TCG_REG_X3		8273493	3					
ANR	8273787	Identifier	TCG_REG_X3		8273493	0					
ANR	8273788	Argument	0		8273493	4					
ANR	8273789	PrimaryExpression	0		8273493	0					
ANR	8273790	ExpressionStatement	* label_ptr = s -> code_ptr	129:4:2915:2939	8273493	31	True				
ANR	8273791	AssignmentExpression	* label_ptr = s -> code_ptr		8273493	0		=			
ANR	8273792	UnaryOperationExpression	* label_ptr		8273493	0					
ANR	8273793	UnaryOperator	*		8273493	0					
ANR	8273794	Identifier	label_ptr		8273493	1					
ANR	8273795	PtrMemberAccess	s -> code_ptr		8273493	1					
ANR	8273796	Identifier	s		8273493	0					
ANR	8273797	Identifier	code_ptr		8273493	1					
ANR	8273798	ExpressionStatement	"tcg_out_goto_cond_noaddr ( s , TCG_COND_NE )"	131:4:2946:2986	8273493	32	True				
ANR	8273799	CallExpression	"tcg_out_goto_cond_noaddr ( s , TCG_COND_NE )"		8273493	0					
ANR	8273800	Callee	tcg_out_goto_cond_noaddr		8273493	0					
ANR	8273801	Identifier	tcg_out_goto_cond_noaddr		8273493	0					
ANR	8273802	ArgumentList	s		8273493	1					
ANR	8273803	Argument	s		8273493	0					
ANR	8273804	Identifier	s		8273493	0					
ANR	8273805	Argument	TCG_COND_NE		8273493	1					
ANR	8273806	Identifier	TCG_COND_NE		8273493	0					
ANR	8273807	ReturnType	static void		8273493	1					
ANR	8273808	Identifier	tcg_out_tlb_read		8273493	2					
ANR	8273809	ParameterList	"TCGContext * s , TCGReg addr_reg , TCGMemOp opc , tcg_insn_unit * * label_ptr , int mem_index , bool is_read"		8273493	3					
ANR	8273810	Parameter	TCGContext * s	1:29:29:41	8273493	0	True				
ANR	8273811	ParameterType	TCGContext *		8273493	0					
ANR	8273812	Identifier	s		8273493	1					
ANR	8273813	Parameter	TCGReg addr_reg	1:44:44:58	8273493	1	True				
ANR	8273814	ParameterType	TCGReg		8273493	0					
ANR	8273815	Identifier	addr_reg		8273493	1					
ANR	8273816	Parameter	TCGMemOp opc	1:61:61:72	8273493	2	True				
ANR	8273817	ParameterType	TCGMemOp		8273493	0					
ANR	8273818	Identifier	opc		8273493	1					
ANR	8273819	Parameter	tcg_insn_unit * * label_ptr	3:29:105:129	8273493	3	True				
ANR	8273820	ParameterType	tcg_insn_unit * *		8273493	0					
ANR	8273821	Identifier	label_ptr		8273493	1					
ANR	8273822	Parameter	int mem_index	3:56:132:144	8273493	4	True				
ANR	8273823	ParameterType	int		8273493	0					
ANR	8273824	Identifier	mem_index		8273493	1					
ANR	8273825	Parameter	bool is_read	5:29:177:188	8273493	5	True				
ANR	8273826	ParameterType	bool		8273493	0					
ANR	8273827	Identifier	is_read		8273493	1					
ANR	8273828	CFGEntryNode	ENTRY		8273493		True				
ANR	8273829	CFGExitNode	EXIT		8273493		True				
ANR	8273830	Symbol	* tlb_table		8273493						
ANR	8273831	Symbol	CPU_TLB_BITS		8273493						
ANR	8273832	Symbol	* * mem_index		8273493						
ANR	8273833	Symbol	tlb_offset		8273493						
ANR	8273834	Symbol	TARGET_PAGE_MASK		8273493						
ANR	8273835	Symbol	MO_AMASK		8273493						
ANR	8273836	Symbol	MO_SIZE		8273493						
ANR	8273837	Symbol	is_read		8273493						
ANR	8273838	Symbol	tlb_table [ mem_index ] [ 0 ] . addr_read		8273493						
ANR	8273839	Symbol	MO_ALIGN		8273493						
ANR	8273840	Symbol	* label_ptr		8273493						
ANR	8273841	Symbol	s_mask		8273493						
ANR	8273842	Symbol	offsetof		8273493						
ANR	8273843	Symbol	s -> code_ptr		8273493						
ANR	8273844	Symbol	addr_reg		8273493						
ANR	8273845	Symbol	TCG_AREG0		8273493						
ANR	8273846	Symbol	I3312_LDRX		8273493						
ANR	8273847	Symbol	opc		8273493						
ANR	8273848	Symbol	I3312_LDRW		8273493						
ANR	8273849	Symbol	TCG_COND_NE		8273493						
ANR	8273850	Symbol	label_ptr		8273493						
ANR	8273851	Symbol	tlb_table		8273493						
ANR	8273852	Symbol	TCG_REG_X1		8273493						
ANR	8273853	Symbol	TCG_REG_X0		8273493						
ANR	8273854	Symbol	TARGET_PAGE_BITS		8273493						
ANR	8273855	Symbol	TCG_REG_X3		8273493						
ANR	8273856	Symbol	TARGET_LONG_BITS		8273493						
ANR	8273857	Symbol	addend		8273493						
ANR	8273858	Symbol	TCG_REG_X2		8273493						
ANR	8273859	Symbol	addr_read		8273493						
ANR	8273860	Symbol	mem_index		8273493						
ANR	8273861	Symbol	I3404_ANDI		8273493						
ANR	8273862	Symbol	s		8273493						
ANR	8273863	Symbol	tlb_mask		8273493						
ANR	8273864	Symbol	CPUTLBEntry		8273493						
ANR	8273865	Symbol	CPUArchState		8273493						
ANR	8273866	Symbol	ADDI		8273493						
ANR	8273867	Symbol	addr_write		8273493						
ANR	8273868	Symbol	* * tlb_table		8273493						
ANR	8273869	Symbol	x3		8273493						
ANR	8273870	Symbol	TCG_TYPE_I64		8273493						
ANR	8273871	Symbol	* s		8273493						
ANR	8273872	Symbol	* mem_index		8273493						
ANR	8273873	Symbol	tlb_table [ mem_index ] [ 0 ] . addr_write		8273493						
ANR	8273874	Symbol	base		8273493						
