{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734004504070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734004504073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 08:55:03 2024 " "Processing started: Thu Dec 12 08:55:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734004504073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734004504073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734004504074 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734004504652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_1bit " "Found entity 1: ula_1bit" {  } { { "ula_1bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/ula_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/decoder2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/decoder3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit " "Found entity 1: full_adder_1bit" {  } { { "full_adder_1bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/full_adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_8bit " "Found entity 1: full_adder_8bit" {  } { { "full_adder_8bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/full_adder_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/logic_unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_1bit_ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_1bit_ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1bit_ula " "Found entity 1: full_adder_1bit_ula" {  } { { "full_adder_1bit_ula.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/full_adder_1bit_ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_8bit " "Found entity 1: ula_8bit" {  } { { "ula_8bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/ula_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula_32bit " "Found entity 1: ula_32bit" {  } { { "ula_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/ula_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_4bit " "Found entity 1: register_4bit" {  } { { "register_4bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MDR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MDR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MBR_EXTENSOR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MBR_EXTENSOR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_EXTENSOR " "Found entity 1: MBR_EXTENSOR" {  } { { "MBR_EXTENSOR.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/MBR_EXTENSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MBR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MBR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SP.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SP.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LV_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LV_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_initial_address " "Found entity 1: LV_initial_address" {  } { { "LV_initial_address.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/LV_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LV.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LV.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPP_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPP_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_initial_address " "Found entity 1: CPP_initial_address" {  } { { "CPP_initial_address.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPP_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPP.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPP.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOS.bdf 1 1 " "Found 1 design units, including 1 entities, in source file TOS.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OPC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file OPC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "H.bdf 1 1 " "Found 1 design units, including 1 entities, in source file H.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BANK_REGS.bdf 1 1 " "Found 1 design units, including 1 entities, in source file BANK_REGS.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK_REGS " "Found entity 1: BANK_REGS" {  } { { "BANK_REGS.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/BANK_REGS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DATA_PATH.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DATA_PATH.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_PATH " "Found entity 1: DATA_PATH" {  } { { "DATA_PATH.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/DATA_PATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MPC_GENERATOR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MPC_GENERATOR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MPC_GENERATOR " "Found entity 1: MPC_GENERATOR" {  } { { "MPC_GENERATOR.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/MPC_GENERATOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004504858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004504858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_store.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_store.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_store-SYN " "Found design unit 1: control_store-SYN" {  } { { "control_store.vhd" "" { Text "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/control_store.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004505461 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_store " "Found entity 1: control_store" {  } { { "control_store.vhd" "" { Text "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/control_store.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004505461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004505461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONTROL_UNIT.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CONTROL_UNIT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CONTROL_UNIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004505462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004505462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004505466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004505466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734004505590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CONTROL_UNIT:inst2 " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CONTROL_UNIT:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 144 816 1016 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_store CONTROL_UNIT:inst2\|control_store:rom " "Elaborating entity \"control_store\" for hierarchy \"CONTROL_UNIT:inst2\|control_store:rom\"" {  } { { "CONTROL_UNIT.bdf" "rom" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CONTROL_UNIT.bdf" { { 264 912 1128 392 "rom" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\"" {  } { { "control_store.vhd" "altsyncram_component" { Text "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/control_store.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\"" {  } { { "control_store.vhd" "" { Text "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/control_store.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734004505747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file microprogram.mif " "Parameter \"init_file\" = \"microprogram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505748 ""}  } { { "control_store.vhd" "" { Text "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/control_store.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734004505747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ag81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ag81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ag81 " "Found entity 1: altsyncram_ag81" {  } { { "db/altsyncram_ag81.tdf" "" { Text "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/db/altsyncram_ag81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734004505832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734004505832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ag81 CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated " "Elaborating entity \"altsyncram_ag81\" for hierarchy \"CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/alvarengazv/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPC_GENERATOR CONTROL_UNIT:inst2\|MPC_GENERATOR:inst2 " "Elaborating entity \"MPC_GENERATOR\" for hierarchy \"CONTROL_UNIT:inst2\|MPC_GENERATOR:inst2\"" {  } { { "CONTROL_UNIT.bdf" "inst2" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CONTROL_UNIT.bdf" { { 264 480 712 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_PATH DATA_PATH:inst " "Elaborating entity \"DATA_PATH\" for hierarchy \"DATA_PATH:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 360 824 944 552 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_32bit DATA_PATH:inst\|ula_32bit:inst2 " "Elaborating entity \"ula_32bit\" for hierarchy \"DATA_PATH:inst\|ula_32bit:inst2\"" {  } { { "DATA_PATH.bdf" "inst2" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/DATA_PATH.bdf" { { 208 928 1080 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_8bit DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4 " "Elaborating entity \"ula_8bit\" for hierarchy \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\"" {  } { { "ula_32bit.bdf" "inst4" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/ula_32bit.bdf" { { 128 792 920 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_1bit DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3 " "Elaborating entity \"ula_1bit\" for hierarchy \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\"" {  } { { "ula_8bit.bdf" "inst3" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/ula_8bit.bdf" { { -120 1560 1680 72 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_1bit_ula DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|full_adder_1bit_ula:inst10 " "Elaborating entity \"full_adder_1bit_ula\" for hierarchy \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|full_adder_1bit_ula:inst10\"" {  } { { "ula_1bit.bdf" "inst10" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/ula_1bit.bdf" { { 360 608 728 488 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2_4 DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|decoder2_4:inst6 " "Elaborating entity \"decoder2_4\" for hierarchy \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|decoder2_4:inst6\"" {  } { { "ula_1bit.bdf" "inst6" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/ula_1bit.bdf" { { 408 280 376 536 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|logic_unit:inst1 " "Elaborating entity \"logic_unit\" for hierarchy \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|logic_unit:inst1\"" {  } { { "ula_1bit.bdf" "inst1" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/ula_1bit.bdf" { { 192 408 528 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004505857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter DATA_PATH:inst\|ula_32bit:inst2\|shifter:inst1 " "Elaborating entity \"shifter\" for hierarchy \"DATA_PATH:inst\|ula_32bit:inst2\|shifter:inst1\"" {  } { { "ula_32bit.bdf" "inst1" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/ula_32bit.bdf" { { 352 1072 1224 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK_REGS DATA_PATH:inst\|BANK_REGS:inst " "Elaborating entity \"BANK_REGS\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\"" {  } { { "DATA_PATH.bdf" "inst" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/DATA_PATH.bdf" { { 128 512 736 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\"" {  } { { "BANK_REGS.bdf" "inst" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/BANK_REGS.bdf" { { -1232 448 696 -1104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst " "Elaborating entity \"register_32bit\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\"" {  } { { "MAR.bdf" "inst" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/MAR.bdf" { { 272 512 776 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4bit DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|register_4bit:inst4 " "Elaborating entity \"register_4bit\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|register_4bit:inst4\"" {  } { { "register_32bit.bdf" "inst4" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 296 736 920 424 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4 " "Elaborating entity \"MBR\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\"" {  } { { "BANK_REGS.bdf" "inst4" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/BANK_REGS.bdf" { { -760 424 696 -632 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_EXTENSOR DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|MBR_EXTENSOR:inst44 " "Elaborating entity \"MBR_EXTENSOR\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|MBR_EXTENSOR:inst44\"" {  } { { "MBR.bdf" "inst44" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/MBR.bdf" { { 184 464 704 280 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2 " "Elaborating entity \"MDR\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\"" {  } { { "BANK_REGS.bdf" "inst2" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/BANK_REGS.bdf" { { -1064 424 696 -936 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H DATA_PATH:inst\|BANK_REGS:inst\|H:inst10 " "Elaborating entity \"H\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\"" {  } { { "BANK_REGS.bdf" "inst10" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/BANK_REGS.bdf" { { 184 504 696 312 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9 " "Elaborating entity \"OPC\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\"" {  } { { "BANK_REGS.bdf" "inst9" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/BANK_REGS.bdf" { { 24 504 696 152 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS DATA_PATH:inst\|BANK_REGS:inst\|TOS:inst8 " "Elaborating entity \"TOS\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\|TOS:inst8\"" {  } { { "BANK_REGS.bdf" "inst8" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/BANK_REGS.bdf" { { -144 504 696 -16 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP DATA_PATH:inst\|BANK_REGS:inst\|CPP:inst7 " "Elaborating entity \"CPP\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\|CPP:inst7\"" {  } { { "BANK_REGS.bdf" "inst7" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/BANK_REGS.bdf" { { -288 504 696 -160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP_initial_address DATA_PATH:inst\|BANK_REGS:inst\|CPP:inst7\|CPP_initial_address:inst5 " "Elaborating entity \"CPP_initial_address\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\|CPP:inst7\|CPP_initial_address:inst5\"" {  } { { "CPP.bdf" "inst5" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPP.bdf" { { 96 592 728 192 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV DATA_PATH:inst\|BANK_REGS:inst\|LV:inst6 " "Elaborating entity \"LV\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\|LV:inst6\"" {  } { { "BANK_REGS.bdf" "inst6" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/BANK_REGS.bdf" { { -440 504 696 -312 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_initial_address DATA_PATH:inst\|BANK_REGS:inst\|LV:inst6\|LV_initial_address:inst5 " "Elaborating entity \"LV_initial_address\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\|LV:inst6\|LV_initial_address:inst5\"" {  } { { "LV.bdf" "inst5" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/LV.bdf" { { 248 544 680 344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP DATA_PATH:inst\|BANK_REGS:inst\|SP:inst5 " "Elaborating entity \"SP\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\|SP:inst5\"" {  } { { "BANK_REGS.bdf" "inst5" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/BANK_REGS.bdf" { { -608 504 696 -480 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3 " "Elaborating entity \"PC\" for hierarchy \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\"" {  } { { "BANK_REGS.bdf" "inst3" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/BANK_REGS.bdf" { { -904 424 696 -776 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734004506171 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[31\] DATA_MEM_ADDR\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[31\]\" to the node \"DATA_MEM_ADDR\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[30\] DATA_MEM_ADDR\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[30\]\" to the node \"DATA_MEM_ADDR\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[29\] DATA_MEM_ADDR\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[29\]\" to the node \"DATA_MEM_ADDR\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[28\] DATA_MEM_ADDR\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[28\]\" to the node \"DATA_MEM_ADDR\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[27\] DATA_MEM_ADDR\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[27\]\" to the node \"DATA_MEM_ADDR\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[26\] DATA_MEM_ADDR\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[26\]\" to the node \"DATA_MEM_ADDR\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[25\] DATA_MEM_ADDR\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[25\]\" to the node \"DATA_MEM_ADDR\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[24\] DATA_MEM_ADDR\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[24\]\" to the node \"DATA_MEM_ADDR\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[23\] DATA_MEM_ADDR\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[23\]\" to the node \"DATA_MEM_ADDR\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[22\] DATA_MEM_ADDR\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[22\]\" to the node \"DATA_MEM_ADDR\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[21\] DATA_MEM_ADDR\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[21\]\" to the node \"DATA_MEM_ADDR\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[20\] DATA_MEM_ADDR\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[20\]\" to the node \"DATA_MEM_ADDR\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[19\] DATA_MEM_ADDR\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[19\]\" to the node \"DATA_MEM_ADDR\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[18\] DATA_MEM_ADDR\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[18\]\" to the node \"DATA_MEM_ADDR\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[17\] DATA_MEM_ADDR\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[17\]\" to the node \"DATA_MEM_ADDR\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[16\] DATA_MEM_ADDR\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[16\]\" to the node \"DATA_MEM_ADDR\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[15\] DATA_MEM_ADDR\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[15\]\" to the node \"DATA_MEM_ADDR\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[14\] DATA_MEM_ADDR\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[14\]\" to the node \"DATA_MEM_ADDR\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[13\] DATA_MEM_ADDR\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[13\]\" to the node \"DATA_MEM_ADDR\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[12\] DATA_MEM_ADDR\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[12\]\" to the node \"DATA_MEM_ADDR\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[11\] DATA_MEM_ADDR\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[11\]\" to the node \"DATA_MEM_ADDR\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[10\] DATA_MEM_ADDR\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[10\]\" to the node \"DATA_MEM_ADDR\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[9\] DATA_MEM_ADDR\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[9\]\" to the node \"DATA_MEM_ADDR\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[8\] DATA_MEM_ADDR\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[8\]\" to the node \"DATA_MEM_ADDR\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[7\] DATA_MEM_ADDR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[7\]\" to the node \"DATA_MEM_ADDR\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[6\] DATA_MEM_ADDR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[6\]\" to the node \"DATA_MEM_ADDR\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[5\] DATA_MEM_ADDR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[5\]\" to the node \"DATA_MEM_ADDR\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[4\] DATA_MEM_ADDR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[4\]\" to the node \"DATA_MEM_ADDR\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[3\] DATA_MEM_ADDR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[3\]\" to the node \"DATA_MEM_ADDR\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[2\] DATA_MEM_ADDR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[2\]\" to the node \"DATA_MEM_ADDR\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[1\] DATA_MEM_ADDR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[1\]\" to the node \"DATA_MEM_ADDR\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[0\] DATA_MEM_ADDR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst13\[0\]\" to the node \"DATA_MEM_ADDR\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[31\] DATA_MEM_OUT\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[31\]\" to the node \"DATA_MEM_OUT\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[30\] DATA_MEM_OUT\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[30\]\" to the node \"DATA_MEM_OUT\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[29\] DATA_MEM_OUT\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[29\]\" to the node \"DATA_MEM_OUT\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[28\] DATA_MEM_OUT\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[28\]\" to the node \"DATA_MEM_OUT\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[27\] DATA_MEM_OUT\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[27\]\" to the node \"DATA_MEM_OUT\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[26\] DATA_MEM_OUT\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[26\]\" to the node \"DATA_MEM_OUT\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[25\] DATA_MEM_OUT\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[25\]\" to the node \"DATA_MEM_OUT\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[24\] DATA_MEM_OUT\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[24\]\" to the node \"DATA_MEM_OUT\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[23\] DATA_MEM_OUT\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[23\]\" to the node \"DATA_MEM_OUT\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[22\] DATA_MEM_OUT\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[22\]\" to the node \"DATA_MEM_OUT\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[21\] DATA_MEM_OUT\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[21\]\" to the node \"DATA_MEM_OUT\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[20\] DATA_MEM_OUT\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[20\]\" to the node \"DATA_MEM_OUT\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[19\] DATA_MEM_OUT\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[19\]\" to the node \"DATA_MEM_OUT\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[18\] DATA_MEM_OUT\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[18\]\" to the node \"DATA_MEM_OUT\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[17\] DATA_MEM_OUT\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[17\]\" to the node \"DATA_MEM_OUT\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[16\] DATA_MEM_OUT\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[16\]\" to the node \"DATA_MEM_OUT\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[15\] DATA_MEM_OUT\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[15\]\" to the node \"DATA_MEM_OUT\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[14\] DATA_MEM_OUT\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[14\]\" to the node \"DATA_MEM_OUT\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[13\] DATA_MEM_OUT\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[13\]\" to the node \"DATA_MEM_OUT\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[12\] DATA_MEM_OUT\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[12\]\" to the node \"DATA_MEM_OUT\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[11\] DATA_MEM_OUT\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[11\]\" to the node \"DATA_MEM_OUT\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[10\] DATA_MEM_OUT\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[10\]\" to the node \"DATA_MEM_OUT\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[9\] DATA_MEM_OUT\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[9\]\" to the node \"DATA_MEM_OUT\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[8\] DATA_MEM_OUT\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[8\]\" to the node \"DATA_MEM_OUT\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[7\] DATA_MEM_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[7\]\" to the node \"DATA_MEM_OUT\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[6\] DATA_MEM_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[6\]\" to the node \"DATA_MEM_OUT\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[5\] DATA_MEM_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[5\]\" to the node \"DATA_MEM_OUT\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[4\] DATA_MEM_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[4\]\" to the node \"DATA_MEM_OUT\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[3\] DATA_MEM_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[3\]\" to the node \"DATA_MEM_OUT\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[2\] DATA_MEM_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[2\]\" to the node \"DATA_MEM_OUT\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[1\] DATA_MEM_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[1\]\" to the node \"DATA_MEM_OUT\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[0\] DATA_MEM_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst13\[0\]\" to the node \"DATA_MEM_OUT\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507914 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst13\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[31\] A_BUS\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[31\]\" to the node \"A_BUS\[31\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[30\] A_BUS\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[30\]\" to the node \"A_BUS\[30\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[29\] A_BUS\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[29\]\" to the node \"A_BUS\[29\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[28\] A_BUS\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[28\]\" to the node \"A_BUS\[28\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[27\] A_BUS\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[27\]\" to the node \"A_BUS\[27\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[26\] A_BUS\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[26\]\" to the node \"A_BUS\[26\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[25\] A_BUS\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[25\]\" to the node \"A_BUS\[25\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[24\] A_BUS\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[24\]\" to the node \"A_BUS\[24\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[23\] A_BUS\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[23\]\" to the node \"A_BUS\[23\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[22\] A_BUS\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[22\]\" to the node \"A_BUS\[22\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[21\] A_BUS\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[21\]\" to the node \"A_BUS\[21\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[20\] A_BUS\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[20\]\" to the node \"A_BUS\[20\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[19\] A_BUS\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[19\]\" to the node \"A_BUS\[19\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[18\] A_BUS\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[18\]\" to the node \"A_BUS\[18\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[17\] A_BUS\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[17\]\" to the node \"A_BUS\[17\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[16\] A_BUS\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[16\]\" to the node \"A_BUS\[16\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[15\] A_BUS\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[15\]\" to the node \"A_BUS\[15\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[14\] A_BUS\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[14\]\" to the node \"A_BUS\[14\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[13\] A_BUS\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[13\]\" to the node \"A_BUS\[13\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[12\] A_BUS\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[12\]\" to the node \"A_BUS\[12\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[11\] A_BUS\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[11\]\" to the node \"A_BUS\[11\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[10\] A_BUS\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[10\]\" to the node \"A_BUS\[10\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[9\] A_BUS\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[9\]\" to the node \"A_BUS\[9\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[8\] A_BUS\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[8\]\" to the node \"A_BUS\[8\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[7\] A_BUS\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[7\]\" to the node \"A_BUS\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[6\] A_BUS\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[6\]\" to the node \"A_BUS\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[5\] A_BUS\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[5\]\" to the node \"A_BUS\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[4\] A_BUS\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[4\]\" to the node \"A_BUS\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[3\] A_BUS\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[3\]\" to the node \"A_BUS\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[2\] A_BUS\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[2\]\" to the node \"A_BUS\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[1\] A_BUS\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[1\]\" to the node \"A_BUS\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[0\] A_BUS\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[0\]\" to the node \"A_BUS\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[7\] MBR_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[7\]\" to the node \"MBR_OUT\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[6\] MBR_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[6\]\" to the node \"MBR_OUT\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[5\] MBR_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[5\]\" to the node \"MBR_OUT\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[4\] MBR_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[4\]\" to the node \"MBR_OUT\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[3\] MBR_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[3\]\" to the node \"MBR_OUT\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[2\] MBR_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[2\]\" to the node \"MBR_OUT\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[1\] MBR_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[1\]\" to the node \"MBR_OUT\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[0\] MBR_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[0\]\" to the node \"MBR_OUT\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[31\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[31\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[30\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst4\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[30\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst4\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[29\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst2\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[29\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst2\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[28\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[28\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[27\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst7\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[27\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst7\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[26\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst8\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[26\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst8\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[25\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst5\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[25\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst5\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[24\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst6\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[24\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst6\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[23\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst3\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[23\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst3\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[22\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst4\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[22\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst4\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[21\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst2\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[21\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst2\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[20\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[20\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[19\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst7\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[19\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst7\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[18\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst8\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[18\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst8\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[17\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst5\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[17\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst5\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[16\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst6\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[16\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst6\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[15\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst3\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[15\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst3\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[14\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst4\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[14\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst4\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[13\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst2\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[13\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst2\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[12\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[12\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[11\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst7\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[11\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst7\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[10\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst8\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[10\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst8\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[9\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst5\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[9\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst5\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[8\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst6\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[8\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst6\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[7\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst3\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[7\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst3\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[6\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst4\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[6\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst4\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[5\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst2\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[5\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst2\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[4\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[4\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[3\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst7\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[3\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst7\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[2\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst8\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[2\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst8\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[1\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst5\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[1\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst5\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[0\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst6\|inst3 " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst14\[0\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst6\|inst3\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[7\] CONTROL_UNIT:inst2\|inst3\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[7\]\" to the node \"CONTROL_UNIT:inst2\|inst3\[7\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[6\] CONTROL_UNIT:inst2\|inst3\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[6\]\" to the node \"CONTROL_UNIT:inst2\|inst3\[6\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[5\] CONTROL_UNIT:inst2\|inst3\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[5\]\" to the node \"CONTROL_UNIT:inst2\|inst3\[5\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[4\] CONTROL_UNIT:inst2\|inst3\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[4\]\" to the node \"CONTROL_UNIT:inst2\|inst3\[4\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[3\] CONTROL_UNIT:inst2\|inst3\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[3\]\" to the node \"CONTROL_UNIT:inst2\|inst3\[3\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[2\] CONTROL_UNIT:inst2\|inst3\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[2\]\" to the node \"CONTROL_UNIT:inst2\|inst3\[2\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[1\] CONTROL_UNIT:inst2\|inst3\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[1\]\" to the node \"CONTROL_UNIT:inst2\|inst3\[1\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[0\] CONTROL_UNIT:inst2\|inst3\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst13\[0\]\" to the node \"CONTROL_UNIT:inst2\|inst3\[0\]\" into a wire" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 592 2344 2392 624 "inst13" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1734004507915 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1734004507914 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[31\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[31\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst3\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[30\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst4\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[30\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst4\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[29\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst2\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[29\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst2\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[28\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[28\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[27\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst7\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[27\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst7\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[26\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst8\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[26\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst8\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[25\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst5\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[25\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst5\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[24\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst6\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[24\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst4\|ula_1bit:inst6\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[23\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst3\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[23\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst3\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[22\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst4\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[22\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst4\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[21\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst2\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[21\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst2\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[20\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[20\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[19\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst7\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[19\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst7\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[18\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst8\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[18\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst8\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[17\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst5\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[17\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst5\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[16\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst6\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[16\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst3\|ula_1bit:inst6\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[15\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst3\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[15\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst3\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[14\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst4\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[14\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst4\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[13\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst2\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[13\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst2\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[12\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[12\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[11\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst7\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[11\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst7\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[10\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst8\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[10\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst8\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[9\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst5\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[9\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst5\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[8\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst6\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst14\[8\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst2\|ula_1bit:inst6\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[7\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst3\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[7\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst3\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[6\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst4\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[6\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst4\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[5\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst2\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[5\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst2\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[4\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[4\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[3\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst7\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[3\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst7\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[2\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst8\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[2\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst8\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[1\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst5\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[1\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst5\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[0\] DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst6\|inst " "Converted the fan-out from the tri-state buffer \"DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst14\[0\]\" to the node \"DATA_PATH:inst\|ula_32bit:inst2\|ula_8bit:inst\|ula_1bit:inst6\|inst\" into an OR gate" {  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 544 2344 2392 576 "inst14" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1734004507938 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1734004507938 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "register_4bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_4bit.bdf" { { 200 304 368 280 "inst" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1734004507954 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1734004507954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734004509767 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734004509767 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1133 " "Implemented 1133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734004509990 ""} { "Info" "ICUT_CUT_TM_OPINS" "246 " "Implemented 246 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734004509990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "809 " "Implemented 809 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734004509990 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1734004509990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734004509990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 211 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 211 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734004510021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 08:55:10 2024 " "Processing ended: Thu Dec 12 08:55:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734004510021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734004510021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734004510021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734004510021 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734004512452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734004512453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 08:55:12 2024 " "Processing started: Thu Dec 12 08:55:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734004512453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734004512453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734004512454 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734004512490 ""}
{ "Info" "0" "" "Project  = MIC1" {  } {  } 0 0 "Project  = MIC1" 0 0 "Fitter" 0 0 1734004512491 ""}
{ "Info" "0" "" "Revision = MIC1" {  } {  } 0 0 "Revision = MIC1" 0 0 "Fitter" 0 0 1734004512491 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1734004512656 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIC1 EP2C35F484I8 " "Selected device EP2C35F484I8 for design \"MIC1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734004512664 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734004512709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734004512709 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734004512951 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734004512969 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C8 " "Device EP2C15AF484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734004513410 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484I8 " "Device EP2C15AF484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734004513410 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484C8 " "Device EP2C20F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734004513410 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F484I8 " "Device EP2C20F484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734004513410 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF484I8 " "Device EP2C20AF484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734004513410 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C8 " "Device EP2C35F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734004513410 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C8 " "Device EP2C50F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734004513410 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484I8 " "Device EP2C50F484I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1734004513410 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1734004513410 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 2023 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734004513420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 2024 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734004513420 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ W20 " "Pin ~LVDS150p/nCEO~ is reserved at location W20" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 2025 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1734004513420 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1734004513420 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1734004513425 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "288 288 " "No exact pin location assignment(s) for 288 pins of 288 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[31\] " "Pin B_BUS\[31\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[31] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[30\] " "Pin B_BUS\[30\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[30] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[29\] " "Pin B_BUS\[29\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[29] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[28\] " "Pin B_BUS\[28\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[28] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[27\] " "Pin B_BUS\[27\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[27] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[26\] " "Pin B_BUS\[26\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[26] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[25\] " "Pin B_BUS\[25\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[25] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[24\] " "Pin B_BUS\[24\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[24] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[23\] " "Pin B_BUS\[23\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[23] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[22\] " "Pin B_BUS\[22\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[22] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[21\] " "Pin B_BUS\[21\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[21] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[20\] " "Pin B_BUS\[20\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[20] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[19\] " "Pin B_BUS\[19\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[19] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[18\] " "Pin B_BUS\[18\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[18] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[17\] " "Pin B_BUS\[17\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[17] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[16\] " "Pin B_BUS\[16\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[16] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[15\] " "Pin B_BUS\[15\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[15] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[14\] " "Pin B_BUS\[14\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[14] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[13\] " "Pin B_BUS\[13\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[13] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[12\] " "Pin B_BUS\[12\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[12] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[11\] " "Pin B_BUS\[11\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[11] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[10\] " "Pin B_BUS\[10\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[10] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[9\] " "Pin B_BUS\[9\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[9] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[8\] " "Pin B_BUS\[8\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[8] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[7\] " "Pin B_BUS\[7\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[7] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[6\] " "Pin B_BUS\[6\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[6] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[5\] " "Pin B_BUS\[5\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[5] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[4\] " "Pin B_BUS\[4\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[4] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[3\] " "Pin B_BUS\[3\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[3] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[2\] " "Pin B_BUS\[2\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[2] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[1\] " "Pin B_BUS\[1\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[1] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_BUS\[0\] " "Pin B_BUS\[0\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { B_BUS[0] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 496 1224 1400 512 "B_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { B_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_write_enable " "Pin DATA_MEM_write_enable not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_write_enable } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 200 1224 1443 216 "DATA_MEM_write_enable" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_write_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[31\] " "Pin A_BUS\[31\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[31] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[30\] " "Pin A_BUS\[30\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[30] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[29\] " "Pin A_BUS\[29\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[29] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[28\] " "Pin A_BUS\[28\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[28] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[27\] " "Pin A_BUS\[27\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[27] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[26\] " "Pin A_BUS\[26\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[26] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[25\] " "Pin A_BUS\[25\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[25] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[24\] " "Pin A_BUS\[24\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[24] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[23\] " "Pin A_BUS\[23\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[23] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[22\] " "Pin A_BUS\[22\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[22] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[21\] " "Pin A_BUS\[21\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[21] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[20\] " "Pin A_BUS\[20\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[20] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[19\] " "Pin A_BUS\[19\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[19] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[18\] " "Pin A_BUS\[18\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[18] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[17\] " "Pin A_BUS\[17\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[17] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[16\] " "Pin A_BUS\[16\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[16] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[15\] " "Pin A_BUS\[15\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[15] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[14\] " "Pin A_BUS\[14\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[14] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[13\] " "Pin A_BUS\[13\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[13] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[12\] " "Pin A_BUS\[12\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[12] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[11\] " "Pin A_BUS\[11\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[11] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[10\] " "Pin A_BUS\[10\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[10] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[9\] " "Pin A_BUS\[9\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[9] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[8\] " "Pin A_BUS\[8\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[8] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[7\] " "Pin A_BUS\[7\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[7] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[6\] " "Pin A_BUS\[6\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[6] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[5\] " "Pin A_BUS\[5\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[5] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[4\] " "Pin A_BUS\[4\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[4] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[3\] " "Pin A_BUS\[3\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[3] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[2\] " "Pin A_BUS\[2\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[2] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[1\] " "Pin A_BUS\[1\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[1] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_BUS\[0\] " "Pin A_BUS\[0\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { A_BUS[0] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 480 1224 1400 496 "A_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { A_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[31\] " "Pin C_BUS\[31\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[31] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[30\] " "Pin C_BUS\[30\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[30] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[29\] " "Pin C_BUS\[29\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[29] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[28\] " "Pin C_BUS\[28\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[28] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[27\] " "Pin C_BUS\[27\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[27] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[26\] " "Pin C_BUS\[26\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[26] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[25\] " "Pin C_BUS\[25\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[25] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[24\] " "Pin C_BUS\[24\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[24] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[23\] " "Pin C_BUS\[23\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[23] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[22\] " "Pin C_BUS\[22\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[22] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[21\] " "Pin C_BUS\[21\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[21] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[20\] " "Pin C_BUS\[20\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[20] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[19\] " "Pin C_BUS\[19\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[19] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[18\] " "Pin C_BUS\[18\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[18] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[17\] " "Pin C_BUS\[17\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[17] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[16\] " "Pin C_BUS\[16\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[16] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[15\] " "Pin C_BUS\[15\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[15] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[14\] " "Pin C_BUS\[14\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[14] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[13\] " "Pin C_BUS\[13\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[13] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[12\] " "Pin C_BUS\[12\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[12] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[11\] " "Pin C_BUS\[11\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[11] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[10\] " "Pin C_BUS\[10\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[10] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[9\] " "Pin C_BUS\[9\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[9] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[8\] " "Pin C_BUS\[8\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[8] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[7\] " "Pin C_BUS\[7\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[7] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[6\] " "Pin C_BUS\[6\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[6] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[5\] " "Pin C_BUS\[5\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[5] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[4\] " "Pin C_BUS\[4\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[4] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[3\] " "Pin C_BUS\[3\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[3] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[2\] " "Pin C_BUS\[2\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[2] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[1\] " "Pin C_BUS\[1\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[1] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_BUS\[0\] " "Pin C_BUS\[0\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { C_BUS[0] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 512 1224 1400 528 "C_BUS" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { C_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[31\] " "Pin DATA_MEM_ADDR\[31\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[31] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[30\] " "Pin DATA_MEM_ADDR\[30\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[30] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[29\] " "Pin DATA_MEM_ADDR\[29\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[29] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[28\] " "Pin DATA_MEM_ADDR\[28\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[28] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[27\] " "Pin DATA_MEM_ADDR\[27\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[27] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[26\] " "Pin DATA_MEM_ADDR\[26\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[26] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[25\] " "Pin DATA_MEM_ADDR\[25\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[25] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[24\] " "Pin DATA_MEM_ADDR\[24\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[24] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[23\] " "Pin DATA_MEM_ADDR\[23\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[23] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[22\] " "Pin DATA_MEM_ADDR\[22\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[22] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[21\] " "Pin DATA_MEM_ADDR\[21\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[21] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[20\] " "Pin DATA_MEM_ADDR\[20\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[20] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[19\] " "Pin DATA_MEM_ADDR\[19\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[19] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[18\] " "Pin DATA_MEM_ADDR\[18\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[18] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[17\] " "Pin DATA_MEM_ADDR\[17\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[17] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[16\] " "Pin DATA_MEM_ADDR\[16\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[16] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[15\] " "Pin DATA_MEM_ADDR\[15\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[15] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[14\] " "Pin DATA_MEM_ADDR\[14\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[14] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[13\] " "Pin DATA_MEM_ADDR\[13\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[13] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[12\] " "Pin DATA_MEM_ADDR\[12\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[12] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[11\] " "Pin DATA_MEM_ADDR\[11\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[11] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[10\] " "Pin DATA_MEM_ADDR\[10\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[10] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[9\] " "Pin DATA_MEM_ADDR\[9\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[9] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[8\] " "Pin DATA_MEM_ADDR\[8\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[8] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[7\] " "Pin DATA_MEM_ADDR\[7\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[7] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[6\] " "Pin DATA_MEM_ADDR\[6\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[6] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[5\] " "Pin DATA_MEM_ADDR\[5\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[5] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[4\] " "Pin DATA_MEM_ADDR\[4\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[4] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[3\] " "Pin DATA_MEM_ADDR\[3\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[3] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[2\] " "Pin DATA_MEM_ADDR\[2\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[2] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[1\] " "Pin DATA_MEM_ADDR\[1\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[1] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_ADDR\[0\] " "Pin DATA_MEM_ADDR\[0\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_ADDR[0] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 1224 1447 400 "DATA_MEM_ADDR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[31\] " "Pin DATA_MEM_OUT\[31\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[31] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[30\] " "Pin DATA_MEM_OUT\[30\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[30] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[29\] " "Pin DATA_MEM_OUT\[29\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[29] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[28\] " "Pin DATA_MEM_OUT\[28\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[28] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[27\] " "Pin DATA_MEM_OUT\[27\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[27] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[26\] " "Pin DATA_MEM_OUT\[26\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[26] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[25\] " "Pin DATA_MEM_OUT\[25\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[25] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[24\] " "Pin DATA_MEM_OUT\[24\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[24] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[23\] " "Pin DATA_MEM_OUT\[23\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[23] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[22\] " "Pin DATA_MEM_OUT\[22\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[22] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[21\] " "Pin DATA_MEM_OUT\[21\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[21] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[20\] " "Pin DATA_MEM_OUT\[20\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[20] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[19\] " "Pin DATA_MEM_OUT\[19\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[19] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[18\] " "Pin DATA_MEM_OUT\[18\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[18] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[17\] " "Pin DATA_MEM_OUT\[17\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[17] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[16\] " "Pin DATA_MEM_OUT\[16\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[16] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[15\] " "Pin DATA_MEM_OUT\[15\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[15] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[14\] " "Pin DATA_MEM_OUT\[14\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[14] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[13\] " "Pin DATA_MEM_OUT\[13\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[13] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[12\] " "Pin DATA_MEM_OUT\[12\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[12] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[11\] " "Pin DATA_MEM_OUT\[11\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[11] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[10\] " "Pin DATA_MEM_OUT\[10\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[10] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[9\] " "Pin DATA_MEM_OUT\[9\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[9] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[8\] " "Pin DATA_MEM_OUT\[8\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[8] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[7\] " "Pin DATA_MEM_OUT\[7\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[7] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[6\] " "Pin DATA_MEM_OUT\[6\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[6] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[5\] " "Pin DATA_MEM_OUT\[5\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[5] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[4\] " "Pin DATA_MEM_OUT\[4\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[4] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[3\] " "Pin DATA_MEM_OUT\[3\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[3] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[2\] " "Pin DATA_MEM_OUT\[2\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[2] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[1\] " "Pin DATA_MEM_OUT\[1\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[1] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_OUT\[0\] " "Pin DATA_MEM_OUT\[0\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_OUT[0] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 1224 1438 416 "DATA_MEM_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[7\] " "Pin MBR_OUT\[7\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MBR_OUT[7] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 1224 1400 448 "MBR_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 469 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[6\] " "Pin MBR_OUT\[6\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MBR_OUT[6] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 1224 1400 448 "MBR_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[5\] " "Pin MBR_OUT\[5\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MBR_OUT[5] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 1224 1400 448 "MBR_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[4\] " "Pin MBR_OUT\[4\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MBR_OUT[4] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 1224 1400 448 "MBR_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[3\] " "Pin MBR_OUT\[3\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MBR_OUT[3] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 1224 1400 448 "MBR_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[2\] " "Pin MBR_OUT\[2\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MBR_OUT[2] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 1224 1400 448 "MBR_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[1\] " "Pin MBR_OUT\[1\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MBR_OUT[1] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 1224 1400 448 "MBR_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MBR_OUT\[0\] " "Pin MBR_OUT\[0\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MBR_OUT[0] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 1224 1400 448 "MBR_OUT" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MBR_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[35\] " "Pin MIR\[35\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[35] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[34\] " "Pin MIR\[34\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[34] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[33\] " "Pin MIR\[33\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[33] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[32\] " "Pin MIR\[32\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[32] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[31\] " "Pin MIR\[31\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[31] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[30\] " "Pin MIR\[30\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[30] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[29\] " "Pin MIR\[29\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[29] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[28\] " "Pin MIR\[28\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[28] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[27\] " "Pin MIR\[27\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[27] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[26\] " "Pin MIR\[26\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[26] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[25\] " "Pin MIR\[25\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[25] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[24\] " "Pin MIR\[24\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[24] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[23\] " "Pin MIR\[23\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[23] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[22\] " "Pin MIR\[22\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[22] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[21\] " "Pin MIR\[21\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[21] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[20\] " "Pin MIR\[20\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[20] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[19\] " "Pin MIR\[19\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[19] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[18\] " "Pin MIR\[18\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[18] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[17\] " "Pin MIR\[17\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[17] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[16\] " "Pin MIR\[16\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[16] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[15\] " "Pin MIR\[15\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[15] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[14\] " "Pin MIR\[14\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[14] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[13\] " "Pin MIR\[13\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[13] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[12\] " "Pin MIR\[12\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[12] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[11\] " "Pin MIR\[11\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[11] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[10\] " "Pin MIR\[10\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[10] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[9\] " "Pin MIR\[9\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[9] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[8\] " "Pin MIR\[8\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[8] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[7\] " "Pin MIR\[7\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[7] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[6\] " "Pin MIR\[6\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[6] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[5\] " "Pin MIR\[5\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[5] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[4\] " "Pin MIR\[4\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[4] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[3\] " "Pin MIR\[3\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[3] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[2\] " "Pin MIR\[2\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[2] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[1\] " "Pin MIR\[1\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[1] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MIR\[0\] " "Pin MIR\[0\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MIR[0] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 184 1224 1400 200 "MIR" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MIR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[8\] " "Pin MPC\[8\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MPC[8] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 168 1224 1400 184 "MPC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[7\] " "Pin MPC\[7\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MPC[7] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 168 1224 1400 184 "MPC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[6\] " "Pin MPC\[6\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MPC[6] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 168 1224 1400 184 "MPC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[5\] " "Pin MPC\[5\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MPC[5] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 168 1224 1400 184 "MPC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[4\] " "Pin MPC\[4\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MPC[4] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 168 1224 1400 184 "MPC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[3\] " "Pin MPC\[3\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MPC[3] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 168 1224 1400 184 "MPC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[2\] " "Pin MPC\[2\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MPC[2] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 168 1224 1400 184 "MPC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[1\] " "Pin MPC\[1\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MPC[1] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 168 1224 1400 184 "MPC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPC\[0\] " "Pin MPC\[0\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { MPC[0] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 168 1224 1400 184 "MPC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { MPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[31\] " "Pin PC\[31\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[31] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[30\] " "Pin PC\[30\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[30] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[29\] " "Pin PC\[29\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[29] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[28\] " "Pin PC\[28\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[28] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[27\] " "Pin PC\[27\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[27] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[26\] " "Pin PC\[26\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[26] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[25\] " "Pin PC\[25\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[25] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[24\] " "Pin PC\[24\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[24] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 529 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[23\] " "Pin PC\[23\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[23] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[22\] " "Pin PC\[22\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[22] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 531 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[21\] " "Pin PC\[21\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[21] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[20\] " "Pin PC\[20\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[20] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 533 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[19\] " "Pin PC\[19\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[19] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[18\] " "Pin PC\[18\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[18] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 535 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[17\] " "Pin PC\[17\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[17] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[16\] " "Pin PC\[16\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[16] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Pin PC\[15\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[15] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Pin PC\[14\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[14] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Pin PC\[13\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[13] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Pin PC\[12\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[12] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Pin PC\[11\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[11] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 542 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Pin PC\[10\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[10] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 543 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Pin PC\[9\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[9] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 544 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Pin PC\[8\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[8] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 545 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[7] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[6] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[5] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[4] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[3] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[2] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[1] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PC[0] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 416 1224 1400 432 "PC" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLOCK } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 480 656 416 "CLOCK" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LOADN " "Pin LOADN not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LOADN } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 488 656 400 "LOADN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LOADN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[7\] " "Pin PROG_MEM_IN\[7\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PROG_MEM_IN[7] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 448 456 656 464 "PROG_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[31\] " "Pin DATA_MEM_IN\[31\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[31] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[30\] " "Pin DATA_MEM_IN\[30\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[30] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[29\] " "Pin DATA_MEM_IN\[29\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[29] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[28\] " "Pin DATA_MEM_IN\[28\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[28] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[27\] " "Pin DATA_MEM_IN\[27\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[27] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[26\] " "Pin DATA_MEM_IN\[26\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[26] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[25\] " "Pin DATA_MEM_IN\[25\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[25] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[24\] " "Pin DATA_MEM_IN\[24\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[24] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[23\] " "Pin DATA_MEM_IN\[23\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[23] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[22\] " "Pin DATA_MEM_IN\[22\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[22] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[21\] " "Pin DATA_MEM_IN\[21\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[21] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[20\] " "Pin DATA_MEM_IN\[20\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[20] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[19\] " "Pin DATA_MEM_IN\[19\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[19] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[18\] " "Pin DATA_MEM_IN\[18\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[18] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[17\] " "Pin DATA_MEM_IN\[17\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[17] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[16\] " "Pin DATA_MEM_IN\[16\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[16] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[15\] " "Pin DATA_MEM_IN\[15\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[15] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[14\] " "Pin DATA_MEM_IN\[14\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[14] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[13\] " "Pin DATA_MEM_IN\[13\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[13] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513494 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[12\] " "Pin DATA_MEM_IN\[12\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[12] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[11\] " "Pin DATA_MEM_IN\[11\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[11] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[10\] " "Pin DATA_MEM_IN\[10\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[10] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[8\] " "Pin DATA_MEM_IN\[8\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[8] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[7\] " "Pin DATA_MEM_IN\[7\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[7] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[6\] " "Pin PROG_MEM_IN\[6\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PROG_MEM_IN[6] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 448 456 656 464 "PROG_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[6\] " "Pin DATA_MEM_IN\[6\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[6] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[5\] " "Pin PROG_MEM_IN\[5\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PROG_MEM_IN[5] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 448 456 656 464 "PROG_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[5\] " "Pin DATA_MEM_IN\[5\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[5] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[4\] " "Pin PROG_MEM_IN\[4\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PROG_MEM_IN[4] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 448 456 656 464 "PROG_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[4\] " "Pin DATA_MEM_IN\[4\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[4] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[3\] " "Pin PROG_MEM_IN\[3\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PROG_MEM_IN[3] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 448 456 656 464 "PROG_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[3\] " "Pin DATA_MEM_IN\[3\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[3] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[2\] " "Pin PROG_MEM_IN\[2\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PROG_MEM_IN[2] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 448 456 656 464 "PROG_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[2\] " "Pin DATA_MEM_IN\[2\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[2] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[1\] " "Pin PROG_MEM_IN\[1\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PROG_MEM_IN[1] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 448 456 656 464 "PROG_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[1\] " "Pin DATA_MEM_IN\[1\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[1] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PROG_MEM_IN\[0\] " "Pin PROG_MEM_IN\[0\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { PROG_MEM_IN[0] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 448 456 656 464 "PROG_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PROG_MEM_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[0\] " "Pin DATA_MEM_IN\[0\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[0] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_MEM_IN\[9\] " "Pin DATA_MEM_IN\[9\] not assigned to an exact location on the device" {  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { DATA_MEM_IN[9] } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 432 448 656 448 "DATA_MEM_IN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_MEM_IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734004513495 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1734004513494 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIC1.sdc " "Synopsys Design Constraints File file not found: 'MIC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1734004513671 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1734004513671 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1734004513685 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734004513745 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a7 " "Destination node CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_ag81.tdf" "" { Text "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/db/altsyncram_ag81.tdf" 174 2 0 } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 632 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734004513745 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a8 " "Destination node CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_ag81.tdf" "" { Text "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/db/altsyncram_ag81.tdf" 194 2 0 } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734004513745 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a9 " "Destination node CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_ag81.tdf" "" { Text "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/db/altsyncram_ag81.tdf" 214 2 0 } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 634 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734004513745 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a10 " "Destination node CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a10" {  } { { "db/altsyncram_ag81.tdf" "" { Text "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/db/altsyncram_ag81.tdf" 234 2 0 } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734004513745 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a11 " "Destination node CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a11" {  } { { "db/altsyncram_ag81.tdf" "" { Text "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/db/altsyncram_ag81.tdf" 254 2 0 } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 636 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734004513745 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a12 " "Destination node CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_ag81.tdf" "" { Text "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/db/altsyncram_ag81.tdf" 274 2 0 } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734004513745 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a13 " "Destination node CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_ag81.tdf" "" { Text "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/db/altsyncram_ag81.tdf" 294 2 0 } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734004513745 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a14 " "Destination node CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_ag81.tdf" "" { Text "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/db/altsyncram_ag81.tdf" 314 2 0 } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 639 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734004513745 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a15 " "Destination node CONTROL_UNIT:inst2\|control_store:rom\|altsyncram:altsyncram_component\|altsyncram_ag81:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_ag81.tdf" "" { Text "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/db/altsyncram_ag81.tdf" 334 2 0 } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CONTROL_UNIT:inst2|control_store:rom|altsyncram:altsyncram_component|altsyncram_ag81:auto_generated|q_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734004513745 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|inst6 " "Destination node DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|inst6" {  } { { "MDR.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/MDR.bdf" { { 352 384 448 432 "inst6" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1734004513745 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1734004513745 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1734004513745 ""}  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLOCK } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 400 480 656 416 "CLOCK" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734004513745 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA_PATH:inst\|BANK_REGS:inst\|CPP:inst7\|register_32bit:inst\|inst12  " "Automatically promoted node DATA_PATH:inst\|BANK_REGS:inst\|CPP:inst7\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734004513746 ""}  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_PATH:inst|BANK_REGS:inst|CPP:inst7|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 839 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734004513746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst12  " "Automatically promoted node DATA_PATH:inst\|BANK_REGS:inst\|H:inst10\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734004513746 ""}  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_PATH:inst|BANK_REGS:inst|H:inst10|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 947 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734004513746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA_PATH:inst\|BANK_REGS:inst\|LV:inst6\|register_32bit:inst\|inst12  " "Automatically promoted node DATA_PATH:inst\|BANK_REGS:inst\|LV:inst6\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734004513746 ""}  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_PATH:inst|BANK_REGS:inst|LV:inst6|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 806 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734004513746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst12  " "Automatically promoted node DATA_PATH:inst\|BANK_REGS:inst\|MAR:inst\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734004513746 ""}  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_PATH:inst|BANK_REGS:inst|MAR:inst|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734004513746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst12  " "Automatically promoted node DATA_PATH:inst\|BANK_REGS:inst\|MDR:inst2\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734004513746 ""}  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_PATH:inst|BANK_REGS:inst|MDR:inst2|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 980 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734004513746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst12  " "Automatically promoted node DATA_PATH:inst\|BANK_REGS:inst\|OPC:inst9\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734004513746 ""}  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_PATH:inst|BANK_REGS:inst|OPC:inst9|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 914 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734004513746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst12  " "Automatically promoted node DATA_PATH:inst\|BANK_REGS:inst\|PC:inst3\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734004513746 ""}  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_PATH:inst|BANK_REGS:inst|PC:inst3|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734004513746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA_PATH:inst\|BANK_REGS:inst\|SP:inst5\|register_32bit:inst\|inst12  " "Automatically promoted node DATA_PATH:inst\|BANK_REGS:inst\|SP:inst5\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734004513746 ""}  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_PATH:inst|BANK_REGS:inst|SP:inst5|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 773 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734004513746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA_PATH:inst\|BANK_REGS:inst\|TOS:inst8\|register_32bit:inst\|inst12  " "Automatically promoted node DATA_PATH:inst\|BANK_REGS:inst\|TOS:inst8\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734004513746 ""}  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_PATH:inst|BANK_REGS:inst|TOS:inst8|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 872 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734004513746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst12  " "Automatically promoted node DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst1\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734004513746 ""}  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst1|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734004513746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst12  " "Automatically promoted node DATA_PATH:inst\|BANK_REGS:inst\|MBR:inst4\|register_32bit:inst\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734004513747 ""}  } { { "register_32bit.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/register_32bit.bdf" { { 408 280 344 456 "inst12" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DATA_PATH:inst|BANK_REGS:inst|MBR:inst4|register_32bit:inst|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 1035 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734004513747 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LOADN (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node LOADN (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1734004513747 ""}  } { { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/alvarengazv/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LOADN } } } { "CPU.bdf" "" { Schematic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/CPU.bdf" { { 384 488 656 400 "LOADN" "" } } } } { "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/alvarengazv/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LOADN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1734004513747 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734004513859 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734004513861 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1734004513862 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734004513864 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734004513867 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1734004513868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1734004513868 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734004513869 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734004513900 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1734004513901 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734004513901 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "286 unused 3.3V 40 246 0 " "Number of I/O pins in group: 286 (unused VREF, 3.3V VCCIO, 40 input, 246 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1734004513904 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1734004513904 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1734004513904 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 45 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734004513906 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 37 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734004513906 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 39 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734004513906 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734004513906 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 43 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734004513906 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734004513906 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 36 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734004513906 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 39 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1734004513906 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1734004513906 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1734004513906 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734004513973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734004515045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734004515331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1734004515343 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1734004517330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734004517330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1734004517458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X22_Y0 X32_Y11 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } { { "loc" "" { Generic "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} 22 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1734004518981 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1734004518981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734004520049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1734004520051 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1734004520051 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.84 " "Total time spent on timing analysis during the Fitter is 0.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1734004520084 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734004520091 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "246 " "Found 246 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[31\] 0 " "Pin \"B_BUS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[30\] 0 " "Pin \"B_BUS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[29\] 0 " "Pin \"B_BUS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[28\] 0 " "Pin \"B_BUS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[27\] 0 " "Pin \"B_BUS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[26\] 0 " "Pin \"B_BUS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[25\] 0 " "Pin \"B_BUS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[24\] 0 " "Pin \"B_BUS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[23\] 0 " "Pin \"B_BUS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[22\] 0 " "Pin \"B_BUS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[21\] 0 " "Pin \"B_BUS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[20\] 0 " "Pin \"B_BUS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[19\] 0 " "Pin \"B_BUS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[18\] 0 " "Pin \"B_BUS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[17\] 0 " "Pin \"B_BUS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[16\] 0 " "Pin \"B_BUS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[15\] 0 " "Pin \"B_BUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[14\] 0 " "Pin \"B_BUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[13\] 0 " "Pin \"B_BUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[12\] 0 " "Pin \"B_BUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[11\] 0 " "Pin \"B_BUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[10\] 0 " "Pin \"B_BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[9\] 0 " "Pin \"B_BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[8\] 0 " "Pin \"B_BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[7\] 0 " "Pin \"B_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[6\] 0 " "Pin \"B_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[5\] 0 " "Pin \"B_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[4\] 0 " "Pin \"B_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[3\] 0 " "Pin \"B_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[2\] 0 " "Pin \"B_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[1\] 0 " "Pin \"B_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B_BUS\[0\] 0 " "Pin \"B_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_write_enable 0 " "Pin \"DATA_MEM_write_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[31\] 0 " "Pin \"A_BUS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[30\] 0 " "Pin \"A_BUS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[29\] 0 " "Pin \"A_BUS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[28\] 0 " "Pin \"A_BUS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[27\] 0 " "Pin \"A_BUS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[26\] 0 " "Pin \"A_BUS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[25\] 0 " "Pin \"A_BUS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[24\] 0 " "Pin \"A_BUS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[23\] 0 " "Pin \"A_BUS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[22\] 0 " "Pin \"A_BUS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[21\] 0 " "Pin \"A_BUS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[20\] 0 " "Pin \"A_BUS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[19\] 0 " "Pin \"A_BUS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[18\] 0 " "Pin \"A_BUS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[17\] 0 " "Pin \"A_BUS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[16\] 0 " "Pin \"A_BUS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[15\] 0 " "Pin \"A_BUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[14\] 0 " "Pin \"A_BUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[13\] 0 " "Pin \"A_BUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[12\] 0 " "Pin \"A_BUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[11\] 0 " "Pin \"A_BUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[10\] 0 " "Pin \"A_BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[9\] 0 " "Pin \"A_BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[8\] 0 " "Pin \"A_BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[7\] 0 " "Pin \"A_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[6\] 0 " "Pin \"A_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[5\] 0 " "Pin \"A_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[4\] 0 " "Pin \"A_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[3\] 0 " "Pin \"A_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[2\] 0 " "Pin \"A_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[1\] 0 " "Pin \"A_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A_BUS\[0\] 0 " "Pin \"A_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[31\] 0 " "Pin \"C_BUS\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[30\] 0 " "Pin \"C_BUS\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[29\] 0 " "Pin \"C_BUS\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[28\] 0 " "Pin \"C_BUS\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[27\] 0 " "Pin \"C_BUS\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[26\] 0 " "Pin \"C_BUS\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[25\] 0 " "Pin \"C_BUS\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[24\] 0 " "Pin \"C_BUS\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[23\] 0 " "Pin \"C_BUS\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[22\] 0 " "Pin \"C_BUS\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[21\] 0 " "Pin \"C_BUS\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[20\] 0 " "Pin \"C_BUS\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[19\] 0 " "Pin \"C_BUS\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[18\] 0 " "Pin \"C_BUS\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[17\] 0 " "Pin \"C_BUS\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[16\] 0 " "Pin \"C_BUS\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[15\] 0 " "Pin \"C_BUS\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[14\] 0 " "Pin \"C_BUS\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[13\] 0 " "Pin \"C_BUS\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[12\] 0 " "Pin \"C_BUS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[11\] 0 " "Pin \"C_BUS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[10\] 0 " "Pin \"C_BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[9\] 0 " "Pin \"C_BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[8\] 0 " "Pin \"C_BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[7\] 0 " "Pin \"C_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[6\] 0 " "Pin \"C_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[5\] 0 " "Pin \"C_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[4\] 0 " "Pin \"C_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[3\] 0 " "Pin \"C_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[2\] 0 " "Pin \"C_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[1\] 0 " "Pin \"C_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_BUS\[0\] 0 " "Pin \"C_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[31\] 0 " "Pin \"DATA_MEM_ADDR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[30\] 0 " "Pin \"DATA_MEM_ADDR\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[29\] 0 " "Pin \"DATA_MEM_ADDR\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[28\] 0 " "Pin \"DATA_MEM_ADDR\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[27\] 0 " "Pin \"DATA_MEM_ADDR\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[26\] 0 " "Pin \"DATA_MEM_ADDR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[25\] 0 " "Pin \"DATA_MEM_ADDR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[24\] 0 " "Pin \"DATA_MEM_ADDR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[23\] 0 " "Pin \"DATA_MEM_ADDR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[22\] 0 " "Pin \"DATA_MEM_ADDR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[21\] 0 " "Pin \"DATA_MEM_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[20\] 0 " "Pin \"DATA_MEM_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[19\] 0 " "Pin \"DATA_MEM_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[18\] 0 " "Pin \"DATA_MEM_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[17\] 0 " "Pin \"DATA_MEM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[16\] 0 " "Pin \"DATA_MEM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[15\] 0 " "Pin \"DATA_MEM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[14\] 0 " "Pin \"DATA_MEM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[13\] 0 " "Pin \"DATA_MEM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[12\] 0 " "Pin \"DATA_MEM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[11\] 0 " "Pin \"DATA_MEM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[10\] 0 " "Pin \"DATA_MEM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[9\] 0 " "Pin \"DATA_MEM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[8\] 0 " "Pin \"DATA_MEM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[7\] 0 " "Pin \"DATA_MEM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[6\] 0 " "Pin \"DATA_MEM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[5\] 0 " "Pin \"DATA_MEM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[4\] 0 " "Pin \"DATA_MEM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[3\] 0 " "Pin \"DATA_MEM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[2\] 0 " "Pin \"DATA_MEM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[1\] 0 " "Pin \"DATA_MEM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_ADDR\[0\] 0 " "Pin \"DATA_MEM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[31\] 0 " "Pin \"DATA_MEM_OUT\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[30\] 0 " "Pin \"DATA_MEM_OUT\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[29\] 0 " "Pin \"DATA_MEM_OUT\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[28\] 0 " "Pin \"DATA_MEM_OUT\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[27\] 0 " "Pin \"DATA_MEM_OUT\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[26\] 0 " "Pin \"DATA_MEM_OUT\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[25\] 0 " "Pin \"DATA_MEM_OUT\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[24\] 0 " "Pin \"DATA_MEM_OUT\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[23\] 0 " "Pin \"DATA_MEM_OUT\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[22\] 0 " "Pin \"DATA_MEM_OUT\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[21\] 0 " "Pin \"DATA_MEM_OUT\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[20\] 0 " "Pin \"DATA_MEM_OUT\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[19\] 0 " "Pin \"DATA_MEM_OUT\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[18\] 0 " "Pin \"DATA_MEM_OUT\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[17\] 0 " "Pin \"DATA_MEM_OUT\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[16\] 0 " "Pin \"DATA_MEM_OUT\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[15\] 0 " "Pin \"DATA_MEM_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[14\] 0 " "Pin \"DATA_MEM_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[13\] 0 " "Pin \"DATA_MEM_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[12\] 0 " "Pin \"DATA_MEM_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[11\] 0 " "Pin \"DATA_MEM_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[10\] 0 " "Pin \"DATA_MEM_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[9\] 0 " "Pin \"DATA_MEM_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[8\] 0 " "Pin \"DATA_MEM_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[7\] 0 " "Pin \"DATA_MEM_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[6\] 0 " "Pin \"DATA_MEM_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[5\] 0 " "Pin \"DATA_MEM_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[4\] 0 " "Pin \"DATA_MEM_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[3\] 0 " "Pin \"DATA_MEM_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[2\] 0 " "Pin \"DATA_MEM_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[1\] 0 " "Pin \"DATA_MEM_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MEM_OUT\[0\] 0 " "Pin \"DATA_MEM_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[7\] 0 " "Pin \"MBR_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[6\] 0 " "Pin \"MBR_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[5\] 0 " "Pin \"MBR_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[4\] 0 " "Pin \"MBR_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[3\] 0 " "Pin \"MBR_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[2\] 0 " "Pin \"MBR_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[1\] 0 " "Pin \"MBR_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MBR_OUT\[0\] 0 " "Pin \"MBR_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[35\] 0 " "Pin \"MIR\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[34\] 0 " "Pin \"MIR\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[33\] 0 " "Pin \"MIR\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[32\] 0 " "Pin \"MIR\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[31\] 0 " "Pin \"MIR\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[30\] 0 " "Pin \"MIR\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[29\] 0 " "Pin \"MIR\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[28\] 0 " "Pin \"MIR\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[27\] 0 " "Pin \"MIR\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[26\] 0 " "Pin \"MIR\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[25\] 0 " "Pin \"MIR\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[24\] 0 " "Pin \"MIR\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[23\] 0 " "Pin \"MIR\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[22\] 0 " "Pin \"MIR\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[21\] 0 " "Pin \"MIR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[20\] 0 " "Pin \"MIR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[19\] 0 " "Pin \"MIR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[18\] 0 " "Pin \"MIR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[17\] 0 " "Pin \"MIR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[16\] 0 " "Pin \"MIR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[15\] 0 " "Pin \"MIR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[14\] 0 " "Pin \"MIR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[13\] 0 " "Pin \"MIR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[12\] 0 " "Pin \"MIR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[11\] 0 " "Pin \"MIR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[10\] 0 " "Pin \"MIR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[9\] 0 " "Pin \"MIR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[8\] 0 " "Pin \"MIR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[7\] 0 " "Pin \"MIR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[6\] 0 " "Pin \"MIR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[5\] 0 " "Pin \"MIR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[4\] 0 " "Pin \"MIR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[3\] 0 " "Pin \"MIR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[2\] 0 " "Pin \"MIR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[1\] 0 " "Pin \"MIR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MIR\[0\] 0 " "Pin \"MIR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[8\] 0 " "Pin \"MPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[7\] 0 " "Pin \"MPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[6\] 0 " "Pin \"MPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[5\] 0 " "Pin \"MPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[4\] 0 " "Pin \"MPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[3\] 0 " "Pin \"MPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[2\] 0 " "Pin \"MPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[1\] 0 " "Pin \"MPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MPC\[0\] 0 " "Pin \"MPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[31\] 0 " "Pin \"PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[30\] 0 " "Pin \"PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[29\] 0 " "Pin \"PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[28\] 0 " "Pin \"PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[27\] 0 " "Pin \"PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[26\] 0 " "Pin \"PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[25\] 0 " "Pin \"PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[24\] 0 " "Pin \"PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[23\] 0 " "Pin \"PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[22\] 0 " "Pin \"PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[21\] 0 " "Pin \"PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[20\] 0 " "Pin \"PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[19\] 0 " "Pin \"PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[18\] 0 " "Pin \"PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[17\] 0 " "Pin \"PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[16\] 0 " "Pin \"PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[15\] 0 " "Pin \"PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[14\] 0 " "Pin \"PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[13\] 0 " "Pin \"PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[12\] 0 " "Pin \"PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[11\] 0 " "Pin \"PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[10\] 0 " "Pin \"PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1734004520109 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1734004520109 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734004520586 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734004520626 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734004521093 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734004521421 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1734004521437 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1734004521500 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/output_files/MIC1.fit.smsg " "Generated suppressed messages file /home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/output_files/MIC1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734004521670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734004521900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 08:55:21 2024 " "Processing ended: Thu Dec 12 08:55:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734004521900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734004521900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734004521900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734004521900 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1734004523514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734004523515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 08:55:23 2024 " "Processing started: Thu Dec 12 08:55:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734004523515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1734004523515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1734004523516 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1734004524706 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1734004524755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734004525041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 08:55:25 2024 " "Processing ended: Thu Dec 12 08:55:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734004525041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734004525041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734004525041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1734004525041 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1734004525136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1734004526360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 08:55:26 2024 " "Processing started: Thu Dec 12 08:55:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734004526361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734004526361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIC1 -c MIC1 " "Command: quartus_sta MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734004526362 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1734004526393 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734004526539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1734004526585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1734004526585 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIC1.sdc " "Synopsys Design Constraints File file not found: 'MIC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1734004526727 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1734004526727 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526732 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526732 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1734004526737 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1734004526745 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1734004526756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -33.706 " "Worst-case setup slack is -33.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.706     -5948.407 CLOCK  " "  -33.706     -5948.407 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734004526757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.906 " "Worst-case hold slack is -2.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.906       -35.441 CLOCK  " "   -2.906       -35.441 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734004526759 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734004526760 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734004526761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.277 " "Worst-case minimum pulse width slack is -2.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277      -636.313 CLOCK  " "   -2.277      -636.313 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734004526762 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1734004526859 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1734004526860 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1734004526893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.940 " "Worst-case setup slack is -9.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.940     -1758.757 CLOCK  " "   -9.940     -1758.757 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734004526895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.121 " "Worst-case hold slack is -1.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.121       -13.301 CLOCK  " "   -1.121       -13.301 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734004526899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734004526901 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734004526903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -420.836 CLOCK  " "   -1.423      -420.836 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734004526905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734004526905 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1734004527011 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1734004527061 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1734004527068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734004527131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 08:55:27 2024 " "Processing ended: Thu Dec 12 08:55:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734004527131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734004527131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734004527131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734004527131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734004529079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734004529080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 08:55:28 2024 " "Processing started: Thu Dec 12 08:55:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734004529080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734004529080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734004529081 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MIC1.vo\", \"MIC1_fast.vo MIC1_v.sdo MIC1_v_fast.sdo /home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/C:/Users/Bruno/Documents/MIC-1/MIC-1/simulation/qsim// simulation " "Generated files \"MIC1.vo\", \"MIC1_fast.vo\", \"MIC1_v.sdo\" and \"MIC1_v_fast.sdo\" in directory \"/home/alvarengazv/Documents/GitRepos/mic-test/MIC-1/C:/Users/Bruno/Documents/MIC-1/MIC-1/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1734004529648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "798 " "Peak virtual memory: 798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734004529698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 08:55:29 2024 " "Processing ended: Thu Dec 12 08:55:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734004529698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734004529698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734004529698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734004529698 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 221 s " "Quartus II Full Compilation was successful. 0 errors, 221 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734004529823 ""}
