 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 50
        -capacitance
Design : fetch
Version: T-2022.03-SP3
Date   : Tue Jun  6 21:41:04 2023
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[4] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U185/ZN (INV_X1)                                   0.37       1.70 r
  n190 (net)                    14        29.73      0.00       1.70 r
  U278/ZN (AOI21_X1)                                 0.12       1.82 f
  n106 (net)                     2         3.60      0.00       1.82 f
  U285/ZN (OAI221_X1)                                0.22       2.04 r
  n5 (net)                       1         1.42      0.00       2.04 r
  pc_reg[4]/D (DFF_X1)                               0.01       2.05 r
  data arrival time                                             2.05

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[4]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -2.05
  ---------------------------------------------------------------------
  slack (MET)                                                   7.80


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[3] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U185/ZN (INV_X1)                                   0.37       1.70 r
  n190 (net)                    14        29.73      0.00       1.70 r
  U278/ZN (AOI21_X1)                                 0.12       1.82 f
  n106 (net)                     2         3.60      0.00       1.82 f
  U281/ZN (OAI21_X1)                                 0.13       1.95 r
  n4 (net)                       1         1.42      0.00       1.95 r
  pc_reg[3]/D (DFF_X1)                               0.01       1.96 r
  data arrival time                                             1.96

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[3]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.96
  ---------------------------------------------------------------------
  slack (MET)                                                   7.91


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U185/ZN (INV_X1)                                   0.37       1.70 r
  n190 (net)                    14        29.73      0.00       1.70 r
  U276/ZN (AOI22_X1)                                 0.11       1.81 f
  n100 (net)                     1         1.76      0.00       1.81 f
  U277/ZN (OAI21_X1)                                 0.13       1.94 r
  n3 (net)                       1         1.42      0.00       1.94 r
  pc_reg[2]/D (DFF_X1)                               0.01       1.95 r
  data arrival time                                             1.95

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[2]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.95
  ---------------------------------------------------------------------
  slack (MET)                                                   7.91


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[11] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U185/ZN (INV_X1)                                   0.37       1.70 r
  n190 (net)                    14        29.73      0.00       1.70 r
  U314/ZN (AOI21_X1)                                 0.10       1.80 f
  n132 (net)                     1         1.73      0.00       1.80 f
  U317/ZN (OAI21_X1)                                 0.14       1.94 r
  n12 (net)                      1         1.42      0.00       1.94 r
  pc_reg[11]/D (DFF_X1)                              0.01       1.95 r
  data arrival time                                             1.95

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[11]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.95
  ---------------------------------------------------------------------
  slack (MET)                                                   7.92


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[7] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U185/ZN (INV_X1)                                   0.37       1.70 r
  n190 (net)                    14        29.73      0.00       1.70 r
  U296/ZN (AOI21_X1)                                 0.10       1.80 f
  n118 (net)                     1         1.73      0.00       1.80 f
  U299/ZN (OAI21_X1)                                 0.14       1.94 r
  n8 (net)                       1         1.42      0.00       1.94 r
  pc_reg[7]/D (DFF_X1)                               0.01       1.95 r
  data arrival time                                             1.95

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[7]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.95
  ---------------------------------------------------------------------
  slack (MET)                                                   7.92


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[28] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U185/ZN (INV_X1)                                   0.37       1.70 r
  n190 (net)                    14        29.73      0.00       1.70 r
  U390/ZN (AOI221_X1)                                0.11       1.81 f
  n193 (net)                     1         1.73      0.00       1.81 f
  U393/ZN (OAI21_X1)                                 0.14       1.94 r
  n29 (net)                      1         1.42      0.00       1.94 r
  pc_reg[28]/D (DFF_X1)                              0.01       1.95 r
  data arrival time                                             1.95

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[28]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.95
  ---------------------------------------------------------------------
  slack (MET)                                                   7.92


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[24] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U185/ZN (INV_X1)                                   0.37       1.70 r
  n190 (net)                    14        29.73      0.00       1.70 r
  U372/ZN (AOI221_X1)                                0.11       1.81 f
  n177 (net)                     1         1.73      0.00       1.81 f
  U375/ZN (OAI21_X1)                                 0.13       1.93 r
  n25 (net)                      1         1.42      0.00       1.93 r
  pc_reg[24]/D (DFF_X1)                              0.01       1.94 r
  data arrival time                                             1.94

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[24]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.94
  ---------------------------------------------------------------------
  slack (MET)                                                   7.93


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[20] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U185/ZN (INV_X1)                                   0.37       1.70 r
  n190 (net)                    14        29.73      0.00       1.70 r
  U354/ZN (AOI221_X1)                                0.11       1.81 f
  n163 (net)                     1         1.73      0.00       1.81 f
  U357/ZN (OAI21_X1)                                 0.13       1.93 r
  n21 (net)                      1         1.42      0.00       1.93 r
  pc_reg[20]/D (DFF_X1)                              0.01       1.94 r
  data arrival time                                             1.94

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[20]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.94
  ---------------------------------------------------------------------
  slack (MET)                                                   7.93


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[16] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U185/ZN (INV_X1)                                   0.37       1.70 r
  n190 (net)                    14        29.73      0.00       1.70 r
  U336/ZN (AOI221_X1)                                0.11       1.81 f
  n149 (net)                     1         1.73      0.00       1.81 f
  U339/ZN (OAI21_X1)                                 0.13       1.93 r
  n17 (net)                      1         1.42      0.00       1.93 r
  pc_reg[16]/D (DFF_X1)                              0.01       1.94 r
  data arrival time                                             1.94

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[16]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.94
  ---------------------------------------------------------------------
  slack (MET)                                                   7.93


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[12] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U185/ZN (INV_X1)                                   0.37       1.70 r
  n190 (net)                    14        29.73      0.00       1.70 r
  U318/ZN (AOI221_X1)                                0.11       1.81 f
  n135 (net)                     1         1.73      0.00       1.81 f
  U321/ZN (OAI21_X1)                                 0.13       1.93 r
  n13 (net)                      1         1.42      0.00       1.93 r
  pc_reg[12]/D (DFF_X1)                              0.01       1.94 r
  data arrival time                                             1.94

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[12]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.94
  ---------------------------------------------------------------------
  slack (MET)                                                   7.93


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[8] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U185/ZN (INV_X1)                                   0.37       1.70 r
  n190 (net)                    14        29.73      0.00       1.70 r
  U300/ZN (AOI221_X1)                                0.11       1.81 f
  n121 (net)                     1         1.73      0.00       1.81 f
  U303/ZN (OAI21_X1)                                 0.13       1.93 r
  n9 (net)                       1         1.42      0.00       1.93 r
  pc_reg[8]/D (DFF_X1)                               0.01       1.94 r
  data arrival time                                             1.94

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[8]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.94
  ---------------------------------------------------------------------
  slack (MET)                                                   7.93


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[27] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U185/ZN (INV_X1)                                   0.37       1.70 r
  n190 (net)                    14        29.73      0.00       1.70 r
  U386/ZN (AOI21_X1)                                 0.10       1.80 f
  n189 (net)                     1         1.73      0.00       1.80 f
  U389/ZN (OAI21_X1)                                 0.13       1.93 r
  n28 (net)                      1         1.42      0.00       1.93 r
  pc_reg[27]/D (DFF_X1)                              0.01       1.94 r
  data arrival time                                             1.94

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[27]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.94
  ---------------------------------------------------------------------
  slack (MET)                                                   7.93


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[23] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U185/ZN (INV_X1)                                   0.37       1.70 r
  n190 (net)                    14        29.73      0.00       1.70 r
  U368/ZN (AOI21_X1)                                 0.10       1.80 f
  n174 (net)                     1         1.73      0.00       1.80 f
  U371/ZN (OAI21_X1)                                 0.13       1.93 r
  n24 (net)                      1         1.42      0.00       1.93 r
  pc_reg[23]/D (DFF_X1)                              0.01       1.94 r
  data arrival time                                             1.94

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[23]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.94
  ---------------------------------------------------------------------
  slack (MET)                                                   7.93


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[19] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U185/ZN (INV_X1)                                   0.37       1.70 r
  n190 (net)                    14        29.73      0.00       1.70 r
  U350/ZN (AOI21_X1)                                 0.10       1.80 f
  n160 (net)                     1         1.73      0.00       1.80 f
  U353/ZN (OAI21_X1)                                 0.13       1.93 r
  n20 (net)                      1         1.42      0.00       1.93 r
  pc_reg[19]/D (DFF_X1)                              0.01       1.94 r
  data arrival time                                             1.94

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[19]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.94
  ---------------------------------------------------------------------
  slack (MET)                                                   7.93


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[15] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U185/ZN (INV_X1)                                   0.37       1.70 r
  n190 (net)                    14        29.73      0.00       1.70 r
  U332/ZN (AOI21_X1)                                 0.10       1.80 f
  n146 (net)                     1         1.73      0.00       1.80 f
  U335/ZN (OAI21_X1)                                 0.13       1.93 r
  n16 (net)                      1         1.42      0.00       1.93 r
  pc_reg[15]/D (DFF_X1)                              0.01       1.94 r
  data arrival time                                             1.94

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[15]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.94
  ---------------------------------------------------------------------
  slack (MET)                                                   7.93


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[31] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U396/ZN (OAI21_X1)                                 0.18       1.50 r
  n198 (net)                     2         3.90      0.00       1.50 r
  U399/ZN (AOI21_X1)                                 0.08       1.59 f
  n203 (net)                     2         3.56      0.00       1.59 f
  U404/ZN (OAI21_X1)                                 0.11       1.70 r
  n205 (net)                     1         1.89      0.00       1.70 r
  U405/ZN (AOI22_X1)                                 0.09       1.79 f
  n207 (net)                     1         1.76      0.00       1.79 f
  U406/ZN (OAI21_X1)                                 0.11       1.90 r
  n32 (net)                      1         1.42      0.00       1.90 r
  pc_reg[31]/D (DFF_X1)                              0.01       1.91 r
  data arrival time                                             1.91

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[31]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.91
  ---------------------------------------------------------------------
  slack (MET)                                                   7.96


  Startpoint: stall_i (input port clocked by clk_i)
  Endpoint: pc_reg[26] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  stall_i (in)                                       0.05       0.15 f
  stall_i (net)                  3         5.40      0.00       0.15 f
  U220/ZN (NOR3_X1)                                  0.59       0.74 r
  n111 (net)                     7        14.24      0.00       0.74 r
  U221/Z (CLKBUF_X2)                                 0.48       1.22 r
  n199 (net)                    29        67.05      0.00       1.22 r
  U184/ZN (INV_X1)                                   0.23       1.46 f
  n186 (net)                    13        24.52      0.00       1.46 f
  U382/ZN (OAI221_X1)                                0.23       1.69 r
  n182 (net)                     1         1.94      0.00       1.69 r
  U383/ZN (AOI22_X1)                                 0.08       1.77 f
  n183 (net)                     1         1.76      0.00       1.77 f
  U384/ZN (OAI21_X1)                                 0.13       1.90 r
  n27 (net)                      1         1.42      0.00       1.90 r
  pc_reg[26]/D (DFF_X1)                              0.01       1.91 r
  data arrival time                                             1.91

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[26]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.91
  ---------------------------------------------------------------------
  slack (MET)                                                   7.96


  Startpoint: stall_i (input port clocked by clk_i)
  Endpoint: pc_reg[22] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  stall_i (in)                                       0.05       0.15 f
  stall_i (net)                  3         5.40      0.00       0.15 f
  U220/ZN (NOR3_X1)                                  0.59       0.74 r
  n111 (net)                     7        14.24      0.00       0.74 r
  U221/Z (CLKBUF_X2)                                 0.48       1.22 r
  n199 (net)                    29        67.05      0.00       1.22 r
  U184/ZN (INV_X1)                                   0.23       1.46 f
  n186 (net)                    13        24.52      0.00       1.46 f
  U364/ZN (OAI221_X1)                                0.23       1.69 r
  n168 (net)                     1         1.94      0.00       1.69 r
  U365/ZN (AOI22_X1)                                 0.08       1.77 f
  n169 (net)                     1         1.76      0.00       1.77 f
  U366/ZN (OAI21_X1)                                 0.13       1.90 r
  n23 (net)                      1         1.42      0.00       1.90 r
  pc_reg[22]/D (DFF_X1)                              0.01       1.91 r
  data arrival time                                             1.91

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[22]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.91
  ---------------------------------------------------------------------
  slack (MET)                                                   7.96


  Startpoint: stall_i (input port clocked by clk_i)
  Endpoint: pc_reg[14] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  stall_i (in)                                       0.05       0.15 f
  stall_i (net)                  3         5.40      0.00       0.15 f
  U220/ZN (NOR3_X1)                                  0.59       0.74 r
  n111 (net)                     7        14.24      0.00       0.74 r
  U221/Z (CLKBUF_X2)                                 0.48       1.22 r
  n199 (net)                    29        67.05      0.00       1.22 r
  U184/ZN (INV_X1)                                   0.23       1.46 f
  n186 (net)                    13        24.52      0.00       1.46 f
  U328/ZN (OAI221_X1)                                0.23       1.69 r
  n140 (net)                     1         1.94      0.00       1.69 r
  U329/ZN (AOI22_X1)                                 0.08       1.77 f
  n141 (net)                     1         1.76      0.00       1.77 f
  U330/ZN (OAI21_X1)                                 0.13       1.90 r
  n15 (net)                      1         1.42      0.00       1.90 r
  pc_reg[14]/D (DFF_X1)                              0.01       1.91 r
  data arrival time                                             1.91

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[14]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.91
  ---------------------------------------------------------------------
  slack (MET)                                                   7.96


  Startpoint: stall_i (input port clocked by clk_i)
  Endpoint: pc_reg[18] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  stall_i (in)                                       0.05       0.15 f
  stall_i (net)                  3         5.40      0.00       0.15 f
  U220/ZN (NOR3_X1)                                  0.59       0.74 r
  n111 (net)                     7        14.24      0.00       0.74 r
  U221/Z (CLKBUF_X2)                                 0.48       1.22 r
  n199 (net)                    29        67.05      0.00       1.22 r
  U184/ZN (INV_X1)                                   0.23       1.46 f
  n186 (net)                    13        24.52      0.00       1.46 f
  U346/ZN (OAI221_X1)                                0.23       1.69 r
  n154 (net)                     1         1.94      0.00       1.69 r
  U347/ZN (AOI22_X1)                                 0.08       1.77 f
  n155 (net)                     1         1.76      0.00       1.77 f
  U348/ZN (OAI21_X1)                                 0.13       1.90 r
  n19 (net)                      1         1.42      0.00       1.90 r
  pc_reg[18]/D (DFF_X1)                              0.01       1.91 r
  data arrival time                                             1.91

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[18]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.91
  ---------------------------------------------------------------------
  slack (MET)                                                   7.96


  Startpoint: stall_i (input port clocked by clk_i)
  Endpoint: pc_reg[10] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  stall_i (in)                                       0.05       0.15 f
  stall_i (net)                  3         5.40      0.00       0.15 f
  U220/ZN (NOR3_X1)                                  0.59       0.74 r
  n111 (net)                     7        14.24      0.00       0.74 r
  U221/Z (CLKBUF_X2)                                 0.48       1.22 r
  n199 (net)                    29        67.05      0.00       1.22 r
  U184/ZN (INV_X1)                                   0.23       1.46 f
  n186 (net)                    13        24.52      0.00       1.46 f
  U310/ZN (OAI221_X1)                                0.23       1.69 r
  n126 (net)                     1         1.94      0.00       1.69 r
  U311/ZN (AOI22_X1)                                 0.08       1.77 f
  n127 (net)                     1         1.76      0.00       1.77 f
  U312/ZN (OAI21_X1)                                 0.13       1.90 r
  n11 (net)                      1         1.42      0.00       1.90 r
  pc_reg[10]/D (DFF_X1)                              0.01       1.91 r
  data arrival time                                             1.91

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[10]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.91
  ---------------------------------------------------------------------
  slack (MET)                                                   7.96


  Startpoint: stall_i (input port clocked by clk_i)
  Endpoint: pc_reg[1] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  stall_i (in)                                       0.05       0.15 f
  stall_i (net)                  3         5.40      0.00       0.15 f
  U220/ZN (NOR3_X1)                                  0.59       0.74 r
  n111 (net)                     7        14.24      0.00       0.74 r
  U221/Z (CLKBUF_X2)                                 0.48       1.22 r
  n199 (net)                    29        67.05      0.00       1.22 r
  U184/ZN (INV_X1)                                   0.23       1.46 f
  n186 (net)                    13        24.52      0.00       1.46 f
  U223/ZN (NAND2_X1)                                 0.13       1.59 r
  n86 (net)                      2         3.86      0.00       1.59 r
  U225/ZN (AOI22_X1)                                 0.08       1.67 f
  n87 (net)                      1         1.79      0.00       1.67 f
  U189/ZN (INV_X1)                                   0.09       1.76 r
  n2 (net)                       1         1.42      0.00       1.76 r
  pc_reg[1]/D (DFF_X1)                               0.01       1.77 r
  data arrival time                                             1.77

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[1]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -1.77
  ---------------------------------------------------------------------
  slack (MET)                                                   8.11


  Startpoint: stall_i (input port clocked by clk_i)
  Endpoint: pc_reg[0] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  stall_i (in)                                       0.05       0.15 f
  stall_i (net)                  3         5.40      0.00       0.15 f
  U220/ZN (NOR3_X1)                                  0.59       0.74 r
  n111 (net)                     7        14.24      0.00       0.74 r
  U221/Z (CLKBUF_X2)                                 0.48       1.22 r
  n199 (net)                    29        67.05      0.00       1.22 r
  U184/ZN (INV_X1)                                   0.23       1.46 f
  n186 (net)                    13        24.52      0.00       1.46 f
  U223/ZN (NAND2_X1)                                 0.13       1.59 r
  n86 (net)                      2         3.86      0.00       1.59 r
  U224/ZN (AOI22_X1)                                 0.08       1.67 f
  n84 (net)                      1         1.79      0.00       1.67 f
  U188/ZN (INV_X1)                                   0.09       1.76 r
  n1 (net)                       1         1.42      0.00       1.76 r
  pc_reg[0]/D (DFF_X1)                               0.01       1.77 r
  data arrival time                                             1.77

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[0]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -1.77
  ---------------------------------------------------------------------
  slack (MET)                                                   8.11


  Startpoint: pc_sel_i (input port clocked by clk_i)
  Endpoint: pc_reg[9] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  pc_sel_i (in)                                      0.03       0.13 r
  pc_sel_i (net)                 2         4.02      0.00       0.13 r
  U218/ZN (INV_X1)                                   0.04       0.17 f
  n83 (net)                      1         1.79      0.00       0.17 f
  U219/ZN (NOR3_X1)                                  0.57       0.74 r
  n85 (net)                      7        13.51      0.00       0.74 r
  U183/Z (CLKBUF_X1)                                 0.71       1.45 r
  n206 (net)                    26        59.41      0.00       1.45 r
  U307/ZN (AOI22_X1)                                 0.16       1.62 f
  n124 (net)                     1         1.76      0.00       1.62 f
  U308/ZN (OAI21_X1)                                 0.13       1.74 r
  n10 (net)                      1         1.42      0.00       1.74 r
  pc_reg[9]/D (DFF_X1)                               0.01       1.75 r
  data arrival time                                             1.75

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[9]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.75
  ---------------------------------------------------------------------
  slack (MET)                                                   8.12


  Startpoint: pc_sel_i (input port clocked by clk_i)
  Endpoint: pc_reg[5] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  pc_sel_i (in)                                      0.03       0.13 r
  pc_sel_i (net)                 2         4.02      0.00       0.13 r
  U218/ZN (INV_X1)                                   0.04       0.17 f
  n83 (net)                      1         1.79      0.00       0.17 f
  U219/ZN (NOR3_X1)                                  0.57       0.74 r
  n85 (net)                      7        13.51      0.00       0.74 r
  U183/Z (CLKBUF_X1)                                 0.71       1.45 r
  n206 (net)                    26        59.41      0.00       1.45 r
  U289/ZN (AOI22_X1)                                 0.16       1.62 f
  n109 (net)                     1         1.76      0.00       1.62 f
  U290/ZN (OAI21_X1)                                 0.13       1.74 r
  n6 (net)                       1         1.42      0.00       1.74 r
  pc_reg[5]/D (DFF_X1)                               0.01       1.75 r
  data arrival time                                             1.75

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[5]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.75
  ---------------------------------------------------------------------
  slack (MET)                                                   8.12


  Startpoint: pc_sel_i (input port clocked by clk_i)
  Endpoint: pc_reg[6] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  pc_sel_i (in)                                      0.03       0.13 r
  pc_sel_i (net)                 2         4.02      0.00       0.13 r
  U218/ZN (INV_X1)                                   0.04       0.17 f
  n83 (net)                      1         1.79      0.00       0.17 f
  U219/ZN (NOR3_X1)                                  0.57       0.74 r
  n85 (net)                      7        13.51      0.00       0.74 r
  U183/Z (CLKBUF_X1)                                 0.71       1.45 r
  n206 (net)                    26        59.41      0.00       1.45 r
  U293/ZN (AOI22_X1)                                 0.16       1.62 f
  n113 (net)                     1         1.76      0.00       1.62 f
  U294/ZN (OAI21_X1)                                 0.13       1.74 r
  n7 (net)                       1         1.42      0.00       1.74 r
  pc_reg[6]/D (DFF_X1)                               0.01       1.75 r
  data arrival time                                             1.75

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[6]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.75
  ---------------------------------------------------------------------
  slack (MET)                                                   8.12


  Startpoint: pc_sel_i (input port clocked by clk_i)
  Endpoint: pc_reg[29] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  pc_sel_i (in)                                      0.03       0.13 r
  pc_sel_i (net)                 2         4.02      0.00       0.13 r
  U218/ZN (INV_X1)                                   0.04       0.17 f
  n83 (net)                      1         1.79      0.00       0.17 f
  U219/ZN (NOR3_X1)                                  0.57       0.74 r
  n85 (net)                      7        13.51      0.00       0.74 r
  U183/Z (CLKBUF_X1)                                 0.71       1.45 r
  n206 (net)                    26        59.41      0.00       1.45 r
  U397/ZN (AOI22_X1)                                 0.16       1.62 f
  n197 (net)                     1         1.76      0.00       1.62 f
  U398/ZN (OAI21_X1)                                 0.13       1.74 r
  n30 (net)                      1         1.42      0.00       1.74 r
  pc_reg[29]/D (DFF_X1)                              0.01       1.75 r
  data arrival time                                             1.75

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[29]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.75
  ---------------------------------------------------------------------
  slack (MET)                                                   8.12


  Startpoint: pc_sel_i (input port clocked by clk_i)
  Endpoint: pc_reg[25] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  pc_sel_i (in)                                      0.03       0.13 r
  pc_sel_i (net)                 2         4.02      0.00       0.13 r
  U218/ZN (INV_X1)                                   0.04       0.17 f
  n83 (net)                      1         1.79      0.00       0.17 f
  U219/ZN (NOR3_X1)                                  0.57       0.74 r
  n85 (net)                      7        13.51      0.00       0.74 r
  U183/Z (CLKBUF_X1)                                 0.71       1.45 r
  n206 (net)                    26        59.41      0.00       1.45 r
  U379/ZN (AOI22_X1)                                 0.16       1.62 f
  n180 (net)                     1         1.76      0.00       1.62 f
  U380/ZN (OAI21_X1)                                 0.13       1.74 r
  n26 (net)                      1         1.42      0.00       1.74 r
  pc_reg[25]/D (DFF_X1)                              0.01       1.75 r
  data arrival time                                             1.75

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[25]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.75
  ---------------------------------------------------------------------
  slack (MET)                                                   8.12


  Startpoint: pc_sel_i (input port clocked by clk_i)
  Endpoint: pc_reg[17] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  pc_sel_i (in)                                      0.03       0.13 r
  pc_sel_i (net)                 2         4.02      0.00       0.13 r
  U218/ZN (INV_X1)                                   0.04       0.17 f
  n83 (net)                      1         1.79      0.00       0.17 f
  U219/ZN (NOR3_X1)                                  0.57       0.74 r
  n85 (net)                      7        13.51      0.00       0.74 r
  U183/Z (CLKBUF_X1)                                 0.71       1.45 r
  n206 (net)                    26        59.41      0.00       1.45 r
  U343/ZN (AOI22_X1)                                 0.16       1.62 f
  n152 (net)                     1         1.76      0.00       1.62 f
  U344/ZN (OAI21_X1)                                 0.13       1.74 r
  n18 (net)                      1         1.42      0.00       1.74 r
  pc_reg[17]/D (DFF_X1)                              0.01       1.75 r
  data arrival time                                             1.75

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[17]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.75
  ---------------------------------------------------------------------
  slack (MET)                                                   8.12


  Startpoint: pc_sel_i (input port clocked by clk_i)
  Endpoint: pc_reg[13] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  pc_sel_i (in)                                      0.03       0.13 r
  pc_sel_i (net)                 2         4.02      0.00       0.13 r
  U218/ZN (INV_X1)                                   0.04       0.17 f
  n83 (net)                      1         1.79      0.00       0.17 f
  U219/ZN (NOR3_X1)                                  0.57       0.74 r
  n85 (net)                      7        13.51      0.00       0.74 r
  U183/Z (CLKBUF_X1)                                 0.71       1.45 r
  n206 (net)                    26        59.41      0.00       1.45 r
  U325/ZN (AOI22_X1)                                 0.16       1.62 f
  n138 (net)                     1         1.76      0.00       1.62 f
  U326/ZN (OAI21_X1)                                 0.13       1.74 r
  n14 (net)                      1         1.42      0.00       1.74 r
  pc_reg[13]/D (DFF_X1)                              0.01       1.75 r
  data arrival time                                             1.75

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[13]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.75
  ---------------------------------------------------------------------
  slack (MET)                                                   8.12


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[30] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U396/ZN (OAI21_X1)                                 0.18       1.50 r
  n198 (net)                     2         3.90      0.00       1.50 r
  U399/ZN (AOI21_X1)                                 0.08       1.59 f
  n203 (net)                     2         3.56      0.00       1.59 f
  U402/ZN (OAI21_X1)                                 0.13       1.72 r
  n31 (net)                      1         1.42      0.00       1.72 r
  pc_reg[30]/D (DFF_X1)                              0.01       1.73 r
  data arrival time                                             1.73

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[30]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.73
  ---------------------------------------------------------------------
  slack (MET)                                                   8.14


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_reg[21] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U222/ZN (NAND2_X1)                                 0.30       1.33 f
  n195 (net)                    15        30.21      0.00       1.33 f
  U360/ZN (OAI21_X1)                                 0.16       1.48 r
  n165 (net)                     1         1.94      0.00       1.48 r
  U361/ZN (AOI22_X1)                                 0.07       1.56 f
  n166 (net)                     1         1.76      0.00       1.56 f
  U362/ZN (OAI21_X1)                                 0.13       1.68 r
  n22 (net)                      1         1.42      0.00       1.68 r
  pc_reg[21]/D (DFF_X1)                              0.01       1.69 r
  data arrival time                                             1.69

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[21]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.69
  ---------------------------------------------------------------------
  slack (MET)                                                   8.18


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: inst_o_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U248/ZN (AND2_X1)                                  0.18       1.20 r
  N69 (net)                      1         1.42      0.00       1.20 r
  inst_o_reg[31]/D (DFF_X1)                          0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  inst_o_reg[31]/CK (DFF_X1)                         0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: inst_o_reg[30]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U247/ZN (AND2_X1)                                  0.18       1.20 r
  N68 (net)                      1         1.42      0.00       1.20 r
  inst_o_reg[30]/D (DFF_X1)                          0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  inst_o_reg[30]/CK (DFF_X1)                         0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: inst_o_reg[29]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U246/ZN (AND2_X1)                                  0.18       1.20 r
  N67 (net)                      1         1.42      0.00       1.20 r
  inst_o_reg[29]/D (DFF_X1)                          0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  inst_o_reg[29]/CK (DFF_X1)                         0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: inst_o_reg[28]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U245/ZN (AND2_X1)                                  0.18       1.20 r
  N66 (net)                      1         1.42      0.00       1.20 r
  inst_o_reg[28]/D (DFF_X1)                          0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  inst_o_reg[28]/CK (DFF_X1)                         0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: inst_o_reg[27]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U244/ZN (AND2_X1)                                  0.18       1.20 r
  N65 (net)                      1         1.42      0.00       1.20 r
  inst_o_reg[27]/D (DFF_X1)                          0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  inst_o_reg[27]/CK (DFF_X1)                         0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: inst_o_reg[26]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U243/ZN (AND2_X1)                                  0.18       1.20 r
  N64 (net)                      1         1.42      0.00       1.20 r
  inst_o_reg[26]/D (DFF_X1)                          0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  inst_o_reg[26]/CK (DFF_X1)                         0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: inst_o_reg[25]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U242/ZN (AND2_X1)                                  0.18       1.20 r
  N63 (net)                      1         1.42      0.00       1.20 r
  inst_o_reg[25]/D (DFF_X1)                          0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  inst_o_reg[25]/CK (DFF_X1)                         0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: inst_o_reg[24]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U241/ZN (AND2_X1)                                  0.18       1.20 r
  N62 (net)                      1         1.42      0.00       1.20 r
  inst_o_reg[24]/D (DFF_X1)                          0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  inst_o_reg[24]/CK (DFF_X1)                         0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: inst_o_reg[23]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U240/ZN (AND2_X1)                                  0.18       1.20 r
  N61 (net)                      1         1.42      0.00       1.20 r
  inst_o_reg[23]/D (DFF_X1)                          0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  inst_o_reg[23]/CK (DFF_X1)                         0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: inst_o_reg[22]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U239/ZN (AND2_X1)                                  0.18       1.20 r
  N60 (net)                      1         1.42      0.00       1.20 r
  inst_o_reg[22]/D (DFF_X1)                          0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  inst_o_reg[22]/CK (DFF_X1)                         0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: inst_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U238/ZN (AND2_X1)                                  0.18       1.20 r
  N39 (net)                      1         1.42      0.00       1.20 r
  inst_o_reg[1]/D (DFF_X1)                           0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  inst_o_reg[1]/CK (DFF_X1)                          0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U250/ZN (AND2_X1)                                  0.18       1.20 r
  N7 (net)                       1         1.42      0.00       1.20 r
  pc_o_reg[1]/D (DFF_X1)                             0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[1]/CK (DFF_X1)                            0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U249/ZN (AND2_X1)                                  0.18       1.20 r
  N6 (net)                       1         1.42      0.00       1.20 r
  pc_o_reg[0]/D (DFF_X1)                             0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[0]/CK (DFF_X1)                            0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U274/ZN (AND2_X1)                                  0.18       1.20 r
  N37 (net)                      1         1.42      0.00       1.20 r
  pc_o_reg[31]/D (DFF_X1)                            0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[31]/CK (DFF_X1)                           0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[26]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U269/ZN (AND2_X1)                                  0.18       1.20 r
  N32 (net)                      1         1.42      0.00       1.20 r
  pc_o_reg[26]/D (DFF_X1)                            0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[26]/CK (DFF_X1)                           0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  U254/ZN (AND2_X1)                                  0.18       1.20 r
  N12 (net)                      1         1.42      0.00       1.20 r
  pc_o_reg[6]/D (DFF_X1)                             0.01       1.21 r
  data arrival time                                             1.21

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[6]/CK (DFF_X1)                            0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -1.21
  ---------------------------------------------------------------------
  slack (MET)                                                   8.68


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: inst_valid_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  reset_i (in)                                       0.00       0.10 f
  reset_i (net)                 21         0.00      0.00       0.10 f
  U187/ZN (INV_X1)                                   0.46       0.56 r
  n99 (net)                     32        52.85      0.00       0.56 r
  U190/Z (CLKBUF_X1)                                 0.46       1.02 r
  n226 (net)                    18        28.62      0.00       1.02 r
  inst_valid_reg[0]/D (DFF_X1)                       0.02       1.05 r
  data arrival time                                             1.05

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  inst_valid_reg[0]/CK (DFF_X1)                      0.00       9.95 r
  library setup time                                -0.13       9.82
  data required time                                            9.82
  ---------------------------------------------------------------------
  data required time                                            9.82
  data arrival time                                            -1.05
  ---------------------------------------------------------------------
  slack (MET)                                                   8.78


  Startpoint: imem_inst_i[16]
              (input port clocked by clk_i)
  Endpoint: inst_valid_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 f
  imem_inst_i[16] (in)                               0.03       0.13 f
  imem_inst_i[16] (net)          2         3.01      0.00       0.13 f
  U233/ZN (NOR4_X1)                                  0.34       0.47 r
  n93 (net)                      1         1.92      0.00       0.47 r
  U235/ZN (NAND4_X1)                                 0.14       0.61 f
  n96 (net)                      1         1.80      0.00       0.61 f
  U236/ZN (OAI21_X1)                                 0.15       0.76 r
  n98 (net)                      1         1.90      0.00       0.76 r
  U237/ZN (NOR2_X1)                                  0.05       0.81 f
  N70 (net)                      1         1.34      0.00       0.81 f
  inst_valid_o_reg/D (DFF_X1)                        0.01       0.82 f
  data arrival time                                             0.82

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  inst_valid_o_reg/CK (DFF_X1)                       0.00       9.95 r
  library setup time                                -0.13       9.82
  data required time                                            9.82
  ---------------------------------------------------------------------
  data required time                                            9.82
  data arrival time                                            -0.82
  ---------------------------------------------------------------------
  slack (MET)                                                   9.00


  Startpoint: pc_reg[9] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[7]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[9]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[9]/Q (DFF_X1)                               0.61       0.61 r
  imem_addr_o[7] (net)           7        36.93      0.00       0.61 r
  imem_addr_o[7] (out)                               0.24       0.85 r
  data arrival time                                             0.85

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.85
  ---------------------------------------------------------------------
  slack (MET)                                                   9.00


  Startpoint: pc_reg[5] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[3]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[5]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[5]/Q (DFF_X1)                               0.61       0.61 r
  imem_addr_o[3] (net)           7        36.93      0.00       0.61 r
  imem_addr_o[3] (out)                               0.24       0.85 r
  data arrival time                                             0.85

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.85
  ---------------------------------------------------------------------
  slack (MET)                                                   9.00


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[0]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  imem_addr_o[0] (out)                               0.21       0.79 r
  data arrival time                                             0.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.79
  ---------------------------------------------------------------------
  slack (MET)                                                   9.06


  Startpoint: pc_reg[6] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[4]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[6]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[6]/Q (DFF_X1)                               0.57       0.57 r
  imem_addr_o[4] (net)           5        32.61      0.00       0.57 r
  imem_addr_o[4] (out)                               0.21       0.79 r
  data arrival time                                             0.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.79
  ---------------------------------------------------------------------
  slack (MET)                                                   9.06


  Startpoint: pc_reg[3] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[1]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[3]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[3]/Q (DFF_X1)                               0.54       0.54 r
  imem_addr_o[1] (net)           3        29.00      0.00       0.54 r
  imem_addr_o[1] (out)                               0.19       0.73 r
  data arrival time                                             0.73

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.73
  ---------------------------------------------------------------------
  slack (MET)                                                   9.12


  Startpoint: pc_reg[4] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[2]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[4]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[4]/Q (DFF_X1)                               0.53       0.53 r
  imem_addr_o[2] (net)           2        27.07      0.00       0.53 r
  imem_addr_o[2] (out)                               0.18       0.70 r
  data arrival time                                             0.70

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.70
  ---------------------------------------------------------------------
  slack (MET)                                                   9.15


  Startpoint: pc_reg[8] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[6]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[8]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[8]/Q (DFF_X1)                               0.53       0.53 r
  imem_addr_o[6] (net)           2        27.04      0.00       0.53 r
  imem_addr_o[6] (out)                               0.18       0.70 r
  data arrival time                                             0.70

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.70
  ---------------------------------------------------------------------
  slack (MET)                                                   9.15


  Startpoint: pc_o_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[8] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[8]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[8]/Q (DFF_X1)                             0.51       0.51 r
  pc_o[8] (net)                  1        25.00      0.00       0.51 r
  pc_o[8] (out)                                      0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_o_reg[7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[7] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[7]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[7]/Q (DFF_X1)                             0.51       0.51 r
  pc_o[7] (net)                  1        25.00      0.00       0.51 r
  pc_o[7] (out)                                      0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_o_reg[6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[6] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[6]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[6]/Q (DFF_X1)                             0.51       0.51 r
  pc_o[6] (net)                  1        25.00      0.00       0.51 r
  pc_o[6] (out)                                      0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[5] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[5]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[5]/Q (DFF_X1)                             0.51       0.51 r
  pc_o[5] (net)                  1        25.00      0.00       0.51 r
  pc_o[5] (out)                                      0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_o_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[4] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[4]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[4]/Q (DFF_X1)                             0.51       0.51 r
  pc_o[4] (net)                  1        25.00      0.00       0.51 r
  pc_o[4] (out)                                      0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[3] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[3]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[3]/Q (DFF_X1)                             0.51       0.51 r
  pc_o[3] (net)                  1        25.00      0.00       0.51 r
  pc_o[3] (out)                                      0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[2] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[2]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[2]/Q (DFF_X1)                             0.51       0.51 r
  pc_o[2] (net)                  1        25.00      0.00       0.51 r
  pc_o[2] (out)                                      0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[1] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[1]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[1]/Q (DFF_X1)                             0.51       0.51 r
  pc_o[1] (net)                  1        25.00      0.00       0.51 r
  pc_o[1] (out)                                      0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[0] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[0]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[0]/Q (DFF_X1)                             0.51       0.51 r
  pc_o[0] (net)                  1        25.00      0.00       0.51 r
  pc_o[0] (out)                                      0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[31]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[31] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[31]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[31]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[31] (net)               1        25.00      0.00       0.51 r
  inst_o[31] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[30]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[30] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[30]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[30]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[30] (net)               1        25.00      0.00       0.51 r
  inst_o[30] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[29]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[29] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[29]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[29]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[29] (net)               1        25.00      0.00       0.51 r
  inst_o[29] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[28]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[28] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[28]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[28]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[28] (net)               1        25.00      0.00       0.51 r
  inst_o[28] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[27]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[27] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[27]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[27]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[27] (net)               1        25.00      0.00       0.51 r
  inst_o[27] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[26]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[26] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[26]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[26]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[26] (net)               1        25.00      0.00       0.51 r
  inst_o[26] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[25]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[25] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[25]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[25]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[25] (net)               1        25.00      0.00       0.51 r
  inst_o[25] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[24]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[24] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[24]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[24]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[24] (net)               1        25.00      0.00       0.51 r
  inst_o[24] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[23]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[23] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[23]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[23]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[23] (net)               1        25.00      0.00       0.51 r
  inst_o[23] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[22]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[22] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[22]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[22]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[22] (net)               1        25.00      0.00       0.51 r
  inst_o[22] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[21]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[21] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[21]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[21]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[21] (net)               1        25.00      0.00       0.51 r
  inst_o[21] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[20]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[20] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[20]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[20]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[20] (net)               1        25.00      0.00       0.51 r
  inst_o[20] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[19]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[19] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[19]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[19]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[19] (net)               1        25.00      0.00       0.51 r
  inst_o[19] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[18] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[18]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[18]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[18] (net)               1        25.00      0.00       0.51 r
  inst_o[18] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[17] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[17]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[17]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[17] (net)               1        25.00      0.00       0.51 r
  inst_o[17] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[16]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[16] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[16]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[16]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[16] (net)               1        25.00      0.00       0.51 r
  inst_o[16] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[15] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[15]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[15]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[15] (net)               1        25.00      0.00       0.51 r
  inst_o[15] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[14] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[14]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[14]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[14] (net)               1        25.00      0.00       0.51 r
  inst_o[14] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[13]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[13] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[13]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[13]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[13] (net)               1        25.00      0.00       0.51 r
  inst_o[13] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[12]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[12] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[12]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[12]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[12] (net)               1        25.00      0.00       0.51 r
  inst_o[12] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[11] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[11]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[11]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[11] (net)               1        25.00      0.00       0.51 r
  inst_o[11] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[10] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[10]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[10]/Q (DFF_X1)                          0.51       0.51 r
  inst_o[10] (net)               1        25.00      0.00       0.51 r
  inst_o[10] (out)                                   0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[9] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[9]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[9]/Q (DFF_X1)                           0.51       0.51 r
  inst_o[9] (net)                1        25.00      0.00       0.51 r
  inst_o[9] (out)                                    0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[8] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[8]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[8]/Q (DFF_X1)                           0.51       0.51 r
  inst_o[8] (net)                1        25.00      0.00       0.51 r
  inst_o[8] (out)                                    0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[7] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[7]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[7]/Q (DFF_X1)                           0.51       0.51 r
  inst_o[7] (net)                1        25.00      0.00       0.51 r
  inst_o[7] (out)                                    0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[6] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[6]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[6]/Q (DFF_X1)                           0.51       0.51 r
  inst_o[6] (net)                1        25.00      0.00       0.51 r
  inst_o[6] (out)                                    0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[5] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[5]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[5]/Q (DFF_X1)                           0.51       0.51 r
  inst_o[5] (net)                1        25.00      0.00       0.51 r
  inst_o[5] (out)                                    0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[4] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[4]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[4]/Q (DFF_X1)                           0.51       0.51 r
  inst_o[4] (net)                1        25.00      0.00       0.51 r
  inst_o[4] (out)                                    0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[3] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[3]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[3]/Q (DFF_X1)                           0.51       0.51 r
  inst_o[3] (net)                1        25.00      0.00       0.51 r
  inst_o[3] (out)                                    0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[2] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[2]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[2]/Q (DFF_X1)                           0.51       0.51 r
  inst_o[2] (net)                1        25.00      0.00       0.51 r
  inst_o[2] (out)                                    0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[1] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[1]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[1]/Q (DFF_X1)                           0.51       0.51 r
  inst_o[1] (net)                1        25.00      0.00       0.51 r
  inst_o[1] (out)                                    0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[0] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[0]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[0]/Q (DFF_X1)                           0.51       0.51 r
  inst_o[0] (net)                1        25.00      0.00       0.51 r
  inst_o[0] (out)                                    0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: inst_valid_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_valid_o
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_valid_o_reg/CK (DFF_X1)                       0.00       0.00 r
  inst_valid_o_reg/Q (DFF_X1)                        0.51       0.51 r
  inst_valid_o (net)             1        25.00      0.00       0.51 r
  inst_valid_o (out)                                 0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_reg[7] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[5]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[7]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[7]/Q (DFF_X1)                               0.51       0.51 r
  imem_addr_o[5] (net)           1        25.00      0.00       0.51 r
  imem_addr_o[5] (out)                               0.16       0.66 r
  data arrival time                                             0.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  output external delay                             -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -0.66
  ---------------------------------------------------------------------
  slack (MET)                                                   9.19


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[31] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U340/ZN (NOR3_X1)                                  0.46       3.01 r
  n157 (net)                     5        10.08      0.00       3.01 r
  U349/ZN (NAND3_X1)                                 0.23       3.24 f
  n164 (net)                     5         9.27      0.00       3.24 f
  U358/ZN (NOR3_X1)                                  0.46       3.70 r
  n171 (net)                     5        10.08      0.00       3.70 r
  U367/ZN (NAND3_X1)                                 0.23       3.93 f
  n178 (net)                     5         9.27      0.00       3.93 f
  U376/ZN (NOR3_X1)                                  0.46       4.39 r
  n185 (net)                     5        10.08      0.00       4.39 r
  U385/ZN (NAND3_X1)                                 0.23       4.63 f
  n194 (net)                     5         9.27      0.00       4.63 f
  U394/ZN (NOR3_X1)                                  0.27       4.89 r
  n196 (net)                     2         3.93      0.00       4.89 r
  U396/ZN (OAI21_X1)                                 0.10       5.00 f
  n198 (net)                     2         3.56      0.00       5.00 f
  U399/ZN (AOI21_X1)                                 0.25       5.24 r
  n203 (net)                     2         3.93      0.00       5.24 r
  U404/ZN (OAI21_X1)                                 0.10       5.34 f
  n205 (net)                     1         1.77      0.00       5.34 f
  U405/ZN (AOI22_X1)                                 0.22       5.56 r
  n207 (net)                     1         1.92      0.00       5.56 r
  U406/ZN (OAI21_X1)                                 0.09       5.65 f
  n32 (net)                      1         1.34      0.00       5.65 f
  pc_reg[31]/D (DFF_X1)                              0.01       5.66 f
  data arrival time                                             5.66

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[31]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -5.66
  ---------------------------------------------------------------------
  slack (MET)                                                   4.15


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[30] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U340/ZN (NOR3_X1)                                  0.46       3.01 r
  n157 (net)                     5        10.08      0.00       3.01 r
  U349/ZN (NAND3_X1)                                 0.23       3.24 f
  n164 (net)                     5         9.27      0.00       3.24 f
  U358/ZN (NOR3_X1)                                  0.46       3.70 r
  n171 (net)                     5        10.08      0.00       3.70 r
  U367/ZN (NAND3_X1)                                 0.23       3.93 f
  n178 (net)                     5         9.27      0.00       3.93 f
  U376/ZN (NOR3_X1)                                  0.46       4.39 r
  n185 (net)                     5        10.08      0.00       4.39 r
  U385/ZN (NAND3_X1)                                 0.23       4.63 f
  n194 (net)                     5         9.27      0.00       4.63 f
  U394/ZN (NOR3_X1)                                  0.27       4.89 r
  n196 (net)                     2         3.93      0.00       4.89 r
  U395/ZN (NAND2_X1)                                 0.11       5.00 f
  n200 (net)                     2         3.68      0.00       5.00 f
  U400/ZN (NOR2_X1)                                  0.20       5.20 r
  n202 (net)                     2         3.86      0.00       5.20 r
  U401/ZN (AOI22_X1)                                 0.09       5.29 f
  n201 (net)                     1         1.76      0.00       5.29 f
  U402/ZN (OAI21_X1)                                 0.11       5.40 r
  n31 (net)                      1         1.42      0.00       5.40 r
  pc_reg[30]/D (DFF_X1)                              0.01       5.41 r
  data arrival time                                             5.41

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[30]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -5.41
  ---------------------------------------------------------------------
  slack (MET)                                                   4.46


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[29] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U340/ZN (NOR3_X1)                                  0.46       3.01 r
  n157 (net)                     5        10.08      0.00       3.01 r
  U349/ZN (NAND3_X1)                                 0.23       3.24 f
  n164 (net)                     5         9.27      0.00       3.24 f
  U358/ZN (NOR3_X1)                                  0.46       3.70 r
  n171 (net)                     5        10.08      0.00       3.70 r
  U367/ZN (NAND3_X1)                                 0.23       3.93 f
  n178 (net)                     5         9.27      0.00       3.93 f
  U376/ZN (NOR3_X1)                                  0.46       4.39 r
  n185 (net)                     5        10.08      0.00       4.39 r
  U385/ZN (NAND3_X1)                                 0.23       4.63 f
  n194 (net)                     5         9.27      0.00       4.63 f
  U394/ZN (NOR3_X1)                                  0.27       4.89 r
  n196 (net)                     2         3.93      0.00       4.89 r
  U396/ZN (OAI21_X1)                                 0.10       5.00 f
  n198 (net)                     2         3.56      0.00       5.00 f
  U397/ZN (AOI22_X1)                                 0.19       5.19 r
  n197 (net)                     1         1.92      0.00       5.19 r
  U398/ZN (OAI21_X1)                                 0.09       5.27 f
  n30 (net)                      1         1.34      0.00       5.27 f
  pc_reg[29]/D (DFF_X1)                              0.01       5.28 f
  data arrival time                                             5.28

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[29]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -5.28
  ---------------------------------------------------------------------
  slack (MET)                                                   4.53


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[28] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U340/ZN (NOR3_X1)                                  0.46       3.01 r
  n157 (net)                     5        10.08      0.00       3.01 r
  U349/ZN (NAND3_X1)                                 0.23       3.24 f
  n164 (net)                     5         9.27      0.00       3.24 f
  U358/ZN (NOR3_X1)                                  0.46       3.70 r
  n171 (net)                     5        10.08      0.00       3.70 r
  U367/ZN (NAND3_X1)                                 0.23       3.93 f
  n178 (net)                     5         9.27      0.00       3.93 f
  U376/ZN (NOR3_X1)                                  0.46       4.39 r
  n185 (net)                     5        10.08      0.00       4.39 r
  U385/ZN (NAND3_X1)                                 0.23       4.63 f
  n194 (net)                     5         9.27      0.00       4.63 f
  U391/ZN (NOR4_X1)                                  0.33       4.95 r
  n191 (net)                     1         1.88      0.00       4.95 r
  U392/ZN (AOI21_X1)                                 0.08       5.04 f
  n192 (net)                     1         1.76      0.00       5.04 f
  U393/ZN (OAI21_X1)                                 0.12       5.16 r
  n29 (net)                      1         1.42      0.00       5.16 r
  pc_reg[28]/D (DFF_X1)                              0.01       5.17 r
  data arrival time                                             5.17

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[28]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -5.17
  ---------------------------------------------------------------------
  slack (MET)                                                   4.70


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[27] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U340/ZN (NOR3_X1)                                  0.46       3.01 r
  n157 (net)                     5        10.08      0.00       3.01 r
  U349/ZN (NAND3_X1)                                 0.23       3.24 f
  n164 (net)                     5         9.27      0.00       3.24 f
  U358/ZN (NOR3_X1)                                  0.46       3.70 r
  n171 (net)                     5        10.08      0.00       3.70 r
  U367/ZN (NAND3_X1)                                 0.23       3.93 f
  n178 (net)                     5         9.27      0.00       3.93 f
  U376/ZN (NOR3_X1)                                  0.46       4.39 r
  n185 (net)                     5        10.08      0.00       4.39 r
  U385/ZN (NAND3_X1)                                 0.23       4.63 f
  n194 (net)                     5         9.27      0.00       4.63 f
  U387/ZN (NOR2_X1)                                  0.18       4.80 r
  n187 (net)                     1         1.86      0.00       4.80 r
  U388/ZN (AOI22_X1)                                 0.08       4.88 f
  n188 (net)                     1         1.76      0.00       4.88 f
  U389/ZN (OAI21_X1)                                 0.11       4.99 r
  n28 (net)                      1         1.42      0.00       4.99 r
  pc_reg[27]/D (DFF_X1)                              0.01       5.00 r
  data arrival time                                             5.00

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[27]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -5.00
  ---------------------------------------------------------------------
  slack (MET)                                                   4.87


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[26] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U340/ZN (NOR3_X1)                                  0.46       3.01 r
  n157 (net)                     5        10.08      0.00       3.01 r
  U349/ZN (NAND3_X1)                                 0.23       3.24 f
  n164 (net)                     5         9.27      0.00       3.24 f
  U358/ZN (NOR3_X1)                                  0.46       3.70 r
  n171 (net)                     5        10.08      0.00       3.70 r
  U367/ZN (NAND3_X1)                                 0.23       3.93 f
  n178 (net)                     5         9.27      0.00       3.93 f
  U376/ZN (NOR3_X1)                                  0.46       4.39 r
  n185 (net)                     5        10.08      0.00       4.39 r
  U382/ZN (OAI221_X1)                                0.18       4.57 f
  n182 (net)                     1         1.70      0.00       4.57 f
  U383/ZN (AOI22_X1)                                 0.19       4.76 r
  n183 (net)                     1         1.92      0.00       4.76 r
  U384/ZN (OAI21_X1)                                 0.09       4.85 f
  n27 (net)                      1         1.34      0.00       4.85 f
  pc_reg[26]/D (DFF_X1)                              0.01       4.86 f
  data arrival time                                             4.86

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[26]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -4.86
  ---------------------------------------------------------------------
  slack (MET)                                                   4.96


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[25] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U340/ZN (NOR3_X1)                                  0.46       3.01 r
  n157 (net)                     5        10.08      0.00       3.01 r
  U349/ZN (NAND3_X1)                                 0.23       3.24 f
  n164 (net)                     5         9.27      0.00       3.24 f
  U358/ZN (NOR3_X1)                                  0.46       3.70 r
  n171 (net)                     5        10.08      0.00       3.70 r
  U367/ZN (NAND3_X1)                                 0.23       3.93 f
  n178 (net)                     5         9.27      0.00       3.93 f
  U376/ZN (NOR3_X1)                                  0.46       4.39 r
  n185 (net)                     5        10.08      0.00       4.39 r
  U378/ZN (OAI21_X1)                                 0.10       4.49 f
  n179 (net)                     1         1.70      0.00       4.49 f
  U379/ZN (AOI22_X1)                                 0.18       4.67 r
  n180 (net)                     1         1.92      0.00       4.67 r
  U380/ZN (OAI21_X1)                                 0.09       4.76 f
  n26 (net)                      1         1.34      0.00       4.76 f
  pc_reg[25]/D (DFF_X1)                              0.01       4.77 f
  data arrival time                                             4.77

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[25]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -4.77
  ---------------------------------------------------------------------
  slack (MET)                                                   5.04


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[24] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U340/ZN (NOR3_X1)                                  0.46       3.01 r
  n157 (net)                     5        10.08      0.00       3.01 r
  U349/ZN (NAND3_X1)                                 0.23       3.24 f
  n164 (net)                     5         9.27      0.00       3.24 f
  U358/ZN (NOR3_X1)                                  0.46       3.70 r
  n171 (net)                     5        10.08      0.00       3.70 r
  U367/ZN (NAND3_X1)                                 0.23       3.93 f
  n178 (net)                     5         9.27      0.00       3.93 f
  U373/ZN (NOR4_X1)                                  0.33       4.26 r
  n175 (net)                     1         1.88      0.00       4.26 r
  U374/ZN (AOI21_X1)                                 0.08       4.35 f
  n176 (net)                     1         1.76      0.00       4.35 f
  U375/ZN (OAI21_X1)                                 0.12       4.47 r
  n25 (net)                      1         1.42      0.00       4.47 r
  pc_reg[24]/D (DFF_X1)                              0.01       4.48 r
  data arrival time                                             4.48

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[24]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -4.48
  ---------------------------------------------------------------------
  slack (MET)                                                   5.39


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[23] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U340/ZN (NOR3_X1)                                  0.46       3.01 r
  n157 (net)                     5        10.08      0.00       3.01 r
  U349/ZN (NAND3_X1)                                 0.23       3.24 f
  n164 (net)                     5         9.27      0.00       3.24 f
  U358/ZN (NOR3_X1)                                  0.46       3.70 r
  n171 (net)                     5        10.08      0.00       3.70 r
  U367/ZN (NAND3_X1)                                 0.23       3.93 f
  n178 (net)                     5         9.27      0.00       3.93 f
  U369/ZN (NOR2_X1)                                  0.18       4.11 r
  n172 (net)                     1         1.86      0.00       4.11 r
  U370/ZN (AOI22_X1)                                 0.08       4.19 f
  n173 (net)                     1         1.76      0.00       4.19 f
  U371/ZN (OAI21_X1)                                 0.11       4.30 r
  n24 (net)                      1         1.42      0.00       4.30 r
  pc_reg[23]/D (DFF_X1)                              0.01       4.31 r
  data arrival time                                             4.31

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[23]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -4.31
  ---------------------------------------------------------------------
  slack (MET)                                                   5.56


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[22] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U340/ZN (NOR3_X1)                                  0.46       3.01 r
  n157 (net)                     5        10.08      0.00       3.01 r
  U349/ZN (NAND3_X1)                                 0.23       3.24 f
  n164 (net)                     5         9.27      0.00       3.24 f
  U358/ZN (NOR3_X1)                                  0.46       3.70 r
  n171 (net)                     5        10.08      0.00       3.70 r
  U364/ZN (OAI221_X1)                                0.18       3.88 f
  n168 (net)                     1         1.70      0.00       3.88 f
  U365/ZN (AOI22_X1)                                 0.19       4.07 r
  n169 (net)                     1         1.92      0.00       4.07 r
  U366/ZN (OAI21_X1)                                 0.09       4.16 f
  n23 (net)                      1         1.34      0.00       4.16 f
  pc_reg[22]/D (DFF_X1)                              0.01       4.17 f
  data arrival time                                             4.17

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[22]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -4.17
  ---------------------------------------------------------------------
  slack (MET)                                                   5.65


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[21] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U340/ZN (NOR3_X1)                                  0.46       3.01 r
  n157 (net)                     5        10.08      0.00       3.01 r
  U349/ZN (NAND3_X1)                                 0.23       3.24 f
  n164 (net)                     5         9.27      0.00       3.24 f
  U358/ZN (NOR3_X1)                                  0.46       3.70 r
  n171 (net)                     5        10.08      0.00       3.70 r
  U360/ZN (OAI21_X1)                                 0.10       3.80 f
  n165 (net)                     1         1.70      0.00       3.80 f
  U361/ZN (AOI22_X1)                                 0.18       3.98 r
  n166 (net)                     1         1.92      0.00       3.98 r
  U362/ZN (OAI21_X1)                                 0.08       4.07 f
  n22 (net)                      1         1.34      0.00       4.07 f
  pc_reg[21]/D (DFF_X1)                              0.01       4.07 f
  data arrival time                                             4.07

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[21]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -4.07
  ---------------------------------------------------------------------
  slack (MET)                                                   5.74


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[20] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U340/ZN (NOR3_X1)                                  0.46       3.01 r
  n157 (net)                     5        10.08      0.00       3.01 r
  U349/ZN (NAND3_X1)                                 0.23       3.24 f
  n164 (net)                     5         9.27      0.00       3.24 f
  U355/ZN (NOR4_X1)                                  0.33       3.57 r
  n161 (net)                     1         1.88      0.00       3.57 r
  U356/ZN (AOI21_X1)                                 0.08       3.66 f
  n162 (net)                     1         1.76      0.00       3.66 f
  U357/ZN (OAI21_X1)                                 0.12       3.78 r
  n21 (net)                      1         1.42      0.00       3.78 r
  pc_reg[20]/D (DFF_X1)                              0.01       3.79 r
  data arrival time                                             3.79

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[20]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -3.79
  ---------------------------------------------------------------------
  slack (MET)                                                   6.08


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[19] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U340/ZN (NOR3_X1)                                  0.46       3.01 r
  n157 (net)                     5        10.08      0.00       3.01 r
  U349/ZN (NAND3_X1)                                 0.23       3.24 f
  n164 (net)                     5         9.27      0.00       3.24 f
  U351/ZN (NOR2_X1)                                  0.18       3.42 r
  n158 (net)                     1         1.86      0.00       3.42 r
  U352/ZN (AOI22_X1)                                 0.08       3.50 f
  n159 (net)                     1         1.76      0.00       3.50 f
  U353/ZN (OAI21_X1)                                 0.11       3.61 r
  n20 (net)                      1         1.42      0.00       3.61 r
  pc_reg[19]/D (DFF_X1)                              0.01       3.62 r
  data arrival time                                             3.62

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[19]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -3.62
  ---------------------------------------------------------------------
  slack (MET)                                                   6.25


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[18] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U340/ZN (NOR3_X1)                                  0.46       3.01 r
  n157 (net)                     5        10.08      0.00       3.01 r
  U346/ZN (OAI221_X1)                                0.18       3.19 f
  n154 (net)                     1         1.70      0.00       3.19 f
  U347/ZN (AOI22_X1)                                 0.19       3.38 r
  n155 (net)                     1         1.92      0.00       3.38 r
  U348/ZN (OAI21_X1)                                 0.08       3.47 f
  n19 (net)                      1         1.34      0.00       3.47 f
  pc_reg[18]/D (DFF_X1)                              0.01       3.48 f
  data arrival time                                             3.48

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[18]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -3.48
  ---------------------------------------------------------------------
  slack (MET)                                                   6.34


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[17] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U340/ZN (NOR3_X1)                                  0.46       3.01 r
  n157 (net)                     5        10.08      0.00       3.01 r
  U342/ZN (OAI21_X1)                                 0.10       3.11 f
  n151 (net)                     1         1.70      0.00       3.11 f
  U343/ZN (AOI22_X1)                                 0.18       3.29 r
  n152 (net)                     1         1.92      0.00       3.29 r
  U344/ZN (OAI21_X1)                                 0.09       3.38 f
  n18 (net)                      1         1.34      0.00       3.38 f
  pc_reg[17]/D (DFF_X1)                              0.01       3.39 f
  data arrival time                                             3.39

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[17]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -3.39
  ---------------------------------------------------------------------
  slack (MET)                                                   6.43


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[16] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U337/ZN (NOR4_X1)                                  0.33       2.88 r
  n147 (net)                     1         1.88      0.00       2.88 r
  U338/ZN (AOI21_X1)                                 0.08       2.97 f
  n148 (net)                     1         1.76      0.00       2.97 f
  U339/ZN (OAI21_X1)                                 0.12       3.09 r
  n17 (net)                      1         1.42      0.00       3.09 r
  pc_reg[16]/D (DFF_X1)                              0.01       3.10 r
  data arrival time                                             3.10

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[16]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -3.10
  ---------------------------------------------------------------------
  slack (MET)                                                   6.77


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[15] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U331/ZN (NAND3_X1)                                 0.23       2.55 f
  n150 (net)                     5         9.27      0.00       2.55 f
  U333/ZN (NOR2_X1)                                  0.18       2.73 r
  n144 (net)                     1         1.86      0.00       2.73 r
  U334/ZN (AOI22_X1)                                 0.08       2.81 f
  n145 (net)                     1         1.76      0.00       2.81 f
  U335/ZN (OAI21_X1)                                 0.11       2.92 r
  n16 (net)                      1         1.42      0.00       2.92 r
  pc_reg[15]/D (DFF_X1)                              0.01       2.93 r
  data arrival time                                             2.93

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[15]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -2.93
  ---------------------------------------------------------------------
  slack (MET)                                                   6.94


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[14] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U328/ZN (OAI221_X1)                                0.18       2.50 f
  n140 (net)                     1         1.70      0.00       2.50 f
  U329/ZN (AOI22_X1)                                 0.19       2.69 r
  n141 (net)                     1         1.92      0.00       2.69 r
  U330/ZN (OAI21_X1)                                 0.08       2.78 f
  n15 (net)                      1         1.34      0.00       2.78 f
  pc_reg[14]/D (DFF_X1)                              0.01       2.78 f
  data arrival time                                             2.78

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[14]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -2.78
  ---------------------------------------------------------------------
  slack (MET)                                                   7.03


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[13] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U322/ZN (NOR3_X1)                                  0.46       2.32 r
  n143 (net)                     5        10.08      0.00       2.32 r
  U324/ZN (OAI21_X1)                                 0.10       2.42 f
  n137 (net)                     1         1.70      0.00       2.42 f
  U325/ZN (AOI22_X1)                                 0.18       2.60 r
  n138 (net)                     1         1.92      0.00       2.60 r
  U326/ZN (OAI21_X1)                                 0.09       2.69 f
  n14 (net)                      1         1.34      0.00       2.69 f
  pc_reg[13]/D (DFF_X1)                              0.01       2.69 f
  data arrival time                                             2.69

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[13]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -2.69
  ---------------------------------------------------------------------
  slack (MET)                                                   7.12


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[12] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U319/ZN (NOR4_X1)                                  0.33       2.19 r
  n133 (net)                     1         1.88      0.00       2.19 r
  U320/ZN (AOI21_X1)                                 0.08       2.28 f
  n134 (net)                     1         1.76      0.00       2.28 f
  U321/ZN (OAI21_X1)                                 0.12       2.40 r
  n13 (net)                      1         1.42      0.00       2.40 r
  pc_reg[12]/D (DFF_X1)                              0.01       2.41 r
  data arrival time                                             2.41

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[12]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -2.41
  ---------------------------------------------------------------------
  slack (MET)                                                   7.46


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[11] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U313/ZN (NAND3_X1)                                 0.23       1.86 f
  n136 (net)                     5         9.27      0.00       1.86 f
  U315/ZN (NOR2_X1)                                  0.18       2.04 r
  n130 (net)                     1         1.86      0.00       2.04 r
  U316/ZN (AOI22_X1)                                 0.08       2.12 f
  n131 (net)                     1         1.76      0.00       2.12 f
  U317/ZN (OAI21_X1)                                 0.11       2.23 r
  n12 (net)                      1         1.42      0.00       2.23 r
  pc_reg[11]/D (DFF_X1)                              0.01       2.24 r
  data arrival time                                             2.24

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[11]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -2.24
  ---------------------------------------------------------------------
  slack (MET)                                                   7.63


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[10] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U310/ZN (OAI221_X1)                                0.18       1.81 f
  n126 (net)                     1         1.70      0.00       1.81 f
  U311/ZN (AOI22_X1)                                 0.19       2.00 r
  n127 (net)                     1         1.92      0.00       2.00 r
  U312/ZN (OAI21_X1)                                 0.08       2.09 f
  n11 (net)                      1         1.34      0.00       2.09 f
  pc_reg[10]/D (DFF_X1)                              0.01       2.09 f
  data arrival time                                             2.09

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[10]/CK (DFF_X1)                             0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -2.09
  ---------------------------------------------------------------------
  slack (MET)                                                   7.72


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[9] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U304/ZN (NOR3_X1)                                  0.44       1.63 r
  n129 (net)                     5        10.08      0.00       1.63 r
  U306/ZN (OAI21_X1)                                 0.10       1.73 f
  n123 (net)                     1         1.70      0.00       1.73 f
  U307/ZN (AOI22_X1)                                 0.18       1.91 r
  n124 (net)                     1         1.92      0.00       1.91 r
  U308/ZN (OAI21_X1)                                 0.09       2.00 f
  n10 (net)                      1         1.34      0.00       2.00 f
  pc_reg[9]/D (DFF_X1)                               0.01       2.00 f
  data arrival time                                             2.00

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[9]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -2.00
  ---------------------------------------------------------------------
  slack (MET)                                                   7.79


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[8] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U301/ZN (NOR4_X1)                                  0.32       1.50 r
  n119 (net)                     1         1.88      0.00       1.50 r
  U302/ZN (AOI21_X1)                                 0.08       1.59 f
  n120 (net)                     1         1.76      0.00       1.59 f
  U303/ZN (OAI21_X1)                                 0.12       1.71 r
  n9 (net)                       1         1.42      0.00       1.71 r
  pc_reg[8]/D (DFF_X1)                               0.01       1.72 r
  data arrival time                                             1.72

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[8]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.72
  ---------------------------------------------------------------------
  slack (MET)                                                   8.15


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[7] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U295/ZN (NAND3_X1)                                 0.20       1.19 f
  n122 (net)                     5         9.27      0.00       1.19 f
  U297/ZN (NOR2_X1)                                  0.16       1.35 r
  n116 (net)                     1         1.86      0.00       1.35 r
  U298/ZN (AOI22_X1)                                 0.08       1.43 f
  n117 (net)                     1         1.76      0.00       1.43 f
  U299/ZN (OAI21_X1)                                 0.11       1.54 r
  n8 (net)                       1         1.42      0.00       1.54 r
  pc_reg[7]/D (DFF_X1)                               0.01       1.55 r
  data arrival time                                             1.55

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[7]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -1.55
  ---------------------------------------------------------------------
  slack (MET)                                                   8.32


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[6] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U292/ZN (OAI221_X1)                                0.16       1.15 f
  n112 (net)                     1         1.70      0.00       1.15 f
  U293/ZN (AOI22_X1)                                 0.19       1.34 r
  n113 (net)                     1         1.92      0.00       1.34 r
  U294/ZN (OAI21_X1)                                 0.09       1.42 f
  n7 (net)                       1         1.34      0.00       1.42 f
  pc_reg[6]/D (DFF_X1)                               0.01       1.43 f
  data arrival time                                             1.43

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[6]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -1.43
  ---------------------------------------------------------------------
  slack (MET)                                                   8.37


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[5] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U286/ZN (NOR2_X1)                                  0.28       0.99 r
  n115 (net)                     5        10.08      0.00       0.99 r
  U288/ZN (OAI21_X1)                                 0.09       1.08 f
  n108 (net)                     1         1.70      0.00       1.08 f
  U289/ZN (AOI22_X1)                                 0.18       1.26 r
  n109 (net)                     1         1.92      0.00       1.26 r
  U290/ZN (OAI21_X1)                                 0.09       1.35 f
  n6 (net)                       1         1.34      0.00       1.35 f
  pc_reg[5]/D (DFF_X1)                               0.01       1.36 f
  data arrival time                                             1.36

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[5]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.16       9.79
  data required time                                            9.79
  ---------------------------------------------------------------------
  data required time                                            9.79
  data arrival time                                            -1.36
  ---------------------------------------------------------------------
  slack (MET)                                                   8.43


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[4] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U282/ZN (NAND2_X1)                                 0.13       0.71 f
  n107 (net)                     2         3.50      0.00       0.71 f
  U283/ZN (NOR3_X1)                                  0.21       0.92 r
  n103 (net)                     1         1.88      0.00       0.92 r
  U284/ZN (AOI21_X1)                                 0.07       0.99 f
  n104 (net)                     1         1.78      0.00       0.99 f
  U285/ZN (OAI221_X1)                                0.13       1.12 r
  n5 (net)                       1         1.42      0.00       1.12 r
  pc_reg[4]/D (DFF_X1)                               0.01       1.13 r
  data arrival time                                             1.13

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[4]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.10       9.85
  data required time                                            9.85
  ---------------------------------------------------------------------
  data required time                                            9.85
  data arrival time                                            -1.13
  ---------------------------------------------------------------------
  slack (MET)                                                   8.72


  Startpoint: pc_reg[3] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[3] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[3]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[3]/Q (DFF_X1)                               0.54       0.54 r
  imem_addr_o[1] (net)           3        29.00      0.00       0.54 r
  U279/ZN (NOR2_X1)                                  0.10       0.64 f
  n102 (net)                     2         3.57      0.00       0.64 f
  U280/ZN (AOI22_X1)                                 0.17       0.80 r
  n101 (net)                     1         1.92      0.00       0.80 r
  U281/ZN (OAI21_X1)                                 0.09       0.89 f
  n4 (net)                       1         1.34      0.00       0.89 f
  pc_reg[3]/D (DFF_X1)                               0.01       0.90 f
  data arrival time                                             0.90

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[3]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -0.90
  ---------------------------------------------------------------------
  slack (MET)                                                   8.91


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/Q (DFF_X1)                               0.58       0.58 r
  imem_addr_o[0] (net)           5        33.33      0.00       0.58 r
  U276/ZN (AOI22_X1)                                 0.10       0.68 f
  n100 (net)                     1         1.76      0.00       0.68 f
  U277/ZN (OAI21_X1)                                 0.13       0.81 r
  n3 (net)                       1         1.42      0.00       0.81 r
  pc_reg[2]/D (DFF_X1)                               0.01       0.82 r
  data arrival time                                             0.82

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[2]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.08       9.87
  data required time                                            9.87
  ---------------------------------------------------------------------
  data required time                                            9.87
  data arrival time                                            -0.82
  ---------------------------------------------------------------------
  slack (MET)                                                   9.05


  Startpoint: pc_reg[9] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[9]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[9]/Q (DFF_X1)                               0.61       0.61 r
  imem_addr_o[7] (net)           7        36.93      0.00       0.61 r
  U217/ZN (AND2_X1)                                  0.18       0.79 r
  N15 (net)                      1         1.42      0.00       0.79 r
  pc_o_reg[9]/D (DFF_X1)                             0.01       0.80 r
  data arrival time                                             0.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[9]/CK (DFF_X1)                            0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -0.80
  ---------------------------------------------------------------------
  slack (MET)                                                   9.08


  Startpoint: pc_reg[5] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[5]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[5]/Q (DFF_X1)                               0.61       0.61 r
  imem_addr_o[3] (net)           7        36.93      0.00       0.61 r
  U216/ZN (AND2_X1)                                  0.18       0.79 r
  N11 (net)                      1         1.42      0.00       0.79 r
  pc_o_reg[5]/D (DFF_X1)                             0.01       0.80 r
  data arrival time                                             0.80

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[5]/CK (DFF_X1)                            0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -0.80
  ---------------------------------------------------------------------
  slack (MET)                                                   9.08


  Startpoint: pc_reg[6] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[6]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[6]/Q (DFF_X1)                               0.57       0.57 r
  imem_addr_o[4] (net)           5        32.61      0.00       0.57 r
  U254/ZN (AND2_X1)                                  0.18       0.75 r
  N12 (net)                      1         1.42      0.00       0.75 r
  pc_o_reg[6]/D (DFF_X1)                             0.01       0.76 r
  data arrival time                                             0.76

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[6]/CK (DFF_X1)                            0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -0.76
  ---------------------------------------------------------------------
  slack (MET)                                                   9.13


  Startpoint: pc_reg[1] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[1] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[1]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[1]/Q (DFF_X1)                               0.27       0.27 f
  pc_1 (net)                     2         3.02      0.00       0.27 f
  U225/ZN (AOI22_X1)                                 0.17       0.44 r
  n87 (net)                      1         1.95      0.00       0.44 r
  U189/ZN (INV_X1)                                   0.05       0.49 f
  n2 (net)                       1         1.34      0.00       0.49 f
  pc_reg[1]/D (DFF_X1)                               0.01       0.50 f
  data arrival time                                             0.50

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[1]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -0.50
  ---------------------------------------------------------------------
  slack (MET)                                                   9.32


  Startpoint: pc_reg[0] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[0] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[0]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[0]/Q (DFF_X1)                               0.27       0.27 f
  pc_0 (net)                     2         3.02      0.00       0.27 f
  U224/ZN (AOI22_X1)                                 0.17       0.44 r
  n84 (net)                      1         1.95      0.00       0.44 r
  U188/ZN (INV_X1)                                   0.05       0.49 f
  n1 (net)                       1         1.34      0.00       0.49 f
  pc_reg[0]/D (DFF_X1)                               0.01       0.50 f
  data arrival time                                             0.50

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_reg[0]/CK (DFF_X1)                              0.00       9.95 r
  library setup time                                -0.14       9.81
  data required time                                            9.81
  ---------------------------------------------------------------------
  data required time                                            9.81
  data arrival time                                            -0.50
  ---------------------------------------------------------------------
  slack (MET)                                                   9.32


  Startpoint: pc_reg[25] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[25]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[25]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[25]/Q (DFF_X1)                              0.40       0.40 r
  pc[25] (net)                   6        11.56      0.00       0.40 r
  U268/ZN (AND2_X1)                                  0.13       0.53 r
  N31 (net)                      1         1.42      0.00       0.53 r
  pc_o_reg[25]/D (DFF_X1)                            0.01       0.54 r
  data arrival time                                             0.54

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[25]/CK (DFF_X1)                           0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -0.54
  ---------------------------------------------------------------------
  slack (MET)                                                   9.34


  Startpoint: pc_reg[21] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[21]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[21]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[21]/Q (DFF_X1)                              0.40       0.40 r
  pc[21] (net)                   6        11.56      0.00       0.40 r
  U265/ZN (AND2_X1)                                  0.13       0.53 r
  N27 (net)                      1         1.42      0.00       0.53 r
  pc_o_reg[21]/D (DFF_X1)                            0.01       0.54 r
  data arrival time                                             0.54

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[21]/CK (DFF_X1)                           0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -0.54
  ---------------------------------------------------------------------
  slack (MET)                                                   9.34


  Startpoint: pc_reg[17] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[17]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[17]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[17]/Q (DFF_X1)                              0.40       0.40 r
  pc[17] (net)                   6        11.56      0.00       0.40 r
  U262/ZN (AND2_X1)                                  0.13       0.53 r
  N23 (net)                      1         1.42      0.00       0.53 r
  pc_o_reg[17]/D (DFF_X1)                            0.01       0.54 r
  data arrival time                                             0.54

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[17]/CK (DFF_X1)                           0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -0.54
  ---------------------------------------------------------------------
  slack (MET)                                                   9.34


  Startpoint: pc_reg[13] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[13]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[13]/Q (DFF_X1)                              0.40       0.40 r
  pc[13] (net)                   6        11.56      0.00       0.40 r
  U259/ZN (AND2_X1)                                  0.13       0.53 r
  N19 (net)                      1         1.42      0.00       0.53 r
  pc_o_reg[13]/D (DFF_X1)                            0.01       0.54 r
  data arrival time                                             0.54

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[13]/CK (DFF_X1)                           0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -0.54
  ---------------------------------------------------------------------
  slack (MET)                                                   9.34


  Startpoint: inst_valid_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_valid_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_valid_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  inst_valid_reg[0]/Q (DFF_X1)                       0.33       0.33 r
  inst_valid[0] (net)            1         1.92      0.00       0.33 r
  U236/ZN (OAI21_X1)                                 0.06       0.39 f
  n98 (net)                      1         1.80      0.00       0.39 f
  U237/ZN (NOR2_X1)                                  0.11       0.50 r
  N70 (net)                      1         1.42      0.00       0.50 r
  inst_valid_o_reg/D (DFF_X1)                        0.01       0.51 r
  data arrival time                                             0.51

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  inst_valid_o_reg/CK (DFF_X1)                       0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -0.51
  ---------------------------------------------------------------------
  slack (MET)                                                   9.37


  Startpoint: pc_reg[22] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[22]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[22]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[22]/Q (DFF_X1)                              0.37       0.37 r
  pc[22] (net)                   4         7.44      0.00       0.37 r
  U194/ZN (AND2_X1)                                  0.12       0.49 r
  N28 (net)                      1         1.42      0.00       0.49 r
  pc_o_reg[22]/D (DFF_X1)                            0.01       0.49 r
  data arrival time                                             0.49

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[22]/CK (DFF_X1)                           0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -0.49
  ---------------------------------------------------------------------
  slack (MET)                                                   9.39


  Startpoint: pc_reg[18] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[18]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[18]/Q (DFF_X1)                              0.37       0.37 r
  pc[18] (net)                   4         7.44      0.00       0.37 r
  U191/ZN (AND2_X1)                                  0.12       0.49 r
  N24 (net)                      1         1.42      0.00       0.49 r
  pc_o_reg[18]/D (DFF_X1)                            0.01       0.49 r
  data arrival time                                             0.49

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[18]/CK (DFF_X1)                           0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -0.49
  ---------------------------------------------------------------------
  slack (MET)                                                   9.39


  Startpoint: pc_reg[14] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[14]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[14]/Q (DFF_X1)                              0.37       0.37 r
  pc[14] (net)                   4         7.44      0.00       0.37 r
  U192/ZN (AND2_X1)                                  0.12       0.49 r
  N20 (net)                      1         1.42      0.00       0.49 r
  pc_o_reg[14]/D (DFF_X1)                            0.01       0.49 r
  data arrival time                                             0.49

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[14]/CK (DFF_X1)                           0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -0.49
  ---------------------------------------------------------------------
  slack (MET)                                                   9.39


  Startpoint: pc_reg[10] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[10]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[10]/Q (DFF_X1)                              0.37       0.37 r
  pc[10] (net)                   4         7.44      0.00       0.37 r
  U193/ZN (AND2_X1)                                  0.12       0.49 r
  N16 (net)                      1         1.42      0.00       0.49 r
  pc_o_reg[10]/D (DFF_X1)                            0.01       0.49 r
  data arrival time                                             0.49

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[10]/CK (DFF_X1)                           0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -0.49
  ---------------------------------------------------------------------
  slack (MET)                                                   9.39


  Startpoint: pc_reg[26] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[26]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[26]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[26]/Q (DFF_X1)                              0.37       0.37 r
  pc[26] (net)                   4         7.44      0.00       0.37 r
  U269/ZN (AND2_X1)                                  0.12       0.49 r
  N32 (net)                      1         1.42      0.00       0.49 r
  pc_o_reg[26]/D (DFF_X1)                            0.01       0.49 r
  data arrival time                                             0.49

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[26]/CK (DFF_X1)                           0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -0.49
  ---------------------------------------------------------------------
  slack (MET)                                                   9.39


  Startpoint: pc_reg[31] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[31]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[31]/Q (DFF_X1)                              0.35       0.35 r
  pc[31] (net)                   3         5.25      0.00       0.35 r
  U274/ZN (AND2_X1)                                  0.11       0.46 r
  N37 (net)                      1         1.42      0.00       0.46 r
  pc_o_reg[31]/D (DFF_X1)                            0.01       0.47 r
  data arrival time                                             0.47

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[31]/CK (DFF_X1)                           0.00       9.95 r
  library setup time                                -0.06       9.89
  data required time                                            9.89
  ---------------------------------------------------------------------
  data required time                                            9.89
  data arrival time                                            -0.47
  ---------------------------------------------------------------------
  slack (MET)                                                   9.41


  Startpoint: pc_reg[19] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[19]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[19]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[19]/QN (DFF_X1)                             0.31       0.31 f
  n212 (net)                     6        11.39      0.00       0.31 f
  U263/ZN (NOR2_X1)                                  0.14       0.45 r
  N25 (net)                      1         1.42      0.00       0.45 r
  pc_o_reg[19]/D (DFF_X1)                            0.01       0.45 r
  data arrival time                                             0.45

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[19]/CK (DFF_X1)                           0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -0.45
  ---------------------------------------------------------------------
  slack (MET)                                                   9.42


  Startpoint: pc_reg[15] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[15]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[15]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[15]/QN (DFF_X1)                             0.31       0.31 f
  n211 (net)                     6        11.39      0.00       0.31 f
  U260/ZN (NOR2_X1)                                  0.14       0.45 r
  N21 (net)                      1         1.42      0.00       0.45 r
  pc_o_reg[15]/D (DFF_X1)                            0.01       0.45 r
  data arrival time                                             0.45

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[15]/CK (DFF_X1)                           0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -0.45
  ---------------------------------------------------------------------
  slack (MET)                                                   9.42


  Startpoint: pc_reg[11] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[11]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[11]/QN (DFF_X1)                             0.31       0.31 f
  n210 (net)                     6        11.39      0.00       0.31 f
  U257/ZN (NOR2_X1)                                  0.14       0.45 r
  N17 (net)                      1         1.42      0.00       0.45 r
  pc_o_reg[11]/D (DFF_X1)                            0.01       0.45 r
  data arrival time                                             0.45

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[11]/CK (DFF_X1)                           0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -0.45
  ---------------------------------------------------------------------
  slack (MET)                                                   9.42


  Startpoint: pc_reg[7] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[7]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[7]/QN (DFF_X1)                              0.31       0.31 f
  n209 (net)                     6        11.39      0.00       0.31 f
  U255/ZN (NOR2_X1)                                  0.14       0.45 r
  N13 (net)                      1         1.42      0.00       0.45 r
  pc_o_reg[7]/D (DFF_X1)                             0.01       0.45 r
  data arrival time                                             0.45

  clock clk_i (rise edge)                           10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  clock reconvergence pessimism                      0.00      10.00
  clock uncertainty                                 -0.05       9.95
  pc_o_reg[7]/CK (DFF_X1)                            0.00       9.95 r
  library setup time                                -0.07       9.88
  data required time                                            9.88
  ---------------------------------------------------------------------
  data required time                                            9.88
  data arrival time                                            -0.45
  ---------------------------------------------------------------------
  slack (MET)                                                   9.42


1
