Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 28 16:50:17 2022
| Host         : LAPTOP-9IM6L6CH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   385         
LUTAR-1    Warning           LUT drives async reset alert  96          
TIMING-20  Warning           Non-clocked latch             48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (545)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (934)
5. checking no_input_delay (8)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (545)
--------------------------
 There are 314 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_hours_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_mins_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock/clock_sec_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_hours_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_mins_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Alarmclock/clock_setter/clock_sec_msb_reg[3]_P/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: Alarmclock/divider/temp_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Alarmclock/segDriver/uut2/count_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (934)
--------------------------------------------------
 There are 934 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  960          inf        0.000                      0                  960           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           960 Endpoints
Min Delay           960 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Alarmclock/segDriver/sel_hours_lsb_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            ANs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.711ns  (logic 3.980ns (45.691%)  route 4.731ns (54.309%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDSE                         0.000     0.000 r  Alarmclock/segDriver/sel_hours_lsb_reg/C
    SLICE_X1Y13          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  Alarmclock/segDriver/sel_hours_lsb_reg/Q
                         net (fo=1, routed)           4.731     5.187    ANs_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.524     8.711 r  ANs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.711    ANs[6]
    K2                                                                r  ANs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            Alarmclock/clock/clock_sec_lsb_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 1.615ns (19.316%)  route 6.746ns (80.684%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  SW_IBUF[0]_inst/O
                         net (fo=122, routed)         5.613     7.104    Alarmclock/clock/LED_OBUF[0]
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.124     7.228 f  Alarmclock/clock/clock_sec_lsb_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.132     8.360    Alarmclock/clock/clock_sec_lsb_reg[0]_LDC_i_1_n_0
    SLICE_X1Y7           FDPE                                         f  Alarmclock/clock/clock_sec_lsb_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/segDriver/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 4.178ns (50.652%)  route 4.070ns (49.348%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  Alarmclock/segDriver/temp_reg[1]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Alarmclock/segDriver/temp_reg[1]/Q
                         net (fo=7, routed)           0.818     1.336    Alarmclock/segDriver/uut1/Q[1]
    SLICE_X1Y13          LUT4 (Prop_lut4_I3_O)        0.124     1.460 r  Alarmclock/segDriver/uut1/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.252     4.712    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.536     8.248 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     8.248    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            Alarmclock/clock_setter/clock_sec_msb_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.032ns  (logic 1.615ns (20.107%)  route 6.417ns (79.893%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=122, routed)         5.613     7.104    Alarmclock/clock/LED_OBUF[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.124     7.228 f  Alarmclock/clock/clock_sec_msb_reg[0]_LDC_i_2/O
                         net (fo=1, routed)           0.804     8.032    Alarmclock/clock_setter/clock_sec_msb_reg[0]_C
    SLICE_X2Y7           LDCE                                         f  Alarmclock/clock_setter/clock_sec_msb_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/segDriver/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.983ns  (logic 4.381ns (54.873%)  route 3.603ns (45.127%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  Alarmclock/segDriver/temp_reg[1]/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Alarmclock/segDriver/temp_reg[1]/Q
                         net (fo=7, routed)           0.816     1.334    Alarmclock/segDriver/uut1/Q[1]
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.154     1.488 r  Alarmclock/segDriver/uut1/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.786     4.275    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.709     7.983 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     7.983    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            Alarmclock/clock/clock_hours_msb_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.889ns  (logic 1.615ns (20.470%)  route 6.274ns (79.530%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  SW_IBUF[0]_inst/O
                         net (fo=122, routed)         5.486     6.977    Alarmclock/clock_setter/LED_OBUF[0]
    SLICE_X10Y14         LUT4 (Prop_lut4_I0_O)        0.124     7.101 f  Alarmclock/clock_setter/clock_hours_msb_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.789     7.889    Alarmclock/clock/clock_hours_msb_reg[2]_C_2
    SLICE_X12Y15         LDCE                                         f  Alarmclock/clock/clock_hours_msb_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            Alarmclock/clock_setter/clock_sec_msb_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.884ns  (logic 1.643ns (20.838%)  route 6.241ns (79.162%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=122, routed)         5.479     6.970    Alarmclock/clock/LED_OBUF[0]
    SLICE_X5Y6           LUT4 (Prop_lut4_I0_O)        0.152     7.122 f  Alarmclock/clock/clock_sec_msb_reg[2]_LDC_i_2/O
                         net (fo=1, routed)           0.762     7.884    Alarmclock/clock_setter/clock_sec_msb_reg[2]_C
    SLICE_X5Y6           LDCE                                         f  Alarmclock/clock_setter/clock_sec_msb_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            Alarmclock/clock_setter/clock_mins_lsb_reg[1]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.804ns  (logic 1.615ns (20.694%)  route 6.189ns (79.306%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=122, routed)         5.352     6.842    Alarmclock/clock/LED_OBUF[0]
    SLICE_X9Y7           LUT4 (Prop_lut4_I0_O)        0.124     6.966 f  Alarmclock/clock/clock_mins_lsb_reg[1]_LDC_i_2__0/O
                         net (fo=2, routed)           0.837     7.804    Alarmclock/clock_setter/clock_mins_lsb_reg[1]_C_2
    SLICE_X9Y10          FDCE                                         f  Alarmclock/clock_setter/clock_mins_lsb_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            Alarmclock/clock_setter/clock_sec_msb_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.791ns  (logic 1.615ns (20.728%)  route 6.176ns (79.272%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[0]_inst/O
                         net (fo=122, routed)         5.450     6.941    Alarmclock/clock_setter/LED_OBUF[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I3_O)        0.124     7.065 f  Alarmclock/clock_setter/clock_sec_msb_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.726     7.791    Alarmclock/clock_setter/clock_sec_msb_reg[0]_LDC_i_1_n_0
    SLICE_X1Y11          FDPE                                         f  Alarmclock/clock_setter/clock_sec_msb_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            Alarmclock/alarm_setter/alarm_mins_msb_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 1.856ns (23.931%)  route 5.901ns (76.069%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 f  SW_IBUF[1]_inst/O
                         net (fo=26, routed)          4.165     5.649    Alarmclock/alarm_setter/LED_OBUF[1]
    SLICE_X7Y11          LUT6 (Prop_lut6_I1_O)        0.124     5.773 f  Alarmclock/alarm_setter/alarm_mins_msb[0]_i_3/O
                         net (fo=6, routed)           0.906     6.679    Alarmclock/alarm_setter/alarm_mins_msb[0]_i_3_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I0_O)        0.124     6.803 f  Alarmclock/alarm_setter/alarm_mins_msb[3]_i_4/O
                         net (fo=2, routed)           0.830     7.633    Alarmclock/alarm_setter/alarm_mins_msb[3]_i_4_n_0
    SLICE_X6Y12          LUT5 (Prop_lut5_I3_O)        0.124     7.757 r  Alarmclock/alarm_setter/alarm_mins_msb[3]_i_1/O
                         net (fo=1, routed)           0.000     7.757    Alarmclock/alarm_setter/alarm_mins_msb[3]_i_1_n_0
    SLICE_X6Y12          FDRE                                         r  Alarmclock/alarm_setter/alarm_mins_msb_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Alarmclock/BTND_debouncer/FF1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Alarmclock/BTND_debouncer/FF2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.006%)  route 0.120ns (45.994%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE                         0.000     0.000 r  Alarmclock/BTND_debouncer/FF1_reg/C
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Alarmclock/BTND_debouncer/FF1_reg/Q
                         net (fo=3, routed)           0.120     0.261    Alarmclock/BTND_debouncer/FF1
    SLICE_X2Y28          FDRE                                         r  Alarmclock/BTND_debouncer/FF2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/BTNL_debouncer/FF1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Alarmclock/BTNL_debouncer/FF2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.128ns (46.835%)  route 0.145ns (53.165%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE                         0.000     0.000 r  Alarmclock/BTNL_debouncer/FF1_reg/C
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Alarmclock/BTNL_debouncer/FF1_reg/Q
                         net (fo=3, routed)           0.145     0.273    Alarmclock/BTNL_debouncer/FF1
    SLICE_X4Y24          FDRE                                         r  Alarmclock/BTNL_debouncer/FF2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/BTNR_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Alarmclock/alarm_setter/m_up_mem_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.635%)  route 0.155ns (52.365%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE                         0.000     0.000 r  Alarmclock/BTNR_debouncer/btn_out_reg/C
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Alarmclock/BTNR_debouncer/btn_out_reg/Q
                         net (fo=20, routed)          0.155     0.296    Alarmclock/alarm_setter/mins_up
    SLICE_X6Y13          FDRE                                         r  Alarmclock/alarm_setter/m_up_mem_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/BTNU_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Alarmclock/clock_setter/clock_hours_lsb_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.598%)  route 0.111ns (37.402%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  Alarmclock/BTNU_debouncer/btn_out_reg/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Alarmclock/BTNU_debouncer/btn_out_reg/Q
                         net (fo=15, routed)          0.111     0.252    Alarmclock/clock_setter/hrs_up
    SLICE_X7Y18          LUT6 (Prop_lut6_I4_O)        0.045     0.297 r  Alarmclock/clock_setter/clock_hours_lsb[1]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.297    Alarmclock/clock_setter/clock_hours_lsb[1]_C_i_1__0_n_0
    SLICE_X7Y18          FDCE                                         r  Alarmclock/clock_setter/clock_hours_lsb_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock/clock_mins_lsb_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Alarmclock/clock/clock_mins_lsb_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDPE                         0.000     0.000 r  Alarmclock/clock/clock_mins_lsb_reg[2]_P/C
    SLICE_X11Y7          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Alarmclock/clock/clock_mins_lsb_reg[2]_P/Q
                         net (fo=5, routed)           0.114     0.255    Alarmclock/clock/clock_mins_lsb_reg[2]_P_1
    SLICE_X10Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.300 r  Alarmclock/clock/clock_mins_lsb[2]_C_i_1/O
                         net (fo=1, routed)           0.000     0.300    Alarmclock/clock/clock_mins_lsb[2]_C_i_1_n_0
    SLICE_X10Y7          FDCE                                         r  Alarmclock/clock/clock_mins_lsb_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock/clock_sec_lsb_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Alarmclock/disp_sec_lsb_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.203ns (67.483%)  route 0.098ns (32.517%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           LDCE                         0.000     0.000 r  Alarmclock/clock/clock_sec_lsb_reg[0]_LDC/G
    SLICE_X0Y8           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Alarmclock/clock/clock_sec_lsb_reg[0]_LDC/Q
                         net (fo=5, routed)           0.098     0.256    Alarmclock/clock/clock_sec_lsb_reg[0]_P_0
    SLICE_X1Y8           LUT6 (Prop_lut6_I3_O)        0.045     0.301 r  Alarmclock/clock/disp_sec_lsb[0]_i_1/O
                         net (fo=1, routed)           0.000     0.301    Alarmclock/clock_n_126
    SLICE_X1Y8           FDRE                                         r  Alarmclock/disp_sec_lsb_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock_setter/clock_mins_lsb_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Alarmclock/clock_setter/clock_mins_lsb_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.203ns (67.165%)  route 0.099ns (32.835%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         LDCE                         0.000     0.000 r  Alarmclock/clock_setter/clock_mins_lsb_reg[0]_LDC/G
    SLICE_X11Y10         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Alarmclock/clock_setter/clock_mins_lsb_reg[0]_LDC/Q
                         net (fo=5, routed)           0.099     0.257    Alarmclock/clock_setter/clock_mins_lsb_reg[0]_P_0
    SLICE_X10Y10         LUT6 (Prop_lut6_I0_O)        0.045     0.302 r  Alarmclock/clock_setter/clock_mins_lsb[0]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.302    Alarmclock/clock_setter/clock_mins_lsb[0]_C_i_1__0_n_0
    SLICE_X10Y10         FDCE                                         r  Alarmclock/clock_setter/clock_mins_lsb_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/BTND_debouncer/FF1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Alarmclock/BTND_debouncer/btn_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.168%)  route 0.118ns (38.832%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE                         0.000     0.000 r  Alarmclock/BTND_debouncer/FF1_reg/C
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Alarmclock/BTND_debouncer/FF1_reg/Q
                         net (fo=3, routed)           0.118     0.259    Alarmclock/BTND_debouncer/FF1
    SLICE_X2Y28          LUT4 (Prop_lut4_I0_O)        0.045     0.304 r  Alarmclock/BTND_debouncer/btn_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.304    Alarmclock/BTND_debouncer/btn_out_i_1__0_n_0
    SLICE_X2Y28          FDRE                                         r  Alarmclock/BTND_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock/clock_hours_msb_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Alarmclock/clock/clock_hours_msb_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDCE                         0.000     0.000 r  Alarmclock/clock/clock_hours_msb_reg[2]_C/C
    SLICE_X13Y14         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Alarmclock/clock/clock_hours_msb_reg[2]_C/Q
                         net (fo=5, routed)           0.120     0.261    Alarmclock/clock/clock_hours_msb_reg[2]_C_0
    SLICE_X12Y14         LUT5 (Prop_lut5_I4_O)        0.045     0.306 r  Alarmclock/clock/clock_hours_msb[2]_P_i_1__0/O
                         net (fo=2, routed)           0.000     0.306    Alarmclock/clock/clock_hours_msb[2]_P_i_1__0_n_0
    SLICE_X12Y14         FDPE                                         r  Alarmclock/clock/clock_hours_msb_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alarmclock/clock/clock_mins_msb_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            Alarmclock/clock/clock_mins_msb_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y11         FDCE                         0.000     0.000 r  Alarmclock/clock/clock_mins_msb_reg[0]_C/C
    SLICE_X15Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  Alarmclock/clock/clock_mins_msb_reg[0]_C/Q
                         net (fo=6, routed)           0.120     0.261    Alarmclock/clock/clock_mins_msb_reg[0]_C_0
    SLICE_X14Y11         LUT3 (Prop_lut3_I0_O)        0.045     0.306 r  Alarmclock/clock/clock_mins_msb[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.306    Alarmclock/clock/clock_mins_msb[0]_P_i_1_n_0
    SLICE_X14Y11         FDPE                                         r  Alarmclock/clock/clock_mins_msb_reg[0]_P/D
  -------------------------------------------------------------------    -------------------





