Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8110430ed1d442d39ac9911b7f6256a4 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot stop_light_behav xil_defaultlib.stop_light -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.math_real
Compiling architecture behavior of entity xil_defaultlib.D_ff_int [d_ff_int_default]
Compiling architecture behavior of entity xil_defaultlib.D_ff_sync_reset [d_ff_sync_reset_default]
Compiling architecture behavioral of entity xil_defaultlib.to_7seg [to_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.sevenseg_disp [sevenseg_disp_default]
Compiling architecture behavioral of entity xil_defaultlib.stop_light
Built simulation snapshot stop_light_behav
