

================================================================
== Synthesis Summary Report of 'yolo_max_pool_top'
================================================================
+ General Information: 
    * Date:           Mon Nov 18 23:58:01 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        yolo_max_pool_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+----------+---------+-----------+-----------+-----+
    |                                       Modules                                       | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |          |         |           |           |     |
    |                                       & Loops                                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|   BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +-------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+----------+---------+-----------+-----------+-----+
    |+ yolo_max_pool_top                                                                  |     -|  0.16|  2076688|  2.077e+07|         -|  2076689|       -|        no|  32 (11%)|  1 (~0%)|  1449 (1%)|  2530 (4%)|    -|
    | + yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS  |     -|  0.16|  2076679|  2.077e+07|         -|  2076679|       -|        no|         -|        -|  1184 (1%)|  1939 (3%)|    -|
    |  o VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_LOOP_39_5                  |    II|  7.30|  2076677|  2.077e+07|         9|        3|  692224|       yes|         -|        -|          -|          -|    -|
    |   + window_max_pool                                                                 |    II|  0.83|        1|     10.000|         -|        1|       -|       yes|         -|        -|   49 (~0%)|  101 (~0%)|    -|
    |   + window_max_pool                                                                 |    II|  0.83|        1|     10.000|         -|        1|       -|       yes|         -|        -|   49 (~0%)|  101 (~0%)|    -|
    +-------------------------------------------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+----------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+----------------+------------+---------------+--------+----------+
| Interface      | Data Width | Address Width | Offset | Register |
+----------------+------------+---------------+--------+----------+
| s_axi_CTRL_BUS | 32         | 6             | 16     | 0        |
+----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+----------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface      | Register      | Offset | Width | Access | Description                      | Bit Fields                                                           |
+----------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CTRL_BUS | CTRL          | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CTRL_BUS | GIER          | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CTRL_BUS | IP_IER        | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CTRL_BUS | IP_ISR        | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_CTRL_BUS | output_h      | 0x10   | 32    | W      | Data signal of output_h          |                                                                      |
| s_axi_CTRL_BUS | output_w      | 0x18   | 32    | W      | Data signal of output_w          |                                                                      |
| s_axi_CTRL_BUS | input_h       | 0x20   | 32    | W      | Data signal of input_h           |                                                                      |
| s_axi_CTRL_BUS | input_w       | 0x28   | 32    | W      | Data signal of input_w           |                                                                      |
| s_axi_CTRL_BUS | input_fold_ch | 0x30   | 32    | W      | Data signal of input_fold_ch     |                                                                      |
| s_axi_CTRL_BUS | stride        | 0x38   | 32    | W      | Data signal of stride            |                                                                      |
+----------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| inStream  | both          | 112   | 1      | 1      |
| outStream | both          | 112   | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+------------------------------------+
| Argument      | Direction | Datatype                           |
+---------------+-----------+------------------------------------+
| inStream      | in        | stream<ap_axi_fp<64, 2, 5, 6>, 0>& |
| outStream     | out       | stream<ap_axi_fp<64, 2, 5, 6>, 0>& |
| output_h      | in        | ap_uint<9>                         |
| output_w      | in        | ap_uint<9>                         |
| input_h       | in        | ap_uint<9>                         |
| input_w       | in        | ap_uint<9>                         |
| input_fold_ch | in        | ap_uint<4>                         |
| stride        | in        | ap_uint<2>                         |
+---------------+-----------+------------------------------------+

* SW-to-HW Mapping
+---------------+----------------+-----------+-----------------------------------------+
| Argument      | HW Interface   | HW Type   | HW Info                                 |
+---------------+----------------+-----------+-----------------------------------------+
| inStream      | inStream       | interface |                                         |
| outStream     | outStream      | interface |                                         |
| output_h      | s_axi_CTRL_BUS | register  | name=output_h offset=0x10 range=32      |
| output_w      | s_axi_CTRL_BUS | register  | name=output_w offset=0x18 range=32      |
| input_h       | s_axi_CTRL_BUS | register  | name=input_h offset=0x20 range=32       |
| input_w       | s_axi_CTRL_BUS | register  | name=input_w offset=0x28 range=32       |
| input_fold_ch | s_axi_CTRL_BUS | register  | name=input_fold_ch offset=0x30 range=32 |
| stride        | s_axi_CTRL_BUS | register  | name=stride offset=0x38 range=32        |
+---------------+----------------+-----------+-----------------------------------------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------------------------------------+-----+--------+-------------------------+-----+--------+---------+
| Name                                                                                | DSP | Pragma | Variable                | Op  | Impl   | Latency |
+-------------------------------------------------------------------------------------+-----+--------+-------------------------+-----+--------+---------+
| + yolo_max_pool_top                                                                 | 1   |        |                         |     |        |         |
|   sub_i_i270_fu_658_p2                                                              | -   |        | sub_i_i270              | add | fabric | 0       |
|   sub_i_i87_fu_668_p2                                                               | -   |        | sub_i_i87               | add | fabric | 0       |
|   sub_i_i56_fu_678_p2                                                               | -   |        | sub_i_i56               | add | fabric | 0       |
|   sub_i_i_fu_688_p2                                                                 | -   |        | sub_i_i                 | add | fabric | 0       |
|   mul_2ns_4ns_6_1_1_U40                                                             | -   |        | mul_ln4                 | mul | auto   | 0       |
|   mul_9ns_6ns_15_1_1_U41                                                            | -   |        | mul_ln4_1               | mul | auto   | 0       |
|   mul_2ns_15ns_17_1_1_U42                                                           | -   |        | mul_ln4_2               | mul | auto   | 0       |
|   mul_mul_9ns_17ns_26_4_1_U43                                                       | 1   |        | mul_ln4_3               | mul | dsp48  | 3       |
|  + yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS | 0   |        |                         |     |        |         |
|    mul_9ns_2ns_11_1_1_U5                                                            | -   |        | conv3_i_i_i2821604      | mul | auto   | 0       |
|    row_idx_fu_935_p2                                                                | -   |        | row_idx                 | add | fabric | 0       |
|    mul_9ns_2ns_11_1_1_U6                                                            | -   |        | conv3_i_i_i3291606      | mul | auto   | 0       |
|    col_idx_fu_972_p2                                                                | -   |        | col_idx                 | add | fabric | 0       |
|    conv_count_fu_1147_p2                                                            | -   |        | conv_count              | add | fabric | 0       |
|    add_ln144_fu_1709_p2                                                             | -   |        | add_ln144               | add | fabric | 0       |
|    add_ln1027_3_fu_1189_p2                                                          | -   |        | add_ln1027_3            | add | fabric | 0       |
|    out_row_3_fu_876_p2                                                              | -   |        | out_row_3               | add | fabric | 0       |
|    mul_9ns_2ns_11_1_1_U7                                                            | -   |        | conv3_i_i_i2821604_mid1 | mul | auto   | 0       |
|    row_stride_3_fu_1049_p2                                                          | -   |        | row_stride_3            | add | fabric | 0       |
|    row_idx_mid1_fu_1065_p2                                                          | -   |        | row_idx_mid1            | add | fabric | 0       |
|    out_col_3_fu_1089_p2                                                             | -   |        | out_col_3               | add | fabric | 0       |
|    mul_9ns_2ns_11_1_1_U8                                                            | -   |        | conv3_i_i_i3291606_mid1 | mul | auto   | 0       |
|    conv_count_mid125_fu_1325_p2                                                     | -   |        | conv_count_mid125       | add | fabric | 0       |
|    add_ln144_1_fu_1746_p2                                                           | -   |        | add_ln144_1             | add | fabric | 0       |
|    col_stride_3_fu_1399_p2                                                          | -   |        | col_stride_3            | add | fabric | 0       |
|    col_idx_mid1_fu_1425_p2                                                          | -   |        | col_idx_mid1            | add | fabric | 0       |
|    conv_count_mid1_fu_1435_p2                                                       | -   |        | conv_count_mid1         | add | fabric | 0       |
|    add_ln144_2_fu_1779_p2                                                           | -   |        | add_ln144_2             | add | fabric | 0       |
|    mul_4ns_10ns_12_1_1_U9                                                           | -   |        | mul_ln871               | mul | auto   | 0       |
|    add_ln871_fu_1801_p2                                                             | -   |        | add_ln871               | add | fabric | 0       |
|    add_ln984_fu_1806_p2                                                             | -   |        | add_ln984               | add | fabric | 0       |
|    add_ln984_1_fu_1823_p2                                                           | -   |        | add_ln984_1             | add | fabric | 0       |
|    add_ln39_fu_1848_p2                                                              | -   |        | add_ln39                | add | fabric | 0       |
|    add_ln1027_fu_1628_p2                                                            | -   |        | add_ln1027              | add | fabric | 0       |
|    add_ln1027_1_fu_1640_p2                                                          | -   |        | add_ln1027_1            | add | fabric | 0       |
|    add_ln1027_2_fu_1652_p2                                                          | -   |        | add_ln1027_2            | add | fabric | 0       |
+-------------------------------------------------------------------------------------+-----+--------+-------------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------+------+------+--------+---------------------------+---------+------+---------+
| Name                          | BRAM | URAM | Pragma | Variable                  | Storage | Impl | Latency |
+-------------------------------+------+------+--------+---------------------------+---------+------+---------+
| + yolo_max_pool_top           | 32   | 0    |        |                           |         |      |         |
|   line_buff_group_0_val_V_U   | 4    | -    | yes    | line_buff_group_0_val_V   | ram_s2p | bram | 1       |
|   line_buff_group_0_val_V_1_U | 4    | -    | yes    | line_buff_group_0_val_V_1 | ram_s2p | bram | 1       |
|   line_buff_group_1_val_V_U   | 4    | -    | yes    | line_buff_group_1_val_V   | ram_s2p | bram | 1       |
|   line_buff_group_1_val_V_1_U | 4    | -    | yes    | line_buff_group_1_val_V_1 | ram_s2p | bram | 1       |
|   line_buff_group_2_val_V_U   | 4    | -    | yes    | line_buff_group_2_val_V   | ram_s2p | bram | 1       |
|   line_buff_group_2_val_V_1_U | 4    | -    | yes    | line_buff_group_2_val_V_1 | ram_s2p | bram | 1       |
|   line_buff_group_3_val_V_U   | 4    | -    | yes    | line_buff_group_3_val_V   | ram_s2p | bram | 1       |
|   line_buff_group_3_val_V_1_U | 4    | -    | yes    | line_buff_group_3_val_V_1 | ram_s2p | bram | 1       |
+-------------------------------+------+------+--------+---------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+----------------------------------------------+--------------------------------------------------------------+
| Type           | Options                                      | Location                                                     |
+----------------+----------------------------------------------+--------------------------------------------------------------+
| interface      | s_axilite port=stride bundle=CTRL_BUS        | src/yolo_max_pool.cpp:9 in yolo_max_pool_top, stride         |
| interface      | s_axilite port=input_fold_ch bundle=CTRL_BUS | src/yolo_max_pool.cpp:10 in yolo_max_pool_top, input_fold_ch |
| interface      | s_axilite port=input_w bundle=CTRL_BUS       | src/yolo_max_pool.cpp:11 in yolo_max_pool_top, input_w       |
| interface      | s_axilite port=input_h bundle=CTRL_BUS       | src/yolo_max_pool.cpp:12 in yolo_max_pool_top, input_h       |
| interface      | s_axilite port=output_w bundle=CTRL_BUS      | src/yolo_max_pool.cpp:13 in yolo_max_pool_top, output_w      |
| interface      | s_axilite port=output_h bundle=CTRL_BUS      | src/yolo_max_pool.cpp:14 in yolo_max_pool_top, output_h      |
| interface      | s_axilite port=return bundle=CTRL_BUS        | src/yolo_max_pool.cpp:15 in yolo_max_pool_top, return        |
| interface      | axis register both port=outStream            | src/yolo_max_pool.cpp:16 in yolo_max_pool_top, outStream     |
| interface      | axis register both port=inStream             | src/yolo_max_pool.cpp:17 in yolo_max_pool_top, inStream      |
| loop_tripcount | min=208 max=208 avg=208                      | src/yolo_max_pool.cpp:29 in yolo_max_pool_top                |
| loop_tripcount | min=2 max=2 avg=2                            | src/yolo_max_pool.cpp:32 in yolo_max_pool_top                |
| loop_tripcount | min=208 max=208 avg=208                      | src/yolo_max_pool.cpp:35 in yolo_max_pool_top                |
| loop_tripcount | min=2 max=2 avg=2                            | src/yolo_max_pool.cpp:38 in yolo_max_pool_top                |
| pipeline       |                                              | src/yolo_max_pool.cpp:41 in yolo_max_pool_top                |
| loop_tripcount | min=4 max=4 avg=4                            | src/yolo_max_pool.cpp:42 in yolo_max_pool_top                |
| allocation     | function instances=window_max_pool limit=2   | src/yolo_max_pool.cpp:45 in yolo_max_pool_top                |
+----------------+----------------------------------------------+--------------------------------------------------------------+


