v 20150930 2
C 30700 50200 1 0 0 74595-1.sym
{
T 31000 53040 5 10 0 0 0 0 1
device=74595
T 32400 52900 5 10 1 1 0 6 1
refdes=U?
T 31000 53250 5 10 0 0 0 0 1
footprint=SO16
}
C 26700 51100 1 0 0 connector4-1.sym
{
T 28500 52000 5 10 0 0 0 0 1
device=CONNECTOR_4
T 26700 52500 5 10 1 1 0 0 1
refdes=CONN?
}
C 30700 47200 1 0 0 74595-1.sym
{
T 31000 50040 5 10 0 0 0 0 1
device=74595
T 32400 49900 5 10 1 1 0 6 1
refdes=U?
T 31000 50250 5 10 0 0 0 0 1
footprint=SO16
}
C 30700 44200 1 0 0 74595-1.sym
{
T 31000 47040 5 10 0 0 0 0 1
device=74595
T 32400 46900 5 10 1 1 0 6 1
refdes=U?
T 31000 47250 5 10 0 0 0 0 1
footprint=SO16
}
C 30700 41200 1 0 0 74595-1.sym
{
T 31000 44040 5 10 0 0 0 0 1
device=74595
T 32400 43900 5 10 1 1 0 6 1
refdes=U?
T 31000 44250 5 10 0 0 0 0 1
footprint=SO16
}
C 30700 38200 1 0 0 74595-1.sym
{
T 31000 41040 5 10 0 0 0 0 1
device=74595
T 32400 40900 5 10 1 1 0 6 1
refdes=U?
T 31000 41250 5 10 0 0 0 0 1
footprint=SO16
}
C 30700 35200 1 0 0 74595-1.sym
{
T 31000 38040 5 10 0 0 0 0 1
device=74595
T 32400 37900 5 10 1 1 0 6 1
refdes=U?
T 31000 38250 5 10 0 0 0 0 1
footprint=SO16
}
N 28400 51300 30700 51300 4
N 28400 51600 30700 51600 4
N 28400 51900 30700 51900 4
N 28400 52200 30700 52200 4
N 30200 36600 30200 51600 4
N 30200 48600 30700 48600 4
N 30200 45600 30700 45600 4
N 30200 42600 30700 42600 4
N 30200 39600 30700 39600 4
N 30200 36600 30700 36600 4
N 29900 36900 29900 51900 4
N 29900 48900 30700 48900 4
N 29900 45900 30700 45900 4
N 29900 42900 30700 42900 4
N 29900 39900 30700 39900 4
N 29900 36900 30700 36900 4
N 29600 37200 29600 52200 4
N 29600 49200 30700 49200 4
N 29600 46200 30700 46200 4
N 29600 43200 30700 43200 4
N 29600 40200 30700 40200 4
N 29600 37200 30700 37200 4
N 30700 48300 30500 48300 4
N 30500 48300 30500 50400 4
N 30500 50400 30700 50400 4
N 30700 47400 30500 47400 4
N 30500 47400 30500 45300 4
N 30500 45300 30700 45300 4
N 30700 44400 30500 44400 4
N 30500 44400 30500 42300 4
N 30500 42300 30700 42300 4
N 30700 41400 30500 41400 4
N 30500 41400 30500 39300 4
N 30500 39300 30700 39300 4
N 30700 38400 30500 38400 4
N 30500 38400 30500 36300 4
N 30500 36300 30700 36300 4
C 30800 50000 1 180 0 gnd-1.sym
C 30800 47000 1 180 0 gnd-1.sym
C 30800 44000 1 180 0 gnd-1.sym
C 30800 41000 1 180 0 gnd-1.sym
C 30800 38000 1 180 0 gnd-1.sym
N 30700 37500 30700 37700 4
N 30700 40500 30700 40700 4
N 30700 43500 30700 43700 4
N 30700 46500 30700 46700 4
N 30700 49500 30700 49700 4
C 30800 53000 1 180 0 gnd-1.sym
N 30700 52700 30700 52500 4
C 37700 50800 1 0 0 CTS744.sym
{
T 39100 53000 5 10 1 1 0 6 1
refdes=U?
T 39000 55000 5 8 0 0 0 0 1
device=RESISTOR_ARRAY
T 39000 54400 5 8 0 0 0 0 1
footprint=CTS_744C_08
T 39000 54200 5 8 0 0 0 0 1
value=744C083470JP
T 39000 54000 5 8 0 0 0 0 1
symversion=1.0
}
C 43400 48800 1 0 0 CTS744.sym
{
T 44800 51000 5 10 1 1 0 6 1
refdes=U?
T 44700 53000 5 8 0 0 0 0 1
device=RESISTOR_ARRAY
T 44700 52400 5 8 0 0 0 0 1
footprint=CTS_744C_08
T 44700 52200 5 8 0 0 0 0 1
value=744C083470JP
T 44700 52000 5 8 0 0 0 0 1
symversion=1.0
}
C 43400 46000 1 0 0 CTS744.sym
{
T 44800 48200 5 10 1 1 0 6 1
refdes=U?
T 44700 50200 5 8 0 0 0 0 1
device=RESISTOR_ARRAY
T 44700 49600 5 8 0 0 0 0 1
footprint=CTS_744C_08
T 44700 49400 5 8 0 0 0 0 1
value=744C083470JP
T 44700 49200 5 8 0 0 0 0 1
symversion=1.0
}
C 43400 41300 1 0 0 CTS744.sym
{
T 44800 43500 5 10 1 1 0 6 1
refdes=U?
T 44700 45500 5 8 0 0 0 0 1
device=RESISTOR_ARRAY
T 44700 44900 5 8 0 0 0 0 1
footprint=CTS_744C_08
T 44700 44700 5 8 0 0 0 0 1
value=744C083470JP
T 44700 44500 5 8 0 0 0 0 1
symversion=1.0
}
C 38300 36800 1 0 0 CTS744.sym
{
T 39700 39000 5 10 1 1 0 6 1
refdes=U?
T 39600 41000 5 8 0 0 0 0 1
device=RESISTOR_ARRAY
T 39600 40400 5 8 0 0 0 0 1
footprint=CTS_744C_08
T 39600 40200 5 8 0 0 0 0 1
value=744C083470JP
T 39600 40000 5 8 0 0 0 0 1
symversion=1.0
}
C 38200 33700 1 0 0 CTS744.sym
{
T 39600 35900 5 10 1 1 0 6 1
refdes=U?
T 39500 37900 5 8 0 0 0 0 1
device=RESISTOR_ARRAY
T 39500 37300 5 8 0 0 0 0 1
footprint=CTS_744C_08
T 39500 37100 5 8 0 0 0 0 1
value=744C083470JP
T 39500 36900 5 8 0 0 0 0 1
symversion=1.0
}
C 40500 53000 1 0 0 npn-3.sym
{
T 41400 53500 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 41400 53500 5 10 1 1 0 0 1
refdes=Q?
}
C 46800 54200 1 180 0 connector4-1.sym
{
T 45000 53300 5 10 0 0 180 0 1
device=CONNECTOR_4
T 46800 52800 5 10 1 1 180 0 1
refdes=CONN?
}
C 41400 51800 1 0 0 npn-3.sym
{
T 42300 52300 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 42300 52300 5 10 1 1 0 0 1
refdes=Q?
}
C 39600 54200 1 0 0 npn-3.sym
{
T 40500 54700 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 40500 54700 5 10 1 1 0 0 1
refdes=Q?
}
N 32700 52500 37800 52500 4
N 32700 52200 37300 52200 4
N 37300 52200 37300 52100 4
N 37300 52100 37800 52100 4
N 32700 51900 37300 51900 4
N 37300 51900 37300 51700 4
N 37300 51700 37800 51700 4
N 32700 51600 37300 51600 4
N 37300 51600 37300 51300 4
N 37300 51300 37800 51300 4
C 40100 53700 1 0 0 gnd-1.sym
N 40200 54200 40200 54000 4
C 41000 52500 1 0 0 gnd-1.sym
C 41900 51300 1 0 0 gnd-1.sym
N 41100 53000 41100 52800 4
N 42000 51800 42000 51600 4
N 39400 52500 39400 54700 4
N 39400 54700 39600 54700 4
N 39400 52100 40000 52100 4
N 40000 52100 40000 53500 4
N 40000 53500 40500 53500 4
N 39400 51700 40400 51700 4
N 40400 51700 40400 52300 4
N 40400 52300 41400 52300 4
N 45100 53100 42400 53100 4
N 42400 53100 42400 55200 4
N 42400 55200 40200 55200 4
N 45100 53400 42800 53400 4
N 42800 53400 42800 54000 4
N 42800 54000 41100 54000 4
N 45100 53700 42000 53700 4
N 42000 53700 42000 52800 4
C 44400 53900 1 0 0 nc-left-1.sym
{
T 44400 54300 5 10 0 0 0 0 1
value=NoConnection
T 44400 54700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 39600 51200 1 0 0 nc-right-1.sym
{
T 39700 51700 5 10 0 0 0 0 1
value=NoConnection
T 39700 51900 5 10 0 0 0 0 1
device=DRC_Directive
}
N 44900 54000 45100 54000 4
C 61100 56900 1 180 0 connector5-1.sym
{
T 59300 55400 5 10 0 0 180 0 1
device=CONNECTOR_5
T 61200 57200 5 10 1 1 180 0 1
refdes=CONN?
}
C 61100 55300 1 180 0 connector5-1.sym
{
T 59300 53800 5 10 0 0 180 0 1
device=CONNECTOR_5
T 61000 53600 5 10 1 1 180 0 1
refdes=CONN?
}
C 26200 54600 1 0 0 hole-1.sym
{
T 26200 54600 5 10 0 1 0 0 1
device=HOLE
T 26200 54600 5 10 0 1 0 0 1
footprint=hole_M3
T 26200 54600 5 10 0 1 0 0 1
pintype=pas
T 26400 55200 5 10 1 1 0 4 1
refdes=H1
}
C 26900 54600 1 0 0 hole-1.sym
{
T 26900 54600 5 10 0 1 0 0 1
device=HOLE
T 26900 54600 5 10 0 1 0 0 1
footprint=hole_M3
T 26900 54600 5 10 0 1 0 0 1
pintype=pas
T 27100 55200 5 10 1 1 0 4 1
refdes=H2
}
C 27600 54600 1 0 0 hole-1.sym
{
T 27600 54600 5 10 0 1 0 0 1
device=HOLE
T 27600 54600 5 10 0 1 0 0 1
footprint=hole_M3
T 27600 54600 5 10 0 1 0 0 1
pintype=pas
T 27800 55200 5 10 1 1 0 4 1
refdes=H3
}
C 28300 54600 1 0 0 hole-1.sym
{
T 28300 54600 5 10 0 1 0 0 1
device=HOLE
T 28300 54600 5 10 0 1 0 0 1
footprint=hole_M3
T 28300 54600 5 10 0 1 0 0 1
pintype=pas
T 28500 55200 5 10 1 1 0 4 1
refdes=H4
}
C 26200 54000 1 0 0 nc-bottom-1.sym
{
T 26200 54600 5 10 0 0 0 0 1
value=NoConnection
T 26200 55000 5 10 0 0 0 0 1
device=DRC_Directive
}
N 26400 54600 26400 54400 4
N 28500 54400 28500 54600 4
N 27100 54600 27100 54400 4
N 27800 54600 27800 54400 4
C 26900 54000 1 0 0 nc-bottom-1.sym
{
T 26900 54600 5 10 0 0 0 0 1
value=NoConnection
T 26900 55000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 27600 54000 1 0 0 nc-bottom-1.sym
{
T 27600 54600 5 10 0 0 0 0 1
value=NoConnection
T 27600 55000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 28300 54000 1 0 0 nc-bottom-1.sym
{
T 28300 54600 5 10 0 0 0 0 1
value=NoConnection
T 28300 55000 5 10 0 0 0 0 1
device=DRC_Directive
}
N 43500 50500 37100 50500 4
N 37100 50500 37100 51300 4
N 37100 51300 32700 51300 4
N 43500 50100 36900 50100 4
N 36900 50100 36900 51000 4
N 36900 51000 32700 51000 4
N 43500 49700 36700 49700 4
N 36700 49700 36700 50700 4
N 36700 50700 32700 50700 4
N 43500 49300 36500 49300 4
N 36500 49300 36500 50400 4
N 36500 50400 32700 50400 4
C 48400 54500 1 0 0 npn-3.sym
{
T 49300 55000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 49300 55000 5 10 1 1 0 0 1
refdes=Q?
}
C 49300 53300 1 0 0 npn-3.sym
{
T 50200 53800 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 50200 53800 5 10 1 1 0 0 1
refdes=Q?
}
C 47500 55700 1 0 0 npn-3.sym
{
T 48400 56200 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 48400 56200 5 10 1 1 0 0 1
refdes=Q?
}
C 48000 55200 1 0 0 gnd-1.sym
N 48100 55700 48100 55500 4
C 48900 54000 1 0 0 gnd-1.sym
C 49800 52800 1 0 0 gnd-1.sym
N 49000 54500 49000 54300 4
N 49900 53300 49900 53100 4
N 47500 50500 47500 56200 4
N 48400 50100 48400 55000 4
N 48100 56700 59400 56700 4
N 45100 50500 47500 50500 4
N 45100 50100 48400 50100 4
N 45100 49700 49300 49700 4
C 50200 52100 1 0 0 npn-3.sym
{
T 51100 52600 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 51100 52600 5 10 1 1 0 0 1
refdes=Q?
}
C 50700 51600 1 0 0 gnd-1.sym
N 50800 52100 50800 51900 4
C 51100 50900 1 0 0 npn-3.sym
{
T 52000 51400 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 52000 51400 5 10 1 1 0 0 1
refdes=Q?
}
C 51600 50400 1 0 0 gnd-1.sym
N 51700 50900 51700 50700 4
C 52000 49700 1 0 0 npn-3.sym
{
T 52900 50200 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 52900 50200 5 10 1 1 0 0 1
refdes=Q?
}
C 52500 49200 1 0 0 gnd-1.sym
N 52600 49700 52600 49500 4
C 52900 48500 1 0 0 npn-3.sym
{
T 53800 49000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 53800 49000 5 10 1 1 0 0 1
refdes=Q?
}
C 53400 48000 1 0 0 gnd-1.sym
N 53500 48500 53500 48300 4
C 53800 47300 1 0 0 npn-3.sym
{
T 54700 47800 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 54700 47800 5 10 1 1 0 0 1
refdes=Q?
}
C 54300 46800 1 0 0 gnd-1.sym
N 54400 47300 54400 47100 4
C 54700 46100 1 0 0 npn-3.sym
{
T 55600 46600 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 55600 46600 5 10 1 1 0 0 1
refdes=Q?
}
C 55200 45600 1 0 0 gnd-1.sym
N 55300 46100 55300 45900 4
C 55600 44900 1 0 0 npn-3.sym
{
T 56500 45400 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 56500 45400 5 10 1 1 0 0 1
refdes=Q?
}
C 56100 44400 1 0 0 gnd-1.sym
N 56200 44900 56200 44700 4
N 45100 49300 50200 49300 4
C 43900 48500 1 0 0 resistor-1.sym
{
T 44200 48900 5 10 0 0 0 0 1
device=RESISTOR
T 43700 48700 5 10 1 1 0 0 1
refdes=R?
}
C 43900 45700 1 0 0 resistor-1.sym
{
T 44200 46100 5 10 0 0 0 0 1
device=RESISTOR
T 43700 45900 5 10 1 1 0 0 1
refdes=R?
}
N 32700 49500 36300 49500 4
N 36300 48600 36300 49500 4
N 36300 48600 43900 48600 4
N 44800 48600 51100 48600 4
N 32700 49200 36100 49200 4
N 36100 47700 36100 49200 4
N 36100 47700 43500 47700 4
N 43500 47300 35900 47300 4
N 35900 47300 35900 48900 4
N 35900 48900 32700 48900 4
N 32700 48600 35700 48600 4
N 35700 46900 35700 48600 4
N 35700 46900 43500 46900 4
N 32700 48300 35500 48300 4
N 35500 48300 35500 46500 4
N 35500 46500 43500 46500 4
N 32700 48000 35300 48000 4
N 35300 45800 35300 48000 4
N 35300 45800 43900 45800 4
N 45100 47700 52000 47700 4
N 45100 47300 52900 47300 4
N 45100 46900 53800 46900 4
N 45100 46500 54700 46500 4
N 44800 45800 51300 45800 4
N 51300 45800 51300 45400 4
N 51300 45400 55600 45400 4
N 59400 56400 49000 56400 4
N 49000 56400 49000 55500 4
N 59400 56100 49900 56100 4
N 49900 56100 49900 54300 4
N 59400 55800 50800 55800 4
N 50800 55800 50800 53100 4
N 59400 55500 51700 55500 4
N 51700 55500 51700 51900 4
N 59400 55100 52600 55100 4
N 52600 50700 52600 55100 4
N 59400 54800 53500 54800 4
N 53500 54800 53500 49500 4
N 59400 54500 54400 54500 4
N 54400 54500 54400 48300 4
N 59400 54200 55300 54200 4
N 55300 54200 55300 47100 4
N 59400 53900 56200 53900 4
N 56200 53900 56200 45900 4
C 56400 43700 1 180 0 connector6-1.sym
{
T 54600 41900 5 10 0 0 180 0 1
device=CONNECTOR_6
T 56300 41700 5 10 1 1 180 0 1
refdes=CONN?
}
C 49000 41300 1 0 0 npn-3.sym
{
T 49900 41800 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 49900 41800 5 10 1 1 0 0 1
refdes=Q?
}
C 49900 40100 1 0 0 npn-3.sym
{
T 50800 40600 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 50800 40600 5 10 1 1 0 0 1
refdes=Q?
}
C 48100 42500 1 0 0 npn-3.sym
{
T 49000 43000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 49000 43000 5 10 1 1 0 0 1
refdes=Q?
}
C 48600 42000 1 0 0 gnd-1.sym
N 48700 42500 48700 42300 4
C 49500 40800 1 0 0 gnd-1.sym
C 50400 39600 1 0 0 gnd-1.sym
N 49600 41300 49600 41100 4
N 50500 40100 50500 39900 4
N 45100 43000 48100 43000 4
N 48100 41800 49000 41800 4
N 47800 40600 49900 40600 4
C 50800 38900 1 0 0 npn-3.sym
{
T 51700 39400 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 51700 39400 5 10 1 1 0 0 1
refdes=Q?
}
C 51300 38400 1 0 0 gnd-1.sym
N 51400 38900 51400 38700 4
C 51700 37700 1 0 0 npn-3.sym
{
T 52600 38200 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 52600 38200 5 10 1 1 0 0 1
refdes=Q?
}
C 52200 37200 1 0 0 gnd-1.sym
N 52300 37700 52300 37500 4
C 52600 36500 1 0 0 npn-3.sym
{
T 53500 37000 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 53500 37000 5 10 1 1 0 0 1
refdes=Q?
}
C 53100 36000 1 0 0 gnd-1.sym
N 53200 36500 53200 36300 4
N 47500 39400 50800 39400 4
N 47200 38200 51700 38200 4
N 46900 37000 52600 37000 4
N 39400 51300 39600 51300 4
C 32900 47600 1 0 0 nc-right-1.sym
{
T 33000 48100 5 10 0 0 0 0 1
value=NoConnection
T 33000 48300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 32900 47300 1 0 0 nc-right-1.sym
{
T 33000 47800 5 10 0 0 0 0 1
value=NoConnection
T 33000 48000 5 10 0 0 0 0 1
device=DRC_Directive
}
N 32700 47700 32900 47700 4
N 32700 47400 32900 47400 4
N 32700 46500 35100 46500 4
N 35100 43000 35100 46500 4
N 35100 43000 43500 43000 4
N 45100 42600 48100 42600 4
N 48100 42600 48100 41800 4
N 45100 42200 47800 42200 4
N 47800 42200 47800 40600 4
N 45100 41800 47500 41800 4
N 47500 41800 47500 39400 4
N 48700 43500 54700 43500 4
N 54700 43200 49600 43200 4
N 49600 43200 49600 42300 4
N 54700 42900 50500 42900 4
N 50500 42900 50500 41100 4
N 54700 42600 51400 42600 4
N 51400 42600 51400 39900 4
N 49300 49700 49300 53800 4
N 50200 49300 50200 52600 4
N 51100 48600 51100 51400 4
N 52000 47700 52000 50200 4
N 52900 47300 52900 49000 4
N 53800 46900 53800 47800 4
N 54700 46500 54700 46600 4
N 54700 42300 52300 42300 4
N 52300 42300 52300 38700 4
N 54700 42000 53200 42000 4
N 53200 42000 53200 37500 4
N 32700 46200 34900 46200 4
N 34900 42600 34900 46200 4
N 34900 42600 43500 42600 4
N 32700 45900 34700 45900 4
N 34700 42200 34700 45900 4
N 34700 42200 43500 42200 4
N 32700 45600 34500 45600 4
N 34500 41800 34500 45600 4
N 34500 41800 43500 41800 4
C 43900 41000 1 0 0 resistor-1.sym
{
T 44200 41400 5 10 0 0 0 0 1
device=RESISTOR
T 43700 41200 5 10 1 1 0 0 1
refdes=R?
}
C 43900 40600 1 0 0 resistor-1.sym
{
T 44200 41000 5 10 0 0 0 0 1
device=RESISTOR
T 43700 40800 5 10 1 1 0 0 1
refdes=R?
}
N 32700 45300 34300 45300 4
N 34300 41100 34300 45300 4
N 34300 41100 43900 41100 4
N 32700 45000 34100 45000 4
N 34100 45000 34100 40700 4
N 34100 40700 43900 40700 4
N 44800 41100 47200 41100 4
N 47200 41100 47200 38200 4
N 44800 40700 46900 40700 4
N 46900 40700 46900 37000 4
