
Lampe.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000f7e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000ba  00800060  00000f7e  00000ff2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000024d  0080011a  00001038  000010ac  2**0
                  ALLOC
  3 .debug_aranges 00000040  00000000  00000000  000010ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000039d  00000000  00000000  000010ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000a81  00000000  00000000  00001489  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000039b  00000000  00000000  00001f0a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000b06  00000000  00000000  000022a5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000001e0  00000000  00000000  00002dac  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000003e2  00000000  00000000  00002f8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000003bd  00000000  00000000  0000336e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000048  00000000  00000000  0000372b  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	37 c4       	rjmp	.+2158   	; 0x87a <__vector_5>
   c:	11 c4       	rjmp	.+2082   	; 0x830 <__vector_6>
   e:	67 c4       	rjmp	.+2254   	; 0x8de <__vector_7>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	6c c0       	rjmp	.+216    	; 0xf0 <__vector_11>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	11 e0       	ldi	r17, 0x01	; 1
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	ee e7       	ldi	r30, 0x7E	; 126
  3a:	ff e0       	ldi	r31, 0x0F	; 15
  3c:	02 c0       	rjmp	.+4      	; 0x42 <.do_copy_data_start>

0000003e <.do_copy_data_loop>:
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0

00000042 <.do_copy_data_start>:
  42:	aa 31       	cpi	r26, 0x1A	; 26
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <.do_copy_data_loop>

00000048 <__do_clear_bss>:
  48:	13 e0       	ldi	r17, 0x03	; 3
  4a:	aa e1       	ldi	r26, 0x1A	; 26
  4c:	b1 e0       	ldi	r27, 0x01	; 1
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	a7 36       	cpi	r26, 0x67	; 103
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	18 d3       	rcall	.+1584   	; 0x68a <main>
  5a:	8f c7       	rjmp	.+3870   	; 0xf7a <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <clear_buffers>:
  * \brief  clears buffers
  *
  *         resets adbuffer and signbuffer		
  *
  */
void clear_buffers(){
  5e:	81 e0       	ldi	r24, 0x01	; 1
  60:	90 e0       	ldi	r25, 0x00	; 0
  62:	90 93 15 01 	sts	0x0115, r25
  66:	80 93 14 01 	sts	0x0114, r24
	signbuf_empty = TRUE;
	nextSchildOverwriteslot=0;
  6a:	10 92 2d 01 	sts	0x012D, r1
  6e:	10 92 2c 01 	sts	0x012C, r1
	nextSchildShowslot=0;
  72:	10 92 2f 01 	sts	0x012F, r1
  76:	10 92 2e 01 	sts	0x012E, r1
	Schildslotsused=0;
  7a:	10 92 31 01 	sts	0x0131, r1
  7e:	10 92 30 01 	sts	0x0130, r1

	adbuf_empty = TRUE;
  82:	90 93 17 01 	sts	0x0117, r25
  86:	80 93 16 01 	sts	0x0116, r24
	nextAdShowslot=0;
  8a:	10 92 35 01 	sts	0x0135, r1
  8e:	10 92 34 01 	sts	0x0134, r1
	nextAdOverwriteslot=0;
  92:	10 92 33 01 	sts	0x0133, r1
  96:	10 92 32 01 	sts	0x0132, r1
	Adslotsused=0;
  9a:	10 92 37 01 	sts	0x0137, r1
  9e:	10 92 36 01 	sts	0x0136, r1
	#ifdef DEBUG
	sprintf(tempstring, "BUFFERS CLEARED \r\n");
	uartSW_puts(tempstring);
	#endif
};
  a2:	08 95       	ret

000000a4 <get_csum_index>:
  *
  * \return	            index of checksum in recievebuffer
  *
  */

int get_csum_index(){
  a4:	20 e0       	ldi	r18, 0x00	; 0
  a6:	30 e0       	ldi	r19, 0x00	; 0
  a8:	02 c0       	rjmp	.+4      	; 0xae <get_csum_index+0xa>
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
  aa:	2f 5f       	subi	r18, 0xFF	; 255
  ac:	3f 4f       	sbci	r19, 0xFF	; 255
  *
  */

int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
  ae:	f9 01       	movw	r30, r18
  b0:	e4 56       	subi	r30, 0x64	; 100
  b2:	ff 4f       	sbci	r31, 0xFF	; 255
  b4:	80 81       	ld	r24, Z
  b6:	88 23       	and	r24, r24
  b8:	c1 f7       	brne	.-16     	; 0xaa <get_csum_index+0x6>
  ba:	02 c0       	rjmp	.+4      	; 0xc0 <get_csum_index+0x1c>
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
		csumindex--;
  bc:	21 50       	subi	r18, 0x01	; 1
  be:	30 40       	sbci	r19, 0x00	; 0
int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
  c0:	80 81       	ld	r24, Z
  c2:	31 97       	sbiw	r30, 0x01	; 1
  c4:	8c 37       	cpi	r24, 0x7C	; 124
  c6:	d1 f7       	brne	.-12     	; 0xbc <get_csum_index+0x18>
  c8:	2f 5f       	subi	r18, 0xFF	; 255
  ca:	3f 4f       	sbci	r19, 0xFF	; 255
		csumindex--;
	}
	csumindex++;
	return(csumindex);
}
  cc:	c9 01       	movw	r24, r18
  ce:	08 95       	ret

000000d0 <set_send_trace>:
  *
  * \param	parameter   Auszugebender Parameter
  * \return	            Status-Code
  *
  */
void set_send_trace(){
  d0:	80 91 9e 00 	lds	r24, 0x009E
  d4:	80 33       	cpi	r24, 0x30	; 48
  d6:	29 f4       	brne	.+10     	; 0xe2 <set_send_trace+0x12>
	if(rcvbuf[2]=='0'){
		send_trace_mode=FALSE;
  d8:	10 92 2b 01 	sts	0x012B, r1
  dc:	10 92 2a 01 	sts	0x012A, r1
  e0:	08 95       	ret
	}	else	{
			send_trace_mode=TRUE;
  e2:	81 e0       	ldi	r24, 0x01	; 1
  e4:	90 e0       	ldi	r25, 0x00	; 0
  e6:	90 93 2b 01 	sts	0x012B, r25
  ea:	80 93 2a 01 	sts	0x012A, r24
  ee:	08 95       	ret

000000f0 <__vector_11>:
/// ****************************************
/// ******    ISR RX           *************
/// ****************************************

ISR(USART_RXC_vect)
{
  f0:	1f 92       	push	r1
  f2:	0f 92       	push	r0
  f4:	0f b6       	in	r0, 0x3f	; 63
  f6:	0f 92       	push	r0
  f8:	11 24       	eor	r1, r1
  fa:	2f 93       	push	r18
  fc:	3f 93       	push	r19
  fe:	4f 93       	push	r20
 100:	5f 93       	push	r21
 102:	6f 93       	push	r22
 104:	7f 93       	push	r23
 106:	8f 93       	push	r24
 108:	9f 93       	push	r25
 10a:	af 93       	push	r26
 10c:	bf 93       	push	r27
 10e:	ef 93       	push	r30
 110:	ff 93       	push	r31
// Code to be executed when the USART receives a byte here
	char tempchar=uart_getc();
 112:	30 d3       	rcall	.+1632   	; 0x774 <uart_getc>
 114:	28 2f       	mov	r18, r24

	if(!setupmode){
 116:	80 91 18 01 	lds	r24, 0x0118
 11a:	90 91 19 01 	lds	r25, 0x0119
 11e:	89 2b       	or	r24, r25
 120:	09 f0       	breq	.+2      	; 0x124 <__vector_11+0x34>
 122:	4c c0       	rjmp	.+152    	; 0x1bc <__vector_11+0xcc>
		switch (tempchar) {
 124:	2c 33       	cpi	r18, 0x3C	; 60
 126:	39 f0       	breq	.+14     	; 0x136 <__vector_11+0x46>
 128:	a0 91 1a 01 	lds	r26, 0x011A
 12c:	b0 91 1b 01 	lds	r27, 0x011B
 130:	2e 33       	cpi	r18, 0x3E	; 62
 132:	89 f5       	brne	.+98     	; 0x196 <__vector_11+0xa6>
 134:	0d c0       	rjmp	.+26     	; 0x150 <__vector_11+0x60>
			case '<': 	{
				if (rcvbuf_receiving){
 136:	80 91 24 01 	lds	r24, 0x0124
 13a:	90 91 25 01 	lds	r25, 0x0125
 13e:	89 2b       	or	r24, r25
 140:	19 f5       	brne	.+70     	; 0x188 <__vector_11+0x98>
					rcvbuf_invalid = TRUE;
				}
				else {
					rcvbuf_receiving = TRUE;
 142:	81 e0       	ldi	r24, 0x01	; 1
 144:	90 e0       	ldi	r25, 0x00	; 0
 146:	90 93 25 01 	sts	0x0125, r25
 14a:	80 93 24 01 	sts	0x0124, r24
 14e:	17 c0       	rjmp	.+46     	; 0x17e <__vector_11+0x8e>
					rcvbuf_iterator = 0;
				}
				break;
			}
			case '>': 	{
				if(rcvbuf_iterator<RCVBUFSIZE){
 150:	a8 37       	cpi	r26, 0x78	; 120
 152:	b1 05       	cpc	r27, r1
 154:	cc f4       	brge	.+50     	; 0x188 <__vector_11+0x98>
					if(rcvbuf_receiving){
 156:	80 91 24 01 	lds	r24, 0x0124
 15a:	90 91 25 01 	lds	r25, 0x0125
 15e:	89 2b       	or	r24, r25
 160:	09 f4       	brne	.+2      	; 0x164 <__vector_11+0x74>
 162:	46 c0       	rjmp	.+140    	; 0x1f0 <__vector_11+0x100>
						packet_received = TRUE;
 164:	81 e0       	ldi	r24, 0x01	; 1
 166:	90 e0       	ldi	r25, 0x00	; 0
 168:	90 93 29 01 	sts	0x0129, r25
 16c:	80 93 28 01 	sts	0x0128, r24
						rcvbuf_receiving = FALSE;
 170:	10 92 25 01 	sts	0x0125, r1
 174:	10 92 24 01 	sts	0x0124, r1
						rcvbuf[rcvbuf_iterator]='\0';
 178:	a4 56       	subi	r26, 0x64	; 100
 17a:	bf 4f       	sbci	r27, 0xFF	; 255
 17c:	1c 92       	st	X, r1
						rcvbuf_iterator=0;
 17e:	10 92 1b 01 	sts	0x011B, r1
 182:	10 92 1a 01 	sts	0x011A, r1
 186:	34 c0       	rjmp	.+104    	; 0x1f0 <__vector_11+0x100>
					}
				}
				else{
					rcvbuf_invalid = TRUE;
 188:	81 e0       	ldi	r24, 0x01	; 1
 18a:	90 e0       	ldi	r25, 0x00	; 0
 18c:	90 93 27 01 	sts	0x0127, r25
 190:	80 93 26 01 	sts	0x0126, r24
 194:	2d c0       	rjmp	.+90     	; 0x1f0 <__vector_11+0x100>
				}
				break;
			}

			default:	{	
				if(rcvbuf_iterator<RCVBUFSIZE && !packet_received){
 196:	a8 37       	cpi	r26, 0x78	; 120
 198:	b1 05       	cpc	r27, r1
 19a:	54 f5       	brge	.+84     	; 0x1f0 <__vector_11+0x100>
 19c:	80 91 28 01 	lds	r24, 0x0128
 1a0:	90 91 29 01 	lds	r25, 0x0129
 1a4:	89 2b       	or	r24, r25
 1a6:	21 f5       	brne	.+72     	; 0x1f0 <__vector_11+0x100>
					rcvbuf[rcvbuf_iterator]=tempchar;
 1a8:	fd 01       	movw	r30, r26
 1aa:	e4 56       	subi	r30, 0x64	; 100
 1ac:	ff 4f       	sbci	r31, 0xFF	; 255
 1ae:	20 83       	st	Z, r18
					rcvbuf_iterator++;
 1b0:	11 96       	adiw	r26, 0x01	; 1
 1b2:	b0 93 1b 01 	sts	0x011B, r27
 1b6:	a0 93 1a 01 	sts	0x011A, r26
 1ba:	1a c0       	rjmp	.+52     	; 0x1f0 <__vector_11+0x100>
					//rcvbuf_invalid = TRUE;
				}
			}
		}
	}	else{
			if(tempchar!='O' && tempchar!='K' && tempchar!='\r'  && rcvbuf_iterator<RCVBUFSIZE){
 1bc:	2f 34       	cpi	r18, 0x4F	; 79
 1be:	c1 f0       	breq	.+48     	; 0x1f0 <__vector_11+0x100>
 1c0:	2b 34       	cpi	r18, 0x4B	; 75
 1c2:	b1 f0       	breq	.+44     	; 0x1f0 <__vector_11+0x100>
 1c4:	2d 30       	cpi	r18, 0x0D	; 13
 1c6:	a1 f0       	breq	.+40     	; 0x1f0 <__vector_11+0x100>
 1c8:	80 91 1a 01 	lds	r24, 0x011A
 1cc:	90 91 1b 01 	lds	r25, 0x011B
 1d0:	88 37       	cpi	r24, 0x78	; 120
 1d2:	91 05       	cpc	r25, r1
 1d4:	6c f4       	brge	.+26     	; 0x1f0 <__vector_11+0x100>
				rcvbuf[rcvbuf_iterator]=tempchar;
 1d6:	fc 01       	movw	r30, r24
 1d8:	e4 56       	subi	r30, 0x64	; 100
 1da:	ff 4f       	sbci	r31, 0xFF	; 255
 1dc:	20 83       	st	Z, r18
				rcvbuf_iterator++;
 1de:	fc 01       	movw	r30, r24
 1e0:	31 96       	adiw	r30, 0x01	; 1
 1e2:	f0 93 1b 01 	sts	0x011B, r31
 1e6:	e0 93 1a 01 	sts	0x011A, r30
				rcvbuf[rcvbuf_iterator]='\0';
 1ea:	e4 56       	subi	r30, 0x64	; 100
 1ec:	ff 4f       	sbci	r31, 0xFF	; 255
 1ee:	10 82       	st	Z, r1
			}
		}
}
 1f0:	ff 91       	pop	r31
 1f2:	ef 91       	pop	r30
 1f4:	bf 91       	pop	r27
 1f6:	af 91       	pop	r26
 1f8:	9f 91       	pop	r25
 1fa:	8f 91       	pop	r24
 1fc:	7f 91       	pop	r23
 1fe:	6f 91       	pop	r22
 200:	5f 91       	pop	r21
 202:	4f 91       	pop	r20
 204:	3f 91       	pop	r19
 206:	2f 91       	pop	r18
 208:	0f 90       	pop	r0
 20a:	0f be       	out	0x3f, r0	; 63
 20c:	0f 90       	pop	r0
 20e:	1f 90       	pop	r1
 210:	18 95       	reti

00000212 <send_next_ad>:
}

//************************************
// 
//************************************
void send_next_ad(){
 212:	8c e3       	ldi	r24, 0x3C	; 60
 214:	d4 d2       	rcall	.+1448   	; 0x7be <uartSW_putc>
	uartSW_putc('<');
	uartSW_puts(adbuffer[nextAdShowslot]);
 216:	20 91 34 01 	lds	r18, 0x0134
 21a:	30 91 35 01 	lds	r19, 0x0135
 21e:	88 e7       	ldi	r24, 0x78	; 120
 220:	90 e0       	ldi	r25, 0x00	; 0
 222:	ac 01       	movw	r20, r24
 224:	24 9f       	mul	r18, r20
 226:	c0 01       	movw	r24, r0
 228:	25 9f       	mul	r18, r21
 22a:	90 0d       	add	r25, r0
 22c:	34 9f       	mul	r19, r20
 22e:	90 0d       	add	r25, r0
 230:	11 24       	eor	r1, r1
 232:	81 50       	subi	r24, 0x01	; 1
 234:	9e 4f       	sbci	r25, 0xFE	; 254
 236:	dd d2       	rcall	.+1466   	; 0x7f2 <uartSW_puts>
	uartSW_putc('>');
 238:	8e e3       	ldi	r24, 0x3E	; 62
 23a:	c1 d2       	rcall	.+1410   	; 0x7be <uartSW_putc>
	nextAdShowslot=(nextAdShowslot+1)%Adslotsused;
 23c:	80 91 34 01 	lds	r24, 0x0134
 240:	90 91 35 01 	lds	r25, 0x0135
 244:	60 91 36 01 	lds	r22, 0x0136
 248:	70 91 37 01 	lds	r23, 0x0137
 24c:	01 96       	adiw	r24, 0x01	; 1
 24e:	37 d6       	rcall	.+3182   	; 0xebe <__divmodhi4>
 250:	90 93 35 01 	sts	0x0135, r25
 254:	80 93 34 01 	sts	0x0134, r24
}
 258:	08 95       	ret

0000025a <send_next_sign>:
}

//************************************
// 
//************************************
void send_next_sign(){
 25a:	8c e3       	ldi	r24, 0x3C	; 60
 25c:	b0 d2       	rcall	.+1376   	; 0x7be <uartSW_putc>
	uartSW_putc('<');
	uartSW_puts(schildbuffer[nextSchildShowslot]);
 25e:	20 91 2e 01 	lds	r18, 0x012E
 262:	30 91 2f 01 	lds	r19, 0x012F
 266:	8c e3       	ldi	r24, 0x3C	; 60
 268:	90 e0       	ldi	r25, 0x00	; 0
 26a:	ac 01       	movw	r20, r24
 26c:	24 9f       	mul	r18, r20
 26e:	c0 01       	movw	r24, r0
 270:	25 9f       	mul	r18, r21
 272:	90 0d       	add	r25, r0
 274:	34 9f       	mul	r19, r20
 276:	90 0d       	add	r25, r0
 278:	11 24       	eor	r1, r1
 27a:	8c 5b       	subi	r24, 0xBC	; 188
 27c:	9e 4f       	sbci	r25, 0xFE	; 254
 27e:	b9 d2       	rcall	.+1394   	; 0x7f2 <uartSW_puts>
	uartSW_putc('>');
 280:	8e e3       	ldi	r24, 0x3E	; 62
 282:	9d d2       	rcall	.+1338   	; 0x7be <uartSW_putc>
	nextSchildShowslot=(nextSchildShowslot+1)%Schildslotsused;
 284:	80 91 2e 01 	lds	r24, 0x012E
 288:	90 91 2f 01 	lds	r25, 0x012F
 28c:	60 91 30 01 	lds	r22, 0x0130
 290:	70 91 31 01 	lds	r23, 0x0131
 294:	01 96       	adiw	r24, 0x01	; 1
 296:	13 d6       	rcall	.+3110   	; 0xebe <__divmodhi4>
 298:	90 93 2f 01 	sts	0x012F, r25
 29c:	80 93 2e 01 	sts	0x012E, r24
}
 2a0:	08 95       	ret

000002a2 <forward_packet>:
}

//************************************
// 
//************************************
void forward_packet(){
 2a2:	8c e3       	ldi	r24, 0x3C	; 60
 2a4:	8c d2       	rcall	.+1304   	; 0x7be <uartSW_putc>
	uartSW_putc('<');
	uartSW_puts(rcvbuf);
 2a6:	8c e9       	ldi	r24, 0x9C	; 156
 2a8:	90 e0       	ldi	r25, 0x00	; 0
 2aa:	a3 d2       	rcall	.+1350   	; 0x7f2 <uartSW_puts>
	uartSW_putc('>');
 2ac:	8e e3       	ldi	r24, 0x3E	; 62
 2ae:	87 d2       	rcall	.+1294   	; 0x7be <uartSW_putc>
}
 2b0:	08 95       	ret

000002b2 <insert_in_ad_buffer>:

//************************************
// 
//************************************
void insert_in_ad_buffer(){
 2b2:	20 91 32 01 	lds	r18, 0x0132
 2b6:	30 91 33 01 	lds	r19, 0x0133
 2ba:	88 e7       	ldi	r24, 0x78	; 120
 2bc:	90 e0       	ldi	r25, 0x00	; 0
 2be:	ac 01       	movw	r20, r24
 2c0:	24 9f       	mul	r18, r20
 2c2:	c0 01       	movw	r24, r0
 2c4:	25 9f       	mul	r18, r21
 2c6:	90 0d       	add	r25, r0
 2c8:	34 9f       	mul	r19, r20
 2ca:	90 0d       	add	r25, r0
 2cc:	11 24       	eor	r1, r1
 2ce:	6c e9       	ldi	r22, 0x9C	; 156
 2d0:	70 e0       	ldi	r23, 0x00	; 0
 2d2:	81 50       	subi	r24, 0x01	; 1
 2d4:	9e 4f       	sbci	r25, 0xFE	; 254
 2d6:	5c d3       	rcall	.+1720   	; 0x990 <strcpy>
	strcpy(adbuffer[nextAdOverwriteslot],rcvbuf);
	nextAdOverwriteslot=(nextAdOverwriteslot+1)%ADBUFFERMAXSLOTS;
 2d8:	80 91 32 01 	lds	r24, 0x0132
 2dc:	90 91 33 01 	lds	r25, 0x0133
 2e0:	01 96       	adiw	r24, 0x01	; 1
 2e2:	62 e0       	ldi	r22, 0x02	; 2
 2e4:	70 e0       	ldi	r23, 0x00	; 0
 2e6:	eb d5       	rcall	.+3030   	; 0xebe <__divmodhi4>
 2e8:	9c 01       	movw	r18, r24
 2ea:	90 93 33 01 	sts	0x0133, r25
 2ee:	80 93 32 01 	sts	0x0132, r24
	if((Adslotsused<ADBUFFERMAXSLOTS)&&(nextAdOverwriteslot>=Adslotsused)){
 2f2:	80 91 36 01 	lds	r24, 0x0136
 2f6:	90 91 37 01 	lds	r25, 0x0137
 2fa:	82 30       	cpi	r24, 0x02	; 2
 2fc:	91 05       	cpc	r25, r1
 2fe:	44 f4       	brge	.+16     	; 0x310 <insert_in_ad_buffer+0x5e>
 300:	28 17       	cp	r18, r24
 302:	39 07       	cpc	r19, r25
 304:	2c f0       	brlt	.+10     	; 0x310 <insert_in_ad_buffer+0x5e>
		Adslotsused++;
 306:	01 96       	adiw	r24, 0x01	; 1
 308:	90 93 37 01 	sts	0x0137, r25
 30c:	80 93 36 01 	sts	0x0136, r24
	};
	adbuf_empty = FALSE;
 310:	10 92 17 01 	sts	0x0117, r1
 314:	10 92 16 01 	sts	0x0116, r1
};
 318:	08 95       	ret

0000031a <calculate_overwriteslot>:
}

//************************************
// 
//************************************
int calculate_overwriteslot(){
 31a:	0f 93       	push	r16
 31c:	1f 93       	push	r17
 31e:	cf 93       	push	r28
 320:	df 93       	push	r29
int overwrite=nextSchildOverwriteslot;
 322:	c0 91 2c 01 	lds	r28, 0x012C
 326:	d0 91 2d 01 	lds	r29, 0x012D
	for(int i=0; i<Schildslotsused; i++){
 32a:	40 91 30 01 	lds	r20, 0x0130
 32e:	50 91 31 01 	lds	r21, 0x0131
 332:	20 e0       	ldi	r18, 0x00	; 0
 334:	30 e0       	ldi	r19, 0x00	; 0
 336:	20 c0       	rjmp	.+64     	; 0x378 <calculate_overwriteslot+0x5e>
 338:	c9 01       	movw	r24, r18
 33a:	88 0f       	add	r24, r24
 33c:	99 1f       	adc	r25, r25
 33e:	f9 01       	movw	r30, r18
 340:	65 e0       	ldi	r22, 0x05	; 5
 342:	ee 0f       	add	r30, r30
 344:	ff 1f       	adc	r31, r31
 346:	6a 95       	dec	r22
 348:	e1 f7       	brne	.-8      	; 0x342 <calculate_overwriteslot+0x28>
 34a:	e8 1b       	sub	r30, r24
 34c:	f9 0b       	sbc	r31, r25
 34e:	ee 0f       	add	r30, r30
 350:	ff 1f       	adc	r31, r31
 352:	ea 5b       	subi	r30, 0xBA	; 186
 354:	fe 4f       	sbci	r31, 0xFE	; 254
 356:	ae e9       	ldi	r26, 0x9E	; 158
 358:	b0 e0       	ldi	r27, 0x00	; 0
		for(int j=2; i<7; j++){
			if(schildbuffer[i][j]==rcvbuf[j]){
 35a:	90 81       	ld	r25, Z
 35c:	8c 91       	ld	r24, X
 35e:	98 17       	cp	r25, r24
 360:	49 f4       	brne	.+18     	; 0x374 <calculate_overwriteslot+0x5a>
				if(schildbuffer[i][j]=='|'){
 362:	9c 37       	cpi	r25, 0x7C	; 124
 364:	09 f4       	brne	.+2      	; 0x368 <calculate_overwriteslot+0x4e>
 366:	e9 01       	movw	r28, r18
 368:	31 96       	adiw	r30, 0x01	; 1
 36a:	11 96       	adiw	r26, 0x01	; 1
 36c:	f6 cf       	rjmp	.-20     	; 0x35a <calculate_overwriteslot+0x40>
// 
//************************************
int calculate_overwriteslot(){
int overwrite=nextSchildOverwriteslot;
	for(int i=0; i<Schildslotsused; i++){
		for(int j=2; i<7; j++){
 36e:	27 30       	cpi	r18, 0x07	; 7
 370:	31 05       	cpc	r19, r1
 372:	14 f3       	brlt	.-60     	; 0x338 <calculate_overwriteslot+0x1e>
//************************************
// 
//************************************
int calculate_overwriteslot(){
int overwrite=nextSchildOverwriteslot;
	for(int i=0; i<Schildslotsused; i++){
 374:	2f 5f       	subi	r18, 0xFF	; 255
 376:	3f 4f       	sbci	r19, 0xFF	; 255
 378:	24 17       	cp	r18, r20
 37a:	35 07       	cpc	r19, r21
 37c:	c4 f3       	brlt	.-16     	; 0x36e <calculate_overwriteslot+0x54>
			}	else{
					break;
			}
		}
	}
	sprintf(tempstring, "ueberschrieben wird slot %d", overwrite);
 37e:	df 93       	push	r29
 380:	cf 93       	push	r28
 382:	80 e6       	ldi	r24, 0x60	; 96
 384:	90 e0       	ldi	r25, 0x00	; 0
 386:	9f 93       	push	r25
 388:	8f 93       	push	r24
 38a:	0f ee       	ldi	r16, 0xEF	; 239
 38c:	12 e0       	ldi	r17, 0x02	; 2
 38e:	1f 93       	push	r17
 390:	0f 93       	push	r16
 392:	05 d3       	rcall	.+1546   	; 0x99e <sprintf>
	uartSW_puts(tempstring);
 394:	c8 01       	movw	r24, r16
 396:	2d d2       	rcall	.+1114   	; 0x7f2 <uartSW_puts>
 398:	8d b7       	in	r24, 0x3d	; 61
 39a:	9e b7       	in	r25, 0x3e	; 62
 39c:	06 96       	adiw	r24, 0x06	; 6
 39e:	0f b6       	in	r0, 0x3f	; 63
 3a0:	f8 94       	cli
 3a2:	9e bf       	out	0x3e, r25	; 62
 3a4:	0f be       	out	0x3f, r0	; 63
 3a6:	8d bf       	out	0x3d, r24	; 61
	return(overwrite);
}
 3a8:	ce 01       	movw	r24, r28
 3aa:	df 91       	pop	r29
 3ac:	cf 91       	pop	r28
 3ae:	1f 91       	pop	r17
 3b0:	0f 91       	pop	r16
 3b2:	08 95       	ret

000003b4 <insert_in_pricetag_buffer>:
};

//************************************
// 
//************************************
void insert_in_pricetag_buffer(){
 3b4:	cf 93       	push	r28
 3b6:	df 93       	push	r29
	int overwriteslot=calculate_overwriteslot();
 3b8:	b0 df       	rcall	.-160    	; 0x31a <calculate_overwriteslot>
 3ba:	ec 01       	movw	r28, r24
	strcpy(schildbuffer[overwriteslot],rcvbuf);
 3bc:	8c e3       	ldi	r24, 0x3C	; 60
 3be:	90 e0       	ldi	r25, 0x00	; 0
 3c0:	9c 01       	movw	r18, r24
 3c2:	c2 9f       	mul	r28, r18
 3c4:	c0 01       	movw	r24, r0
 3c6:	c3 9f       	mul	r28, r19
 3c8:	90 0d       	add	r25, r0
 3ca:	d2 9f       	mul	r29, r18
 3cc:	90 0d       	add	r25, r0
 3ce:	11 24       	eor	r1, r1
 3d0:	6c e9       	ldi	r22, 0x9C	; 156
 3d2:	70 e0       	ldi	r23, 0x00	; 0
 3d4:	8c 5b       	subi	r24, 0xBC	; 188
 3d6:	9e 4f       	sbci	r25, 0xFE	; 254
 3d8:	db d2       	rcall	.+1462   	; 0x990 <strcpy>
	nextSchildOverwriteslot=(overwriteslot+1)%SCHILDBUFFERMAXSLOTS;
 3da:	ce 01       	movw	r24, r28
 3dc:	01 96       	adiw	r24, 0x01	; 1
 3de:	63 e0       	ldi	r22, 0x03	; 3
 3e0:	70 e0       	ldi	r23, 0x00	; 0
 3e2:	6d d5       	rcall	.+2778   	; 0xebe <__divmodhi4>
 3e4:	90 93 2d 01 	sts	0x012D, r25
 3e8:	80 93 2c 01 	sts	0x012C, r24
	if(Schildslotsused<SCHILDBUFFERMAXSLOTS && (overwriteslot>=Schildslotsused)){
 3ec:	80 91 30 01 	lds	r24, 0x0130
 3f0:	90 91 31 01 	lds	r25, 0x0131
 3f4:	83 30       	cpi	r24, 0x03	; 3
 3f6:	91 05       	cpc	r25, r1
 3f8:	44 f4       	brge	.+16     	; 0x40a <insert_in_pricetag_buffer+0x56>
 3fa:	c8 17       	cp	r28, r24
 3fc:	d9 07       	cpc	r29, r25
 3fe:	2c f0       	brlt	.+10     	; 0x40a <insert_in_pricetag_buffer+0x56>
		Schildslotsused++;
 400:	01 96       	adiw	r24, 0x01	; 1
 402:	90 93 31 01 	sts	0x0131, r25
 406:	80 93 30 01 	sts	0x0130, r24
	};
	signbuf_empty = FALSE;
 40a:	10 92 15 01 	sts	0x0115, r1
 40e:	10 92 14 01 	sts	0x0114, r1
};
 412:	df 91       	pop	r29
 414:	cf 91       	pop	r28
 416:	08 95       	ret

00000418 <calculate_csum>:
  *			result in csum[]
  *
  * \param	csumindex   index of checksum in receivebufferarray
  *
  */
void calculate_csum(int csumindex){
 418:	0f 93       	push	r16
 41a:	1f 93       	push	r17
 41c:	bc 01       	movw	r22, r24
 41e:	40 e0       	ldi	r20, 0x00	; 0
 420:	20 e0       	ldi	r18, 0x00	; 0
 422:	30 e0       	ldi	r19, 0x00	; 0
 424:	07 c0       	rjmp	.+14     	; 0x434 <calculate_csum+0x1c>
	uint8_t tmpcsum=0;
	int i=0;
	
	while(i<csumindex){
		tmpcsum+=rcvbuf[i];
 426:	f9 01       	movw	r30, r18
 428:	e4 56       	subi	r30, 0x64	; 100
 42a:	ff 4f       	sbci	r31, 0xFF	; 255
 42c:	80 81       	ld	r24, Z
 42e:	48 0f       	add	r20, r24
		i++;
 430:	2f 5f       	subi	r18, 0xFF	; 255
 432:	3f 4f       	sbci	r19, 0xFF	; 255
  */
void calculate_csum(int csumindex){
	uint8_t tmpcsum=0;
	int i=0;
	
	while(i<csumindex){
 434:	26 17       	cp	r18, r22
 436:	37 07       	cpc	r19, r23
 438:	b4 f3       	brlt	.-20     	; 0x426 <calculate_csum+0xe>
		tmpcsum+=rcvbuf[i];
		i++;
	}
	sprintf(tempstring, "%d", tmpcsum);
 43a:	84 2f       	mov	r24, r20
 43c:	90 e0       	ldi	r25, 0x00	; 0
 43e:	9f 93       	push	r25
 440:	8f 93       	push	r24
 442:	8c e7       	ldi	r24, 0x7C	; 124
 444:	90 e0       	ldi	r25, 0x00	; 0
 446:	9f 93       	push	r25
 448:	8f 93       	push	r24
 44a:	0f ee       	ldi	r16, 0xEF	; 239
 44c:	12 e0       	ldi	r17, 0x02	; 2
 44e:	1f 93       	push	r17
 450:	0f 93       	push	r16
 452:	a5 d2       	rcall	.+1354   	; 0x99e <sprintf>
	strcpy(csum, tempstring);
 454:	b8 01       	movw	r22, r16
 456:	88 ef       	ldi	r24, 0xF8	; 248
 458:	91 e0       	ldi	r25, 0x01	; 1
 45a:	9a d2       	rcall	.+1332   	; 0x990 <strcpy>
 45c:	8d b7       	in	r24, 0x3d	; 61
 45e:	9e b7       	in	r25, 0x3e	; 62
 460:	06 96       	adiw	r24, 0x06	; 6
 462:	0f b6       	in	r0, 0x3f	; 63
 464:	f8 94       	cli
 466:	9e bf       	out	0x3e, r25	; 62
 468:	0f be       	out	0x3f, r0	; 63
 46a:	8d bf       	out	0x3d, r24	; 61
}
 46c:	1f 91       	pop	r17
 46e:	0f 91       	pop	r16
 470:	08 95       	ret

00000472 <change_lampid>:
  *
  *         This Function changes the lamp id in the
  *         XBee module as well as in lampid[]
  *
  */
void change_lampid(){
 472:	ef 92       	push	r14
 474:	ff 92       	push	r15
 476:	0f 93       	push	r16
 478:	1f 93       	push	r17
 47a:	82 e0       	ldi	r24, 0x02	; 2
 47c:	90 e0       	ldi	r25, 0x00	; 0
 47e:	03 c0       	rjmp	.+6      	; 0x486 <change_lampid+0x14>
	int i=2;
	while(rcvbuf[i]!='|'){
		lampid[i-2]=rcvbuf[i];
 480:	12 97       	sbiw	r26, 0x02	; 2
 482:	ec 93       	st	X, r30
		i++;
 484:	01 96       	adiw	r24, 0x01	; 1
  *         XBee module as well as in lampid[]
  *
  */
void change_lampid(){
	int i=2;
	while(rcvbuf[i]!='|'){
 486:	fc 01       	movw	r30, r24
 488:	e4 56       	subi	r30, 0x64	; 100
 48a:	ff 4f       	sbci	r31, 0xFF	; 255
 48c:	e0 81       	ld	r30, Z
 48e:	dc 01       	movw	r26, r24
 490:	a1 5c       	subi	r26, 0xC1	; 193
 492:	be 4f       	sbci	r27, 0xFE	; 254
 494:	ec 37       	cpi	r30, 0x7C	; 124
 496:	a1 f7       	brne	.-24     	; 0x480 <change_lampid+0xe>
		lampid[i-2]=rcvbuf[i];
		i++;
	}
	lampid[i-2]='\0';
 498:	12 97       	sbiw	r26, 0x02	; 2
 49a:	1c 92       	st	X, r1
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 49c:	e1 2c       	mov	r14, r1
 49e:	e4 e2       	ldi	r30, 0x24	; 36
 4a0:	fe 2e       	mov	r15, r30
 4a2:	c7 01       	movw	r24, r14
 4a4:	01 97       	sbiw	r24, 0x01	; 1
 4a6:	f1 f7       	brne	.-4      	; 0x4a4 <change_lampid+0x32>
	_delay_ms(20);
	sprintf(tempstring, "+++");
 4a8:	0f ee       	ldi	r16, 0xEF	; 239
 4aa:	12 e0       	ldi	r17, 0x02	; 2
 4ac:	6f e7       	ldi	r22, 0x7F	; 127
 4ae:	70 e0       	ldi	r23, 0x00	; 0
 4b0:	c8 01       	movw	r24, r16
 4b2:	6e d2       	rcall	.+1244   	; 0x990 <strcpy>
	uart_puts(tempstring);
 4b4:	c8 01       	movw	r24, r16
 4b6:	54 d1       	rcall	.+680    	; 0x760 <uart_puts>
 4b8:	c7 01       	movw	r24, r14
 4ba:	01 97       	sbiw	r24, 0x01	; 1
 4bc:	f1 f7       	brne	.-4      	; 0x4ba <change_lampid+0x48>
	_delay_ms(20);
	sprintf(tempstring, "ATMY%s,CN\r",lampid);
 4be:	8f e3       	ldi	r24, 0x3F	; 63
 4c0:	91 e0       	ldi	r25, 0x01	; 1
 4c2:	9f 93       	push	r25
 4c4:	8f 93       	push	r24
 4c6:	83 e8       	ldi	r24, 0x83	; 131
 4c8:	90 e0       	ldi	r25, 0x00	; 0
 4ca:	9f 93       	push	r25
 4cc:	8f 93       	push	r24
 4ce:	1f 93       	push	r17
 4d0:	0f 93       	push	r16
 4d2:	65 d2       	rcall	.+1226   	; 0x99e <sprintf>
	uart_puts(tempstring);
 4d4:	c8 01       	movw	r24, r16
 4d6:	44 d1       	rcall	.+648    	; 0x760 <uart_puts>
 4d8:	80 e0       	ldi	r24, 0x00	; 0
 4da:	92 e1       	ldi	r25, 0x12	; 18
 4dc:	01 97       	sbiw	r24, 0x01	; 1
 4de:	f1 f7       	brne	.-4      	; 0x4dc <change_lampid+0x6a>
 4e0:	8d b7       	in	r24, 0x3d	; 61
 4e2:	9e b7       	in	r25, 0x3e	; 62
 4e4:	06 96       	adiw	r24, 0x06	; 6
 4e6:	0f b6       	in	r0, 0x3f	; 63
 4e8:	f8 94       	cli
 4ea:	9e bf       	out	0x3e, r25	; 62
 4ec:	0f be       	out	0x3f, r0	; 63
 4ee:	8d bf       	out	0x3d, r24	; 61
	_delay_ms(10);
}
 4f0:	1f 91       	pop	r17
 4f2:	0f 91       	pop	r16
 4f4:	ff 90       	pop	r15
 4f6:	ef 90       	pop	r14
 4f8:	08 95       	ret

000004fa <init_lamp>:
  *
  *         sends command to xbee module to get
  *			current my-id, saves it in lampid
  *
  */
void init_lamp(){
 4fa:	0f 93       	push	r16
 4fc:	1f 93       	push	r17
 4fe:	00 e0       	ldi	r16, 0x00	; 0
 500:	14 e2       	ldi	r17, 0x24	; 36
 502:	c8 01       	movw	r24, r16
 504:	01 97       	sbiw	r24, 0x01	; 1
 506:	f1 f7       	brne	.-4      	; 0x504 <init_lamp+0xa>
	_delay_ms(20);
	sprintf(tempstring, "+++");
 508:	6f e7       	ldi	r22, 0x7F	; 127
 50a:	70 e0       	ldi	r23, 0x00	; 0
 50c:	8f ee       	ldi	r24, 0xEF	; 239
 50e:	92 e0       	ldi	r25, 0x02	; 2
 510:	3f d2       	rcall	.+1150   	; 0x990 <strcpy>
	uart_puts(tempstring);
 512:	8f ee       	ldi	r24, 0xEF	; 239
 514:	92 e0       	ldi	r25, 0x02	; 2
 516:	24 d1       	rcall	.+584    	; 0x760 <uart_puts>
 518:	c8 01       	movw	r24, r16
 51a:	01 97       	sbiw	r24, 0x01	; 1
 51c:	f1 f7       	brne	.-4      	; 0x51a <init_lamp+0x20>
	_delay_ms(20);
	sprintf(tempstring, "ATMY\r");
 51e:	6e e8       	ldi	r22, 0x8E	; 142
 520:	70 e0       	ldi	r23, 0x00	; 0
 522:	8f ee       	ldi	r24, 0xEF	; 239
 524:	92 e0       	ldi	r25, 0x02	; 2
 526:	34 d2       	rcall	.+1128   	; 0x990 <strcpy>
	uart_puts(tempstring);
 528:	8f ee       	ldi	r24, 0xEF	; 239
 52a:	92 e0       	ldi	r25, 0x02	; 2
 52c:	19 d1       	rcall	.+562    	; 0x760 <uart_puts>
 52e:	88 e8       	ldi	r24, 0x88	; 136
 530:	93 e1       	ldi	r25, 0x13	; 19
 532:	2e e2       	ldi	r18, 0x2E	; 46
 534:	30 e0       	ldi	r19, 0x00	; 0
 536:	f9 01       	movw	r30, r18
 538:	31 97       	sbiw	r30, 0x01	; 1
 53a:	f1 f7       	brne	.-4      	; 0x538 <init_lamp+0x3e>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 53c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 53e:	d9 f7       	brne	.-10     	; 0x536 <init_lamp+0x3c>
 540:	20 e0       	ldi	r18, 0x00	; 0
 542:	30 e0       	ldi	r19, 0x00	; 0
	_delay_ms(500);
	for(int i=0; i<5; i++){
		lampid[i]=rcvbuf[i];
 544:	f9 01       	movw	r30, r18
 546:	e4 56       	subi	r30, 0x64	; 100
 548:	ff 4f       	sbci	r31, 0xFF	; 255
 54a:	80 81       	ld	r24, Z
 54c:	f9 01       	movw	r30, r18
 54e:	e1 5c       	subi	r30, 0xC1	; 193
 550:	fe 4f       	sbci	r31, 0xFE	; 254
 552:	80 83       	st	Z, r24
		if(rcvbuf[i]=='\0') break;
 554:	88 23       	and	r24, r24
 556:	29 f0       	breq	.+10     	; 0x562 <init_lamp+0x68>
	uart_puts(tempstring);
	_delay_ms(20);
	sprintf(tempstring, "ATMY\r");
	uart_puts(tempstring);
	_delay_ms(500);
	for(int i=0; i<5; i++){
 558:	2f 5f       	subi	r18, 0xFF	; 255
 55a:	3f 4f       	sbci	r19, 0xFF	; 255
 55c:	25 30       	cpi	r18, 0x05	; 5
 55e:	31 05       	cpc	r19, r1
 560:	89 f7       	brne	.-30     	; 0x544 <init_lamp+0x4a>
 562:	80 e1       	ldi	r24, 0x10	; 16
 564:	97 e2       	ldi	r25, 0x27	; 39
 566:	2e e2       	ldi	r18, 0x2E	; 46
 568:	30 e0       	ldi	r19, 0x00	; 0
 56a:	f9 01       	movw	r30, r18
 56c:	31 97       	sbiw	r30, 0x01	; 1
 56e:	f1 f7       	brne	.-4      	; 0x56c <init_lamp+0x72>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 570:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 572:	d9 f7       	brne	.-10     	; 0x56a <init_lamp+0x70>
		lampid[i]=rcvbuf[i];
		if(rcvbuf[i]=='\0') break;
	}
	//uartSW_puts(lampid);
	_delay_ms(1000);
	rcvbuf_invalid = TRUE;
 574:	81 e0       	ldi	r24, 0x01	; 1
 576:	90 e0       	ldi	r25, 0x00	; 0
 578:	90 93 27 01 	sts	0x0127, r25
 57c:	80 93 26 01 	sts	0x0126, r24
	setupmode = FALSE;
 580:	10 92 19 01 	sts	0x0119, r1
 584:	10 92 18 01 	sts	0x0118, r1
};
 588:	1f 91       	pop	r17
 58a:	0f 91       	pop	r16
 58c:	08 95       	ret

0000058e <checksum_failed>:
  *			is correct.
  *
  * \return	            Status-Code
  *
  */
int checksum_failed(){
 58e:	0f 93       	push	r16
 590:	1f 93       	push	r17
 592:	20 e0       	ldi	r18, 0x00	; 0
 594:	30 e0       	ldi	r19, 0x00	; 0
 596:	02 c0       	rjmp	.+4      	; 0x59c <checksum_failed+0xe>
  */

int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
 598:	2f 5f       	subi	r18, 0xFF	; 255
 59a:	3f 4f       	sbci	r19, 0xFF	; 255
  *
  */

int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
 59c:	f9 01       	movw	r30, r18
 59e:	e4 56       	subi	r30, 0x64	; 100
 5a0:	ff 4f       	sbci	r31, 0xFF	; 255
 5a2:	80 81       	ld	r24, Z
 5a4:	88 23       	and	r24, r24
 5a6:	c1 f7       	brne	.-16     	; 0x598 <checksum_failed+0xa>
 5a8:	02 c0       	rjmp	.+4      	; 0x5ae <checksum_failed+0x20>
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
		csumindex--;
 5aa:	21 50       	subi	r18, 0x01	; 1
 5ac:	30 40       	sbci	r19, 0x00	; 0
int get_csum_index(){
	int csumindex=0;
	while(rcvbuf[csumindex]!='\0'){
		csumindex++;
	}
	while(rcvbuf[csumindex]!='|'){
 5ae:	80 81       	ld	r24, Z
 5b0:	31 97       	sbiw	r30, 0x01	; 1
 5b2:	8c 37       	cpi	r24, 0x7C	; 124
 5b4:	d1 f7       	brne	.-12     	; 0x5aa <checksum_failed+0x1c>
		csumindex--;
	}
	csumindex++;
 5b6:	89 01       	movw	r16, r18
 5b8:	0f 5f       	subi	r16, 0xFF	; 255
 5ba:	1f 4f       	sbci	r17, 0xFF	; 255
  * \return	            Status-Code
  *
  */
int checksum_failed(){
	int csum_index=get_csum_index();
	calculate_csum(csum_index);
 5bc:	c8 01       	movw	r24, r16
 5be:	2c df       	rcall	.-424    	; 0x418 <calculate_csum>
#ifdef DEBUG
	uartSW_puts("\r\n die richtige csum waere: ");
	uartSW_puts(csum);
	uartSW_puts("\r\n");
#endif
	return(strcmp(csum, &rcvbuf[csum_index]));
 5c0:	04 56       	subi	r16, 0x64	; 100
 5c2:	1f 4f       	sbci	r17, 0xFF	; 255
 5c4:	b8 01       	movw	r22, r16
 5c6:	88 ef       	ldi	r24, 0xF8	; 248
 5c8:	91 e0       	ldi	r25, 0x01	; 1
 5ca:	d9 d1       	rcall	.+946    	; 0x97e <strcmp>
}
 5cc:	1f 91       	pop	r17
 5ce:	0f 91       	pop	r16
 5d0:	08 95       	ret

000005d2 <process_packet>:
};

//************************************
// 
//************************************
void process_packet(){
 5d2:	dd df       	rcall	.-70     	; 0x58e <checksum_failed>
 5d4:	89 2b       	or	r24, r25
 5d6:	09 f0       	breq	.+2      	; 0x5da <process_packet+0x8>
 5d8:	51 c0       	rjmp	.+162    	; 0x67c <process_packet+0xaa>
	if(!checksum_failed()){
		switch (rcvbuf[0]){
 5da:	80 91 9c 00 	lds	r24, 0x009C
 5de:	84 33       	cpi	r24, 0x34	; 52
 5e0:	09 f4       	brne	.+2      	; 0x5e4 <process_packet+0x12>
 5e2:	48 c0       	rjmp	.+144    	; 0x674 <process_packet+0xa2>
 5e4:	85 33       	cpi	r24, 0x35	; 53
 5e6:	40 f4       	brcc	.+16     	; 0x5f8 <process_packet+0x26>
 5e8:	82 33       	cpi	r24, 0x32	; 50
 5ea:	e9 f0       	breq	.+58     	; 0x626 <process_packet+0x54>
 5ec:	83 33       	cpi	r24, 0x33	; 51
 5ee:	e8 f4       	brcc	.+58     	; 0x62a <process_packet+0x58>
 5f0:	81 33       	cpi	r24, 0x31	; 49
 5f2:	09 f0       	breq	.+2      	; 0x5f6 <process_packet+0x24>
 5f4:	43 c0       	rjmp	.+134    	; 0x67c <process_packet+0xaa>
 5f6:	07 c0       	rjmp	.+14     	; 0x606 <process_packet+0x34>
 5f8:	86 33       	cpi	r24, 0x36	; 54
 5fa:	e1 f1       	breq	.+120    	; 0x674 <process_packet+0xa2>
 5fc:	86 33       	cpi	r24, 0x36	; 54
 5fe:	c0 f1       	brcs	.+112    	; 0x670 <process_packet+0x9e>
 600:	87 33       	cpi	r24, 0x37	; 55
 602:	e1 f5       	brne	.+120    	; 0x67c <process_packet+0xaa>
 604:	39 c0       	rjmp	.+114    	; 0x678 <process_packet+0xa6>
  * \param	parameter   Auszugebender Parameter
  * \return	            Status-Code
  *
  */
void set_send_trace(){
	if(rcvbuf[2]=='0'){
 606:	80 91 9e 00 	lds	r24, 0x009E
 60a:	80 33       	cpi	r24, 0x30	; 48
 60c:	29 f4       	brne	.+10     	; 0x618 <process_packet+0x46>
		send_trace_mode=FALSE;
 60e:	10 92 2b 01 	sts	0x012B, r1
 612:	10 92 2a 01 	sts	0x012A, r1
 616:	08 95       	ret
	}	else	{
			send_trace_mode=TRUE;
 618:	81 e0       	ldi	r24, 0x01	; 1
 61a:	90 e0       	ldi	r25, 0x00	; 0
 61c:	90 93 2b 01 	sts	0x012B, r25
 620:	80 93 2a 01 	sts	0x012A, r24
 624:	08 95       	ret
									set_send_trace();
									break;
								}
		// set ad packet
			case '2':	{
									insert_in_ad_buffer();
 626:	45 de       	rcall	.-886    	; 0x2b2 <insert_in_ad_buffer>
 628:	08 95       	ret
  *
  *         resets adbuffer and signbuffer		
  *
  */
void clear_buffers(){
	signbuf_empty = TRUE;
 62a:	81 e0       	ldi	r24, 0x01	; 1
 62c:	90 e0       	ldi	r25, 0x00	; 0
 62e:	90 93 15 01 	sts	0x0115, r25
 632:	80 93 14 01 	sts	0x0114, r24
	nextSchildOverwriteslot=0;
 636:	10 92 2d 01 	sts	0x012D, r1
 63a:	10 92 2c 01 	sts	0x012C, r1
	nextSchildShowslot=0;
 63e:	10 92 2f 01 	sts	0x012F, r1
 642:	10 92 2e 01 	sts	0x012E, r1
	Schildslotsused=0;
 646:	10 92 31 01 	sts	0x0131, r1
 64a:	10 92 30 01 	sts	0x0130, r1

	adbuf_empty = TRUE;
 64e:	90 93 17 01 	sts	0x0117, r25
 652:	80 93 16 01 	sts	0x0116, r24
	nextAdShowslot=0;
 656:	10 92 35 01 	sts	0x0135, r1
 65a:	10 92 34 01 	sts	0x0134, r1
	nextAdOverwriteslot=0;
 65e:	10 92 33 01 	sts	0x0133, r1
 662:	10 92 32 01 	sts	0x0132, r1
	Adslotsused=0;
 666:	10 92 37 01 	sts	0x0137, r1
 66a:	10 92 36 01 	sts	0x0136, r1
 66e:	08 95       	ret
									forward_packet();
									break;
								}
		//	change lamp id for trace
			case '5': 			{	
									change_lampid();
 670:	00 df       	rcall	.-512    	; 0x472 <change_lampid>
 672:	08 95       	ret
									break;
								}
		//	show id
			case '6':			{
									forward_packet();
 674:	16 de       	rcall	.-980    	; 0x2a2 <forward_packet>
 676:	08 95       	ret
									break;
								}
		// set pricetag packet
			case '7':	{
									insert_in_pricetag_buffer();
 678:	9d de       	rcall	.-710    	; 0x3b4 <insert_in_pricetag_buffer>
 67a:	08 95       	ret
								}
		}
	} else {
			//uartSW_puts(csum);
			//uartSW_putc('?');
			rcvbuf_invalid= TRUE;	
 67c:	81 e0       	ldi	r24, 0x01	; 1
 67e:	90 e0       	ldi	r25, 0x00	; 0
 680:	90 93 27 01 	sts	0x0127, r25
 684:	80 93 26 01 	sts	0x0126, r24
 688:	08 95       	ret

0000068a <main>:
			}
		}
}

void main(void)
{
 68a:	cf 93       	push	r28
 68c:	df 93       	push	r29

// Input/Output Ports initialization
// Port B initialization
// Func7=In Func6=In Func5=In Func4=In Func3=In Func2=Out Func1=In Func0=In 
// State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTB=0x00;
 68e:	18 ba       	out	0x18, r1	; 24
DDRB=0x04;
 690:	84 e0       	ldi	r24, 0x04	; 4
 692:	87 bb       	out	0x17, r24	; 23

// Port C initialization
// Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
// State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTC=0x00;
 694:	15 ba       	out	0x15, r1	; 21
DDRC=0x00;
 696:	14 ba       	out	0x14, r1	; 20

// Port D initialization
// Func7=Out Func6=Out Func5=Out Func4=In Func3=In Func2=In Func1=Out Func0=In 
// State7=0 State6=0 State5=0 State4=T State3=T State2=T State1=0 State0=T 
PORTD=0x00;
 698:	12 ba       	out	0x12, r1	; 18
DDRD=0xE2;
 69a:	82 ee       	ldi	r24, 0xE2	; 226
 69c:	81 bb       	out	0x11, r24	; 17
*/

// External Interrupt(s) initialization
// INT0: Off
// INT1: Off
MCUCR=0x00;
 69e:	15 be       	out	0x35, r1	; 53

// Timer(s)/Counter(s) Interrupt(s) initialization
TIMSK=0x01;
 6a0:	81 e0       	ldi	r24, 0x01	; 1
 6a2:	89 bf       	out	0x39, r24	; 57

// Analog Comparator initialization
// Analog Comparator: Off
// Analog Comparator Input Capture by Timer/Counter 1: Off
ACSR=0x80;
 6a4:	80 e8       	ldi	r24, 0x80	; 128
 6a6:	88 b9       	out	0x08, r24	; 8
SFIOR=0x00;
 6a8:	10 be       	out	0x30, r1	; 48
// Communication Parameters: 8 Data, 1 Stop, No Parity
// USART Receiver: On
// USART Transmitter: On
// USART Mode: Asynchronous
// USART Baud Rate: 9600
UCSRA=0x00;
 6aa:	1b b8       	out	0x0b, r1	; 11
UCSRB=0x18;
 6ac:	88 e1       	ldi	r24, 0x18	; 24
 6ae:	8a b9       	out	0x0a, r24	; 10
UCSRC=0x86;
 6b0:	86 e8       	ldi	r24, 0x86	; 134
 6b2:	80 bd       	out	0x20, r24	; 32
UCSRB |= (1 << RXCIE);
 6b4:	57 9a       	sbi	0x0a, 7	; 10
UBRRH=0x00;
 6b6:	10 bc       	out	0x20, r1	; 32
UBRRL=0x0B; 
 6b8:	8b e0       	ldi	r24, 0x0B	; 11
 6ba:	89 b9       	out	0x09, r24	; 9



// Global enable interrupts
//#asm("sei")
sei();
 6bc:	78 94       	sei
init_uart();
 6be:	5e d0       	rcall	.+188    	; 0x77c <init_uart>
uartSW_init(); //software uart
 6c0:	66 d0       	rcall	.+204    	; 0x78e <uartSW_init>
init_lamp();
 6c2:	1b df       	rcall	.-458    	; 0x4fa <init_lamp>
 6c4:	ce e2       	ldi	r28, 0x2E	; 46
 6c6:	d0 e0       	ldi	r29, 0x00	; 0

//************************************
// 	main loop
//************************************
while (1){
	if(packet_received){
 6c8:	80 91 28 01 	lds	r24, 0x0128
 6cc:	90 91 29 01 	lds	r25, 0x0129
 6d0:	89 2b       	or	r24, r25
 6d2:	29 f0       	breq	.+10     	; 0x6de <main+0x54>
		#ifdef DEBUG
		uartSW_puts("Paket erkannt, Processing \r\n");
		sprintf(tempstring, "Inhalt: %s \r\n", rcvbuf);		
		uartSW_puts(tempstring);
		#endif
		process_packet();
 6d4:	7e df       	rcall	.-260    	; 0x5d2 <process_packet>
		packet_received=FALSE;
 6d6:	10 92 29 01 	sts	0x0129, r1
 6da:	10 92 28 01 	sts	0x0128, r1
	}

	if(!signbuf_empty){
 6de:	80 91 14 01 	lds	r24, 0x0114
 6e2:	90 91 15 01 	lds	r25, 0x0115
 6e6:	89 2b       	or	r24, r25
 6e8:	09 f4       	brne	.+2      	; 0x6ec <main+0x62>
		send_next_sign();
 6ea:	b7 dd       	rcall	.-1170   	; 0x25a <send_next_sign>
	}

	if(!adbuf_empty){
 6ec:	80 91 16 01 	lds	r24, 0x0116
 6f0:	90 91 17 01 	lds	r25, 0x0117
 6f4:	89 2b       	or	r24, r25
 6f6:	09 f4       	brne	.+2      	; 0x6fa <main+0x70>
		send_next_ad();
 6f8:	8c dd       	rcall	.-1256   	; 0x212 <send_next_ad>
	}

	if(rcvbuf_invalid){
 6fa:	80 91 26 01 	lds	r24, 0x0126
 6fe:	90 91 27 01 	lds	r25, 0x0127
 702:	89 2b       	or	r24, r25
 704:	81 f0       	breq	.+32     	; 0x726 <main+0x9c>
		rcvbuf_iterator=0;
 706:	10 92 1b 01 	sts	0x011B, r1
 70a:	10 92 1a 01 	sts	0x011A, r1
		rcvbuf_receiving=FALSE;
 70e:	10 92 25 01 	sts	0x0125, r1
 712:	10 92 24 01 	sts	0x0124, r1
		packet_received=FALSE;
 716:	10 92 29 01 	sts	0x0129, r1
 71a:	10 92 28 01 	sts	0x0128, r1
		rcvbuf_invalid=FALSE;
 71e:	10 92 27 01 	sts	0x0127, r1
 722:	10 92 26 01 	sts	0x0126, r1
	}
	if(send_trace_mode){
 726:	80 91 2a 01 	lds	r24, 0x012A
 72a:	90 91 2b 01 	lds	r25, 0x012B
 72e:	89 2b       	or	r24, r25
 730:	41 f0       	breq	.+16     	; 0x742 <main+0xb8>
		sprintf(tempstring, "<1|173>");
 732:	64 e9       	ldi	r22, 0x94	; 148
 734:	70 e0       	ldi	r23, 0x00	; 0
 736:	8f ee       	ldi	r24, 0xEF	; 239
 738:	92 e0       	ldi	r25, 0x02	; 2
 73a:	2a d1       	rcall	.+596    	; 0x990 <strcpy>
		uartSW_puts(tempstring);	
 73c:	8f ee       	ldi	r24, 0xEF	; 239
 73e:	92 e0       	ldi	r25, 0x02	; 2
 740:	58 d0       	rcall	.+176    	; 0x7f2 <uartSW_puts>
 742:	88 e8       	ldi	r24, 0x88	; 136
 744:	93 e1       	ldi	r25, 0x13	; 19
 746:	fe 01       	movw	r30, r28
 748:	31 97       	sbiw	r30, 0x01	; 1
 74a:	f1 f7       	brne	.-4      	; 0x748 <main+0xbe>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 74c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 74e:	09 f4       	brne	.+2      	; 0x752 <main+0xc8>
 750:	bb cf       	rjmp	.-138    	; 0x6c8 <main+0x3e>
 752:	f9 cf       	rjmp	.-14     	; 0x746 <main+0xbc>

00000754 <uart_putc>:
#include <avr/interrupt.h> 

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
 754:	5d 9b       	sbis	0x0b, 5	; 11
 756:	fe cf       	rjmp	.-4      	; 0x754 <uart_putc>
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
 758:	8c b9       	out	0x0c, r24	; 12
    return 0;
}
 75a:	80 e0       	ldi	r24, 0x00	; 0
 75c:	90 e0       	ldi	r25, 0x00	; 0
 75e:	08 95       	ret

00000760 <uart_puts>:
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
 760:	fc 01       	movw	r30, r24
 762:	04 c0       	rjmp	.+8      	; 0x76c <uart_puts+0xc>

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
 764:	5d 9b       	sbis	0x0b, 5	; 11
 766:	fe cf       	rjmp	.-4      	; 0x764 <uart_puts+0x4>
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
 768:	8c b9       	out	0x0c, r24	; 12
void uart_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
 76a:	31 96       	adiw	r30, 0x01	; 1
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
    while (*s)
 76c:	80 81       	ld	r24, Z
 76e:	88 23       	and	r24, r24
 770:	c9 f7       	brne	.-14     	; 0x764 <uart_puts+0x4>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
    }
}
 772:	08 95       	ret

00000774 <uart_getc>:

uint8_t uart_getc(void)
{
 774:	5f 9b       	sbis	0x0b, 7	; 11
 776:	fe cf       	rjmp	.-4      	; 0x774 <uart_getc>
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
 778:	8c b1       	in	r24, 0x0c	; 12
}
 77a:	08 95       	ret

0000077c <init_uart>:

void init_uart(void)
{
 77c:	53 9a       	sbi	0x0a, 3	; 10
    UCSRB |= (1<<TXEN);                // UART TX einschalten
	UCSRB |= ( 1 << RXEN );
 77e:	54 9a       	sbi	0x0a, 4	; 10

    UCSRC |= (1<<URSEL)|(3<<UCSZ0);    // Asynchron 8N1 
 780:	80 b5       	in	r24, 0x20	; 32
 782:	86 68       	ori	r24, 0x86	; 134
 784:	80 bd       	out	0x20, r24	; 32
 
    UBRRH = UBRR_VAL >> 8;
 786:	10 bc       	out	0x20, r1	; 32
    UBRRL = UBRR_VAL & 0xFF;
 788:	8b e0       	ldi	r24, 0x0B	; 11
 78a:	89 b9       	out	0x09, r24	; 9

}
 78c:	08 95       	ret

0000078e <uartSW_init>:
// SOFTWARE UART
// taken from: http://www.roboternetz.de/wissen/index.php/Software-UART_mit_avr-gcc


void uartSW_init()
{
 78e:	2f b7       	in	r18, 0x3f	; 63
    uint8_t tifr = 0;
    uint8_t sreg = SREG;
    cli();
 790:	f8 94       	cli

    // Mode #4 für Timer1 
    // und volle MCU clock 
    // IC Noise Cancel 
    // IC on Falling Edge 
    TCCR1A = 0;
 792:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = (1 << WGM12) | (1 << CS10) | (0 << ICES1) | (1 << ICNC1);
 794:	89 e8       	ldi	r24, 0x89	; 137
 796:	8e bd       	out	0x2e, r24	; 46

    // OutputCompare für gewünschte Timer1 Frequenz 
    OCR1A = (uint16_t) ((uint32_t) F_CPU/BAUDRATE);
 798:	80 ec       	ldi	r24, 0xC0	; 192
 79a:	90 e0       	ldi	r25, 0x00	; 0
 79c:	9b bd       	out	0x2b, r25	; 43
 79e:	8a bd       	out	0x2a, r24	; 42

#ifdef SUART_RXD
    SUART_RXD_DDR  &= ~(1 << SUART_RXD_BIT);
 7a0:	b8 98       	cbi	0x17, 0	; 23
    SUART_RXD_PORT |=  (1 << SUART_RXD_BIT);
 7a2:	c0 9a       	sbi	0x18, 0	; 24
    TIMSK |= (1 << TICIE1);
 7a4:	89 b7       	in	r24, 0x39	; 57
 7a6:	80 62       	ori	r24, 0x20	; 32
 7a8:	89 bf       	out	0x39, r24	; 57
    TIMSK &= ~(1 << TICIE1);
#endif // SUART_RXD 

#ifdef SUART_TXD
    tifr |= (1 << OCF1A);
    SUART_TXD_PORT |= (1 << SUART_TXD_BIT);
 7aa:	c1 9a       	sbi	0x18, 1	; 24
    SUART_TXD_DDR  |= (1 << SUART_TXD_BIT);
 7ac:	b9 9a       	sbi	0x17, 1	; 23
    outframe = 0;
 7ae:	10 92 39 01 	sts	0x0139, r1
 7b2:	10 92 38 01 	sts	0x0138, r1
#endif // SUART_TXD 

    TIFR = tifr;
 7b6:	88 e3       	ldi	r24, 0x38	; 56
 7b8:	88 bf       	out	0x38, r24	; 56

    SREG = sreg;
 7ba:	2f bf       	out	0x3f, r18	; 63
}
 7bc:	08 95       	ret

000007be <uartSW_putc>:

#ifdef SUART_TXD
void uartSW_putc (const char c)
{
 7be:	28 2f       	mov	r18, r24
    do
    {
        sei(); nop(); cli(); // yield(); 
 7c0:	78 94       	sei
 7c2:	00 00       	nop
 7c4:	f8 94       	cli
    } while (outframe);
 7c6:	80 91 38 01 	lds	r24, 0x0138
 7ca:	90 91 39 01 	lds	r25, 0x0139
 7ce:	89 2b       	or	r24, r25
 7d0:	b9 f7       	brne	.-18     	; 0x7c0 <uartSW_putc+0x2>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
 7d2:	82 2f       	mov	r24, r18
 7d4:	90 e0       	ldi	r25, 0x00	; 0
 7d6:	88 0f       	add	r24, r24
 7d8:	99 1f       	adc	r25, r25
 7da:	96 60       	ori	r25, 0x06	; 6
 7dc:	90 93 39 01 	sts	0x0139, r25
 7e0:	80 93 38 01 	sts	0x0138, r24

    TIMSK |= (1 << OCIE1A);
 7e4:	89 b7       	in	r24, 0x39	; 57
 7e6:	80 61       	ori	r24, 0x10	; 16
 7e8:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
 7ea:	80 e1       	ldi	r24, 0x10	; 16
 7ec:	88 bf       	out	0x38, r24	; 56

    sei();
 7ee:	78 94       	sei
}
 7f0:	08 95       	ret

000007f2 <uartSW_puts>:

void uartSW_puts (char *s)
{
 7f2:	fc 01       	movw	r30, r24

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);

    TIMSK |= (1 << OCIE1A);
    TIFR   = (1 << OCF1A);
 7f4:	30 e1       	ldi	r19, 0x10	; 16
 7f6:	18 c0       	rjmp	.+48     	; 0x828 <uartSW_puts+0x36>
#ifdef SUART_TXD
void uartSW_putc (const char c)
{
    do
    {
        sei(); nop(); cli(); // yield(); 
 7f8:	78 94       	sei
 7fa:	00 00       	nop
 7fc:	f8 94       	cli
    } while (outframe);
 7fe:	80 91 38 01 	lds	r24, 0x0138
 802:	90 91 39 01 	lds	r25, 0x0139
 806:	89 2b       	or	r24, r25
 808:	b9 f7       	brne	.-18     	; 0x7f8 <uartSW_puts+0x6>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
 80a:	82 2f       	mov	r24, r18
 80c:	90 e0       	ldi	r25, 0x00	; 0
 80e:	88 0f       	add	r24, r24
 810:	99 1f       	adc	r25, r25
 812:	96 60       	ori	r25, 0x06	; 6
 814:	90 93 39 01 	sts	0x0139, r25
 818:	80 93 38 01 	sts	0x0138, r24

    TIMSK |= (1 << OCIE1A);
 81c:	89 b7       	in	r24, 0x39	; 57
 81e:	80 61       	ori	r24, 0x10	; 16
 820:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
 822:	38 bf       	out	0x38, r19	; 56

    sei();
 824:	78 94       	sei
void uartSW_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
 826:	31 96       	adiw	r30, 0x01	; 1
    sei();
}

void uartSW_puts (char *s)
{
    while (*s)
 828:	20 81       	ld	r18, Z
 82a:	22 23       	and	r18, r18
 82c:	29 f7       	brne	.-54     	; 0x7f8 <uartSW_puts+0x6>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
    }
}
 82e:	08 95       	ret

00000830 <__vector_6>:

#endif // SUART_TXD 

#ifdef SUART_TXD
SIGNAL (SIG_OUTPUT_COMPARE1A)
{
 830:	1f 92       	push	r1
 832:	0f 92       	push	r0
 834:	0f b6       	in	r0, 0x3f	; 63
 836:	0f 92       	push	r0
 838:	11 24       	eor	r1, r1
 83a:	2f 93       	push	r18
 83c:	3f 93       	push	r19
 83e:	8f 93       	push	r24
    uint16_t data = outframe;
 840:	20 91 38 01 	lds	r18, 0x0138
 844:	30 91 39 01 	lds	r19, 0x0139
   
    if (data & 1)      SUART_TXD_PORT |=  (1 << SUART_TXD_BIT);
 848:	20 ff       	sbrs	r18, 0
 84a:	02 c0       	rjmp	.+4      	; 0x850 <__vector_6+0x20>
 84c:	c1 9a       	sbi	0x18, 1	; 24
 84e:	01 c0       	rjmp	.+2      	; 0x852 <__vector_6+0x22>
    else               SUART_TXD_PORT &= ~(1 << SUART_TXD_BIT);
 850:	c1 98       	cbi	0x18, 1	; 24
   
    if (1 == data)
 852:	21 30       	cpi	r18, 0x01	; 1
 854:	31 05       	cpc	r19, r1
 856:	19 f4       	brne	.+6      	; 0x85e <__vector_6+0x2e>
    {
        TIMSK &= ~(1 << OCIE1A);
 858:	89 b7       	in	r24, 0x39	; 57
 85a:	8f 7e       	andi	r24, 0xEF	; 239
 85c:	89 bf       	out	0x39, r24	; 57
    }   
   
    outframe = data >> 1;
 85e:	36 95       	lsr	r19
 860:	27 95       	ror	r18
 862:	30 93 39 01 	sts	0x0139, r19
 866:	20 93 38 01 	sts	0x0138, r18
}
 86a:	8f 91       	pop	r24
 86c:	3f 91       	pop	r19
 86e:	2f 91       	pop	r18
 870:	0f 90       	pop	r0
 872:	0f be       	out	0x3f, r0	; 63
 874:	0f 90       	pop	r0
 876:	1f 90       	pop	r1
 878:	18 95       	reti

0000087a <__vector_5>:
#endif // SUART_TXD


#ifdef SUART_RXD
SIGNAL (SIG_INPUT_CAPTURE1)
{
 87a:	1f 92       	push	r1
 87c:	0f 92       	push	r0
 87e:	0f b6       	in	r0, 0x3f	; 63
 880:	0f 92       	push	r0
 882:	11 24       	eor	r1, r1
 884:	2f 93       	push	r18
 886:	3f 93       	push	r19
 888:	4f 93       	push	r20
 88a:	5f 93       	push	r21
 88c:	8f 93       	push	r24
 88e:	9f 93       	push	r25
    uint16_t icr1  = ICR1;
 890:	86 b5       	in	r24, 0x26	; 38
 892:	97 b5       	in	r25, 0x27	; 39
    uint16_t ocr1a = OCR1A;
 894:	4a b5       	in	r20, 0x2a	; 42
 896:	5b b5       	in	r21, 0x2b	; 43
   
    // Eine halbe Bitzeit zu ICR1 addieren (modulo OCR1A) und nach OCR1B
    uint16_t ocr1b = icr1 + ocr1a/2;
 898:	9a 01       	movw	r18, r20
 89a:	36 95       	lsr	r19
 89c:	27 95       	ror	r18
 89e:	28 0f       	add	r18, r24
 8a0:	39 1f       	adc	r19, r25
    if (ocr1b >= ocr1a)
 8a2:	24 17       	cp	r18, r20
 8a4:	35 07       	cpc	r19, r21
 8a6:	10 f0       	brcs	.+4      	; 0x8ac <__vector_5+0x32>
        ocr1b -= ocr1a;
 8a8:	24 1b       	sub	r18, r20
 8aa:	35 0b       	sbc	r19, r21
    OCR1B = ocr1b;
 8ac:	39 bd       	out	0x29, r19	; 41
 8ae:	28 bd       	out	0x28, r18	; 40
   
    TIFR = (1 << OCF1B);
 8b0:	88 e0       	ldi	r24, 0x08	; 8
 8b2:	88 bf       	out	0x38, r24	; 56
    TIMSK = (TIMSK & ~(1 << TICIE1)) | (1 << OCIE1B);
 8b4:	89 b7       	in	r24, 0x39	; 57
 8b6:	87 7d       	andi	r24, 0xD7	; 215
 8b8:	88 60       	ori	r24, 0x08	; 8
 8ba:	89 bf       	out	0x39, r24	; 57
    inframe = 0;
 8bc:	10 92 3b 01 	sts	0x013B, r1
 8c0:	10 92 3a 01 	sts	0x013A, r1
    inbits = 0;
 8c4:	10 92 3c 01 	sts	0x013C, r1
}
 8c8:	9f 91       	pop	r25
 8ca:	8f 91       	pop	r24
 8cc:	5f 91       	pop	r21
 8ce:	4f 91       	pop	r20
 8d0:	3f 91       	pop	r19
 8d2:	2f 91       	pop	r18
 8d4:	0f 90       	pop	r0
 8d6:	0f be       	out	0x3f, r0	; 63
 8d8:	0f 90       	pop	r0
 8da:	1f 90       	pop	r1
 8dc:	18 95       	reti

000008de <__vector_7>:
#endif // SUART_RXD

#ifdef SUART_RXD
SIGNAL (SIG_OUTPUT_COMPARE1B)
{
 8de:	1f 92       	push	r1
 8e0:	0f 92       	push	r0
 8e2:	0f b6       	in	r0, 0x3f	; 63
 8e4:	0f 92       	push	r0
 8e6:	11 24       	eor	r1, r1
 8e8:	2f 93       	push	r18
 8ea:	8f 93       	push	r24
 8ec:	9f 93       	push	r25
    uint16_t data = inframe >> 1;
 8ee:	80 91 3a 01 	lds	r24, 0x013A
 8f2:	90 91 3b 01 	lds	r25, 0x013B
 8f6:	96 95       	lsr	r25
 8f8:	87 95       	ror	r24
   
    if (SUART_RXD_PIN & (1 << SUART_RXD_BIT))
 8fa:	b0 99       	sbic	0x16, 0	; 22
        data |= (1 << 9);
 8fc:	92 60       	ori	r25, 0x02	; 2
      
    uint8_t bits = inbits+1;
 8fe:	20 91 3c 01 	lds	r18, 0x013C
 902:	2f 5f       	subi	r18, 0xFF	; 255
   
    if (10 == bits)
 904:	2a 30       	cpi	r18, 0x0A	; 10
 906:	a1 f4       	brne	.+40     	; 0x930 <__vector_7+0x52>
    {
        if ((data & 1) == 0)
 908:	80 fd       	sbrc	r24, 0
 90a:	0b c0       	rjmp	.+22     	; 0x922 <__vector_7+0x44>
            if (data >= (1 << 9))
 90c:	22 e0       	ldi	r18, 0x02	; 2
 90e:	80 30       	cpi	r24, 0x00	; 0
 910:	92 07       	cpc	r25, r18
 912:	38 f0       	brcs	.+14     	; 0x922 <__vector_7+0x44>
            {
#ifdef _FIFO_H_         
                _inline_fifo_put (&infifo, data >> 1);
#else            
                indata = data >> 1;
 914:	96 95       	lsr	r25
 916:	87 95       	ror	r24
 918:	80 93 3e 01 	sts	0x013E, r24
#endif // _FIFO_H_            
                received = 1;
 91c:	81 e0       	ldi	r24, 0x01	; 1
 91e:	80 93 3d 01 	sts	0x013D, r24
            }
      
        TIMSK = (TIMSK & ~(1 << OCIE1B)) | (1 << TICIE1);
 922:	89 b7       	in	r24, 0x39	; 57
 924:	87 7d       	andi	r24, 0xD7	; 215
 926:	80 62       	ori	r24, 0x20	; 32
 928:	89 bf       	out	0x39, r24	; 57
        TIFR = (1 << ICF1);
 92a:	80 e2       	ldi	r24, 0x20	; 32
 92c:	88 bf       	out	0x38, r24	; 56
 92e:	06 c0       	rjmp	.+12     	; 0x93c <__vector_7+0x5e>
    }
    else
    {
        inbits = bits;
 930:	20 93 3c 01 	sts	0x013C, r18
        inframe = data;
 934:	90 93 3b 01 	sts	0x013B, r25
 938:	80 93 3a 01 	sts	0x013A, r24
    }
}
 93c:	9f 91       	pop	r25
 93e:	8f 91       	pop	r24
 940:	2f 91       	pop	r18
 942:	0f 90       	pop	r0
 944:	0f be       	out	0x3f, r0	; 63
 946:	0f 90       	pop	r0
 948:	1f 90       	pop	r1
 94a:	18 95       	reti

0000094c <uartSW_getc_wait>:
}

#else // _FIFO_H_

int uartSW_getc_wait()
{
 94c:	80 91 3d 01 	lds	r24, 0x013D
 950:	88 23       	and	r24, r24
 952:	e1 f3       	breq	.-8      	; 0x94c <uartSW_getc_wait>
    while (!received)   {}
    received = 0;
 954:	10 92 3d 01 	sts	0x013D, r1
   
    return (int) indata;
 958:	80 91 3e 01 	lds	r24, 0x013E
}
 95c:	90 e0       	ldi	r25, 0x00	; 0
 95e:	08 95       	ret

00000960 <uartSW_getc_nowait>:

int uartSW_getc_nowait()
{
 960:	80 91 3d 01 	lds	r24, 0x013D
 964:	88 23       	and	r24, r24
 966:	19 f4       	brne	.+6      	; 0x96e <uartSW_getc_nowait+0xe>
 968:	2f ef       	ldi	r18, 0xFF	; 255
 96a:	3f ef       	ldi	r19, 0xFF	; 255
 96c:	06 c0       	rjmp	.+12     	; 0x97a <uartSW_getc_nowait+0x1a>
    if (received)
    {
        received = 0;
 96e:	10 92 3d 01 	sts	0x013D, r1
        return (int) indata;
 972:	80 91 3e 01 	lds	r24, 0x013E
 976:	28 2f       	mov	r18, r24
 978:	30 e0       	ldi	r19, 0x00	; 0
    }
   
    return -1;
}
 97a:	c9 01       	movw	r24, r18
 97c:	08 95       	ret

0000097e <strcmp>:
 97e:	fb 01       	movw	r30, r22
 980:	dc 01       	movw	r26, r24
 982:	8d 91       	ld	r24, X+
 984:	01 90       	ld	r0, Z+
 986:	80 19       	sub	r24, r0
 988:	01 10       	cpse	r0, r1
 98a:	d9 f3       	breq	.-10     	; 0x982 <strcmp+0x4>
 98c:	99 0b       	sbc	r25, r25
 98e:	08 95       	ret

00000990 <strcpy>:
 990:	fb 01       	movw	r30, r22
 992:	dc 01       	movw	r26, r24
 994:	01 90       	ld	r0, Z+
 996:	0d 92       	st	X+, r0
 998:	00 20       	and	r0, r0
 99a:	e1 f7       	brne	.-8      	; 0x994 <strcpy+0x4>
 99c:	08 95       	ret

0000099e <sprintf>:
 99e:	ae e0       	ldi	r26, 0x0E	; 14
 9a0:	b0 e0       	ldi	r27, 0x00	; 0
 9a2:	e4 ed       	ldi	r30, 0xD4	; 212
 9a4:	f4 e0       	ldi	r31, 0x04	; 4
 9a6:	c0 c2       	rjmp	.+1408   	; 0xf28 <__prologue_saves__+0x1c>
 9a8:	0d 89       	ldd	r16, Y+21	; 0x15
 9aa:	1e 89       	ldd	r17, Y+22	; 0x16
 9ac:	86 e0       	ldi	r24, 0x06	; 6
 9ae:	8c 83       	std	Y+4, r24	; 0x04
 9b0:	1a 83       	std	Y+2, r17	; 0x02
 9b2:	09 83       	std	Y+1, r16	; 0x01
 9b4:	8f ef       	ldi	r24, 0xFF	; 255
 9b6:	9f e7       	ldi	r25, 0x7F	; 127
 9b8:	9e 83       	std	Y+6, r25	; 0x06
 9ba:	8d 83       	std	Y+5, r24	; 0x05
 9bc:	ce 01       	movw	r24, r28
 9be:	49 96       	adiw	r24, 0x19	; 25
 9c0:	ac 01       	movw	r20, r24
 9c2:	6f 89       	ldd	r22, Y+23	; 0x17
 9c4:	78 8d       	ldd	r23, Y+24	; 0x18
 9c6:	ce 01       	movw	r24, r28
 9c8:	01 96       	adiw	r24, 0x01	; 1
 9ca:	09 d0       	rcall	.+18     	; 0x9de <vfprintf>
 9cc:	2f 81       	ldd	r18, Y+7	; 0x07
 9ce:	38 85       	ldd	r19, Y+8	; 0x08
 9d0:	02 0f       	add	r16, r18
 9d2:	13 1f       	adc	r17, r19
 9d4:	f8 01       	movw	r30, r16
 9d6:	10 82       	st	Z, r1
 9d8:	2e 96       	adiw	r28, 0x0e	; 14
 9da:	e4 e0       	ldi	r30, 0x04	; 4
 9dc:	c1 c2       	rjmp	.+1410   	; 0xf60 <__epilogue_restores__+0x1c>

000009de <vfprintf>:
 9de:	ab e0       	ldi	r26, 0x0B	; 11
 9e0:	b0 e0       	ldi	r27, 0x00	; 0
 9e2:	e4 ef       	ldi	r30, 0xF4	; 244
 9e4:	f4 e0       	ldi	r31, 0x04	; 4
 9e6:	92 c2       	rjmp	.+1316   	; 0xf0c <__prologue_saves__>
 9e8:	3c 01       	movw	r6, r24
 9ea:	2b 01       	movw	r4, r22
 9ec:	5a 01       	movw	r10, r20
 9ee:	fc 01       	movw	r30, r24
 9f0:	17 82       	std	Z+7, r1	; 0x07
 9f2:	16 82       	std	Z+6, r1	; 0x06
 9f4:	83 81       	ldd	r24, Z+3	; 0x03
 9f6:	81 fd       	sbrc	r24, 1
 9f8:	03 c0       	rjmp	.+6      	; 0xa00 <vfprintf+0x22>
 9fa:	6f ef       	ldi	r22, 0xFF	; 255
 9fc:	7f ef       	ldi	r23, 0xFF	; 255
 9fe:	bb c1       	rjmp	.+886    	; 0xd76 <vfprintf+0x398>
 a00:	9a e0       	ldi	r25, 0x0A	; 10
 a02:	89 2e       	mov	r8, r25
 a04:	1e 01       	movw	r2, r28
 a06:	08 94       	sec
 a08:	21 1c       	adc	r2, r1
 a0a:	31 1c       	adc	r3, r1
 a0c:	f3 01       	movw	r30, r6
 a0e:	23 81       	ldd	r18, Z+3	; 0x03
 a10:	f2 01       	movw	r30, r4
 a12:	23 fd       	sbrc	r18, 3
 a14:	85 91       	lpm	r24, Z+
 a16:	23 ff       	sbrs	r18, 3
 a18:	81 91       	ld	r24, Z+
 a1a:	2f 01       	movw	r4, r30
 a1c:	88 23       	and	r24, r24
 a1e:	09 f4       	brne	.+2      	; 0xa22 <vfprintf+0x44>
 a20:	a7 c1       	rjmp	.+846    	; 0xd70 <vfprintf+0x392>
 a22:	85 32       	cpi	r24, 0x25	; 37
 a24:	39 f4       	brne	.+14     	; 0xa34 <vfprintf+0x56>
 a26:	23 fd       	sbrc	r18, 3
 a28:	85 91       	lpm	r24, Z+
 a2a:	23 ff       	sbrs	r18, 3
 a2c:	81 91       	ld	r24, Z+
 a2e:	2f 01       	movw	r4, r30
 a30:	85 32       	cpi	r24, 0x25	; 37
 a32:	21 f4       	brne	.+8      	; 0xa3c <vfprintf+0x5e>
 a34:	b3 01       	movw	r22, r6
 a36:	90 e0       	ldi	r25, 0x00	; 0
 a38:	b8 d1       	rcall	.+880    	; 0xdaa <fputc>
 a3a:	e8 cf       	rjmp	.-48     	; 0xa0c <vfprintf+0x2e>
 a3c:	98 2f       	mov	r25, r24
 a3e:	dd 24       	eor	r13, r13
 a40:	cc 24       	eor	r12, r12
 a42:	99 24       	eor	r9, r9
 a44:	ff e1       	ldi	r31, 0x1F	; 31
 a46:	fd 15       	cp	r31, r13
 a48:	d0 f0       	brcs	.+52     	; 0xa7e <vfprintf+0xa0>
 a4a:	9b 32       	cpi	r25, 0x2B	; 43
 a4c:	69 f0       	breq	.+26     	; 0xa68 <vfprintf+0x8a>
 a4e:	9c 32       	cpi	r25, 0x2C	; 44
 a50:	28 f4       	brcc	.+10     	; 0xa5c <vfprintf+0x7e>
 a52:	90 32       	cpi	r25, 0x20	; 32
 a54:	59 f0       	breq	.+22     	; 0xa6c <vfprintf+0x8e>
 a56:	93 32       	cpi	r25, 0x23	; 35
 a58:	91 f4       	brne	.+36     	; 0xa7e <vfprintf+0xa0>
 a5a:	0e c0       	rjmp	.+28     	; 0xa78 <vfprintf+0x9a>
 a5c:	9d 32       	cpi	r25, 0x2D	; 45
 a5e:	49 f0       	breq	.+18     	; 0xa72 <vfprintf+0x94>
 a60:	90 33       	cpi	r25, 0x30	; 48
 a62:	69 f4       	brne	.+26     	; 0xa7e <vfprintf+0xa0>
 a64:	41 e0       	ldi	r20, 0x01	; 1
 a66:	24 c0       	rjmp	.+72     	; 0xab0 <vfprintf+0xd2>
 a68:	52 e0       	ldi	r21, 0x02	; 2
 a6a:	d5 2a       	or	r13, r21
 a6c:	84 e0       	ldi	r24, 0x04	; 4
 a6e:	d8 2a       	or	r13, r24
 a70:	28 c0       	rjmp	.+80     	; 0xac2 <vfprintf+0xe4>
 a72:	98 e0       	ldi	r25, 0x08	; 8
 a74:	d9 2a       	or	r13, r25
 a76:	25 c0       	rjmp	.+74     	; 0xac2 <vfprintf+0xe4>
 a78:	e0 e1       	ldi	r30, 0x10	; 16
 a7a:	de 2a       	or	r13, r30
 a7c:	22 c0       	rjmp	.+68     	; 0xac2 <vfprintf+0xe4>
 a7e:	d7 fc       	sbrc	r13, 7
 a80:	29 c0       	rjmp	.+82     	; 0xad4 <vfprintf+0xf6>
 a82:	89 2f       	mov	r24, r25
 a84:	80 53       	subi	r24, 0x30	; 48
 a86:	8a 30       	cpi	r24, 0x0A	; 10
 a88:	70 f4       	brcc	.+28     	; 0xaa6 <vfprintf+0xc8>
 a8a:	d6 fe       	sbrs	r13, 6
 a8c:	05 c0       	rjmp	.+10     	; 0xa98 <vfprintf+0xba>
 a8e:	98 9c       	mul	r9, r8
 a90:	90 2c       	mov	r9, r0
 a92:	11 24       	eor	r1, r1
 a94:	98 0e       	add	r9, r24
 a96:	15 c0       	rjmp	.+42     	; 0xac2 <vfprintf+0xe4>
 a98:	c8 9c       	mul	r12, r8
 a9a:	c0 2c       	mov	r12, r0
 a9c:	11 24       	eor	r1, r1
 a9e:	c8 0e       	add	r12, r24
 aa0:	f0 e2       	ldi	r31, 0x20	; 32
 aa2:	df 2a       	or	r13, r31
 aa4:	0e c0       	rjmp	.+28     	; 0xac2 <vfprintf+0xe4>
 aa6:	9e 32       	cpi	r25, 0x2E	; 46
 aa8:	29 f4       	brne	.+10     	; 0xab4 <vfprintf+0xd6>
 aaa:	d6 fc       	sbrc	r13, 6
 aac:	61 c1       	rjmp	.+706    	; 0xd70 <vfprintf+0x392>
 aae:	40 e4       	ldi	r20, 0x40	; 64
 ab0:	d4 2a       	or	r13, r20
 ab2:	07 c0       	rjmp	.+14     	; 0xac2 <vfprintf+0xe4>
 ab4:	9c 36       	cpi	r25, 0x6C	; 108
 ab6:	19 f4       	brne	.+6      	; 0xabe <vfprintf+0xe0>
 ab8:	50 e8       	ldi	r21, 0x80	; 128
 aba:	d5 2a       	or	r13, r21
 abc:	02 c0       	rjmp	.+4      	; 0xac2 <vfprintf+0xe4>
 abe:	98 36       	cpi	r25, 0x68	; 104
 ac0:	49 f4       	brne	.+18     	; 0xad4 <vfprintf+0xf6>
 ac2:	f2 01       	movw	r30, r4
 ac4:	23 fd       	sbrc	r18, 3
 ac6:	95 91       	lpm	r25, Z+
 ac8:	23 ff       	sbrs	r18, 3
 aca:	91 91       	ld	r25, Z+
 acc:	2f 01       	movw	r4, r30
 ace:	99 23       	and	r25, r25
 ad0:	09 f0       	breq	.+2      	; 0xad4 <vfprintf+0xf6>
 ad2:	b8 cf       	rjmp	.-144    	; 0xa44 <vfprintf+0x66>
 ad4:	89 2f       	mov	r24, r25
 ad6:	85 54       	subi	r24, 0x45	; 69
 ad8:	83 30       	cpi	r24, 0x03	; 3
 ada:	18 f0       	brcs	.+6      	; 0xae2 <vfprintf+0x104>
 adc:	80 52       	subi	r24, 0x20	; 32
 ade:	83 30       	cpi	r24, 0x03	; 3
 ae0:	38 f4       	brcc	.+14     	; 0xaf0 <vfprintf+0x112>
 ae2:	44 e0       	ldi	r20, 0x04	; 4
 ae4:	50 e0       	ldi	r21, 0x00	; 0
 ae6:	a4 0e       	add	r10, r20
 ae8:	b5 1e       	adc	r11, r21
 aea:	5f e3       	ldi	r21, 0x3F	; 63
 aec:	59 83       	std	Y+1, r21	; 0x01
 aee:	0f c0       	rjmp	.+30     	; 0xb0e <vfprintf+0x130>
 af0:	93 36       	cpi	r25, 0x63	; 99
 af2:	31 f0       	breq	.+12     	; 0xb00 <vfprintf+0x122>
 af4:	93 37       	cpi	r25, 0x73	; 115
 af6:	79 f0       	breq	.+30     	; 0xb16 <vfprintf+0x138>
 af8:	93 35       	cpi	r25, 0x53	; 83
 afa:	09 f0       	breq	.+2      	; 0xafe <vfprintf+0x120>
 afc:	52 c0       	rjmp	.+164    	; 0xba2 <vfprintf+0x1c4>
 afe:	1f c0       	rjmp	.+62     	; 0xb3e <vfprintf+0x160>
 b00:	f5 01       	movw	r30, r10
 b02:	80 81       	ld	r24, Z
 b04:	89 83       	std	Y+1, r24	; 0x01
 b06:	42 e0       	ldi	r20, 0x02	; 2
 b08:	50 e0       	ldi	r21, 0x00	; 0
 b0a:	a4 0e       	add	r10, r20
 b0c:	b5 1e       	adc	r11, r21
 b0e:	71 01       	movw	r14, r2
 b10:	01 e0       	ldi	r16, 0x01	; 1
 b12:	10 e0       	ldi	r17, 0x00	; 0
 b14:	11 c0       	rjmp	.+34     	; 0xb38 <vfprintf+0x15a>
 b16:	f5 01       	movw	r30, r10
 b18:	e0 80       	ld	r14, Z
 b1a:	f1 80       	ldd	r15, Z+1	; 0x01
 b1c:	d6 fc       	sbrc	r13, 6
 b1e:	03 c0       	rjmp	.+6      	; 0xb26 <vfprintf+0x148>
 b20:	6f ef       	ldi	r22, 0xFF	; 255
 b22:	7f ef       	ldi	r23, 0xFF	; 255
 b24:	02 c0       	rjmp	.+4      	; 0xb2a <vfprintf+0x14c>
 b26:	69 2d       	mov	r22, r9
 b28:	70 e0       	ldi	r23, 0x00	; 0
 b2a:	42 e0       	ldi	r20, 0x02	; 2
 b2c:	50 e0       	ldi	r21, 0x00	; 0
 b2e:	a4 0e       	add	r10, r20
 b30:	b5 1e       	adc	r11, r21
 b32:	c7 01       	movw	r24, r14
 b34:	2f d1       	rcall	.+606    	; 0xd94 <strnlen>
 b36:	8c 01       	movw	r16, r24
 b38:	5f e7       	ldi	r21, 0x7F	; 127
 b3a:	d5 22       	and	r13, r21
 b3c:	13 c0       	rjmp	.+38     	; 0xb64 <vfprintf+0x186>
 b3e:	f5 01       	movw	r30, r10
 b40:	e0 80       	ld	r14, Z
 b42:	f1 80       	ldd	r15, Z+1	; 0x01
 b44:	d6 fc       	sbrc	r13, 6
 b46:	03 c0       	rjmp	.+6      	; 0xb4e <vfprintf+0x170>
 b48:	6f ef       	ldi	r22, 0xFF	; 255
 b4a:	7f ef       	ldi	r23, 0xFF	; 255
 b4c:	02 c0       	rjmp	.+4      	; 0xb52 <vfprintf+0x174>
 b4e:	69 2d       	mov	r22, r9
 b50:	70 e0       	ldi	r23, 0x00	; 0
 b52:	42 e0       	ldi	r20, 0x02	; 2
 b54:	50 e0       	ldi	r21, 0x00	; 0
 b56:	a4 0e       	add	r10, r20
 b58:	b5 1e       	adc	r11, r21
 b5a:	c7 01       	movw	r24, r14
 b5c:	10 d1       	rcall	.+544    	; 0xd7e <strnlen_P>
 b5e:	8c 01       	movw	r16, r24
 b60:	50 e8       	ldi	r21, 0x80	; 128
 b62:	d5 2a       	or	r13, r21
 b64:	d3 fe       	sbrs	r13, 3
 b66:	06 c0       	rjmp	.+12     	; 0xb74 <vfprintf+0x196>
 b68:	18 c0       	rjmp	.+48     	; 0xb9a <vfprintf+0x1bc>
 b6a:	b3 01       	movw	r22, r6
 b6c:	80 e2       	ldi	r24, 0x20	; 32
 b6e:	90 e0       	ldi	r25, 0x00	; 0
 b70:	1c d1       	rcall	.+568    	; 0xdaa <fputc>
 b72:	ca 94       	dec	r12
 b74:	8c 2d       	mov	r24, r12
 b76:	90 e0       	ldi	r25, 0x00	; 0
 b78:	08 17       	cp	r16, r24
 b7a:	19 07       	cpc	r17, r25
 b7c:	b0 f3       	brcs	.-20     	; 0xb6a <vfprintf+0x18c>
 b7e:	0d c0       	rjmp	.+26     	; 0xb9a <vfprintf+0x1bc>
 b80:	f7 01       	movw	r30, r14
 b82:	d7 fc       	sbrc	r13, 7
 b84:	85 91       	lpm	r24, Z+
 b86:	d7 fe       	sbrs	r13, 7
 b88:	81 91       	ld	r24, Z+
 b8a:	7f 01       	movw	r14, r30
 b8c:	b3 01       	movw	r22, r6
 b8e:	90 e0       	ldi	r25, 0x00	; 0
 b90:	0c d1       	rcall	.+536    	; 0xdaa <fputc>
 b92:	c1 10       	cpse	r12, r1
 b94:	ca 94       	dec	r12
 b96:	01 50       	subi	r16, 0x01	; 1
 b98:	10 40       	sbci	r17, 0x00	; 0
 b9a:	01 15       	cp	r16, r1
 b9c:	11 05       	cpc	r17, r1
 b9e:	81 f7       	brne	.-32     	; 0xb80 <vfprintf+0x1a2>
 ba0:	e4 c0       	rjmp	.+456    	; 0xd6a <vfprintf+0x38c>
 ba2:	94 36       	cpi	r25, 0x64	; 100
 ba4:	11 f0       	breq	.+4      	; 0xbaa <vfprintf+0x1cc>
 ba6:	99 36       	cpi	r25, 0x69	; 105
 ba8:	69 f5       	brne	.+90     	; 0xc04 <vfprintf+0x226>
 baa:	d7 fe       	sbrs	r13, 7
 bac:	08 c0       	rjmp	.+16     	; 0xbbe <vfprintf+0x1e0>
 bae:	f5 01       	movw	r30, r10
 bb0:	e0 80       	ld	r14, Z
 bb2:	f1 80       	ldd	r15, Z+1	; 0x01
 bb4:	02 81       	ldd	r16, Z+2	; 0x02
 bb6:	13 81       	ldd	r17, Z+3	; 0x03
 bb8:	44 e0       	ldi	r20, 0x04	; 4
 bba:	50 e0       	ldi	r21, 0x00	; 0
 bbc:	0a c0       	rjmp	.+20     	; 0xbd2 <vfprintf+0x1f4>
 bbe:	f5 01       	movw	r30, r10
 bc0:	80 81       	ld	r24, Z
 bc2:	91 81       	ldd	r25, Z+1	; 0x01
 bc4:	7c 01       	movw	r14, r24
 bc6:	00 27       	eor	r16, r16
 bc8:	f7 fc       	sbrc	r15, 7
 bca:	00 95       	com	r16
 bcc:	10 2f       	mov	r17, r16
 bce:	42 e0       	ldi	r20, 0x02	; 2
 bd0:	50 e0       	ldi	r21, 0x00	; 0
 bd2:	a4 0e       	add	r10, r20
 bd4:	b5 1e       	adc	r11, r21
 bd6:	5f e6       	ldi	r21, 0x6F	; 111
 bd8:	d5 22       	and	r13, r21
 bda:	17 ff       	sbrs	r17, 7
 bdc:	0a c0       	rjmp	.+20     	; 0xbf2 <vfprintf+0x214>
 bde:	10 95       	com	r17
 be0:	00 95       	com	r16
 be2:	f0 94       	com	r15
 be4:	e0 94       	com	r14
 be6:	e1 1c       	adc	r14, r1
 be8:	f1 1c       	adc	r15, r1
 bea:	01 1d       	adc	r16, r1
 bec:	11 1d       	adc	r17, r1
 bee:	80 e8       	ldi	r24, 0x80	; 128
 bf0:	d8 2a       	or	r13, r24
 bf2:	2a e0       	ldi	r18, 0x0A	; 10
 bf4:	30 e0       	ldi	r19, 0x00	; 0
 bf6:	a1 01       	movw	r20, r2
 bf8:	c8 01       	movw	r24, r16
 bfa:	b7 01       	movw	r22, r14
 bfc:	02 d1       	rcall	.+516    	; 0xe02 <__ultoa_invert>
 bfe:	f8 2e       	mov	r15, r24
 c00:	f2 18       	sub	r15, r2
 c02:	3f c0       	rjmp	.+126    	; 0xc82 <vfprintf+0x2a4>
 c04:	95 37       	cpi	r25, 0x75	; 117
 c06:	29 f4       	brne	.+10     	; 0xc12 <vfprintf+0x234>
 c08:	1d 2d       	mov	r17, r13
 c0a:	1f 7e       	andi	r17, 0xEF	; 239
 c0c:	2a e0       	ldi	r18, 0x0A	; 10
 c0e:	30 e0       	ldi	r19, 0x00	; 0
 c10:	1d c0       	rjmp	.+58     	; 0xc4c <vfprintf+0x26e>
 c12:	1d 2d       	mov	r17, r13
 c14:	19 7f       	andi	r17, 0xF9	; 249
 c16:	9f 36       	cpi	r25, 0x6F	; 111
 c18:	61 f0       	breq	.+24     	; 0xc32 <vfprintf+0x254>
 c1a:	90 37       	cpi	r25, 0x70	; 112
 c1c:	20 f4       	brcc	.+8      	; 0xc26 <vfprintf+0x248>
 c1e:	98 35       	cpi	r25, 0x58	; 88
 c20:	09 f0       	breq	.+2      	; 0xc24 <vfprintf+0x246>
 c22:	a6 c0       	rjmp	.+332    	; 0xd70 <vfprintf+0x392>
 c24:	0f c0       	rjmp	.+30     	; 0xc44 <vfprintf+0x266>
 c26:	90 37       	cpi	r25, 0x70	; 112
 c28:	39 f0       	breq	.+14     	; 0xc38 <vfprintf+0x25a>
 c2a:	98 37       	cpi	r25, 0x78	; 120
 c2c:	09 f0       	breq	.+2      	; 0xc30 <vfprintf+0x252>
 c2e:	a0 c0       	rjmp	.+320    	; 0xd70 <vfprintf+0x392>
 c30:	04 c0       	rjmp	.+8      	; 0xc3a <vfprintf+0x25c>
 c32:	28 e0       	ldi	r18, 0x08	; 8
 c34:	30 e0       	ldi	r19, 0x00	; 0
 c36:	0a c0       	rjmp	.+20     	; 0xc4c <vfprintf+0x26e>
 c38:	10 61       	ori	r17, 0x10	; 16
 c3a:	14 fd       	sbrc	r17, 4
 c3c:	14 60       	ori	r17, 0x04	; 4
 c3e:	20 e1       	ldi	r18, 0x10	; 16
 c40:	30 e0       	ldi	r19, 0x00	; 0
 c42:	04 c0       	rjmp	.+8      	; 0xc4c <vfprintf+0x26e>
 c44:	14 fd       	sbrc	r17, 4
 c46:	16 60       	ori	r17, 0x06	; 6
 c48:	20 e1       	ldi	r18, 0x10	; 16
 c4a:	32 e0       	ldi	r19, 0x02	; 2
 c4c:	17 ff       	sbrs	r17, 7
 c4e:	08 c0       	rjmp	.+16     	; 0xc60 <vfprintf+0x282>
 c50:	f5 01       	movw	r30, r10
 c52:	60 81       	ld	r22, Z
 c54:	71 81       	ldd	r23, Z+1	; 0x01
 c56:	82 81       	ldd	r24, Z+2	; 0x02
 c58:	93 81       	ldd	r25, Z+3	; 0x03
 c5a:	44 e0       	ldi	r20, 0x04	; 4
 c5c:	50 e0       	ldi	r21, 0x00	; 0
 c5e:	08 c0       	rjmp	.+16     	; 0xc70 <vfprintf+0x292>
 c60:	f5 01       	movw	r30, r10
 c62:	80 81       	ld	r24, Z
 c64:	91 81       	ldd	r25, Z+1	; 0x01
 c66:	bc 01       	movw	r22, r24
 c68:	80 e0       	ldi	r24, 0x00	; 0
 c6a:	90 e0       	ldi	r25, 0x00	; 0
 c6c:	42 e0       	ldi	r20, 0x02	; 2
 c6e:	50 e0       	ldi	r21, 0x00	; 0
 c70:	a4 0e       	add	r10, r20
 c72:	b5 1e       	adc	r11, r21
 c74:	a1 01       	movw	r20, r2
 c76:	c5 d0       	rcall	.+394    	; 0xe02 <__ultoa_invert>
 c78:	f8 2e       	mov	r15, r24
 c7a:	f2 18       	sub	r15, r2
 c7c:	8f e7       	ldi	r24, 0x7F	; 127
 c7e:	d8 2e       	mov	r13, r24
 c80:	d1 22       	and	r13, r17
 c82:	d6 fe       	sbrs	r13, 6
 c84:	0b c0       	rjmp	.+22     	; 0xc9c <vfprintf+0x2be>
 c86:	5e ef       	ldi	r21, 0xFE	; 254
 c88:	d5 22       	and	r13, r21
 c8a:	f9 14       	cp	r15, r9
 c8c:	38 f4       	brcc	.+14     	; 0xc9c <vfprintf+0x2be>
 c8e:	d4 fe       	sbrs	r13, 4
 c90:	07 c0       	rjmp	.+14     	; 0xca0 <vfprintf+0x2c2>
 c92:	d2 fc       	sbrc	r13, 2
 c94:	05 c0       	rjmp	.+10     	; 0xca0 <vfprintf+0x2c2>
 c96:	8f ee       	ldi	r24, 0xEF	; 239
 c98:	d8 22       	and	r13, r24
 c9a:	02 c0       	rjmp	.+4      	; 0xca0 <vfprintf+0x2c2>
 c9c:	1f 2d       	mov	r17, r15
 c9e:	01 c0       	rjmp	.+2      	; 0xca2 <vfprintf+0x2c4>
 ca0:	19 2d       	mov	r17, r9
 ca2:	d4 fe       	sbrs	r13, 4
 ca4:	0d c0       	rjmp	.+26     	; 0xcc0 <vfprintf+0x2e2>
 ca6:	fe 01       	movw	r30, r28
 ca8:	ef 0d       	add	r30, r15
 caa:	f1 1d       	adc	r31, r1
 cac:	80 81       	ld	r24, Z
 cae:	80 33       	cpi	r24, 0x30	; 48
 cb0:	19 f4       	brne	.+6      	; 0xcb8 <vfprintf+0x2da>
 cb2:	99 ee       	ldi	r25, 0xE9	; 233
 cb4:	d9 22       	and	r13, r25
 cb6:	08 c0       	rjmp	.+16     	; 0xcc8 <vfprintf+0x2ea>
 cb8:	1f 5f       	subi	r17, 0xFF	; 255
 cba:	d2 fe       	sbrs	r13, 2
 cbc:	05 c0       	rjmp	.+10     	; 0xcc8 <vfprintf+0x2ea>
 cbe:	03 c0       	rjmp	.+6      	; 0xcc6 <vfprintf+0x2e8>
 cc0:	8d 2d       	mov	r24, r13
 cc2:	86 78       	andi	r24, 0x86	; 134
 cc4:	09 f0       	breq	.+2      	; 0xcc8 <vfprintf+0x2ea>
 cc6:	1f 5f       	subi	r17, 0xFF	; 255
 cc8:	0d 2d       	mov	r16, r13
 cca:	d3 fc       	sbrc	r13, 3
 ccc:	13 c0       	rjmp	.+38     	; 0xcf4 <vfprintf+0x316>
 cce:	d0 fe       	sbrs	r13, 0
 cd0:	0e c0       	rjmp	.+28     	; 0xcee <vfprintf+0x310>
 cd2:	1c 15       	cp	r17, r12
 cd4:	10 f0       	brcs	.+4      	; 0xcda <vfprintf+0x2fc>
 cd6:	9f 2c       	mov	r9, r15
 cd8:	0a c0       	rjmp	.+20     	; 0xcee <vfprintf+0x310>
 cda:	9f 2c       	mov	r9, r15
 cdc:	9c 0c       	add	r9, r12
 cde:	91 1a       	sub	r9, r17
 ce0:	1c 2d       	mov	r17, r12
 ce2:	05 c0       	rjmp	.+10     	; 0xcee <vfprintf+0x310>
 ce4:	b3 01       	movw	r22, r6
 ce6:	80 e2       	ldi	r24, 0x20	; 32
 ce8:	90 e0       	ldi	r25, 0x00	; 0
 cea:	5f d0       	rcall	.+190    	; 0xdaa <fputc>
 cec:	1f 5f       	subi	r17, 0xFF	; 255
 cee:	1c 15       	cp	r17, r12
 cf0:	c8 f3       	brcs	.-14     	; 0xce4 <vfprintf+0x306>
 cf2:	04 c0       	rjmp	.+8      	; 0xcfc <vfprintf+0x31e>
 cf4:	1c 15       	cp	r17, r12
 cf6:	10 f4       	brcc	.+4      	; 0xcfc <vfprintf+0x31e>
 cf8:	c1 1a       	sub	r12, r17
 cfa:	01 c0       	rjmp	.+2      	; 0xcfe <vfprintf+0x320>
 cfc:	cc 24       	eor	r12, r12
 cfe:	04 ff       	sbrs	r16, 4
 d00:	0f c0       	rjmp	.+30     	; 0xd20 <vfprintf+0x342>
 d02:	b3 01       	movw	r22, r6
 d04:	80 e3       	ldi	r24, 0x30	; 48
 d06:	90 e0       	ldi	r25, 0x00	; 0
 d08:	50 d0       	rcall	.+160    	; 0xdaa <fputc>
 d0a:	02 ff       	sbrs	r16, 2
 d0c:	1c c0       	rjmp	.+56     	; 0xd46 <vfprintf+0x368>
 d0e:	01 fd       	sbrc	r16, 1
 d10:	03 c0       	rjmp	.+6      	; 0xd18 <vfprintf+0x33a>
 d12:	88 e7       	ldi	r24, 0x78	; 120
 d14:	90 e0       	ldi	r25, 0x00	; 0
 d16:	02 c0       	rjmp	.+4      	; 0xd1c <vfprintf+0x33e>
 d18:	88 e5       	ldi	r24, 0x58	; 88
 d1a:	90 e0       	ldi	r25, 0x00	; 0
 d1c:	b3 01       	movw	r22, r6
 d1e:	0c c0       	rjmp	.+24     	; 0xd38 <vfprintf+0x35a>
 d20:	80 2f       	mov	r24, r16
 d22:	86 78       	andi	r24, 0x86	; 134
 d24:	81 f0       	breq	.+32     	; 0xd46 <vfprintf+0x368>
 d26:	01 ff       	sbrs	r16, 1
 d28:	02 c0       	rjmp	.+4      	; 0xd2e <vfprintf+0x350>
 d2a:	8b e2       	ldi	r24, 0x2B	; 43
 d2c:	01 c0       	rjmp	.+2      	; 0xd30 <vfprintf+0x352>
 d2e:	80 e2       	ldi	r24, 0x20	; 32
 d30:	d7 fc       	sbrc	r13, 7
 d32:	8d e2       	ldi	r24, 0x2D	; 45
 d34:	b3 01       	movw	r22, r6
 d36:	90 e0       	ldi	r25, 0x00	; 0
 d38:	38 d0       	rcall	.+112    	; 0xdaa <fputc>
 d3a:	05 c0       	rjmp	.+10     	; 0xd46 <vfprintf+0x368>
 d3c:	b3 01       	movw	r22, r6
 d3e:	80 e3       	ldi	r24, 0x30	; 48
 d40:	90 e0       	ldi	r25, 0x00	; 0
 d42:	33 d0       	rcall	.+102    	; 0xdaa <fputc>
 d44:	9a 94       	dec	r9
 d46:	f9 14       	cp	r15, r9
 d48:	c8 f3       	brcs	.-14     	; 0xd3c <vfprintf+0x35e>
 d4a:	fa 94       	dec	r15
 d4c:	f1 01       	movw	r30, r2
 d4e:	ef 0d       	add	r30, r15
 d50:	f1 1d       	adc	r31, r1
 d52:	b3 01       	movw	r22, r6
 d54:	80 81       	ld	r24, Z
 d56:	90 e0       	ldi	r25, 0x00	; 0
 d58:	28 d0       	rcall	.+80     	; 0xdaa <fputc>
 d5a:	ff 20       	and	r15, r15
 d5c:	b1 f7       	brne	.-20     	; 0xd4a <vfprintf+0x36c>
 d5e:	05 c0       	rjmp	.+10     	; 0xd6a <vfprintf+0x38c>
 d60:	b3 01       	movw	r22, r6
 d62:	80 e2       	ldi	r24, 0x20	; 32
 d64:	90 e0       	ldi	r25, 0x00	; 0
 d66:	21 d0       	rcall	.+66     	; 0xdaa <fputc>
 d68:	ca 94       	dec	r12
 d6a:	cc 20       	and	r12, r12
 d6c:	c9 f7       	brne	.-14     	; 0xd60 <vfprintf+0x382>
 d6e:	4e ce       	rjmp	.-868    	; 0xa0c <vfprintf+0x2e>
 d70:	f3 01       	movw	r30, r6
 d72:	66 81       	ldd	r22, Z+6	; 0x06
 d74:	77 81       	ldd	r23, Z+7	; 0x07
 d76:	cb 01       	movw	r24, r22
 d78:	2b 96       	adiw	r28, 0x0b	; 11
 d7a:	e2 e1       	ldi	r30, 0x12	; 18
 d7c:	e3 c0       	rjmp	.+454    	; 0xf44 <__epilogue_restores__>

00000d7e <strnlen_P>:
 d7e:	fc 01       	movw	r30, r24
 d80:	05 90       	lpm	r0, Z+
 d82:	61 50       	subi	r22, 0x01	; 1
 d84:	70 40       	sbci	r23, 0x00	; 0
 d86:	01 10       	cpse	r0, r1
 d88:	d8 f7       	brcc	.-10     	; 0xd80 <strnlen_P+0x2>
 d8a:	80 95       	com	r24
 d8c:	90 95       	com	r25
 d8e:	8e 0f       	add	r24, r30
 d90:	9f 1f       	adc	r25, r31
 d92:	08 95       	ret

00000d94 <strnlen>:
 d94:	fc 01       	movw	r30, r24
 d96:	61 50       	subi	r22, 0x01	; 1
 d98:	70 40       	sbci	r23, 0x00	; 0
 d9a:	01 90       	ld	r0, Z+
 d9c:	01 10       	cpse	r0, r1
 d9e:	d8 f7       	brcc	.-10     	; 0xd96 <strnlen+0x2>
 da0:	80 95       	com	r24
 da2:	90 95       	com	r25
 da4:	8e 0f       	add	r24, r30
 da6:	9f 1f       	adc	r25, r31
 da8:	08 95       	ret

00000daa <fputc>:
 daa:	0f 93       	push	r16
 dac:	1f 93       	push	r17
 dae:	cf 93       	push	r28
 db0:	df 93       	push	r29
 db2:	8c 01       	movw	r16, r24
 db4:	eb 01       	movw	r28, r22
 db6:	8b 81       	ldd	r24, Y+3	; 0x03
 db8:	81 ff       	sbrs	r24, 1
 dba:	1b c0       	rjmp	.+54     	; 0xdf2 <fputc+0x48>
 dbc:	82 ff       	sbrs	r24, 2
 dbe:	0d c0       	rjmp	.+26     	; 0xdda <fputc+0x30>
 dc0:	2e 81       	ldd	r18, Y+6	; 0x06
 dc2:	3f 81       	ldd	r19, Y+7	; 0x07
 dc4:	8c 81       	ldd	r24, Y+4	; 0x04
 dc6:	9d 81       	ldd	r25, Y+5	; 0x05
 dc8:	28 17       	cp	r18, r24
 dca:	39 07       	cpc	r19, r25
 dcc:	64 f4       	brge	.+24     	; 0xde6 <fputc+0x3c>
 dce:	e8 81       	ld	r30, Y
 dd0:	f9 81       	ldd	r31, Y+1	; 0x01
 dd2:	01 93       	st	Z+, r16
 dd4:	f9 83       	std	Y+1, r31	; 0x01
 dd6:	e8 83       	st	Y, r30
 dd8:	06 c0       	rjmp	.+12     	; 0xde6 <fputc+0x3c>
 dda:	e8 85       	ldd	r30, Y+8	; 0x08
 ddc:	f9 85       	ldd	r31, Y+9	; 0x09
 dde:	80 2f       	mov	r24, r16
 de0:	09 95       	icall
 de2:	89 2b       	or	r24, r25
 de4:	31 f4       	brne	.+12     	; 0xdf2 <fputc+0x48>
 de6:	8e 81       	ldd	r24, Y+6	; 0x06
 de8:	9f 81       	ldd	r25, Y+7	; 0x07
 dea:	01 96       	adiw	r24, 0x01	; 1
 dec:	9f 83       	std	Y+7, r25	; 0x07
 dee:	8e 83       	std	Y+6, r24	; 0x06
 df0:	02 c0       	rjmp	.+4      	; 0xdf6 <fputc+0x4c>
 df2:	0f ef       	ldi	r16, 0xFF	; 255
 df4:	1f ef       	ldi	r17, 0xFF	; 255
 df6:	c8 01       	movw	r24, r16
 df8:	df 91       	pop	r29
 dfa:	cf 91       	pop	r28
 dfc:	1f 91       	pop	r17
 dfe:	0f 91       	pop	r16
 e00:	08 95       	ret

00000e02 <__ultoa_invert>:
 e02:	fa 01       	movw	r30, r20
 e04:	aa 27       	eor	r26, r26
 e06:	28 30       	cpi	r18, 0x08	; 8
 e08:	51 f1       	breq	.+84     	; 0xe5e <__ultoa_invert+0x5c>
 e0a:	20 31       	cpi	r18, 0x10	; 16
 e0c:	81 f1       	breq	.+96     	; 0xe6e <__ultoa_invert+0x6c>
 e0e:	e8 94       	clt
 e10:	6f 93       	push	r22
 e12:	6e 7f       	andi	r22, 0xFE	; 254
 e14:	6e 5f       	subi	r22, 0xFE	; 254
 e16:	7f 4f       	sbci	r23, 0xFF	; 255
 e18:	8f 4f       	sbci	r24, 0xFF	; 255
 e1a:	9f 4f       	sbci	r25, 0xFF	; 255
 e1c:	af 4f       	sbci	r26, 0xFF	; 255
 e1e:	b1 e0       	ldi	r27, 0x01	; 1
 e20:	3e d0       	rcall	.+124    	; 0xe9e <__ultoa_invert+0x9c>
 e22:	b4 e0       	ldi	r27, 0x04	; 4
 e24:	3c d0       	rcall	.+120    	; 0xe9e <__ultoa_invert+0x9c>
 e26:	67 0f       	add	r22, r23
 e28:	78 1f       	adc	r23, r24
 e2a:	89 1f       	adc	r24, r25
 e2c:	9a 1f       	adc	r25, r26
 e2e:	a1 1d       	adc	r26, r1
 e30:	68 0f       	add	r22, r24
 e32:	79 1f       	adc	r23, r25
 e34:	8a 1f       	adc	r24, r26
 e36:	91 1d       	adc	r25, r1
 e38:	a1 1d       	adc	r26, r1
 e3a:	6a 0f       	add	r22, r26
 e3c:	71 1d       	adc	r23, r1
 e3e:	81 1d       	adc	r24, r1
 e40:	91 1d       	adc	r25, r1
 e42:	a1 1d       	adc	r26, r1
 e44:	20 d0       	rcall	.+64     	; 0xe86 <__ultoa_invert+0x84>
 e46:	09 f4       	brne	.+2      	; 0xe4a <__ultoa_invert+0x48>
 e48:	68 94       	set
 e4a:	3f 91       	pop	r19
 e4c:	2a e0       	ldi	r18, 0x0A	; 10
 e4e:	26 9f       	mul	r18, r22
 e50:	11 24       	eor	r1, r1
 e52:	30 19       	sub	r19, r0
 e54:	30 5d       	subi	r19, 0xD0	; 208
 e56:	31 93       	st	Z+, r19
 e58:	de f6       	brtc	.-74     	; 0xe10 <__ultoa_invert+0xe>
 e5a:	cf 01       	movw	r24, r30
 e5c:	08 95       	ret
 e5e:	46 2f       	mov	r20, r22
 e60:	47 70       	andi	r20, 0x07	; 7
 e62:	40 5d       	subi	r20, 0xD0	; 208
 e64:	41 93       	st	Z+, r20
 e66:	b3 e0       	ldi	r27, 0x03	; 3
 e68:	0f d0       	rcall	.+30     	; 0xe88 <__ultoa_invert+0x86>
 e6a:	c9 f7       	brne	.-14     	; 0xe5e <__ultoa_invert+0x5c>
 e6c:	f6 cf       	rjmp	.-20     	; 0xe5a <__ultoa_invert+0x58>
 e6e:	46 2f       	mov	r20, r22
 e70:	4f 70       	andi	r20, 0x0F	; 15
 e72:	40 5d       	subi	r20, 0xD0	; 208
 e74:	4a 33       	cpi	r20, 0x3A	; 58
 e76:	18 f0       	brcs	.+6      	; 0xe7e <__ultoa_invert+0x7c>
 e78:	49 5d       	subi	r20, 0xD9	; 217
 e7a:	31 fd       	sbrc	r19, 1
 e7c:	40 52       	subi	r20, 0x20	; 32
 e7e:	41 93       	st	Z+, r20
 e80:	02 d0       	rcall	.+4      	; 0xe86 <__ultoa_invert+0x84>
 e82:	a9 f7       	brne	.-22     	; 0xe6e <__ultoa_invert+0x6c>
 e84:	ea cf       	rjmp	.-44     	; 0xe5a <__ultoa_invert+0x58>
 e86:	b4 e0       	ldi	r27, 0x04	; 4
 e88:	a6 95       	lsr	r26
 e8a:	97 95       	ror	r25
 e8c:	87 95       	ror	r24
 e8e:	77 95       	ror	r23
 e90:	67 95       	ror	r22
 e92:	ba 95       	dec	r27
 e94:	c9 f7       	brne	.-14     	; 0xe88 <__ultoa_invert+0x86>
 e96:	00 97       	sbiw	r24, 0x00	; 0
 e98:	61 05       	cpc	r22, r1
 e9a:	71 05       	cpc	r23, r1
 e9c:	08 95       	ret
 e9e:	9b 01       	movw	r18, r22
 ea0:	ac 01       	movw	r20, r24
 ea2:	0a 2e       	mov	r0, r26
 ea4:	06 94       	lsr	r0
 ea6:	57 95       	ror	r21
 ea8:	47 95       	ror	r20
 eaa:	37 95       	ror	r19
 eac:	27 95       	ror	r18
 eae:	ba 95       	dec	r27
 eb0:	c9 f7       	brne	.-14     	; 0xea4 <__ultoa_invert+0xa2>
 eb2:	62 0f       	add	r22, r18
 eb4:	73 1f       	adc	r23, r19
 eb6:	84 1f       	adc	r24, r20
 eb8:	95 1f       	adc	r25, r21
 eba:	a0 1d       	adc	r26, r0
 ebc:	08 95       	ret

00000ebe <__divmodhi4>:
 ebe:	97 fb       	bst	r25, 7
 ec0:	09 2e       	mov	r0, r25
 ec2:	07 26       	eor	r0, r23
 ec4:	0a d0       	rcall	.+20     	; 0xeda <__divmodhi4_neg1>
 ec6:	77 fd       	sbrc	r23, 7
 ec8:	04 d0       	rcall	.+8      	; 0xed2 <__divmodhi4_neg2>
 eca:	0c d0       	rcall	.+24     	; 0xee4 <__udivmodhi4>
 ecc:	06 d0       	rcall	.+12     	; 0xeda <__divmodhi4_neg1>
 ece:	00 20       	and	r0, r0
 ed0:	1a f4       	brpl	.+6      	; 0xed8 <__divmodhi4_exit>

00000ed2 <__divmodhi4_neg2>:
 ed2:	70 95       	com	r23
 ed4:	61 95       	neg	r22
 ed6:	7f 4f       	sbci	r23, 0xFF	; 255

00000ed8 <__divmodhi4_exit>:
 ed8:	08 95       	ret

00000eda <__divmodhi4_neg1>:
 eda:	f6 f7       	brtc	.-4      	; 0xed8 <__divmodhi4_exit>
 edc:	90 95       	com	r25
 ede:	81 95       	neg	r24
 ee0:	9f 4f       	sbci	r25, 0xFF	; 255
 ee2:	08 95       	ret

00000ee4 <__udivmodhi4>:
 ee4:	aa 1b       	sub	r26, r26
 ee6:	bb 1b       	sub	r27, r27
 ee8:	51 e1       	ldi	r21, 0x11	; 17
 eea:	07 c0       	rjmp	.+14     	; 0xefa <__udivmodhi4_ep>

00000eec <__udivmodhi4_loop>:
 eec:	aa 1f       	adc	r26, r26
 eee:	bb 1f       	adc	r27, r27
 ef0:	a6 17       	cp	r26, r22
 ef2:	b7 07       	cpc	r27, r23
 ef4:	10 f0       	brcs	.+4      	; 0xefa <__udivmodhi4_ep>
 ef6:	a6 1b       	sub	r26, r22
 ef8:	b7 0b       	sbc	r27, r23

00000efa <__udivmodhi4_ep>:
 efa:	88 1f       	adc	r24, r24
 efc:	99 1f       	adc	r25, r25
 efe:	5a 95       	dec	r21
 f00:	a9 f7       	brne	.-22     	; 0xeec <__udivmodhi4_loop>
 f02:	80 95       	com	r24
 f04:	90 95       	com	r25
 f06:	bc 01       	movw	r22, r24
 f08:	cd 01       	movw	r24, r26
 f0a:	08 95       	ret

00000f0c <__prologue_saves__>:
 f0c:	2f 92       	push	r2
 f0e:	3f 92       	push	r3
 f10:	4f 92       	push	r4
 f12:	5f 92       	push	r5
 f14:	6f 92       	push	r6
 f16:	7f 92       	push	r7
 f18:	8f 92       	push	r8
 f1a:	9f 92       	push	r9
 f1c:	af 92       	push	r10
 f1e:	bf 92       	push	r11
 f20:	cf 92       	push	r12
 f22:	df 92       	push	r13
 f24:	ef 92       	push	r14
 f26:	ff 92       	push	r15
 f28:	0f 93       	push	r16
 f2a:	1f 93       	push	r17
 f2c:	cf 93       	push	r28
 f2e:	df 93       	push	r29
 f30:	cd b7       	in	r28, 0x3d	; 61
 f32:	de b7       	in	r29, 0x3e	; 62
 f34:	ca 1b       	sub	r28, r26
 f36:	db 0b       	sbc	r29, r27
 f38:	0f b6       	in	r0, 0x3f	; 63
 f3a:	f8 94       	cli
 f3c:	de bf       	out	0x3e, r29	; 62
 f3e:	0f be       	out	0x3f, r0	; 63
 f40:	cd bf       	out	0x3d, r28	; 61
 f42:	09 94       	ijmp

00000f44 <__epilogue_restores__>:
 f44:	2a 88       	ldd	r2, Y+18	; 0x12
 f46:	39 88       	ldd	r3, Y+17	; 0x11
 f48:	48 88       	ldd	r4, Y+16	; 0x10
 f4a:	5f 84       	ldd	r5, Y+15	; 0x0f
 f4c:	6e 84       	ldd	r6, Y+14	; 0x0e
 f4e:	7d 84       	ldd	r7, Y+13	; 0x0d
 f50:	8c 84       	ldd	r8, Y+12	; 0x0c
 f52:	9b 84       	ldd	r9, Y+11	; 0x0b
 f54:	aa 84       	ldd	r10, Y+10	; 0x0a
 f56:	b9 84       	ldd	r11, Y+9	; 0x09
 f58:	c8 84       	ldd	r12, Y+8	; 0x08
 f5a:	df 80       	ldd	r13, Y+7	; 0x07
 f5c:	ee 80       	ldd	r14, Y+6	; 0x06
 f5e:	fd 80       	ldd	r15, Y+5	; 0x05
 f60:	0c 81       	ldd	r16, Y+4	; 0x04
 f62:	1b 81       	ldd	r17, Y+3	; 0x03
 f64:	aa 81       	ldd	r26, Y+2	; 0x02
 f66:	b9 81       	ldd	r27, Y+1	; 0x01
 f68:	ce 0f       	add	r28, r30
 f6a:	d1 1d       	adc	r29, r1
 f6c:	0f b6       	in	r0, 0x3f	; 63
 f6e:	f8 94       	cli
 f70:	de bf       	out	0x3e, r29	; 62
 f72:	0f be       	out	0x3f, r0	; 63
 f74:	cd bf       	out	0x3d, r28	; 61
 f76:	ed 01       	movw	r28, r26
 f78:	08 95       	ret

00000f7a <_exit>:
 f7a:	f8 94       	cli

00000f7c <__stop_program>:
 f7c:	ff cf       	rjmp	.-2      	; 0xf7c <__stop_program>
