// This Source Code Form is subject to the terms of the Mozilla Public
// License, v. 2.0. If a copy of the MPL was not distributed with this
// file, You can obtain one at https://mozilla.org/MPL/2.0/.

use drv_sidecar_front_io::phy_smi::PhySmi;
use drv_sidecar_seq_api::{SeqError, Sequencer};
use drv_stm32xx_sys_api as sys_api;
use ringbuf::*;
use userlib::{hl::sleep_for, task_slot};
use vsc7448::{Vsc7448, Vsc7448Rw, VscError};
use vsc7448_pac::{phy, types::PhyRegisterAddress, HSIO};
use vsc85xx::{vsc8504::Vsc8504, vsc8562::Vsc8562Phy, PhyRw};

task_slot!(SYS, sys);
task_slot!(NET, net);
task_slot!(SEQ, seq);
task_slot!(FRONT_IO, ecp5_front_io);

const MAC_SEEN_COUNT: usize = 64;

/// Interval at which `Bsp::wake()` is called by the main loop
pub const WAKE_INTERVAL: Option<u64> = Some(500);

#[derive(Copy, Clone, PartialEq)]
enum Trace {
    None,
    Vsc8504ModeStatus { port: u8, status: u16 },
    Vsc8504MacStatus { port: u8, status: u16 },
    MacAddress(vsc7448::mac::MacTableEntry),
    Vsc7448Error(VscError),
    Vsc8504Error(VscError),
}
ringbuf!(Trace, 16, Trace::None);

////////////////////////////////////////////////////////////////////////////////

pub struct Bsp<'a, R> {
    vsc7448: &'a Vsc7448<'a, R>,

    /// PHY for the on-board PHY ("PHY4")
    vsc8504: Vsc8504,

    /// API handle for the `Net` task, which is used for PHY control over RPC
    net: task_net_api::Net,

    /// RPC handle for the front IO board's PHY, which is a VSC8562. This is
    /// used for PHY control via a Rube Goldberg machine of
    ///     Hubris RPC -> SPI -> FPGA -> MDIO -> PHY
    ///
    /// This is `None` if the front IO board isn't connected.
    vsc8562: Option<PhySmi>,

    known_macs: [Option<[u8; 6]>; MAC_SEEN_COUNT],
    vsc8504_mode_status: [u16; 4],
    vsc8504_mac_status: [u16; 4],
}

pub const REFCLK_SEL: vsc7448::RefClockFreq =
    vsc7448::RefClockFreq::Clk156p25MHz;
pub const REFCLK2_SEL: Option<vsc7448::RefClockFreq> = None;

mod map {
    // Local module to avoid leaking imports
    use vsc7448::config::{
        PortMap,
        PortMode::{self, *},
        Speed::*,
    };
    const SGMII: Option<PortMode> = Some(Sgmii(Speed100M));
    const QSGMII_100M: Option<PortMode> = Some(Qsgmii(Speed100M));
    const QSGMII_1G: Option<PortMode> = Some(Qsgmii(Speed1G));
    const BASE_KR: Option<PortMode> = Some(BaseKr);

    // See RFD144 for a detailed look at the design
    pub const PORT_MAP: PortMap = PortMap::new([
        SGMII,       // 0  | DEV1G_0   | SERDES1G_1  | Cubby 0
        SGMII,       // 1  | DEV1G_1   | SERDES1G_2  | Cubby 1
        SGMII,       // 2  | DEV1G_2   | SERDES1G_3  | Cubby 2
        SGMII,       // 3  | DEV1G_3   | SERDES1G_4  | Cubby 3
        SGMII,       // 4  | DEV1G_4   | SERDES1G_5  | Cubby 4
        SGMII,       // 5  | DEV1G_5   | SERDES1G_6  | Cubby 5
        SGMII,       // 6  | DEV1G_6   | SERDES1G_7  | Cubby 6
        SGMII,       // 7  | DEV1G_7   | SERDES1G_8  | Cubby 7
        SGMII,       // 8  | DEV2G5_0  | SERDES6G_0  | Cubby 8
        SGMII,       // 9  | DEV2G5_1  | SERDES6G_1  | Cubby 9
        SGMII,       // 10 | DEV2G5_2  | SERDES6G_2  | Cubby 10
        SGMII,       // 11 | DEV2G5_3  | SERDES6G_3  | Cubby 11
        SGMII,       // 12 | DEV2G5_4  | SERDES6G_4  | Cubby 12
        SGMII,       // 13 | DEV2G5_5  | SERDES6G_5  | Cubby 13
        SGMII,       // 14 | DEV2G5_6  | SERDES6G_6  | Cubby 14
        SGMII,       // 15 | DEV2G5_7  | SERDES6G_7  | Cubby 15
        SGMII,       // 16 | DEV2G5_8  | SERDES6G_8  | Cubby 16
        SGMII,       // 17 | DEV2G5_9  | SERDES6G_9  | Cubby 17
        SGMII,       // 18 | DEV2G5_10 | SERDES6G_10 | Cubby 18
        SGMII,       // 19 | DEV2G5_11 | SERDES6G_11 | Cubby 19
        SGMII,       // 20 | DEV2G5_12 | SERDES6G_12 | Cubby 20
        SGMII,       // 21 | DEV2G5_13 | SERDES6G_13 | Cubby 21
        None,        // 22
        None,        // 23
        SGMII,       // 24 | DEV2G5_16 | SERDES6G_16 | Cubby 22
        SGMII,       // 25 | DEV2G5_17 | SERDES6G_17 | Cubby 23
        SGMII,       // 26 | DEV2G5_18 | SERDES6G_18 | Cubby 24
        SGMII,       // 27 | DEV2G5_19 | SERDES6G_19 | Cubby 25
        SGMII,       // 28 | DEV2G5_20 | SERDES6G_20 | Cubby 26
        SGMII,       // 29 | DEV2G5_21 | SERDES6G_21 | Cubby 27
        SGMII,       // 30 | DEV2G5_22 | SERDES6G_22 | Cubby 28
        SGMII,       // 31 | DEV2G5_23 | SERDES6G_23 | Cubby 29
        None,        // 32
        None,        // 33
        None,        // 34
        None,        // 35
        None,        // 36
        None,        // 37
        None,        // 38
        None,        // 39
        QSGMII_100M, // 40 | DEV1G_16  | SERDES6G_14 | Peer SP
        QSGMII_100M, // 41 | DEV1G_17  | SERDES6G_14 | PSC0
        QSGMII_100M, // 42 | DEV1G_18  | SERDES6G_14 | PSC1
        QSGMII_100M, // 43 | Unused
        QSGMII_1G,   // 44 | DEV1G_20  | SERDES6G_15 | Technician 1
        QSGMII_1G,   // 45 | DEV1G_21  | SERDES6G_15 | Technician 2
        QSGMII_1G,   // 46 | Unused
        QSGMII_1G,   // 47 | Unused
        SGMII,       // 48 | DEV2G5_24 | SERDES1G_0 | Local SP
        BASE_KR,     // 49 | DEV10G_0  | SERDES10G_0 | Tofino 2
        None,        // 50 | Unused
        SGMII, // 51 | DEV2G5_27 | SERDES10G_2 | Cubby 30 (shadows DEV10G_2)
        SGMII, // 52 | DEV2G5_28 | SERDES10G_3 | Cubby 31 (shadows DEV10G_3)
    ]);
}
pub use map::PORT_MAP;

/// For convenience, we implement `PhyRw` on a thin wrapper around the `net`
/// task handle.  We read and write to PHYs using RPC calls to the `net` task,
/// which owns the ethernet peripheral containing the MDIO block.
pub struct NetPhyRw<'a>(&'a mut task_net_api::Net);
impl<'a> PhyRw for NetPhyRw<'a> {
    #[inline(always)]
    fn read_raw<T: From<u16>>(
        &self,
        port: u8,
        reg: PhyRegisterAddress<T>,
    ) -> Result<T, VscError> {
        self.0
            .smi_read(port, reg.addr)
            .map(|r| r.into())
            .map_err(|e| e.into())
    }

    #[inline(always)]
    fn write_raw<T>(
        &self,
        port: u8,
        reg: PhyRegisterAddress<T>,
        value: T,
    ) -> Result<(), VscError>
    where
        u16: From<T>,
        T: From<u16> + Clone,
    {
        self.0
            .smi_write(port, reg.addr, value.into())
            .map_err(|e| e.into())
    }
}

pub fn preinit() {
    // Wait for the sequencer to turn on the clock
    let seq = Sequencer::from(SEQ.get_task_id());
    while !seq.is_clock_config_loaded().unwrap_or(false) {
        sleep_for(10);
    }
    // Wait for the front IO board to be configured (or for the board to
    // be reported as missing).
    loop {
        let ready = seq.front_io_phy_ready();
        match ready {
            Ok(true) | Err(SeqError::NoFrontIOBoard) => break,
            _ => sleep_for(10),
        }
    }
}

impl<'a, R: Vsc7448Rw> Bsp<'a, R> {
    /// Constructs and initializes a new BSP handle
    pub fn new(vsc7448: &'a Vsc7448<'a, R>) -> Result<Self, VscError> {
        let net = task_net_api::Net::from(NET.get_task_id());
        let seq = Sequencer::from(SEQ.get_task_id());
        let has_front_io = match seq.front_io_phy_ready() {
            Ok(true) => true,
            Err(SeqError::NoFrontIOBoard) => false,
            _ => panic!("front IO board went away after preinit()"),
        };
        let mut out = Bsp {
            vsc7448,
            vsc8504: Vsc8504::empty(),
            vsc8562: if has_front_io {
                Some(PhySmi::new(FRONT_IO.get_task_id()))
            } else {
                None
            },
            net,
            known_macs: [None; MAC_SEEN_COUNT],
            vsc8504_mode_status: [0; 4],
            vsc8504_mac_status: [0; 4],
        };
        out.init()?;
        Ok(out)
    }

    fn init(&mut self) -> Result<(), VscError> {
        self.phy_vsc8504_init()?;
        self.phy_vsc8562_init()?;
        self.vsc7448.configure_ports_from_map(&PORT_MAP)?;
        self.vsc7448_postconfig()?;

        Ok(())
    }

    fn vsc7448_postconfig(&mut self) -> Result<(), VscError> {
        // The SERDES6G going to the front IO board needs to be tuned from
        // its default settings, otherwise the signal quality is bad.
        const FRONT_IO_SERDES6G: u8 = 15;
        vsc7448::serdes6g::serdes6g_read(self.vsc7448, FRONT_IO_SERDES6G)?;

        // h monorail write HSIO:SERDES6G_ANA_CFG:SERDES6G_OB_CFG 0x28441001
        // h monorail write HSIO:SERDES6G_ANA_CFG:SERDES6G_OB_CFG1 0x3F
        self.vsc7448.modify(
            HSIO().SERDES6G_ANA_CFG().SERDES6G_OB_CFG(),
            |r| {
                r.set_ob_post0(0x10);
                r.set_ob_prec(0x11); // -1, since MSB is sign
                r.set_ob_post1(0x2);
                r.set_ob_sr_h(0); // Full-rate mode
                r.set_ob_sr(0); // Very fast edges (30 ps)
            },
        )?;
        self.vsc7448.modify(
            HSIO().SERDES6G_ANA_CFG().SERDES6G_OB_CFG1(),
            |r| {
                r.set_ob_lev(0x3F);
            },
        )?;
        vsc7448::serdes6g::serdes6g_write(self.vsc7448, FRONT_IO_SERDES6G)?;

        // Same for the on-board QSGMII link to the VSC8504, with different
        // settings.
        // h monorail write SERDES6G_OB_CFG 0x26000131
        // h monorail write SERDES6G_OB_CFG1 0x20
        const VSC8504_SERDES6G: u8 = 14;
        vsc7448::serdes6g::serdes6g_read(self.vsc7448, VSC8504_SERDES6G)?;
        self.vsc7448.modify(
            HSIO().SERDES6G_ANA_CFG().SERDES6G_OB_CFG(),
            |r| {
                // Leave all other values as default
                r.set_ob_post0(0xc);
                r.set_ob_sr_h(1); // half-rate mode
                r.set_ob_sr(3); // medium speed edges (about 105 ps)
            },
        )?;
        self.vsc7448.modify(
            HSIO().SERDES6G_ANA_CFG().SERDES6G_OB_CFG1(),
            |r| {
                r.set_ob_lev(0x20);
            },
        )?;
        vsc7448::serdes6g::serdes6g_write(self.vsc7448, VSC8504_SERDES6G)?;

        // Write to the base port on the VSC8504, patching the SERDES6G
        // config to improve signal integrity.  This is based on benchtop
        // scoping of the QSGMII signals going from the VSC8504 to the VSC7448.
        use vsc85xx::tesla::{TeslaPhy, TeslaSerdes6gObConfig};
        let rw = &mut NetPhyRw(&mut self.net);
        let mut vsc8504 = self.vsc8504.phy(0, rw);
        let mut tesla = TeslaPhy {
            phy: &mut vsc8504.phy,
        };
        tesla.tune_serdes6g_ob(TeslaSerdes6gObConfig {
            ob_post0: 0xc,
            ob_post1: 0,
            ob_prec: 0,
            ob_sr_h: 1, // half rate
            ob_sr: 3,
        })?;

        // Tune QSGMII link from the front IO board's PHY
        // These values are captured empirically with an oscilloscope
        if let Some(phy) = self.vsc8562.as_mut() {
            use vsc85xx::vsc8562::{Sd6gObCfg, Sd6gObCfg1, Vsc8562Phy};
            let mut p = vsc85xx::Phy::new(0, phy); // port 0
            let mut v = Vsc8562Phy { phy: &mut p };
            v.tune_sd6g_ob_cfg(Sd6gObCfg {
                ob_ena1v_mode: 1,
                ob_pol: 1,
                ob_post0: 20,
                ob_post1: 0,
                ob_sr_h: 0,
                ob_resistor_ctr: 1,
                ob_sr: 15,
            })?;
            v.tune_sd6g_ob_cfg1(Sd6gObCfg1 {
                ob_ena_cas: 0,
                ob_lev: 48,
            })?;
        }

        Ok(())
    }

    /// Configures the local PHY ("PHY4"), which is an on-board VSC8504
    fn phy_vsc8504_init(&mut self) -> Result<(), VscError> {
        // Get a handle to modify GPIOs
        let sys = SYS.get_task_id();
        let sys = Sys::from(sys);

        // Let's configure the on-board PHY first
        // Relevant pins are
        // - MIIM_SP_TO_PHY_MDC_2V5 (PC1)
        // - MIIM_SP_TO_PHY_MDIO_2V5 (PA2)
        // - MIIM_SP_TO_PHY_MDINT_2V5_L
        // - SP_TO_PHY4_COMA_MODE (PI10, internal pull-up)
        // - SP_TO_PHY4_RESET_L (PI9)
        //
        // The PHY talks on MIIM addresses 0x4-0x7 (configured by resistors
        // on the board)

        // TODO: wait for PLL lock to happen here
        use sys_api::*;

        let coma_mode = Port::I.pin(10);
        sys.gpio_set(coma_mode).unwrap();
        sys.gpio_configure_output(
            coma_mode,
            OutputType::PushPull,
            Speed::Low,
            Pull::None,
        )
        .unwrap();
        sys.gpio_reset(coma_mode).unwrap();

        // Make NRST low then switch it to output mode, before resetting
        // power to the chip.
        let nrst = Port::I.pin(9);
        sys.gpio_reset(nrst).unwrap();
        sys.gpio_configure_output(
            nrst,
            OutputType::PushPull,
            Speed::Low,
            Pull::None,
        )
        .unwrap();

        // SP_TO_LDO_PHY4_EN (PI6)
        sys.gpio_init_reset_pulse(Port::I.pin(6), 10, 4).unwrap();
        // TODO: sleep for PG lines going high here

        // Deassert reset line, then wait 120 ms
        sys.gpio_set(nrst).unwrap();
        sleep_for(120); // Wait for the chip to come out of reset

        // Initialize the PHY, then disable COMA_MODE
        let rw = &mut NetPhyRw(&mut self.net);
        self.vsc8504 = Vsc8504::init(4, rw)?;
        for p in 5..8 {
            Vsc8504::init(p, rw)?;
        }

        // The VSC8504 on the sidecar has its SIGDET GPIOs pulled down,
        // for some reason.
        self.vsc8504.set_sigdet_polarity(rw, true).unwrap();

        sys.gpio_reset(coma_mode).unwrap();

        Ok(())
    }

    pub fn phy_vsc8562_init(&mut self) -> Result<(), VscError> {
        if let Some(phy_rw) = &mut self.vsc8562 {
            // Do a hard power cycle of the PHY; the fine details of sequencing
            // are handled by the FPGA
            phy_rw
                .set_phy_power_enabled(false)
                .map_err(|e| VscError::ProxyError(e.into()))?;
            sleep_for(10);
            phy_rw
                .set_phy_power_enabled(true)
                .map_err(|e| VscError::ProxyError(e.into()))?;
            while !phy_rw
                .phy_powered_up_and_ready()
                .map_err(|e| VscError::ProxyError(e.into()))?
            {
                sleep_for(20);
            }
            for p in 0..2 {
                let mut phy = vsc85xx::Phy::new(p, phy_rw);
                let mut v = Vsc8562Phy { phy: &mut phy };
                v.init_qsgmii()?;
            }
            phy_rw
                .set_phy_coma_mode(false)
                .map_err(|e| VscError::ProxyError(e.into()))?;
        }
        Ok(())
    }

    pub fn wake(&mut self) -> Result<(), VscError> {
        for port in 0..4 {
            let rw = &mut NetPhyRw(&mut self.net);
            let vsc8504 = self.vsc8504.phy(port, rw);
            match vsc8504.phy.read(phy::STANDARD::MODE_STATUS()) {
                Ok(status) => {
                    let status = u16::from(status);
                    if status != self.vsc8504_mode_status[port as usize] {
                        ringbuf_entry!(Trace::Vsc8504ModeStatus {
                            port,
                            status
                        });
                        self.vsc8504_mode_status[port as usize] = status;
                    }
                }
                Err(e) => ringbuf_entry!(Trace::Vsc8504Error(e)),
            };
            match vsc8504.phy.read(phy::EXTENDED_3::MAC_SERDES_PCS_STATUS()) {
                Ok(status) => {
                    let status = u16::from(status);
                    if status != self.vsc8504_mac_status[port as usize] {
                        ringbuf_entry!(Trace::Vsc8504MacStatus {
                            port,
                            status
                        });
                        self.vsc8504_mac_status[port as usize] = status;
                    }
                }
                Err(e) => ringbuf_entry!(Trace::Vsc8504Error(e)),
            };
        }

        // Dump the MAC tables
        loop {
            match vsc7448::mac::next_mac(self.vsc7448) {
                Ok(Some(mac)) => {
                    // Inefficient but easy way to avoid logging MAC addresses
                    // repeatedly.  This will fail to scale for larger systems,
                    // where we'd want some kind of LRU cache, but is nice
                    // for debugging.
                    let mut mac_is_new = true;
                    for m in self.known_macs.iter_mut() {
                        match m {
                            Some(m) => {
                                if *m == mac.mac {
                                    mac_is_new = false;
                                    break;
                                }
                            }
                            None => {
                                *m = Some(mac.mac);
                                break;
                            }
                        }
                    }
                    if mac_is_new {
                        ringbuf_entry!(Trace::MacAddress(mac));
                    }
                }
                Ok(None) => break,
                Err(e) => {
                    ringbuf_entry!(Trace::Vsc7448Error(e));
                    break;
                }
            }
        }
        Ok(())
    }

    /// Calls a function on a `Phy` associated with the given port.
    ///
    /// Returns `None` if the given port isn't associated with a PHY
    /// (for example, because it's an SGMII link)
    pub fn phy_fn<T, F: Fn(vsc85xx::Phy<GenericPhyRw>) -> T>(
        &mut self,
        port: u8,
        callback: F,
    ) -> Option<T> {
        let (mut phy_rw, phy_port) = match port {
            // Ports 40-43 connect to a VSC8504 PHY over QSGMII and represent
            // ports 4-7 on the PHY.
            40..=43 => {
                let phy_rw = GenericPhyRw::Net(NetPhyRw(&mut self.net));
                let phy_port = port - 40 + 4;
                (phy_rw, phy_port)
            }
            44..=45 => {
                if let Some(phy_rw) = &self.vsc8562 {
                    (GenericPhyRw::FrontIo(phy_rw), port - 44)
                } else {
                    return None;
                }
            }
            _ => return None,
        };
        let phy = vsc85xx::Phy::new(phy_port, &mut phy_rw);
        Some(callback(phy))
    }
}

/// Simple enum that contains all possible `PhyRw` handle types
pub enum GenericPhyRw<'a> {
    Net(NetPhyRw<'a>),
    FrontIo(&'a PhySmi),
}

impl<'a> PhyRw for GenericPhyRw<'a> {
    #[inline(always)]
    fn read_raw<T: From<u16>>(
        &self,
        port: u8,
        reg: PhyRegisterAddress<T>,
    ) -> Result<T, VscError> {
        match self {
            GenericPhyRw::Net(n) => n.read_raw(port, reg),
            GenericPhyRw::FrontIo(n) => n.read_raw(port, reg),
        }
    }
    #[inline(always)]
    fn write_raw<T>(
        &self,
        port: u8,
        reg: PhyRegisterAddress<T>,
        value: T,
    ) -> Result<(), VscError>
    where
        u16: From<T>,
        T: From<u16> + Clone,
    {
        match self {
            GenericPhyRw::Net(n) => n.write_raw(port, reg, value),
            GenericPhyRw::FrontIo(n) => n.write_raw(port, reg, value),
        }
    }
}
