<?xml version="1.0" encoding="UTF-8" ?>
<!DOCTYPE target SYSTEM "gdb-target.dtd">
<target version="1.0">
    <architecture>riscv:rv64</architecture>
    <feature name="org.gnu.gdb.riscv.cpu">
        <!-- 32 integer registers -->
        <reg name="x0" bitsize="64" type="uint64" group="general"/>
        <reg name="x1" bitsize="64" type="uint64" group="general"/>
        <reg name="x2" bitsize="64" type="uint64" group="general"/>
        <reg name="x3" bitsize="64" type="uint64" group="general"/>
        <reg name="x4" bitsize="64" type="uint64" group="general"/>
        <reg name="x5" bitsize="64" type="uint64" group="general"/>
        <reg name="x6" bitsize="64" type="uint64" group="general"/>
        <reg name="x7" bitsize="64" type="uint64" group="general"/>
        <reg name="x8" bitsize="64" type="uint64" group="general"/>
        <reg name="x9" bitsize="64" type="uint64" group="general"/>
        <reg name="x10" bitsize="64" type="uint64" group="general"/>
        <reg name="x11" bitsize="64" type="uint64" group="general"/>
        <reg name="x12" bitsize="64" type="uint64" group="general"/>
        <reg name="x13" bitsize="64" type="uint64" group="general"/>
        <reg name="x14" bitsize="64" type="uint64" group="general"/>
        <reg name="x15" bitsize="64" type="uint64" group="general"/>
        <reg name="x16" bitsize="64" type="uint64" group="general"/>
        <reg name="x17" bitsize="64" type="uint64" group="general"/>
        <reg name="x18" bitsize="64" type="uint64" group="general"/>
        <reg name="x19" bitsize="64" type="uint64" group="general"/>
        <reg name="x20" bitsize="64" type="uint64" group="general"/>
        <reg name="x21" bitsize="64" type="uint64" group="general"/>
        <reg name="x22" bitsize="64" type="uint64" group="general"/>
        <reg name="x23" bitsize="64" type="uint64" group="general"/>
        <reg name="x24" bitsize="64" type="uint64" group="general"/>
        <reg name="x25" bitsize="64" type="uint64" group="general"/>
        <reg name="x26" bitsize="64" type="uint64" group="general"/>
        <reg name="x27" bitsize="64" type="uint64" group="general"/>
        <reg name="x28" bitsize="64" type="uint64" group="general"/>
        <reg name="x29" bitsize="64" type="uint64" group="general"/>
        <reg name="x30" bitsize="64" type="uint64" group="general"/>
        <reg name="x31" bitsize="64" type="uint64" group="general"/>
        <!-- program counter -->
        <reg name="pc" bitsize="64" type="code_ptr" group="general"/>
    </feature>

    <feature name="org.gnu.gdb.riscv.fpu">
        <!-- 32 floating point registers -->
        <reg name="f0" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f1" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f2" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f3" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f4" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f5" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f6" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f7" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f8" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f9" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f10" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f11" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f12" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f13" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f14" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f15" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f16" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f17" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f18" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f19" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f20" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f21" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f22" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f23" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f24" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f25" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f26" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f27" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f28" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f29" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f30" bitsize="64" type="ieee_double" group="float"/>
        <reg name="f31" bitsize="64" type="ieee_double" group="float"/>
        <!-- floating point control/status register -->
        <reg name="fcsr" bitsize="64" type="uint64" group="float"/>
    </feature>

    <feature name="org.gnu.gdb.riscv.csr">
        <reg name="mstatus" bitsize="64" type="uint64" group="csr"/>
        <reg name="misa" bitsize="64" type="uint64" group="csr"/>
        <reg name="mie" bitsize="64" type="uint64" group="csr"/>
        <reg name="mtvec" bitsize="64" type="code_ptr" group="csr"/>
        <reg name="mscratch" bitsize="64" type="uint64" group="csr"/>
        <reg name="mepc" bitsize="64" type="code_ptr" group="csr"/>
        <reg name="mcause" bitsize="64" type="uint64" group="csr"/>
        <reg name="mtval" bitsize="64" type="uint64" group="csr"/>
        <reg name="mip" bitsize="64" type="uint64" group="csr"/>

        <!-- Optional counters -->
        <reg name="cycle" bitsize="64" type="uint64" group="csr"/>
        <reg name="time" bitsize="64" type="uint64" group="csr"/>
        <reg name="instret" bitsize="64" type="uint64" group="csr"/>

        <!-- Supervisor CSRs -->
        <reg name="sstatus" bitsize="64" type="uint64" group="csr"/>
        <reg name="sie" bitsize="64" type="uint64" group="csr"/>
        <reg name="stvec" bitsize="64" type="code_ptr" group="csr"/>
        <reg name="sscratch" bitsize="64" type="uint64" group="csr"/>
        <reg name="sepc" bitsize="64" type="code_ptr" group="csr"/>
        <reg name="scause" bitsize="64" type="uint64" group="csr"/>
        <reg name="stval" bitsize="64" type="uint64" group="csr"/>
        <reg name="sip" bitsize="64" type="uint64" group="csr"/>
    </feature>
</target>