/* Copyright (c) 2010, Code Aurora Forum. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.

 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.

 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
 * 02110-1301, USA.
 */

#include "imx105.h"

struct imx105_i2c_reg_conf const init_tbl[] =
{
	/* PLL Setting EXTCLK=24MHz, PLL=672MHz, 15fps */
	{0x0305, 0x0001}, //Pre_PLL_clk_div
	{0x0307, 0x001C}, //PLL_multiplier
	{0x303C, 0x004B},

	/* Global Setting V4.1 From SONY */
	{0x3031, 0x0010},
	{0x3064, 0x0012},
	{0x3087, 0x0057},
	{0x308A, 0x0035},
	{0x3091, 0x0041},
	{0x3098, 0x0003},
	{0x3099, 0x00C0},
	{0x309A, 0x00A3},
	//{0x309C, 0x0034},
	{0x309D, 0x0094},
	{0x30AB, 0x0001},
	{0x30AD, 0x0000},
	{0x30B1, 0x0003},
	{0x30C4, 0x0017},
	{0x30F3, 0x0003},
	{0x3116, 0x0031},
	{0x3117, 0x0038},
	{0x3138, 0x0028},
	{0x3137, 0x0014},
	{0x3139, 0x002E},
	{0x314D, 0x002A},
	{0x328F, 0x0001},
	{0x3343, 0x0004},
	/* Black level Setting */
	{0x3032, 0x0040}
};
/* Preview  register settings	*/

struct imx105_i2c_reg_conf const mode_preview_tbl[]=
{
	/* 30.02fps, V : 1/2V, H : 1/2H*/
	{0x0340, 0x0004}, //0x0340-0341 Frame_length_lines
	{0x0341, 0x00F2},
	{0x0342, 0x000D}, //0x0342-0343 Line_length_pck
	{0x0343, 0x00D0},
	{0x0346, 0x0000}, //0x0346-0347 Y_address_Start
	{0x0347, 0x0024},
	{0x034A, 0x0009}, //0x034A-034B Y_address_End 0x09C3=2499
	{0x034B, 0x00C3},
	{0x034C, 0x0006}, //0x034C-034D X_output_size 0x0668=1640
	{0x034D, 0x0068},
	{0x034E, 0x0004}, //0x034E-034F Y_output_size 0x04D0=1232
	{0x034F, 0x00D0},
	{0x0381, 0x0001}, //0x0381 x_even_inc 0x0380:[15:8], 0x0381:[7:0]
	{0x0383, 0x0003}, //0x0383 x_odd_inc  0x0382:[15:8], 0x0383:[7:0]
	{0x0385, 0x0001}, //0x0385 y_even_inc 0x0384:[15:8], 0x0385:[7:0]
	{0x0387, 0x0003}, //0x0387 y_odd_inc  0x0386:[15:8], 0x0387:[7:0]
	{0x3033, 0x0000}, //HD mode operation setting Default:0x00
	{0x3048, 0x0001}, //0x3048[0]:VMODEFDS, 0x3048[1]:VMODEADD, 0x3048[5:7]:VMODEADDJMP, Default:0x00
	{0x304C, 0x006F}, //Pixel readout count number 0x304C:HCNTHALF[0:7], 0x304D:HCNTHALF[8:10], Default:0x304C=0x6F, 0x304D=0x03
	{0x304D, 0x0003},
	{0x306A, 0x00D2}, //Test Register, Default:0x306A=0x12
	{0x309B, 0x0028}, //Test Register, Default:0x309B=0x60
	{0x309C, 0x0034}, //Test Register, Default:0x309C=0x23
	{0x309E, 0x0000}, //Test Register, Default:0x309E=0x00
	{0x30AA, 0x0003}, //Test Register, Default:0x30AA=0x02
	{0x30D5, 0x0009}, //0x30D5[0]:HADDEN, 0x30D5[3]:HADCONFIG, Default:0x30D5=0x00
	{0x30D6, 0x0001}, //0x30D6:HADCOEF0, Default:0x30D6=0x85
	{0x30D7, 0x0001}, //0x30D7:HADCOEF1, Default:0x30D7=0x2A
	{0x30DE, 0x0002}, //0x30DE:HADCOEF8, Default:0x30DE=0x00
	{0x3102, 0x0008}, //0x31xx is Test Register
	{0x3103, 0x0022},
	{0x3104, 0x0020},
	{0x3105, 0x0000},
	{0x3106, 0x0087},
	{0x3107, 0x0000},
	{0x315C, 0x00A5},
	{0x315D, 0x00A4},
	{0x316E, 0x00A6},
	{0x316F, 0x00A5},
	{0x3318, 0x0072}, //Test Register, Default:0x30AA=0x62
	{0x0202, 0x0004}, //0x0202-0203, 1 <= Coarse_Integration_time <= frame_length_lines -5
	{0x0203, 0x00ED}
};

/* Video 1080p  register settings	*/
struct imx105_i2c_reg_conf const mode_video_tbl[]=
{
	/* HD1080/30p, V : 2/3V, H : Full scan*/
	{0x0340, 0x0004}, //0x0340-0341 Frame_length_lines
	{0x0341, 0x00F2},
	{0x0342, 0x000D}, //0x0342-0343 Line_length_pck
	{0x0343, 0x00D0},
	{0x0344, 0x0000}, //0x0344-0345 X_address_Start
	{0x0345, 0x0066},
	{0x0346, 0x0001}, //0x0346-0347 Y_address_Start
	{0x0347, 0x0090},
	{0x0348, 0x000C}, //0x0348-0349 X_address_End
	{0x0349, 0x0071},
	{0x034A, 0x0008}, //0x034A-034B Y_address_End 0x09C3=2499
	{0x034B, 0x0057},
	{0x034C, 0x000C}, //0x034C-034D X_output_size 0x0668=3084
	{0x034D, 0x000C},
	{0x034E, 0x0004}, //0x034E-034F Y_output_size 0x04D0=1156
	{0x034F, 0x0084},
	{0x0381, 0x0001}, //0x0381 x_even_inc 0x0380:[15:8], 0x0381:[7:0]
	{0x0383, 0x0001}, //0x0383 x_odd_inc  0x0382:[15:8], 0x0383:[7:0]
	{0x0385, 0x0002}, //0x0385 y_even_inc 0x0384:[15:8], 0x0385:[7:0]
	{0x0387, 0x0003}, //0x0387 y_odd_inc  0x0386:[15:8], 0x0387:[7:0]
	{0x3033, 0x0000}, //HD mode operation setting Default:0x00
	{0x3048, 0x0000}, //0x3048[0]:VMODEFDS, 0x3048[1]:VMODEADD, 0x3048[5:7]:VMODEADDJMP, Default:0x00
	{0x304C, 0x006F}, //Pixel readout count number 0x304C:HCNTHALF[0:7], 0x304D:HCNTHALF[8:10], Default:0x304C=0x6F, 0x304D=0x03
	{0x304D, 0x0003},
	{0x306A, 0x00F2}, //Test Register, Default:0x306A=0x12
	{0x309B, 0x0020}, //Test Register, Default:0x309B=0x60
	{0x309C, 0x0034}, //Test Register, Default:0x309C=0x23
	{0x309E, 0x0000}, //Test Register, Default:0x309E=0x00
	{0x30AA, 0x0003}, //Test Register, Default:0x30AA=0x02
	{0x30D5, 0x0000}, //0x30D5[0]:HADDEN, 0x30D5[3]:HADCONFIG, Default:0x30D5=0x00
	{0x30D6, 0x0085}, //0x30D6:HADCOEF0, Default:0x30D6=0x85
	{0x30D7, 0x002A}, //0x30D7:HADCOEF1, Default:0x30D7=0x2A
	{0x30DE, 0x0000}, //0x30DE:HADCOEF8, Default:0x30DE=0x00
	{0x3102, 0x0008}, //0x31xx is Test Register
	{0x3103, 0x0022},
	{0x3104, 0x0020},
	{0x3105, 0x0000},
	{0x3106, 0x0087},
	{0x3107, 0x0000},
	{0x315C, 0x00A5},
	{0x315D, 0x00A4},
	{0x316E, 0x00A6},
	{0x316F, 0x00A5},
	{0x3318, 0x0062}, //Test Register, Default:0x30AA=0x62
	{0x0202, 0x0004}, //0x0202-0203, 1 <= Coarse_Integration_time <= frame_length_lines -5
	{0x0203, 0x00ED}
};

/* Snapshot register settings */
struct imx105_i2c_reg_conf const mode_snapshot_tbl[]=
{
	/* 15.00fps, FULL(All-pixel) */
	{0x0340, 0x0009},
	{0x0341, 0x00E6},
	{0x0342, 0x000D},
	{0x0343, 0x00D0},
	{0x0346, 0x0000},
	{0x0347, 0x0024},
	{0x034A, 0x0009}, //0x034A-034B Y_address_End 0x09C3=2499
	{0x034B, 0x00C3},
	{0x034C, 0x000C}, //0x034C-034D X_output_size 0x0CD0=3280
	{0x034D, 0x00D0},
	{0x034E, 0x0009}, //0x034E-034F Y_output_size 0x09A0=2464
	{0x034F, 0x00A0},
	{0x0381, 0x0001},
	{0x0383, 0x0001},
	{0x0385, 0x0001},
	{0x0387, 0x0001},
	{0x3033, 0x0000},
	{0x3048, 0x0000},
	{0x304C, 0x006F},
	{0x304D, 0x0003},
	{0x306A, 0x00D2},
	{0x309B, 0x0020},
	{0x309C, 0x0034},
	{0x309E, 0x0000},
	{0x30AA, 0x0003},
	{0x30D5, 0x0000},
	{0x30D6, 0x0085},
	{0x30D7, 0x002A},
	{0x30DE, 0x0000},
	{0x3102, 0x0008},
	{0x3103, 0x0022},
	{0x3104, 0x0020},
	{0x3105, 0x0000},
	{0x3106, 0x0087},
	{0x3107, 0x0000},
	{0x315C, 0x00A5},
	{0x315D, 0x00A4},
	{0x316E, 0x00A6},
	{0x316F, 0x00A5},
	{0x3318, 0x0062},
	{0x0202, 0x0009}, //0x0202-0203 Coarse_Integration_time
	{0x0203, 0x00E1}
};

struct imx105_i2c_reg_conf const vcminit_tbl[] =
{
	{0x3408, 0x0002}, //Test Register, Default:0x3408=0x00
	{0x340A, 0x0001}, //Test Register, Default:0x340A=0x00
	{0x340C, 0x0001},
	//{0x3081, 0x0048},	//REGSELIVCM[0:1], bits 2 and 3
	{0x3081, 0x004C}, //[2:3]is REGSELIVCM[0:1], Supply current setting for VCM driver block 0:10uA, 1:10uA, 2:20uA, 3:30uA, Default:0x3081=0x4C
	{0x3400, 0x0001}, //[0]Damping control 0:Off, 1:On, [1]Independent standby control 0:Operation, 1:Standby
	//{0x3401, 0x000C},	//VCM_SYNC - vcmcode change sync. VCM driver fine current level control
	{0x3401, 0x0008}, //[0:2]Fine currentlevel setting, [3]V sync control 0:Immediately reflected 1:V sync, Spec page 287 show max 90mA output
	{0x3404, 0x0017}, //VCMIIRA[0:7]
	{0x3405, 0x0000}  //Daming Control mode: 0 VCM Filter Mode
};

struct imx105_reg imx105_regs = {
	.init_tbl = &init_tbl[0],
	.inittbl_size = ARRAY_SIZE(init_tbl),

	.prev_tbl = &mode_preview_tbl[0],
	.prevtbl_size = ARRAY_SIZE(mode_preview_tbl),

	.video_tbl = &mode_video_tbl[0],
	.videotbl_size = ARRAY_SIZE(mode_video_tbl),

	.snap_tbl = &mode_snapshot_tbl[0],
	.snaptbl_size = ARRAY_SIZE(mode_snapshot_tbl),

	.vcm_tbl = &vcminit_tbl[0],
	.vcmtbl_size = ARRAY_SIZE(vcminit_tbl),

};

