<root><simulation><result_generated_time />2023-05-16 17:44:37<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 50, 'OX': 50, 'IY': 150, 'IX': 150, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />92160000<total_data_size_element />{'W': 36864, 'I': 5760000, 'O': 40000}<total_data_reuse />{'W': 2500, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />18/43</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [192, 1, 1], 'I': [60, 1, 1], 'O': [80, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], []], [[('FY', 3), ('K', 2)], [('C', 4), ('K', 8)]], [], []]<I />[[[('K', 2)], [('K', 8)]], [[('FY', 3), ('OY', 5)], [('C', 4)]], [], []]<O />[[[('FY', 3)], [('C', 4)]], [[('OY', 5), ('K', 2)], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 4), ('OX', 5)], [('C', 16), ('FX', 3), ('OX', 2), ('OX', 5), ('OY', 10)], []]<I />[[('C', 4), ('OX', 5)], [('C', 16), ('FX', 3), ('OX', 2), ('OX', 5)], [('OY', 10)]]<O />[[('C', 4)], [('OX', 5), ('C', 16), ('FX', 3), ('OX', 2), ('OX', 5)], [('OY', 10)]]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [5.0, 5, 100, 1], 'I': [34.29, 0.47, 1.0, 1.0], 'O': [12.0, 4, 48, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [32, 294912, 294912], 'I': [160, 4608000, 46080000], 'O': [8, 32000, 320000], 'O_partial': [8, 32000, 0], 'O_final': [0, 0, 320000]}<actual_mem_utilization_individual />{'W': [0.06, 0.01, 0.0], 'I': [0.31, 0.14, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.15, 0.0], 'I': [0.31, 0.15, 0.0], 'O': [0.02, 0.15, 0.0]}<effective_mem_size_bit />{'W': [32, 294912, 294912], 'I': [160, 4608000, 46080000], 'O': [8, 16000, 32000], 'O_partial': [8, 16000, 0], 'O_final': [0, 0, 32000]}<total_unit_count />{'W': [960, 192, 1, 1], 'I': [960, 60, 1, 1], 'O': [960, 80, 1, 1]}<unique_unit_count />{'W': [192, 192, 1, 1], 'I': [28, 60, 1, 1], 'O': [80, 80, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [34.285714285714285, 1.0, 1.0, 1.0], 'O': [12.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[18432000, 3686400], [3686400, 36864], [36864, 0]]<I />[[2688000, 5760000], [5760000, 5760000], [5760000, 0]]<O />[[(7640000, 7680000), (1920000, 1880000)], [(1880000, 1920000), (40000, 0)], [(0, 40000), (0, 0)]]<O_partial />[[(7640000, 7680000), (1920000, 1880000)], [(1880000, 1920000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (40000, 0)], [(0, 40000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2304000, 460800], [57600, 576], [144, 0]]<I />[[336000, 720000], [90000, 90000], [22500, 0]]<O />[[(955000, 960000), (240000, 235000)], [(29375, 30000), (625, 0)], [(0, 156), (0, 0)]]<O_partial />[([955000, 960000], [240000, 235000]), ([29375, 30000], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [625, 0]), ([0, 156], [0, 0])]</mem_access_count_word><mac_count><active />92160000<idle />6144000</mac_count></basic_info><energy><total_energy />201831381.4<mem_energy_breakdown><W />[942.2, 6117.6, 191.8]<I />[375.4, 17836.9, 29966.6]<O />[837.2, 5945.6, 208.1]</mem_energy_breakdown><MAC_energy><active_MAC />201461760.0<idle_MAC />307200.0<total />201768960.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4935<utilization_without_data_loading />0.5209<utilization_spatial />0.9375<utilization_temporal_with_data_loading />0.5264<mac_utilize_temporal_without_data_loading />0.5557</mac_array_utilization><latency><latency_cycle_with_data_loading />182357<latency_cycle_without_data_loading />172769<ideal_computing_cycle />96000<data_loading><load_cycle_total />9588<load_cycle_individual />{'W': [12, 576, 0], 'I': [19, 9000, 0]}<load_cycle_combined />{'W': 576, 'I': 9000}</data_loading><mem_stalling><mem_stall_cycle_total />76769<mem_stall_cycle_individual />{'W': [[-95999], [-95980, -38392], [-96000, -96000]], 'I': [[-95999], [-86382, -4799], [-5400, -66150]], 'O': [[-96000], [-96000, -72000], [-95380, -95840]]}<mem_stall_cycle_shared />{'W': [[-95999], [-95980, 76769], [0, 0]], 'I': [[-95999], [-86382, 76769], [0, 0]], 'O': [[-96000], [-96000, -72000], [-95380, -95840]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 294912, 294912], 'I': [160, 4608000, 46080000], 'O': [8, 32000, 320000], 'O_partial': [8, 32000, 0], 'O_final': [0, 0, 320000]}<data_size_each_level_total />{'W': [6144, 294912, 294912], 'I': [9600, 4608000, 46080000], 'O': [640, 32000, 320000]}<loop_cycles_each_level />{'W': [20, 96000, 96000], 'I': [20, 9600, 96000], 'O': [4, 9600, 96000]}<top_ir_loop_size />{'W': [5, 100, 1], 'I': [1, 1, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.6], [307.2, 3.1], [3.1, 3.1]], 'I': [[3.7, 8.0], [480.0, 480.0], [480.0, 480.0]], 'O': [[8.0, 2.0], [160.0, 3.3], [3.3, 3.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1536.0, 307.2], [307.2, 3.1]], 'I': [[3.7, 8.0], [480.0, 480.0], [480.0, 480.0]], 'O': [[8.0, 8.0], [640.0, 3.3], [3.3, 3.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.6], [307.2, 3.1], [3.1, 0]], 'I': [[3.7, 8.0], [480.0, 480.0], [480.0, 0]], 'O': [[8.0, 2.0], [160.0, 3.3], [3.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.6], [950.5, 643.1], [483.1, 3.3]], 'I': [[3.7, 8.0], [950.5, 643.1], [483.1, 3.3]], 'O': [[8.0, 2.0], [950.5, 643.1], [483.1, 3.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 96000], [20, 20, 4800], [96000, 96000, 1]], 'I': [[1, 1, 96000], [20, 20, 4800], [9600, 9600, 10]], 'O': [[1, 1, 96000], [4, 4, 24000], [9600, 9600, 10]]}<trans_time_real />{'W': [[0, 1, 96000], [[0, 20, 4800], [12, 20, 4800]], [[576, 96000, 1], [144, 96000, 1]]], 'I': [[0, 1, 96000], [[2, 20, 4800], [19, 20, 4800]], [[9000, 9600, 10], [2250, 9600, 10]]], 'O': [[0, 1, 96000], [[0, 4, 24000], [1, 4, 24000]], [[62, 9600, 10], [16, 9600, 10]]]}<single_stall_cycle />{'W': [[-1], [-20, -8], [-95424, -95856]], 'I': [[-1], [-18, -1], [-600, -7350]], 'O': [[-1], [-4, -3], [-9538, -9584]]}<single_stall_count />{'W': [95999, 4799, 0], 'I': [95999, 4799, 9], 'O': [96000, 24000, 10]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [81000, 0], 'O': [620, 0]}, 1: {'W': [57588, 0], 'I': [91181, 81000], 'O': [24000, 620]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-15000, -96000], [-95380, -96000]], 1: [[76769, -15000], [-72000, -95380]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.5<mem_area />120.5<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>