#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\FPGA\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: LAPTOP-O1KCSQEN
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Nov 13 20:45:19 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred'  from 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/L0' to: 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred'  from 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/L0' to: 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred'  from 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/L0' to: 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred'  from 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/L0' to: 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred'  from 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/L0' to: 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred'  from 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/L0' to: 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred'  from 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/L0' to: 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'sys_clk|u_top_sd_rw/pll_clk_inst/u_pll_e3/CLKOUT1_Inferred'  from 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/L0' to: 'u_top_sd_rw/u_sd_ctrl_top/N1/gateop_perm/Z'
C: STA-3009: The clock pix_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock sd_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_conf_done_reg/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_data/iGopDrm/CLKA[0]' (gopDRM.CLKA[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_data/iGopDrm/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/reg_index[8]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/cyc_count[5]/opit_0_inv_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms1_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/config_step_2/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_conf_done_reg/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_data/iGopDrm/CLKA[0]' (gopDRM.CLKA[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_data/iGopDrm/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[6]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/reg_index[8]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/start/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/cyc_count[5]/opit_0_inv_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/reg_sdat/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/sclk/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'coms2_reg_config/u1/tr_end/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'frame_buf/ddr_arbit/m1_ddr_wdata_req/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'frame_buf/ddr_arbit/m1_ddr_wdone/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'frame_buf/ddr_arbit/m2_ddr_wdata_req/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'frame_buf/ddr_arbit/m2_ddr_wdone/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'frame_buf/ddr_arbit/m3_ddr_wdata_req/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'frame_buf/ddr_arbit/m3_ddr_wdone/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'frame_buf/ddr_arbit/m4_ddr_wdata_req/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'frame_buf/ddr_arbit/m4_ddr_wdone/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/col_cnt_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/col_cnt_cp_1/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/col_cnt_cp_2/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/col_cnt_cp_3/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/col_cnt_cp_4/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/col_cnt_cp_5/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/col_cnt_cp_6/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/col_cnt_cp_7/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/col_cnt_cp_8/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/col_cnt_cp_9/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/col_cnt_cp_10/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/dst_row_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/dst_row_cp_1/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/dst_row_cp_2/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/dst_row_cp_3/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/dst_row_cp_4/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/dst_row_cp_5/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/dst_row_cp_6/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/dst_row_cp_7/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/dst_row_cp_8/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/dst_row_cp_9/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_1/u_calculator/dst_row_cp_10/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_2/u_calculator/dst_row_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_2/u_calculator/dst_row_cp_1/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_2/u_calculator/dst_row_cp_2/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_2/u_calculator/dst_row_cp_3/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_2/u_calculator/dst_row_cp_4/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_2/u_calculator/dst_row_cp_5/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_2/u_calculator/dst_row_cp_6/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_2/u_calculator/dst_row_cp_7/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_2/u_calculator/dst_row_cp_8/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_2/u_calculator/dst_row_cp_9/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_2/u_calculator/dst_row_cp_10/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_3/u_calculator/col_cnt_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_3/u_calculator/col_cnt_cp_1/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_3/u_calculator/col_cnt_cp_2/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_3/u_calculator/col_cnt_cp_3/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_3/u_calculator/col_cnt_cp_4/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_3/u_calculator/col_cnt_cp_5/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_3/u_calculator/col_cnt_cp_6/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_3/u_calculator/col_cnt_cp_7/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_3/u_calculator/col_cnt_cp_8/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_3/u_calculator/col_cnt_cp_9/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'scaler_3/u_calculator/col_cnt_cp_10/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/cmd_bit_cnt[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/cmd_bit_cnt[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/cmd_bit_cnt[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/cmd_bit_cnt[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/cmd_bit_cnt[4]/opit_0_A2Q1/CLK' (gopA2Q1.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/cmd_bit_cnt[5]/opit_0_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/cur_state_0/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/cur_state_1/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/cur_state_2/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/cur_state_3/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/cur_state_4/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/cur_state_5/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/cur_state_6/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[1]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[2]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[3]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[4]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[5]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[6]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[7]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[8]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[9]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[10]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[11]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[12]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[13]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[14]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_cnt[15]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/over_time_en/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/poweron_cnt[0]/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/poweron_cnt[2]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/poweron_cnt[4]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/poweron_cnt[6]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/poweron_cnt[8]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/poweron_cnt[10]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/poweron_cnt[12]/opit_0_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_bit_cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_bit_cnt[2]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_bit_cnt[4]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_bit_cnt[5]/opit_0_inv_AQ_perm/CLK' (gopAQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[13]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[14]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[15]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[16]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[17]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[18]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[19]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[20]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[21]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[22]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[23]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[24]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[25]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[26]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[27]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[28]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[29]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[30]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[31]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[32]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[33]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[34]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[35]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[36]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[37]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[38]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[39]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[40]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[41]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[42]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[43]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[44]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[45]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[46]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_data[47]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_en/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/res_flag/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/sd_cs/opit_0_MUX4TO1Q/CLK' (gopMUX4TO1Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/sd_init_done/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_top_sd_rw/u_sd_ctrl_top/u_sd_init/sd_mosi/opit_0_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos1_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos1_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos1_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos1_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos2_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos2_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos2_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos2_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'iic_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'iic_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'iic_tx_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'iic_tx_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[16]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[16]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[17]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[17]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[18]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[18]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[19]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[19]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[20]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[20]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[21]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[21]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[22]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[22]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[23]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[23]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[24]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[24]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[25]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[25]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[26]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[26]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[27]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[27]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[28]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[28]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[29]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[29]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[30]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[30]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dq[31]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dq[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'mem_dqs_n[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'mem_dqs_n[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'b_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos1_reset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos2_reset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_init_done[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_init_done[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'de_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'g_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_int_led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_int_led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'heart_beat_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hs_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'iic_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'iic_tx_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_a[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ba[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cas_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ck_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cke' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_cs_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_dm[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_odt' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_ras_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'mem_we_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'phy_rstn' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'r_out[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgmii_tx_ctl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgmii_txc' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgmii_txd[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgmii_txd[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgmii_txd[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgmii_txd[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rstn_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sd_cs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'sd_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vs_out' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'b_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos1_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos2_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'de_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'g_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hs_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key4' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key5' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key6' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key7' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key8' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'r_in[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgmii_rx_ctl' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgmii_rxd[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgmii_rxd[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgmii_rxd[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rgmii_rxd[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sd_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vs_in' is not constrained, it is treated as combinational input.
C: STA-3002: Can not calculate least common multiplier between clock coms1_clk(period: 11900 ps) and ddrphy_clkin(period: 10000 ps), its may be asynchronous clocks.
C: STA-3002: Can not calculate least common multiplier between clock coms2_clk(period: 11900 ps) and ddrphy_clkin(period: 10000 ps), its may be asynchronous clocks.
C: STA-3002: Can not calculate least common multiplier between clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred(period: 100000 ps) and coms2_clk|cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred(period: 23800 ps), its may be asynchronous clocks.
C: STA-3002: Can not calculate least common multiplier between clock sys_clk|u_pll/u_pll_e3/CLKOUT1_Inferred(period: 100000 ps) and coms1_clk|cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred(period: 23800 ps), its may be asynchronous clocks.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:17s
Action report_timing: CPU time elapsed is 0h:0m:15s
Action report_timing: Process CPU time elapsed is 0h:0m:15s
Current time: Mon Nov 13 20:45:34 2023
Action report_timing: Peak memory pool usage is 1,097 MB
