{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_jtag_logic_0_0",
    "cell_name": "jtag_logic_0",
    "component_reference": "xilinx.com:module_ref:jtag_logic:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../apex_kria.gen/sources_1/bd/design_1/ip/design_1_jtag_logic_0_0",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "design_1_jtag_logic_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplus" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:k26c:part0:1.3" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xck26" } ],
        "PACKAGE": [ { "value": "sfvc784" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2LV" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "C" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../apex_kria.gen/sources_1/bd/design_1/ip/design_1_jtag_logic_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "TCK_0": [ { "direction": "in" } ],
        "TMS_0": [ { "direction": "in" } ],
        "TDI_0": [ { "direction": "in" } ],
        "TDO_0": [ { "direction": "out" } ],
        "TCK_1": [ { "direction": "in" } ],
        "TMS_1": [ { "direction": "in" } ],
        "TDI_1": [ { "direction": "in" } ],
        "TDO_1": [ { "direction": "out" } ],
        "TCK": [ { "direction": "out" } ],
        "TMS": [ { "direction": "out" } ],
        "TDI": [ { "direction": "out" } ],
        "TDO": [ { "direction": "in" } ]
      },
      "interfaces": {
        "JTAG_0": {
          "vlnv": "xilinx.com:interface:jtag:2.0",
          "abstraction_type": "xilinx.com:interface:jtag_rtl:2.0",
          "mode": "slave",
          "port_maps": {
            "TCK": [ { "physical_name": "TCK_0" } ],
            "TMS": [ { "physical_name": "TMS_0" } ],
            "TDI": [ { "physical_name": "TDI_0" } ],
            "TDO": [ { "physical_name": "TDO_0" } ]
          }
        },
        "JTAG_1": {
          "vlnv": "xilinx.com:interface:jtag:2.0",
          "abstraction_type": "xilinx.com:interface:jtag_rtl:2.0",
          "mode": "slave",
          "port_maps": {
            "TCK": [ { "physical_name": "TCK_1" } ],
            "TMS": [ { "physical_name": "TMS_1" } ],
            "TDI": [ { "physical_name": "TDI_1" } ],
            "TDO": [ { "physical_name": "TDO_1" } ]
          }
        },
        "JTAG": {
          "vlnv": "xilinx.com:interface:jtag:2.0",
          "abstraction_type": "xilinx.com:interface:jtag_rtl:2.0",
          "mode": "master",
          "port_maps": {
            "TCK": [ { "physical_name": "TCK" } ],
            "TMS": [ { "physical_name": "TMS" } ],
            "TDI": [ { "physical_name": "TDI" } ],
            "TDO": [ { "physical_name": "TDO" } ]
          }
        }
      }
    }
  }
}