// Seed: 3566712357
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input wand id_2,
    output supply1 id_3,
    input wand id_4
);
  assign id_3 = 1'b0;
  assign id_1 = id_0;
  wire id_6;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    input tri id_7,
    output supply0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wire id_11
);
  wire id_13;
  reg id_14, id_15;
  module_0(
      id_6, id_3, id_4, id_3, id_4
  );
  assign id_14 = 1;
  always begin
    id_15 <= 1;
    id_0  <= #1 1;
  end
  wire id_16, id_17, id_18, id_19, id_20 = id_17;
endmodule
