<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 4 Configuration Register - configuration_dedicated_io_4</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 4 Configuration Register - configuration_dedicated_io_4</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 4</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp51e03f51d84e7b64c1bc4de899148d64"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad77cd6b29e0125525d5f915d70ae0ef5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gad77cd6b29e0125525d5f915d70ae0ef5">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad77cd6b29e0125525d5f915d70ae0ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e261dbf401ae1c73a4990f47036e291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga9e261dbf401ae1c73a4990f47036e291">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9e261dbf401ae1c73a4990f47036e291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae973c91bcdc5f051f699155e2062e4b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gae973c91bcdc5f051f699155e2062e4b6">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gae973c91bcdc5f051f699155e2062e4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7000b1b1a4b793233ee995553e502d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga6e7000b1b1a4b793233ee995553e502d">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ga6e7000b1b1a4b793233ee995553e502d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00e6832eb3dc9b924800ecfa1f235d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gab00e6832eb3dc9b924800ecfa1f235d5">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:gab00e6832eb3dc9b924800ecfa1f235d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869a56b1f1047d73471075e428808514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga869a56b1f1047d73471075e428808514">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga869a56b1f1047d73471075e428808514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0550f470dea937efd8e3a0fe0b9e8f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga0550f470dea937efd8e3a0fe0b9e8f99">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga0550f470dea937efd8e3a0fe0b9e8f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237649d3332aad2a49480ee82b50561f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga237649d3332aad2a49480ee82b50561f">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga237649d3332aad2a49480ee82b50561f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8f573b78a34cb4d91ae241b4ce0f6068"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gadc65a48fc0709d002f4e95ff5da8db79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gadc65a48fc0709d002f4e95ff5da8db79">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gadc65a48fc0709d002f4e95ff5da8db79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3296106556438f3e20c03e1b3e9bbb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga3296106556438f3e20c03e1b3e9bbb1f">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga3296106556438f3e20c03e1b3e9bbb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79025d3f6b3ba4ae1816b04a7e8eb718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga79025d3f6b3ba4ae1816b04a7e8eb718">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga79025d3f6b3ba4ae1816b04a7e8eb718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f21ed4eea65a743f4f69f521065f653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga3f21ed4eea65a743f4f69f521065f653">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga3f21ed4eea65a743f4f69f521065f653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b6a5f005c18b95c674b273793f13982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga7b6a5f005c18b95c674b273793f13982">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga7b6a5f005c18b95c674b273793f13982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48d102ef017248c71500cf4a28f3bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gab48d102ef017248c71500cf4a28f3bf0">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab48d102ef017248c71500cf4a28f3bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dcd7b297846e555ac4ff7df106b51b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga1dcd7b297846e555ac4ff7df106b51b8">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga1dcd7b297846e555ac4ff7df106b51b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b336b84b8dc3e21b0b2cdc9f2dc4c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga88b336b84b8dc3e21b0b2cdc9f2dc4c0">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga88b336b84b8dc3e21b0b2cdc9f2dc4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfe0be08d4473ecbeb6565b36f3431df5"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf0bcc7518626c82296a2ef600e995370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gaf0bcc7518626c82296a2ef600e995370">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaf0bcc7518626c82296a2ef600e995370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fcd111295af2bdb9e9dfcf90df144a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga6fcd111295af2bdb9e9dfcf90df144a6">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga6fcd111295af2bdb9e9dfcf90df144a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22567ba1839350611aa2b617d3373cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga22567ba1839350611aa2b617d3373cd1">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga22567ba1839350611aa2b617d3373cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52587b1e5d884fa4482d54384c905e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga52587b1e5d884fa4482d54384c905e3a">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:ga52587b1e5d884fa4482d54384c905e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1045a66838fd199a332d629101fadf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gab1045a66838fd199a332d629101fadf7">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:gab1045a66838fd199a332d629101fadf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68208ffacaabc6f35c51d28068ce60b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga68208ffacaabc6f35c51d28068ce60b7">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga68208ffacaabc6f35c51d28068ce60b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabab555e92a2e1d6fe995b10f9320c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gaabab555e92a2e1d6fe995b10f9320c56">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:gaabab555e92a2e1d6fe995b10f9320c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ba8bcbc65b02c3f40c9449d91cf93f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga91ba8bcbc65b02c3f40c9449d91cf93f">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:ga91ba8bcbc65b02c3f40c9449d91cf93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd026762d451a81afca777ae3a96a74d6"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4a138b7fcb87e0abf58456b60cc04955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga4a138b7fcb87e0abf58456b60cc04955">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga4a138b7fcb87e0abf58456b60cc04955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56129e9122808445a3b341f49a9822fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga56129e9122808445a3b341f49a9822fe">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga56129e9122808445a3b341f49a9822fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02769fff3f8483f4428f8824655b6233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga02769fff3f8483f4428f8824655b6233">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga02769fff3f8483f4428f8824655b6233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4c28074b9767bb68a02df3a610e913f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gab4c28074b9767bb68a02df3a610e913f">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:gab4c28074b9767bb68a02df3a610e913f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bdffb4ea6257c51252bd002bd1caebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga9bdffb4ea6257c51252bd002bd1caebf">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:ga9bdffb4ea6257c51252bd002bd1caebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga617eb9d2f343bd7c566a8c478fb972ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga617eb9d2f343bd7c566a8c478fb972ed">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga617eb9d2f343bd7c566a8c478fb972ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1db4b8b00a394716890a6046488ed285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga1db4b8b00a394716890a6046488ed285">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga1db4b8b00a394716890a6046488ed285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d91df1a89ce5aea41aa6029d6f93f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga64d91df1a89ce5aea41aa6029d6f93f4">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:ga64d91df1a89ce5aea41aa6029d6f93f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp46a047e68e79add8dd37d6e5f92e14a7"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga05bfb96084d0ce36c1cc176d60d21950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga05bfb96084d0ce36c1cc176d60d21950">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga05bfb96084d0ce36c1cc176d60d21950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4825ae1f0c2ccf3c5b0bb515fc9e7f80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga4825ae1f0c2ccf3c5b0bb515fc9e7f80">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga4825ae1f0c2ccf3c5b0bb515fc9e7f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb03ffbc9b4c9597f27398c7c64d268c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gacb03ffbc9b4c9597f27398c7c64d268c">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gacb03ffbc9b4c9597f27398c7c64d268c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6bcfdc439214ecd76194c1756232e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gafd6bcfdc439214ecd76194c1756232e3">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gafd6bcfdc439214ecd76194c1756232e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7ebeb0bdac9bf539a63ed34fc95e80d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gaf7ebeb0bdac9bf539a63ed34fc95e80d">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:gaf7ebeb0bdac9bf539a63ed34fc95e80d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9701791b7deece63035ab574f73fcf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gab9701791b7deece63035ab574f73fcf6">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab9701791b7deece63035ab574f73fcf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806bb00c5eb7fbd7c46fddbaf02f22eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga806bb00c5eb7fbd7c46fddbaf02f22eb">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga806bb00c5eb7fbd7c46fddbaf02f22eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09b0acb31eecd3c32cfedd9d19731a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gaf09b0acb31eecd3c32cfedd9d19731a6">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:gaf09b0acb31eecd3c32cfedd9d19731a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc6dc9a0961f29c9d79dd75dda61a0cf6"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga549ddb4f901919212aa56eff43ee1b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga549ddb4f901919212aa56eff43ee1b84">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga549ddb4f901919212aa56eff43ee1b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255c178a2e4ce671976a46935d4729f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga255c178a2e4ce671976a46935d4729f1">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga255c178a2e4ce671976a46935d4729f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cdb77146aa77e2d966bfbf896f5c871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga4cdb77146aa77e2d966bfbf896f5c871">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga4cdb77146aa77e2d966bfbf896f5c871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae76c7c7edaaf8f14963fdabb252f94a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gae76c7c7edaaf8f14963fdabb252f94a0">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:gae76c7c7edaaf8f14963fdabb252f94a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b713f951d7a3afc97dbc44caebe1044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga9b713f951d7a3afc97dbc44caebe1044">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:ga9b713f951d7a3afc97dbc44caebe1044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd42300be73fbf15fb727eeb3244f961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gadd42300be73fbf15fb727eeb3244f961">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadd42300be73fbf15fb727eeb3244f961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800a475120dfc4abddea661d25c4a973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga800a475120dfc4abddea661d25c4a973">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga800a475120dfc4abddea661d25c4a973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2f62521568001d7a557df65bfd825a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gab2f62521568001d7a557df65bfd825a9">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:gab2f62521568001d7a557df65bfd825a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpeb0b1755db305e7cc607204d62c63171"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8e37b31b445f0c1587bd700f9f319bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga8e37b31b445f0c1587bd700f9f319bc3">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga8e37b31b445f0c1587bd700f9f319bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8046361614835c5e8ebac843e88b0ac3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga8046361614835c5e8ebac843e88b0ac3">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga8046361614835c5e8ebac843e88b0ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae82585fbbca222fb773e8a4be36d47a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gae82585fbbca222fb773e8a4be36d47a0">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae82585fbbca222fb773e8a4be36d47a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac580b07c1bb27f2e6c1819769303143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gaac580b07c1bb27f2e6c1819769303143">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:gaac580b07c1bb27f2e6c1819769303143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca840c40c26ab590e8333cddcd69d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga1ca840c40c26ab590e8333cddcd69d34">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:ga1ca840c40c26ab590e8333cddcd69d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfdb5b1efb5547b9e6a7c4282af10f5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gabfdb5b1efb5547b9e6a7c4282af10f5b">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gabfdb5b1efb5547b9e6a7c4282af10f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8a2a46d83c4ba9c7fe89c7390e49fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gabf8a2a46d83c4ba9c7fe89c7390e49fc">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:gabf8a2a46d83c4ba9c7fe89c7390e49fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9caccd748a4bb298678a6742a0b88e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga9caccd748a4bb298678a6742a0b88e98">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:ga9caccd748a4bb298678a6742a0b88e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp435d08b56d25627c1918a078f7f9f07a"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga67121bd8e34d90a96e2012d4e60fa62a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga67121bd8e34d90a96e2012d4e60fa62a">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga67121bd8e34d90a96e2012d4e60fa62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e8ae4e9a69ae18d9c3a372cd2aeca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga07e8ae4e9a69ae18d9c3a372cd2aeca9">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga07e8ae4e9a69ae18d9c3a372cd2aeca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b756747bf7ce65f239c074a8e642fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga71b756747bf7ce65f239c074a8e642fd">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga71b756747bf7ce65f239c074a8e642fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba241627cd1ec94116ab055709df1958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gaba241627cd1ec94116ab055709df1958">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:gaba241627cd1ec94116ab055709df1958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db04406560e93f8ee6d11cafff2ebf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga6db04406560e93f8ee6d11cafff2ebf4">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:ga6db04406560e93f8ee6d11cafff2ebf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee86523901477a2ba9f09137246fd59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga3ee86523901477a2ba9f09137246fd59">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga3ee86523901477a2ba9f09137246fd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd45b77c115966b1f9299f603fbc48a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gabd45b77c115966b1f9299f603fbc48a7">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:gabd45b77c115966b1f9299f603fbc48a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3811707e7ebb2762fca9c6c49348c17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gaa3811707e7ebb2762fca9c6c49348c17">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:gaa3811707e7ebb2762fca9c6c49348c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp692991abcc4cd60f8fbdb711576573e1"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_4_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga518e5a70c54fb4b74e6466b2a83b1ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga518e5a70c54fb4b74e6466b2a83b1ed2">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga518e5a70c54fb4b74e6466b2a83b1ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9e6f2e3d07410ae29ed909a9cd5fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gaeb9e6f2e3d07410ae29ed909a9cd5fbd">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gaeb9e6f2e3d07410ae29ed909a9cd5fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cd5c3ec31bedc01df63daac01b7325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga47cd5c3ec31bedc01df63daac01b7325">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga47cd5c3ec31bedc01df63daac01b7325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2a3700e0738ab98e595f9e5838d043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga5d2a3700e0738ab98e595f9e5838d043">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:ga5d2a3700e0738ab98e595f9e5838d043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdecda5f837aed17d574390fb89fc5a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gacdecda5f837aed17d574390fb89fc5a7">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:gacdecda5f837aed17d574390fb89fc5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc156adac5f0fbfe95326c3cb82ff7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gadc156adac5f0fbfe95326c3cb82ff7d3">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gadc156adac5f0fbfe95326c3cb82ff7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14dd895814d0e9c27ee58dc2957d87f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga14dd895814d0e9c27ee58dc2957d87f3">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:ga14dd895814d0e9c27ee58dc2957d87f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58a9d33df038d548ba88adafc78f841c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga58a9d33df038d548ba88adafc78f841c">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:ga58a9d33df038d548ba88adafc78f841c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2e253e7bd0bed639184e1b2da706f032"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7c95df43579918c968cc7bdaafeaf1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga7c95df43579918c968cc7bdaafeaf1f1">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga7c95df43579918c968cc7bdaafeaf1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6117198fbf5da08eb0b929e13abe953c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga6117198fbf5da08eb0b929e13abe953c">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga6117198fbf5da08eb0b929e13abe953c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78159ed7f4e5f7fdc23d18c5c762e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gae78159ed7f4e5f7fdc23d18c5c762e24">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gae78159ed7f4e5f7fdc23d18c5c762e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0132a27911baf6b567de604a1c9b9923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga0132a27911baf6b567de604a1c9b9923">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:ga0132a27911baf6b567de604a1c9b9923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478a7f5c2254d3db92a933b17a386905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga478a7f5c2254d3db92a933b17a386905">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:ga478a7f5c2254d3db92a933b17a386905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga162ac64216c303ec121250b1d3e21622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga162ac64216c303ec121250b1d3e21622">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga162ac64216c303ec121250b1d3e21622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa731bd6cde59e73b420bee8fcee220d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gaa731bd6cde59e73b420bee8fcee220d4">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:gaa731bd6cde59e73b420bee8fcee220d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a300230eb10c2d3173cd5607a2a1af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ga3a300230eb10c2d3173cd5607a2a1af4">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:ga3a300230eb10c2d3173cd5607a2a1af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4__s">ALT_PINMUX_DCTD_IO_CFG_4_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa10abb1f1cce98b5a174a82a048c59cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gaa10abb1f1cce98b5a174a82a048c59cd">ALT_PINMUX_DCTD_IO_CFG_4_RESET</a>&#160;&#160;&#160;0x000d0008</td></tr>
<tr class="separator:gaa10abb1f1cce98b5a174a82a048c59cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22470887ac22097682b7f8a885701f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gae22470887ac22097682b7f8a885701f9">ALT_PINMUX_DCTD_IO_CFG_4_OFST</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="separator:gae22470887ac22097682b7f8a885701f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaa5b6e5fa875eff97e582afc382670118"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4__s">ALT_PINMUX_DCTD_IO_CFG_4_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gaa5b6e5fa875eff97e582afc382670118">ALT_PINMUX_DCTD_IO_CFG_4_t</a></td></tr>
<tr class="separator:gaa5b6e5fa875eff97e582afc382670118"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_4_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html">ALT_PINMUX_DCTD_IO_CFG_4</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1941870d5b042d38a3ef13f909155863"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8c85532f3032bf84f99e27744ee8556e"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0366a40a1b8426efb377f1dab79871a0"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9b1e1ba3c76833c12cd1bed61d8bb54e"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2a7391774c19b5472a296004c3fe4f9b"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3bbafb8a6b35f711496576580b9efbb3"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a53febd383a3d55667b361805c9d3fdc5"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a217e0c7a919daca34330f64e229c5b4e"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af5489d1dc6119e699dc5de98546ecc47"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab4d4f2cdaebf755643ba50d27bc80ede"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gad77cd6b29e0125525d5f915d70ae0ef5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9e261dbf401ae1c73a4990f47036e291"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae973c91bcdc5f051f699155e2062e4b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6e7000b1b1a4b793233ee995553e502d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab00e6832eb3dc9b924800ecfa1f235d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga869a56b1f1047d73471075e428808514"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0550f470dea937efd8e3a0fe0b9e8f99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga237649d3332aad2a49480ee82b50561f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gadc65a48fc0709d002f4e95ff5da8db79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3296106556438f3e20c03e1b3e9bbb1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga79025d3f6b3ba4ae1816b04a7e8eb718"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3f21ed4eea65a743f4f69f521065f653"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7b6a5f005c18b95c674b273793f13982"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab48d102ef017248c71500cf4a28f3bf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1dcd7b297846e555ac4ff7df106b51b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga88b336b84b8dc3e21b0b2cdc9f2dc4c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf0bcc7518626c82296a2ef600e995370"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6fcd111295af2bdb9e9dfcf90df144a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga22567ba1839350611aa2b617d3373cd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga52587b1e5d884fa4482d54384c905e3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab1045a66838fd199a332d629101fadf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga68208ffacaabc6f35c51d28068ce60b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaabab555e92a2e1d6fe995b10f9320c56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga91ba8bcbc65b02c3f40c9449d91cf93f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4a138b7fcb87e0abf58456b60cc04955"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga56129e9122808445a3b341f49a9822fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga02769fff3f8483f4428f8824655b6233"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab4c28074b9767bb68a02df3a610e913f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9bdffb4ea6257c51252bd002bd1caebf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga617eb9d2f343bd7c566a8c478fb972ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1db4b8b00a394716890a6046488ed285"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga64d91df1a89ce5aea41aa6029d6f93f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_4_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga05bfb96084d0ce36c1cc176d60d21950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4825ae1f0c2ccf3c5b0bb515fc9e7f80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacb03ffbc9b4c9597f27398c7c64d268c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafd6bcfdc439214ecd76194c1756232e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf7ebeb0bdac9bf539a63ed34fc95e80d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab9701791b7deece63035ab574f73fcf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga806bb00c5eb7fbd7c46fddbaf02f22eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf09b0acb31eecd3c32cfedd9d19731a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_4_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga549ddb4f901919212aa56eff43ee1b84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga255c178a2e4ce671976a46935d4729f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4cdb77146aa77e2d966bfbf896f5c871"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae76c7c7edaaf8f14963fdabb252f94a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9b713f951d7a3afc97dbc44caebe1044"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadd42300be73fbf15fb727eeb3244f961"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga800a475120dfc4abddea661d25c4a973"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab2f62521568001d7a557df65bfd825a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8e37b31b445f0c1587bd700f9f319bc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8046361614835c5e8ebac843e88b0ac3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae82585fbbca222fb773e8a4be36d47a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaac580b07c1bb27f2e6c1819769303143"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1ca840c40c26ab590e8333cddcd69d34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabfdb5b1efb5547b9e6a7c4282af10f5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabf8a2a46d83c4ba9c7fe89c7390e49fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9caccd748a4bb298678a6742a0b88e98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_4_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga67121bd8e34d90a96e2012d4e60fa62a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga07e8ae4e9a69ae18d9c3a372cd2aeca9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga71b756747bf7ce65f239c074a8e642fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaba241627cd1ec94116ab055709df1958"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6db04406560e93f8ee6d11cafff2ebf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3ee86523901477a2ba9f09137246fd59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabd45b77c115966b1f9299f603fbc48a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa3811707e7ebb2762fca9c6c49348c17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_4_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga518e5a70c54fb4b74e6466b2a83b1ed2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RTRIM">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeb9e6f2e3d07410ae29ed909a9cd5fbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RTRIM">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga47cd5c3ec31bedc01df63daac01b7325"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RTRIM">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5d2a3700e0738ab98e595f9e5838d043"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RTRIM">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacdecda5f837aed17d574390fb89fc5a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RTRIM">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadc156adac5f0fbfe95326c3cb82ff7d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RTRIM">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga14dd895814d0e9c27ee58dc2957d87f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RTRIM">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga58a9d33df038d548ba88adafc78f841c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RTRIM">ALT_PINMUX_DCTD_IO_CFG_4_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7c95df43579918c968cc7bdaafeaf1f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6117198fbf5da08eb0b929e13abe953c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae78159ed7f4e5f7fdc23d18c5c762e24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0132a27911baf6b567de604a1c9b9923"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga478a7f5c2254d3db92a933b17a386905"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga162ac64216c303ec121250b1d3e21622"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa731bd6cde59e73b420bee8fcee220d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3a300230eb10c2d3173cd5607a2a1af4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_4_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa10abb1f1cce98b5a174a82a048c59cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_RESET&#160;&#160;&#160;0x000d0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html">ALT_PINMUX_DCTD_IO_CFG_4</a> register. </p>

</div>
</div>
<a class="anchor" id="gae22470887ac22097682b7f8a885701f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_4_OFST&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html">ALT_PINMUX_DCTD_IO_CFG_4</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaa5b6e5fa875eff97e582afc382670118"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4__s">ALT_PINMUX_DCTD_IO_CFG_4_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html#gaa5b6e5fa875eff97e582afc382670118">ALT_PINMUX_DCTD_IO_CFG_4_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__4.html">ALT_PINMUX_DCTD_IO_CFG_4</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
