-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cornerTracker_HarrisImg is
port (
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    inHarris : IN STD_LOGIC_VECTOR (63 downto 0);
    list : IN STD_LOGIC_VECTOR (63 downto 0);
    harris_rows : IN STD_LOGIC_VECTOR (10 downto 0);
    harris_cols : IN STD_LOGIC_VECTOR (10 downto 0);
    Thresh : IN STD_LOGIC_VECTOR (15 downto 0);
    nCorners : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    harris_rows_ap_vld : IN STD_LOGIC;
    harris_cols_ap_vld : IN STD_LOGIC;
    inHarris_ap_vld : IN STD_LOGIC;
    list_ap_vld : IN STD_LOGIC;
    Thresh_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    nCorners_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of cornerTracker_HarrisImg is 
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

attribute shreg_extract : string;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_start : STD_LOGIC;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_full_n : STD_LOGIC;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_done : STD_LOGIC;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_continue : STD_LOGIC;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_idle : STD_LOGIC;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready : STD_LOGIC;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_out : STD_LOGIC;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_write : STD_LOGIC;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_rows_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_rows_out_write : STD_LOGIC;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_cols_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_cols_out_write : STD_LOGIC;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_rows_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_rows_out_write : STD_LOGIC;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_cols_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_cols_out_write : STD_LOGIC;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_inHarris_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_inHarris_out_write : STD_LOGIC;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_list_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_list_out_write : STD_LOGIC;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_Thresh_out_din : STD_LOGIC_VECTOR (15 downto 0);
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_Thresh_out_write : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_ap_start : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_ap_done : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_ap_continue : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_ap_idle : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_ap_ready : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WVALID : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WLAST : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_RREADY : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_BREADY : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_in_harris_mat_419_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_in_harris_mat_419_write : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_srcPtr_read : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_read : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_read : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_out_write : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_out_din : STD_LOGIC_VECTOR (10 downto 0);
    signal Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_out_write : STD_LOGIC;
    signal cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start : STD_LOGIC;
    signal cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_done : STD_LOGIC;
    signal cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_continue : STD_LOGIC;
    signal cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_idle : STD_LOGIC;
    signal cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready : STD_LOGIC;
    signal cornerHarris_3_3_1_0_1080_1920_1_false_U0_in_harris_mat_419_read : STD_LOGIC;
    signal cornerHarris_3_3_1_0_1080_1920_1_false_U0_out_harris_mat_420_din : STD_LOGIC_VECTOR (7 downto 0);
    signal cornerHarris_3_3_1_0_1080_1920_1_false_U0_out_harris_mat_420_write : STD_LOGIC;
    signal cornerHarris_3_3_1_0_1080_1920_1_false_U0_src_1_read : STD_LOGIC;
    signal cornerHarris_3_3_1_0_1080_1920_1_false_U0_src_2_read : STD_LOGIC;
    signal cornerHarris_3_3_1_0_1080_1920_1_false_U0_threshold_read : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_start : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_done : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_continue : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_idle : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_ready : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_out_harris_mat_420_read : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWVALID : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WVALID : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WLAST : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARVALID : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_RREADY : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_BREADY : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_p_src_1_read : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_p_src_2_read : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_list_read : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ncorners : STD_LOGIC_VECTOR (31 downto 0);
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ncorners_ap_vld : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal in_harris_mat_rows_c_full_n : STD_LOGIC;
    signal in_harris_mat_rows_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal in_harris_mat_rows_c_empty_n : STD_LOGIC;
    signal in_harris_mat_cols_c_full_n : STD_LOGIC;
    signal in_harris_mat_cols_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal in_harris_mat_cols_c_empty_n : STD_LOGIC;
    signal out_harris_mat_rows_c_full_n : STD_LOGIC;
    signal out_harris_mat_rows_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal out_harris_mat_rows_c_empty_n : STD_LOGIC;
    signal out_harris_mat_cols_c_full_n : STD_LOGIC;
    signal out_harris_mat_cols_c_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal out_harris_mat_cols_c_empty_n : STD_LOGIC;
    signal inHarris_c_full_n : STD_LOGIC;
    signal inHarris_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal inHarris_c_empty_n : STD_LOGIC;
    signal list_c_full_n : STD_LOGIC;
    signal list_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal list_c_empty_n : STD_LOGIC;
    signal Thresh_c_full_n : STD_LOGIC;
    signal Thresh_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal Thresh_c_empty_n : STD_LOGIC;
    signal in_harris_mat_data_full_n : STD_LOGIC;
    signal in_harris_mat_data_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal in_harris_mat_data_empty_n : STD_LOGIC;
    signal in_harris_mat_rows_c9_full_n : STD_LOGIC;
    signal in_harris_mat_rows_c9_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal in_harris_mat_rows_c9_empty_n : STD_LOGIC;
    signal in_harris_mat_cols_c10_full_n : STD_LOGIC;
    signal in_harris_mat_cols_c10_dout : STD_LOGIC_VECTOR (10 downto 0);
    signal in_harris_mat_cols_c10_empty_n : STD_LOGIC;
    signal out_harris_mat_data_full_n : STD_LOGIC;
    signal out_harris_mat_data_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal out_harris_mat_data_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready : STD_LOGIC;
    signal HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Array2xfMat_32_0_1080_1920_1_U0_ap_ready : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n : STD_LOGIC;
    signal start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_empty_n : STD_LOGIC;
    signal start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_full_n : STD_LOGIC;
    signal start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_empty_n : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_start_full_n : STD_LOGIC;
    signal Array2xfMat_32_0_1080_1920_1_U0_start_write : STD_LOGIC;
    signal cornerHarris_3_3_1_0_1080_1920_1_false_U0_start_full_n : STD_LOGIC;
    signal cornerHarris_3_3_1_0_1080_1920_1_false_U0_start_write : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_start_full_n : STD_LOGIC;
    signal cornersImgToList_10000u_0u_1080u_1920u_1u_U0_start_write : STD_LOGIC;

    component cornerTracker_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        harris_rows : IN STD_LOGIC_VECTOR (10 downto 0);
        harris_cols : IN STD_LOGIC_VECTOR (10 downto 0);
        inHarris : IN STD_LOGIC_VECTOR (63 downto 0);
        list : IN STD_LOGIC_VECTOR (63 downto 0);
        Thresh : IN STD_LOGIC_VECTOR (15 downto 0);
        in_harris_mat_rows_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        in_harris_mat_rows_out_full_n : IN STD_LOGIC;
        in_harris_mat_rows_out_write : OUT STD_LOGIC;
        in_harris_mat_cols_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        in_harris_mat_cols_out_full_n : IN STD_LOGIC;
        in_harris_mat_cols_out_write : OUT STD_LOGIC;
        out_harris_mat_rows_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        out_harris_mat_rows_out_full_n : IN STD_LOGIC;
        out_harris_mat_rows_out_write : OUT STD_LOGIC;
        out_harris_mat_cols_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        out_harris_mat_cols_out_full_n : IN STD_LOGIC;
        out_harris_mat_cols_out_write : OUT STD_LOGIC;
        inHarris_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        inHarris_out_full_n : IN STD_LOGIC;
        inHarris_out_write : OUT STD_LOGIC;
        list_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        list_out_full_n : IN STD_LOGIC;
        list_out_write : OUT STD_LOGIC;
        Thresh_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        Thresh_out_full_n : IN STD_LOGIC;
        Thresh_out_write : OUT STD_LOGIC );
    end component;


    component cornerTracker_Array2xfMat_32_0_1080_1920_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        in_harris_mat_419_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        in_harris_mat_419_full_n : IN STD_LOGIC;
        in_harris_mat_419_write : OUT STD_LOGIC;
        srcPtr_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        srcPtr_empty_n : IN STD_LOGIC;
        srcPtr_read : OUT STD_LOGIC;
        dstMat_1_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        dstMat_1_empty_n : IN STD_LOGIC;
        dstMat_1_read : OUT STD_LOGIC;
        dstMat_2_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        dstMat_2_empty_n : IN STD_LOGIC;
        dstMat_2_read : OUT STD_LOGIC;
        dstMat_1_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        dstMat_1_out_full_n : IN STD_LOGIC;
        dstMat_1_out_write : OUT STD_LOGIC;
        dstMat_2_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
        dstMat_2_out_full_n : IN STD_LOGIC;
        dstMat_2_out_write : OUT STD_LOGIC );
    end component;


    component cornerTracker_cornerHarris_3_3_1_0_1080_1920_1_false_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_harris_mat_419_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        in_harris_mat_419_empty_n : IN STD_LOGIC;
        in_harris_mat_419_read : OUT STD_LOGIC;
        out_harris_mat_420_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_harris_mat_420_full_n : IN STD_LOGIC;
        out_harris_mat_420_write : OUT STD_LOGIC;
        src_1_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        src_1_empty_n : IN STD_LOGIC;
        src_1_read : OUT STD_LOGIC;
        src_2_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        src_2_empty_n : IN STD_LOGIC;
        src_2_read : OUT STD_LOGIC;
        threshold_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        threshold_empty_n : IN STD_LOGIC;
        threshold_read : OUT STD_LOGIC );
    end component;


    component cornerTracker_cornersImgToList_10000u_0u_1080u_1920u_1u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_harris_mat_420_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        out_harris_mat_420_empty_n : IN STD_LOGIC;
        out_harris_mat_420_read : OUT STD_LOGIC;
        m_axi_gmem2_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_WREADY : IN STD_LOGIC;
        m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RVALID : IN STD_LOGIC;
        m_axi_gmem2_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_RLAST : IN STD_LOGIC;
        m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BVALID : IN STD_LOGIC;
        m_axi_gmem2_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        p_src_1_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        p_src_1_empty_n : IN STD_LOGIC;
        p_src_1_read : OUT STD_LOGIC;
        p_src_2_dout : IN STD_LOGIC_VECTOR (10 downto 0);
        p_src_2_empty_n : IN STD_LOGIC;
        p_src_2_read : OUT STD_LOGIC;
        list_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        list_empty_n : IN STD_LOGIC;
        list_read : OUT STD_LOGIC;
        ncorners : OUT STD_LOGIC_VECTOR (31 downto 0);
        ncorners_ap_vld : OUT STD_LOGIC );
    end component;


    component cornerTracker_fifo_w11_d2_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (10 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (10 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_fifo_w11_d4_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (10 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (10 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_fifo_w64_d2_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_fifo_w64_d4_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_fifo_w16_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_fifo_w8_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component cornerTracker_start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0 : component cornerTracker_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_start,
        start_full_n => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_full_n,
        ap_done => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_done,
        ap_continue => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_continue,
        ap_idle => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_idle,
        ap_ready => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready,
        start_out => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_out,
        start_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_write,
        harris_rows => harris_rows,
        harris_cols => harris_cols,
        inHarris => inHarris,
        list => list,
        Thresh => Thresh,
        in_harris_mat_rows_out_din => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_rows_out_din,
        in_harris_mat_rows_out_full_n => in_harris_mat_rows_c_full_n,
        in_harris_mat_rows_out_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_rows_out_write,
        in_harris_mat_cols_out_din => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_cols_out_din,
        in_harris_mat_cols_out_full_n => in_harris_mat_cols_c_full_n,
        in_harris_mat_cols_out_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_cols_out_write,
        out_harris_mat_rows_out_din => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_rows_out_din,
        out_harris_mat_rows_out_full_n => out_harris_mat_rows_c_full_n,
        out_harris_mat_rows_out_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_rows_out_write,
        out_harris_mat_cols_out_din => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_cols_out_din,
        out_harris_mat_cols_out_full_n => out_harris_mat_cols_c_full_n,
        out_harris_mat_cols_out_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_cols_out_write,
        inHarris_out_din => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_inHarris_out_din,
        inHarris_out_full_n => inHarris_c_full_n,
        inHarris_out_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_inHarris_out_write,
        list_out_din => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_list_out_din,
        list_out_full_n => list_c_full_n,
        list_out_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_list_out_write,
        Thresh_out_din => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_Thresh_out_din,
        Thresh_out_full_n => Thresh_c_full_n,
        Thresh_out_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_Thresh_out_write);

    Array2xfMat_32_0_1080_1920_1_U0 : component cornerTracker_Array2xfMat_32_0_1080_1920_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Array2xfMat_32_0_1080_1920_1_U0_ap_start,
        ap_done => Array2xfMat_32_0_1080_1920_1_U0_ap_done,
        ap_continue => Array2xfMat_32_0_1080_1920_1_U0_ap_continue,
        ap_idle => Array2xfMat_32_0_1080_1920_1_U0_ap_idle,
        ap_ready => Array2xfMat_32_0_1080_1920_1_U0_ap_ready,
        m_axi_gmem1_AWVALID => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => ap_const_logic_0,
        m_axi_gmem1_AWADDR => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => ap_const_logic_0,
        m_axi_gmem1_WDATA => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
        m_axi_gmem1_RID => m_axi_gmem1_RID,
        m_axi_gmem1_RUSER => m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP => m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID => ap_const_logic_0,
        m_axi_gmem1_BREADY => Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        in_harris_mat_419_din => Array2xfMat_32_0_1080_1920_1_U0_in_harris_mat_419_din,
        in_harris_mat_419_full_n => in_harris_mat_data_full_n,
        in_harris_mat_419_write => Array2xfMat_32_0_1080_1920_1_U0_in_harris_mat_419_write,
        srcPtr_dout => inHarris_c_dout,
        srcPtr_empty_n => inHarris_c_empty_n,
        srcPtr_read => Array2xfMat_32_0_1080_1920_1_U0_srcPtr_read,
        dstMat_1_dout => in_harris_mat_rows_c_dout,
        dstMat_1_empty_n => in_harris_mat_rows_c_empty_n,
        dstMat_1_read => Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_read,
        dstMat_2_dout => in_harris_mat_cols_c_dout,
        dstMat_2_empty_n => in_harris_mat_cols_c_empty_n,
        dstMat_2_read => Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_read,
        dstMat_1_out_din => Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_out_din,
        dstMat_1_out_full_n => in_harris_mat_rows_c9_full_n,
        dstMat_1_out_write => Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_out_write,
        dstMat_2_out_din => Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_out_din,
        dstMat_2_out_full_n => in_harris_mat_cols_c10_full_n,
        dstMat_2_out_write => Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_out_write);

    cornerHarris_3_3_1_0_1080_1920_1_false_U0 : component cornerTracker_cornerHarris_3_3_1_0_1080_1920_1_false_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start,
        ap_done => cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_done,
        ap_continue => cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_continue,
        ap_idle => cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_idle,
        ap_ready => cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready,
        in_harris_mat_419_dout => in_harris_mat_data_dout,
        in_harris_mat_419_empty_n => in_harris_mat_data_empty_n,
        in_harris_mat_419_read => cornerHarris_3_3_1_0_1080_1920_1_false_U0_in_harris_mat_419_read,
        out_harris_mat_420_din => cornerHarris_3_3_1_0_1080_1920_1_false_U0_out_harris_mat_420_din,
        out_harris_mat_420_full_n => out_harris_mat_data_full_n,
        out_harris_mat_420_write => cornerHarris_3_3_1_0_1080_1920_1_false_U0_out_harris_mat_420_write,
        src_1_dout => in_harris_mat_rows_c9_dout,
        src_1_empty_n => in_harris_mat_rows_c9_empty_n,
        src_1_read => cornerHarris_3_3_1_0_1080_1920_1_false_U0_src_1_read,
        src_2_dout => in_harris_mat_cols_c10_dout,
        src_2_empty_n => in_harris_mat_cols_c10_empty_n,
        src_2_read => cornerHarris_3_3_1_0_1080_1920_1_false_U0_src_2_read,
        threshold_dout => Thresh_c_dout,
        threshold_empty_n => Thresh_c_empty_n,
        threshold_read => cornerHarris_3_3_1_0_1080_1920_1_false_U0_threshold_read);

    cornersImgToList_10000u_0u_1080u_1920u_1u_U0 : component cornerTracker_cornersImgToList_10000u_0u_1080u_1920u_1u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_start,
        ap_done => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_done,
        ap_continue => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_continue,
        ap_idle => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_idle,
        ap_ready => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_ready,
        out_harris_mat_420_dout => out_harris_mat_data_dout,
        out_harris_mat_420_empty_n => out_harris_mat_data_empty_n,
        out_harris_mat_420_read => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_out_harris_mat_420_read,
        m_axi_gmem2_AWVALID => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY => m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY => m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WLAST,
        m_axi_gmem2_WID => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WID,
        m_axi_gmem2_WUSER => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY => ap_const_logic_0,
        m_axi_gmem2_ARADDR => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID => ap_const_logic_0,
        m_axi_gmem2_RREADY => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA => ap_const_lv32_0,
        m_axi_gmem2_RLAST => ap_const_logic_0,
        m_axi_gmem2_RID => ap_const_lv1_0,
        m_axi_gmem2_RUSER => ap_const_lv1_0,
        m_axi_gmem2_RRESP => ap_const_lv2_0,
        m_axi_gmem2_BVALID => m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP => m_axi_gmem2_BRESP,
        m_axi_gmem2_BID => m_axi_gmem2_BID,
        m_axi_gmem2_BUSER => m_axi_gmem2_BUSER,
        p_src_1_dout => out_harris_mat_rows_c_dout,
        p_src_1_empty_n => out_harris_mat_rows_c_empty_n,
        p_src_1_read => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_p_src_1_read,
        p_src_2_dout => out_harris_mat_cols_c_dout,
        p_src_2_empty_n => out_harris_mat_cols_c_empty_n,
        p_src_2_read => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_p_src_2_read,
        list_dout => list_c_dout,
        list_empty_n => list_c_empty_n,
        list_read => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_list_read,
        ncorners => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ncorners,
        ncorners_ap_vld => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ncorners_ap_vld);

    in_harris_mat_rows_c_U : component cornerTracker_fifo_w11_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_rows_out_din,
        if_full_n => in_harris_mat_rows_c_full_n,
        if_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_rows_out_write,
        if_dout => in_harris_mat_rows_c_dout,
        if_empty_n => in_harris_mat_rows_c_empty_n,
        if_read => Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_read);

    in_harris_mat_cols_c_U : component cornerTracker_fifo_w11_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_cols_out_din,
        if_full_n => in_harris_mat_cols_c_full_n,
        if_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_in_harris_mat_cols_out_write,
        if_dout => in_harris_mat_cols_c_dout,
        if_empty_n => in_harris_mat_cols_c_empty_n,
        if_read => Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_read);

    out_harris_mat_rows_c_U : component cornerTracker_fifo_w11_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_rows_out_din,
        if_full_n => out_harris_mat_rows_c_full_n,
        if_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_rows_out_write,
        if_dout => out_harris_mat_rows_c_dout,
        if_empty_n => out_harris_mat_rows_c_empty_n,
        if_read => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_p_src_1_read);

    out_harris_mat_cols_c_U : component cornerTracker_fifo_w11_d4_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_cols_out_din,
        if_full_n => out_harris_mat_cols_c_full_n,
        if_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_out_harris_mat_cols_out_write,
        if_dout => out_harris_mat_cols_c_dout,
        if_empty_n => out_harris_mat_cols_c_empty_n,
        if_read => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_p_src_2_read);

    inHarris_c_U : component cornerTracker_fifo_w64_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_inHarris_out_din,
        if_full_n => inHarris_c_full_n,
        if_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_inHarris_out_write,
        if_dout => inHarris_c_dout,
        if_empty_n => inHarris_c_empty_n,
        if_read => Array2xfMat_32_0_1080_1920_1_U0_srcPtr_read);

    list_c_U : component cornerTracker_fifo_w64_d4_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_list_out_din,
        if_full_n => list_c_full_n,
        if_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_list_out_write,
        if_dout => list_c_dout,
        if_empty_n => list_c_empty_n,
        if_read => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_list_read);

    Thresh_c_U : component cornerTracker_fifo_w16_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_Thresh_out_din,
        if_full_n => Thresh_c_full_n,
        if_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_Thresh_out_write,
        if_dout => Thresh_c_dout,
        if_empty_n => Thresh_c_empty_n,
        if_read => cornerHarris_3_3_1_0_1080_1920_1_false_U0_threshold_read);

    in_harris_mat_data_U : component cornerTracker_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Array2xfMat_32_0_1080_1920_1_U0_in_harris_mat_419_din,
        if_full_n => in_harris_mat_data_full_n,
        if_write => Array2xfMat_32_0_1080_1920_1_U0_in_harris_mat_419_write,
        if_dout => in_harris_mat_data_dout,
        if_empty_n => in_harris_mat_data_empty_n,
        if_read => cornerHarris_3_3_1_0_1080_1920_1_false_U0_in_harris_mat_419_read);

    in_harris_mat_rows_c9_U : component cornerTracker_fifo_w11_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_out_din,
        if_full_n => in_harris_mat_rows_c9_full_n,
        if_write => Array2xfMat_32_0_1080_1920_1_U0_dstMat_1_out_write,
        if_dout => in_harris_mat_rows_c9_dout,
        if_empty_n => in_harris_mat_rows_c9_empty_n,
        if_read => cornerHarris_3_3_1_0_1080_1920_1_false_U0_src_1_read);

    in_harris_mat_cols_c10_U : component cornerTracker_fifo_w11_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_out_din,
        if_full_n => in_harris_mat_cols_c10_full_n,
        if_write => Array2xfMat_32_0_1080_1920_1_U0_dstMat_2_out_write,
        if_dout => in_harris_mat_cols_c10_dout,
        if_empty_n => in_harris_mat_cols_c10_empty_n,
        if_read => cornerHarris_3_3_1_0_1080_1920_1_false_U0_src_2_read);

    out_harris_mat_data_U : component cornerTracker_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => cornerHarris_3_3_1_0_1080_1920_1_false_U0_out_harris_mat_420_din,
        if_full_n => out_harris_mat_data_full_n,
        if_write => cornerHarris_3_3_1_0_1080_1920_1_false_U0_out_harris_mat_420_write,
        if_dout => out_harris_mat_data_dout,
        if_empty_n => out_harris_mat_data_empty_n,
        if_read => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_out_harris_mat_420_read);

    start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_U : component cornerTracker_start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_din,
        if_full_n => start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n,
        if_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_write,
        if_dout => start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_dout,
        if_empty_n => start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_empty_n,
        if_read => cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_ready);

    start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_U : component cornerTracker_start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_din,
        if_full_n => start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_full_n,
        if_write => HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_write,
        if_dout => start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_dout,
        if_empty_n => start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_empty_n,
        if_read => cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_ready);





    ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready <= ap_sync_Array2xfMat_32_0_1080_1920_1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready <= ap_sync_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    Array2xfMat_32_0_1080_1920_1_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (ap_const_logic_0 = Array2xfMat_32_0_1080_1920_1_U0_ap_ready))) then 
                Array2xfMat_32_0_1080_1920_1_U0_ap_ready_count <= std_logic_vector(unsigned(Array2xfMat_32_0_1080_1920_1_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Array2xfMat_32_0_1080_1920_1_U0_ap_ready))) then 
                Array2xfMat_32_0_1080_1920_1_U0_ap_ready_count <= std_logic_vector(unsigned(Array2xfMat_32_0_1080_1920_1_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (ap_const_logic_0 = HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready))) then 
                HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready_count <= std_logic_vector(unsigned(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready))) then 
                HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready_count <= std_logic_vector(unsigned(HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    Array2xfMat_32_0_1080_1920_1_U0_ap_continue <= ap_const_logic_1;
    Array2xfMat_32_0_1080_1920_1_U0_ap_start <= ((ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Array2xfMat_32_0_1080_1920_1_U0_start_full_n <= ap_const_logic_1;
    Array2xfMat_32_0_1080_1920_1_U0_start_write <= ap_const_logic_0;
    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_continue <= ap_const_logic_1;
    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_start <= ((ap_sync_reg_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready xor ap_const_logic_1) and ap_start);
    HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_start_full_n <= (start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_full_n and start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_full_n);
    ap_done <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_done;
    ap_idle <= (cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_idle and cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_idle and HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_idle and Array2xfMat_32_0_1080_1920_1_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_Array2xfMat_32_0_1080_1920_1_U0_ap_ready <= (ap_sync_reg_Array2xfMat_32_0_1080_1920_1_U0_ap_ready or Array2xfMat_32_0_1080_1920_1_U0_ap_ready);
    ap_sync_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready <= (ap_sync_reg_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready or HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready);
    ap_sync_continue <= ap_continue;
    ap_sync_done <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_done;
    ap_sync_ready <= (ap_sync_HarrisImg_Block_ZN2xf2cv3MatILi0ELi1080ELi1920ELi1ELi2EEC2Eii_exit1_proc65_U0_ap_ready and ap_sync_Array2xfMat_32_0_1080_1920_1_U0_ap_ready);
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_continue <= ap_const_logic_1;
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_ap_start <= start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_empty_n;
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_start_full_n <= ap_const_logic_1;
    cornerHarris_3_3_1_0_1080_1920_1_false_U0_start_write <= ap_const_logic_0;
    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_continue <= ap_continue;
    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ap_start <= start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_empty_n;
    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_start_full_n <= ap_const_logic_1;
    cornersImgToList_10000u_0u_1080u_1920u_1u_U0_start_write <= ap_const_logic_0;
    m_axi_gmem1_ARADDR <= Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARADDR;
    m_axi_gmem1_ARBURST <= Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARBURST;
    m_axi_gmem1_ARCACHE <= Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARCACHE;
    m_axi_gmem1_ARID <= Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARID;
    m_axi_gmem1_ARLEN <= Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARLEN;
    m_axi_gmem1_ARLOCK <= Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARLOCK;
    m_axi_gmem1_ARPROT <= Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARPROT;
    m_axi_gmem1_ARQOS <= Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARQOS;
    m_axi_gmem1_ARREGION <= Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARREGION;
    m_axi_gmem1_ARSIZE <= Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARSIZE;
    m_axi_gmem1_ARUSER <= Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARUSER;
    m_axi_gmem1_ARVALID <= Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_ARVALID;
    m_axi_gmem1_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_AWID <= ap_const_lv1_0;
    m_axi_gmem1_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_BREADY <= ap_const_logic_0;
    m_axi_gmem1_RREADY <= Array2xfMat_32_0_1080_1920_1_U0_m_axi_gmem1_RREADY;
    m_axi_gmem1_WDATA <= ap_const_lv32_0;
    m_axi_gmem1_WID <= ap_const_lv1_0;
    m_axi_gmem1_WLAST <= ap_const_logic_0;
    m_axi_gmem1_WSTRB <= ap_const_lv4_0;
    m_axi_gmem1_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_WVALID <= ap_const_logic_0;
    m_axi_gmem2_ARADDR <= ap_const_lv64_0;
    m_axi_gmem2_ARBURST <= ap_const_lv2_0;
    m_axi_gmem2_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem2_ARID <= ap_const_lv1_0;
    m_axi_gmem2_ARLEN <= ap_const_lv32_0;
    m_axi_gmem2_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem2_ARPROT <= ap_const_lv3_0;
    m_axi_gmem2_ARQOS <= ap_const_lv4_0;
    m_axi_gmem2_ARREGION <= ap_const_lv4_0;
    m_axi_gmem2_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem2_ARUSER <= ap_const_lv1_0;
    m_axi_gmem2_ARVALID <= ap_const_logic_0;
    m_axi_gmem2_AWADDR <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWADDR;
    m_axi_gmem2_AWBURST <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWBURST;
    m_axi_gmem2_AWCACHE <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWCACHE;
    m_axi_gmem2_AWID <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWID;
    m_axi_gmem2_AWLEN <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWLEN;
    m_axi_gmem2_AWLOCK <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWLOCK;
    m_axi_gmem2_AWPROT <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWPROT;
    m_axi_gmem2_AWQOS <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWQOS;
    m_axi_gmem2_AWREGION <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWREGION;
    m_axi_gmem2_AWSIZE <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWSIZE;
    m_axi_gmem2_AWUSER <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWUSER;
    m_axi_gmem2_AWVALID <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_AWVALID;
    m_axi_gmem2_BREADY <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_BREADY;
    m_axi_gmem2_RREADY <= ap_const_logic_0;
    m_axi_gmem2_WDATA <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WDATA;
    m_axi_gmem2_WID <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WID;
    m_axi_gmem2_WLAST <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WLAST;
    m_axi_gmem2_WSTRB <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WSTRB;
    m_axi_gmem2_WUSER <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WUSER;
    m_axi_gmem2_WVALID <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_m_axi_gmem2_WVALID;
    nCorners <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ncorners;
    nCorners_ap_vld <= cornersImgToList_10000u_0u_1080u_1920u_1u_U0_ncorners_ap_vld;
    start_for_cornerHarris_3_3_1_0_1080_1920_1_false_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_cornersImgToList_10000u_0u_1080u_1920u_1u_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
