-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
-- Date        : Sun Feb  9 09:13:04 2025
-- Host        : work5.itiv.kit.edu running 64-bit Rocky Linux 9.5 (Blue Onyx)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ vitis_design_dpa_mon1_0_sim_netlist.vhdl
-- Design      : vitis_design_dpa_mon1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvc1902-vsva2197-2MP-e-S
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF is
  port (
    s_axi_arready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_wready_reg_0 : out STD_LOGIC;
    s_axi_arvalid_0 : out STD_LOGIC;
    slv_reg_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_araddr[1]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in : out STD_LOGIC;
    \register_select_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    slv_reg_addr_vld : out STD_LOGIC;
    control_wr_en : out STD_LOGIC;
    \s_axi_awaddr[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_awaddr[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    slv_reg_out_vld : out STD_LOGIC;
    s_axi_awaddr_2_sp_1 : out STD_LOGIC;
    s_axi_awaddr_6_sp_1 : out STD_LOGIC;
    s_axi_araddr_5_sp_1 : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mon_clk : in STD_LOGIC;
    axi_rvalid_reg_0 : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Count_Out_i : in STD_LOGIC_VECTOR ( 30 downto 0 );
    mon_resetn : in STD_LOGIC;
    register_select : in STD_LOGIC_VECTOR ( 0 to 0 );
    \register_select_reg[3]\ : in STD_LOGIC;
    Reset_On_Sample_Read : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \axi_rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF is
  signal \Count_Out_i[31]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_6_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_7_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal metrics_cnt_en_i_2_n_0 : STD_LOGIC;
  signal metrics_cnt_en_i_3_n_0 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \register_select[0]_i_2_n_0\ : STD_LOGIC;
  signal \register_select[3]_i_2_n_0\ : STD_LOGIC;
  signal \register_select[4]_i_2_n_0\ : STD_LOGIC;
  signal s_axi_araddr_5_sn_1 : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_arvalid_0\ : STD_LOGIC;
  signal s_axi_awaddr_2_sn_1 : STD_LOGIC;
  signal s_axi_awaddr_6_sn_1 : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal \^slv_reg_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trace_control[5]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[31]_i_13\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[31]_i_14\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[31]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[31]_i_9\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of axi_bvalid_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of metrics_cnt_en_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of metrics_cnt_en_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of metrics_cnt_en_i_3 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \register_select[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \register_select[0]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \register_select[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \register_select[3]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \register_select[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \register_select[4]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \register_select[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \register_select[5]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sample_time_diff_reg[31]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of slv_reg_addr_vld_reg_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of slv_reg_out_vld_reg_i_1 : label is "soft_lutpair3";
begin
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  p_1_in <= \^p_1_in\;
  s_axi_araddr_5_sp_1 <= s_axi_araddr_5_sn_1;
  s_axi_arready <= \^s_axi_arready\;
  s_axi_arvalid_0 <= \^s_axi_arvalid_0\;
  s_axi_awaddr_2_sp_1 <= s_axi_awaddr_2_sn_1;
  s_axi_awaddr_6_sp_1 <= s_axi_awaddr_6_sn_1;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_wready <= \^s_axi_wready\;
  slv_reg_addr(3 downto 0) <= \^slv_reg_addr\(3 downto 0);
\Count_Out_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(9),
      O => \s_axi_araddr[1]\(9)
    );
\Count_Out_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(10),
      O => \s_axi_araddr[1]\(10)
    );
\Count_Out_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(11),
      O => \s_axi_araddr[1]\(11)
    );
\Count_Out_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(12),
      O => \s_axi_araddr[1]\(12)
    );
\Count_Out_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(13),
      O => \s_axi_araddr[1]\(13)
    );
\Count_Out_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(14),
      O => \s_axi_araddr[1]\(14)
    );
\Count_Out_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(15),
      O => \s_axi_araddr[1]\(15)
    );
\Count_Out_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(16),
      O => \s_axi_araddr[1]\(16)
    );
\Count_Out_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(17),
      O => \s_axi_araddr[1]\(17)
    );
\Count_Out_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(18),
      O => \s_axi_araddr[1]\(18)
    );
\Count_Out_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(0),
      O => \s_axi_araddr[1]\(0)
    );
\Count_Out_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(19),
      O => \s_axi_araddr[1]\(19)
    );
\Count_Out_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(20),
      O => \s_axi_araddr[1]\(20)
    );
\Count_Out_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(21),
      O => \s_axi_araddr[1]\(21)
    );
\Count_Out_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(22),
      O => \s_axi_araddr[1]\(22)
    );
\Count_Out_i[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(23),
      O => \s_axi_araddr[1]\(23)
    );
\Count_Out_i[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(24),
      O => \s_axi_araddr[1]\(24)
    );
\Count_Out_i[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(25),
      O => \s_axi_araddr[1]\(25)
    );
\Count_Out_i[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(26),
      O => \s_axi_araddr[1]\(26)
    );
\Count_Out_i[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(27),
      O => \s_axi_araddr[1]\(27)
    );
\Count_Out_i[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(28),
      O => \s_axi_araddr[1]\(28)
    );
\Count_Out_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(1),
      O => \s_axi_araddr[1]\(1)
    );
\Count_Out_i[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(29),
      O => \s_axi_araddr[1]\(29)
    );
\Count_Out_i[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(30),
      O => \s_axi_araddr[1]\(30)
    );
\Count_Out_i[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0A0FCECF0A0"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_awaddr(4),
      I2 => \^axi_wready_reg_0\,
      I3 => s_axi_araddr(4),
      I4 => \^s_axi_arvalid_0\,
      I5 => s_axi_awaddr(6),
      O => \Count_Out_i[31]_i_3_n_0\
    );
\Count_Out_i[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => s_axi_awaddr(0),
      I1 => s_axi_araddr(6),
      I2 => s_axi_awaddr(7),
      I3 => \^axi_wready_reg_0\,
      I4 => s_axi_araddr(7),
      O => \Count_Out_i[31]_i_4_n_0\
    );
\Count_Out_i[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FACF"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => s_axi_araddr(3),
      I2 => \^axi_wready_reg_0\,
      I3 => \^s_axi_arvalid_0\,
      O => \^slv_reg_addr\(1)
    );
\Count_Out_i[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_araddr(2),
      I2 => s_axi_awaddr(5),
      I3 => \^axi_wready_reg_0\,
      I4 => s_axi_araddr(5),
      O => \Count_Out_i[31]_i_6_n_0\
    );
\Count_Out_i[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5DDD5"
    )
        port map (
      I0 => Reset_On_Sample_Read,
      I1 => \^axi_wready_reg_0\,
      I2 => s_axi_araddr(0),
      I3 => \^s_axi_arvalid_0\,
      I4 => s_axi_awaddr(1),
      O => \Count_Out_i[31]_i_7_n_0\
    );
\Count_Out_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(2),
      O => \s_axi_araddr[1]\(2)
    );
\Count_Out_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(3),
      O => \s_axi_araddr[1]\(3)
    );
\Count_Out_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(4),
      O => \s_axi_araddr[1]\(4)
    );
\Count_Out_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(5),
      O => \s_axi_araddr[1]\(5)
    );
\Count_Out_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(6),
      O => \s_axi_araddr[1]\(6)
    );
\Count_Out_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(7),
      O => \s_axi_araddr[1]\(7)
    );
\Count_Out_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => \Count_Out_i[31]_i_3_n_0\,
      I1 => \Count_Out_i[31]_i_4_n_0\,
      I2 => \^slv_reg_addr\(1),
      I3 => \Count_Out_i[31]_i_6_n_0\,
      I4 => \Count_Out_i[31]_i_7_n_0\,
      I5 => Count_Out_i(8),
      O => \s_axi_araddr[1]\(8)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => register_select(0),
      O => \register_select_reg[1]\(0)
    );
\Sample_Metric_Ram_Data[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FACF"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_araddr(2),
      I2 => \^axi_wready_reg_0\,
      I3 => \^s_axi_arvalid_0\,
      O => s_axi_awaddr_2_sn_1
    );
\Sample_Metric_Ram_Data[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => s_axi_awaddr(6),
      I1 => s_axi_araddr(6),
      I2 => \^axi_wready_reg_0\,
      I3 => \^s_axi_arvalid_0\,
      O => s_axi_awaddr_6_sn_1
    );
\Sample_Metric_Ram_Data[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FACF"
    )
        port map (
      I0 => s_axi_awaddr(2),
      I1 => s_axi_araddr(2),
      I2 => \^axi_wready_reg_0\,
      I3 => \^s_axi_arvalid_0\,
      O => \^slv_reg_addr\(0)
    );
\Sample_Metric_Ram_Data[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => s_axi_awaddr(6),
      I1 => s_axi_araddr(6),
      I2 => \^axi_wready_reg_0\,
      I3 => \^s_axi_arvalid_0\,
      O => \^slv_reg_addr\(3)
    );
\Sample_Metric_Ram_Data[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAEBE"
    )
        port map (
      I0 => \^slv_reg_addr\(2),
      I1 => \^s_axi_arvalid_0\,
      I2 => \^axi_wready_reg_0\,
      I3 => s_axi_araddr(5),
      I4 => s_axi_awaddr(5),
      O => s_axi_araddr_5_sn_1
    );
\Sample_Metric_Ram_Data[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0AC0"
    )
        port map (
      I0 => s_axi_awaddr(4),
      I1 => s_axi_araddr(4),
      I2 => \^axi_wready_reg_0\,
      I3 => \^s_axi_arvalid_0\,
      O => \^slv_reg_addr\(2)
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => SR(0)
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => SR(0)
    );
axi_bvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \^s_axi_bvalid\,
      I2 => \^axi_wready_reg_0\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => \^s_axi_awready\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      O => \^axi_wready_reg_0\
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => SR(0)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(0),
      Q => s_axi_rdata(0),
      R => SR(0)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(10),
      Q => s_axi_rdata(10),
      R => SR(0)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(11),
      Q => s_axi_rdata(11),
      R => SR(0)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(12),
      Q => s_axi_rdata(12),
      R => SR(0)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(13),
      Q => s_axi_rdata(13),
      R => SR(0)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(14),
      Q => s_axi_rdata(14),
      R => SR(0)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(15),
      Q => s_axi_rdata(15),
      R => SR(0)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(16),
      Q => s_axi_rdata(16),
      R => SR(0)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(17),
      Q => s_axi_rdata(17),
      R => SR(0)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(18),
      Q => s_axi_rdata(18),
      R => SR(0)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(19),
      Q => s_axi_rdata(19),
      R => SR(0)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(1),
      Q => s_axi_rdata(1),
      R => SR(0)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(20),
      Q => s_axi_rdata(20),
      R => SR(0)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(21),
      Q => s_axi_rdata(21),
      R => SR(0)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(22),
      Q => s_axi_rdata(22),
      R => SR(0)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(23),
      Q => s_axi_rdata(23),
      R => SR(0)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(24),
      Q => s_axi_rdata(24),
      R => SR(0)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(25),
      Q => s_axi_rdata(25),
      R => SR(0)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(26),
      Q => s_axi_rdata(26),
      R => SR(0)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(27),
      Q => s_axi_rdata(27),
      R => SR(0)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(28),
      Q => s_axi_rdata(28),
      R => SR(0)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(29),
      Q => s_axi_rdata(29),
      R => SR(0)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(2),
      Q => s_axi_rdata(2),
      R => SR(0)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(30),
      Q => s_axi_rdata(30),
      R => SR(0)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(31),
      Q => s_axi_rdata(31),
      R => SR(0)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(3),
      Q => s_axi_rdata(3),
      R => SR(0)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(4),
      Q => s_axi_rdata(4),
      R => SR(0)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(5),
      Q => s_axi_rdata(5),
      R => SR(0)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(6),
      Q => s_axi_rdata(6),
      R => SR(0)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(7),
      Q => s_axi_rdata(7),
      R => SR(0)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(8),
      Q => s_axi_rdata(8),
      R => SR(0)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => \axi_rdata_reg[31]_0\(0),
      D => Q(9),
      Q => s_axi_rdata(9),
      R => SR(0)
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => axi_rvalid_reg_0,
      Q => s_axi_rvalid,
      R => SR(0)
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => SR(0)
    );
metrics_cnt_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => s_axi_awaddr(5),
      I2 => metrics_cnt_en_i_2_n_0,
      O => control_wr_en
    );
metrics_cnt_en_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222222A"
    )
        port map (
      I0 => metrics_cnt_en_i_3_n_0,
      I1 => \^s_axi_arvalid_0\,
      I2 => s_axi_awaddr(6),
      I3 => s_axi_awaddr(4),
      I4 => s_axi_awaddr(1),
      O => metrics_cnt_en_i_2_n_0
    );
metrics_cnt_en_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => s_axi_awaddr(7),
      I2 => \^s_axi_arvalid_0\,
      I3 => s_axi_awaddr(2),
      I4 => s_axi_awaddr(0),
      O => metrics_cnt_en_i_3_n_0
    );
\register_select[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0404"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => metrics_cnt_en_i_2_n_0,
      I2 => s_axi_awaddr(3),
      I3 => s_axi_araddr(5),
      I4 => \register_select[0]_i_2_n_0\,
      O => D(0)
    );
\register_select[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => \register_select[3]_i_2_n_0\,
      I2 => s_axi_araddr(4),
      O => \register_select[0]_i_2_n_0\
    );
\register_select[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => s_axi_awaddr(5),
      I1 => metrics_cnt_en_i_2_n_0,
      I2 => s_axi_awaddr(3),
      I3 => s_axi_araddr(5),
      I4 => \register_select[0]_i_2_n_0\,
      O => \^p_1_in\
    );
\register_select[2]_i_1\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => \trace_control[5]_i_2_n_0\,
      I2 => \register_select[3]_i_2_n_0\,
      I3 => s_axi_araddr(5),
      I4 => s_axi_araddr(4),
      I5 => s_axi_araddr(3),
      O5 => \s_axi_awaddr[3]_0\(0),
      O6 => D(1)
    );
\register_select[3]_i_1\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"444444F444444444"
    )
        port map (
      I0 => s_axi_awaddr(3),
      I1 => \trace_control[5]_i_2_n_0\,
      I2 => \register_select[3]_i_2_n_0\,
      I3 => s_axi_araddr(3),
      I4 => s_axi_araddr(5),
      I5 => s_axi_araddr(4),
      O5 => \s_axi_awaddr[3]\(0),
      O6 => D(2)
    );
\register_select[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^s_axi_arvalid_0\,
      I2 => s_axi_araddr(0),
      I3 => \register_select_reg[3]\,
      O => \register_select[3]_i_2_n_0\
    );
\register_select[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF08"
    )
        port map (
      I0 => metrics_cnt_en_i_2_n_0,
      I1 => s_axi_awaddr(3),
      I2 => s_axi_awaddr(5),
      I3 => \register_select[4]_i_2_n_0\,
      O => D(3)
    );
\register_select[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_araddr(4),
      I2 => s_axi_araddr(5),
      I3 => \register_select[3]_i_2_n_0\,
      O => \register_select[4]_i_2_n_0\
    );
\register_select[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30BB"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => \^axi_wready_reg_0\,
      I2 => s_axi_awaddr(7),
      I3 => \^s_axi_arvalid_0\,
      O => D(4)
    );
\register_select[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => \^s_axi_arvalid_0\
    );
\sample_time_diff_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => mon_resetn,
      O => E(0)
    );
slv_reg_addr_vld_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^s_axi_arvalid_0\,
      I1 => \^axi_wready_reg_0\,
      O => slv_reg_addr_vld
    );
slv_reg_out_vld_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      O => slv_reg_out_vld
    );
\trace_control[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => s_axi_awaddr(1),
      I1 => s_axi_awaddr(5),
      I2 => s_axi_awaddr(4),
      I3 => \^s_axi_arvalid_0\,
      I4 => s_axi_awaddr(6),
      I5 => metrics_cnt_en_i_3_n_0,
      O => \trace_control[5]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i is
  port (
    trace_done : out STD_LOGIC;
    trace_clk : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i is
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \reg_i_reg[1]_srl2_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep0/reg_i_reg ";
  attribute srl_name : string;
  attribute srl_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep0/reg_i_reg[1]_srl2 ";
begin
event_valid_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in,
      O => trace_done
    );
\reg_i_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => trace_clk,
      D => ap_done_reg,
      Q => \reg_i_reg[1]_srl2_n_0\
    );
\reg_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \reg_i_reg[1]_srl2_n_0\,
      Q => p_0_in,
      R => '0'
    );
\reg_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => p_0_in,
      Q => p_1_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_0 is
  port (
    p_1_in : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    \event_valid_i3__0\ : out STD_LOGIC;
    trace_clk : in STD_LOGIC;
    First_Write_Flag : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    started_reg : in STD_LOGIC;
    trace_done : in STD_LOGIC;
    started : in STD_LOGIC;
    p_1_in_0 : in STD_LOGIC;
    p_0_in_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_0 : entity is "Event_Pulse_i";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_0 is
  signal \^event_valid_i3__0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \reg_i_reg[1]_srl2_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep3/reg_i_reg ";
  attribute srl_name : string;
  attribute srl_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep3/reg_i_reg[1]_srl2 ";
begin
  \event_valid_i3__0\ <= \^event_valid_i3__0\;
  p_0_in <= \^p_0_in\;
  p_1_in <= \^p_1_in\;
\event_valid_i_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^p_0_in\,
      I2 => p_1_in_0,
      I3 => p_0_in_1,
      O => \^event_valid_i3__0\
    );
\reg_i_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => trace_clk,
      D => First_Write_Flag,
      Q => \reg_i_reg[1]_srl2_n_0\
    );
\reg_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \reg_i_reg[1]_srl2_n_0\,
      Q => \^p_0_in\,
      R => '0'
    );
\reg_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \^p_0_in\,
      Q => \^p_1_in\,
      R => '0'
    );
\started_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^event_valid_i3__0\,
      I1 => dest_out,
      I2 => started_reg,
      I3 => trace_done,
      I4 => started,
      O => \syncstages_ff_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_1 is
  port (
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_clk : in STD_LOGIC;
    Last_Write_Flag : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    \event_valid_i3__0\ : in STD_LOGIC;
    trace_done : in STD_LOGIC;
    event_valid_i_reg : in STD_LOGIC;
    started : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_1 : entity is "Event_Pulse_i";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \reg_i_reg[1]_srl2_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep4/reg_i_reg ";
  attribute srl_name : string;
  attribute srl_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep4/reg_i_reg[1]_srl2 ";
begin
  E(0) <= \^e\(0);
\event_buf_i[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in,
      I2 => \event_valid_i3__0\,
      O => \^e\(0)
    );
\event_valid_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008888A0A08888"
    )
        port map (
      I0 => dest_out,
      I1 => \^e\(0),
      I2 => \event_valid_i3__0\,
      I3 => trace_done,
      I4 => event_valid_i_reg,
      I5 => started,
      O => \syncstages_ff_reg[3]\
    );
\reg_i_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => trace_clk,
      D => Last_Write_Flag,
      Q => \reg_i_reg[1]_srl2_n_0\
    );
\reg_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \reg_i_reg[1]_srl2_n_0\,
      Q => p_0_in,
      R => '0'
    );
\reg_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => p_0_in,
      Q => p_1_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_2 is
  port (
    p_1_in : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    \event_valid_i3__0\ : out STD_LOGIC;
    trace_clk : in STD_LOGIC;
    First_Read_Flag : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    started_reg : in STD_LOGIC;
    trace_done : in STD_LOGIC;
    started : in STD_LOGIC;
    p_1_in_0 : in STD_LOGIC;
    p_0_in_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_2 : entity is "Event_Pulse_i";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_2 is
  signal \^event_valid_i3__0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \reg_i_reg[1]_srl2_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep5/reg_i_reg ";
  attribute srl_name : string;
  attribute srl_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep5/reg_i_reg[1]_srl2 ";
begin
  \event_valid_i3__0\ <= \^event_valid_i3__0\;
  p_0_in <= \^p_0_in\;
  p_1_in <= \^p_1_in\;
event_valid_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^p_0_in\,
      I2 => p_1_in_0,
      I3 => p_0_in_1,
      O => \^event_valid_i3__0\
    );
\reg_i_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => trace_clk,
      D => First_Read_Flag,
      Q => \reg_i_reg[1]_srl2_n_0\
    );
\reg_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \reg_i_reg[1]_srl2_n_0\,
      Q => \^p_0_in\,
      R => '0'
    );
\reg_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \^p_0_in\,
      Q => \^p_1_in\,
      R => '0'
    );
started_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^event_valid_i3__0\,
      I1 => dest_out,
      I2 => started_reg,
      I3 => trace_done,
      I4 => started,
      O => \syncstages_ff_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_3 is
  port (
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    trace_clk : in STD_LOGIC;
    Last_Read_Flag : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    \event_valid_i3__0\ : in STD_LOGIC;
    trace_done : in STD_LOGIC;
    event_valid_i_reg : in STD_LOGIC;
    started : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_3 : entity is "Event_Pulse_i";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_3 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \reg_i_reg[1]_srl2_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep6/reg_i_reg ";
  attribute srl_name : string;
  attribute srl_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep6/reg_i_reg[1]_srl2 ";
begin
  E(0) <= \^e\(0);
\event_buf_i[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in,
      I2 => \event_valid_i3__0\,
      O => \^e\(0)
    );
event_valid_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008888A0A08888"
    )
        port map (
      I0 => dest_out,
      I1 => \^e\(0),
      I2 => \event_valid_i3__0\,
      I3 => trace_done,
      I4 => event_valid_i_reg,
      I5 => started,
      O => \syncstages_ff_reg[3]\
    );
\reg_i_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => trace_clk,
      D => Last_Read_Flag,
      Q => \reg_i_reg[1]_srl2_n_0\
    );
\reg_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \reg_i_reg[1]_srl2_n_0\,
      Q => p_0_in,
      R => '0'
    );
\reg_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => p_0_in,
      Q => p_1_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_4 is
  port (
    p_1_in : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    trace_clk : in STD_LOGIC;
    Single_Burst_Write_flag : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    started : in STD_LOGIC;
    p_1_in_0 : in STD_LOGIC;
    p_0_in_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_4 : entity is "Event_Pulse_i";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_4 is
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \reg_i_reg[1]_srl2_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep7/reg_i_reg ";
  attribute srl_name : string;
  attribute srl_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep7/reg_i_reg[1]_srl2 ";
begin
  p_0_in <= \^p_0_in\;
  p_1_in <= \^p_1_in\;
\event_buf_i[45]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0000FFDFFFDF"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => \^p_1_in\,
      I2 => dest_out,
      I3 => started,
      I4 => p_1_in_0,
      I5 => p_0_in_1,
      O => D(0)
    );
\event_buf_i[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^p_0_in\,
      I2 => dest_out,
      O => D(1)
    );
\reg_i_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => trace_clk,
      D => Single_Burst_Write_flag,
      Q => \reg_i_reg[1]_srl2_n_0\
    );
\reg_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \reg_i_reg[1]_srl2_n_0\,
      Q => \^p_0_in\,
      R => '0'
    );
\reg_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \^p_0_in\,
      Q => \^p_1_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_5 is
  port (
    p_1_in : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    trace_clk : in STD_LOGIC;
    Single_Burst_Read_flag : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    started : in STD_LOGIC;
    p_1_in_0 : in STD_LOGIC;
    p_0_in_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_5 : entity is "Event_Pulse_i";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_5 is
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \reg_i_reg[1]_srl2_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep8/reg_i_reg ";
  attribute srl_name : string;
  attribute srl_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep8/reg_i_reg[1]_srl2 ";
begin
  p_0_in <= \^p_0_in\;
  p_1_in <= \^p_1_in\;
\event_buf_i[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF0000FFDFFFDF"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => \^p_1_in\,
      I2 => dest_out,
      I3 => started,
      I4 => p_1_in_0,
      I5 => p_0_in_1,
      O => D(0)
    );
\event_buf_i[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^p_1_in\,
      I1 => \^p_0_in\,
      I2 => dest_out,
      O => D(1)
    );
\reg_i_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => trace_clk,
      D => Single_Burst_Read_flag,
      Q => \reg_i_reg[1]_srl2_n_0\
    );
\reg_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \reg_i_reg[1]_srl2_n_0\,
      Q => \^p_0_in\,
      R => '0'
    );
\reg_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => \^p_0_in\,
      Q => \^p_1_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_6 is
  port (
    \reg_i_reg[3]_0\ : out STD_LOGIC;
    mon_clk : in STD_LOGIC;
    trace_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_6 : entity is "Event_Pulse_i";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_6 is
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \reg_i_reg[1]_srl2_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep_rst/reg_i_reg ";
  attribute srl_name : string;
  attribute srl_name of \reg_i_reg[1]_srl2\ : label is "inst/\trace_i/ep_rst/reg_i_reg[1]_srl2 ";
begin
\reg_i_reg[1]_srl2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => mon_clk,
      D => trace_rst,
      Q => \reg_i_reg[1]_srl2_n_0\
    );
\reg_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => \reg_i_reg[1]_srl2_n_0\,
      Q => p_0_in,
      R => '0'
    );
\reg_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mon_clk,
      CE => '1',
      D => p_0_in,
      Q => p_1_in,
      R => '0'
    );
write_going_on_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in,
      O => \reg_i_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample is
  port (
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    p_0_in : in STD_LOGIC;
    \Accum_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample is
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Accum_i_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[9]\ : STD_LOGIC;
begin
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(0),
      Q => \Accum_i_reg_n_0_[0]\,
      R => SR(0)
    );
\Accum_i_reg[0]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[0]_i_1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[0]\,
      I2 => p_0_in,
      I3 => \Accum_i_reg[7]_0\(0),
      I4 => '0',
      O51 => Accum_i1_in(0),
      O52 => \Accum_i_reg[0]_i_1_n_2\,
      PROP => \Accum_i_reg[0]_i_1_n_3\
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(10),
      Q => \Accum_i_reg_n_0_[10]\,
      R => SR(0)
    );
\Accum_i_reg[10]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[10]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[10]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[16]_i_2_n_0\,
      O51 => Accum_i1_in(10),
      O52 => \Accum_i_reg[10]_i_1_n_2\,
      PROP => \Accum_i_reg[10]_i_1_n_3\
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(11),
      Q => \Accum_i_reg_n_0_[11]\,
      R => SR(0)
    );
\Accum_i_reg[11]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[11]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[11]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[10]_i_1_n_2\,
      O51 => Accum_i1_in(11),
      O52 => \Accum_i_reg[11]_i_1_n_2\,
      PROP => \Accum_i_reg[11]_i_1_n_3\
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(12),
      Q => \Accum_i_reg_n_0_[12]\,
      R => SR(0)
    );
\Accum_i_reg[12]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[12]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[12]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[16]_i_2_n_1\,
      O51 => Accum_i1_in(12),
      O52 => \Accum_i_reg[12]_i_1_n_2\,
      PROP => \Accum_i_reg[12]_i_1_n_3\
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(13),
      Q => \Accum_i_reg_n_0_[13]\,
      R => SR(0)
    );
\Accum_i_reg[13]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[13]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[13]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[12]_i_1_n_2\,
      O51 => Accum_i1_in(13),
      O52 => \Accum_i_reg[13]_i_1_n_2\,
      PROP => \Accum_i_reg[13]_i_1_n_3\
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(14),
      Q => \Accum_i_reg_n_0_[14]\,
      R => SR(0)
    );
\Accum_i_reg[14]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[14]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[14]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[16]_i_2_n_2\,
      O51 => Accum_i1_in(14),
      O52 => \Accum_i_reg[14]_i_1_n_2\,
      PROP => \Accum_i_reg[14]_i_1_n_3\
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(15),
      Q => \Accum_i_reg_n_0_[15]\,
      R => SR(0)
    );
\Accum_i_reg[15]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[15]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[15]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[14]_i_1_n_2\,
      O51 => Accum_i1_in(15),
      O52 => \Accum_i_reg[15]_i_1_n_2\,
      PROP => \Accum_i_reg[15]_i_1_n_3\
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(16),
      Q => \Accum_i_reg_n_0_[16]\,
      R => SR(0)
    );
\Accum_i_reg[16]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[16]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[16]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[16]_i_2_n_3\,
      O51 => Accum_i1_in(16),
      O52 => \Accum_i_reg[16]_i_1_n_2\,
      PROP => \Accum_i_reg[16]_i_1_n_3\
    );
\Accum_i_reg[16]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[8]_i_2_n_3\,
      COUTB => \Accum_i_reg[16]_i_2_n_0\,
      COUTD => \Accum_i_reg[16]_i_2_n_1\,
      COUTF => \Accum_i_reg[16]_i_2_n_2\,
      COUTH => \Accum_i_reg[16]_i_2_n_3\,
      CYA => \Accum_i_reg[8]_i_1_n_2\,
      CYB => \Accum_i_reg[9]_i_1_n_2\,
      CYC => \Accum_i_reg[10]_i_1_n_2\,
      CYD => \Accum_i_reg[11]_i_1_n_2\,
      CYE => \Accum_i_reg[12]_i_1_n_2\,
      CYF => \Accum_i_reg[13]_i_1_n_2\,
      CYG => \Accum_i_reg[14]_i_1_n_2\,
      CYH => \Accum_i_reg[15]_i_1_n_2\,
      GEA => \Accum_i_reg[8]_i_1_n_0\,
      GEB => \Accum_i_reg[9]_i_1_n_0\,
      GEC => \Accum_i_reg[10]_i_1_n_0\,
      GED => \Accum_i_reg[11]_i_1_n_0\,
      GEE => \Accum_i_reg[12]_i_1_n_0\,
      GEF => \Accum_i_reg[13]_i_1_n_0\,
      GEG => \Accum_i_reg[14]_i_1_n_0\,
      GEH => \Accum_i_reg[15]_i_1_n_0\,
      PROPA => \Accum_i_reg[8]_i_1_n_3\,
      PROPB => \Accum_i_reg[9]_i_1_n_3\,
      PROPC => \Accum_i_reg[10]_i_1_n_3\,
      PROPD => \Accum_i_reg[11]_i_1_n_3\,
      PROPE => \Accum_i_reg[12]_i_1_n_3\,
      PROPF => \Accum_i_reg[13]_i_1_n_3\,
      PROPG => \Accum_i_reg[14]_i_1_n_3\,
      PROPH => \Accum_i_reg[15]_i_1_n_3\
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(17),
      Q => \Accum_i_reg_n_0_[17]\,
      R => SR(0)
    );
\Accum_i_reg[17]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[17]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[17]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[16]_i_1_n_2\,
      O51 => Accum_i1_in(17),
      O52 => \Accum_i_reg[17]_i_1_n_2\,
      PROP => \Accum_i_reg[17]_i_1_n_3\
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(18),
      Q => \Accum_i_reg_n_0_[18]\,
      R => SR(0)
    );
\Accum_i_reg[18]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[18]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[18]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[24]_i_2_n_0\,
      O51 => Accum_i1_in(18),
      O52 => \Accum_i_reg[18]_i_1_n_2\,
      PROP => \Accum_i_reg[18]_i_1_n_3\
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(19),
      Q => \Accum_i_reg_n_0_[19]\,
      R => SR(0)
    );
\Accum_i_reg[19]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[19]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[19]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[18]_i_1_n_2\,
      O51 => Accum_i1_in(19),
      O52 => \Accum_i_reg[19]_i_1_n_2\,
      PROP => \Accum_i_reg[19]_i_1_n_3\
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(1),
      Q => \Accum_i_reg_n_0_[1]\,
      R => SR(0)
    );
\Accum_i_reg[1]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[1]_i_1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[1]\,
      I2 => p_0_in,
      I3 => \Accum_i_reg[7]_0\(1),
      I4 => \Accum_i_reg[0]_i_1_n_2\,
      O51 => Accum_i1_in(1),
      O52 => \Accum_i_reg[1]_i_1_n_2\,
      PROP => \Accum_i_reg[1]_i_1_n_3\
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(20),
      Q => \Accum_i_reg_n_0_[20]\,
      R => SR(0)
    );
\Accum_i_reg[20]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[20]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[20]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[24]_i_2_n_1\,
      O51 => Accum_i1_in(20),
      O52 => \Accum_i_reg[20]_i_1_n_2\,
      PROP => \Accum_i_reg[20]_i_1_n_3\
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(21),
      Q => \Accum_i_reg_n_0_[21]\,
      R => SR(0)
    );
\Accum_i_reg[21]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[21]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[21]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[20]_i_1_n_2\,
      O51 => Accum_i1_in(21),
      O52 => \Accum_i_reg[21]_i_1_n_2\,
      PROP => \Accum_i_reg[21]_i_1_n_3\
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(22),
      Q => \Accum_i_reg_n_0_[22]\,
      R => SR(0)
    );
\Accum_i_reg[22]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[22]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[22]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[24]_i_2_n_2\,
      O51 => Accum_i1_in(22),
      O52 => \Accum_i_reg[22]_i_1_n_2\,
      PROP => \Accum_i_reg[22]_i_1_n_3\
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(23),
      Q => \Accum_i_reg_n_0_[23]\,
      R => SR(0)
    );
\Accum_i_reg[23]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[23]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[23]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[22]_i_1_n_2\,
      O51 => Accum_i1_in(23),
      O52 => \Accum_i_reg[23]_i_1_n_2\,
      PROP => \Accum_i_reg[23]_i_1_n_3\
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(24),
      Q => \Accum_i_reg_n_0_[24]\,
      R => SR(0)
    );
\Accum_i_reg[24]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[24]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[24]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[24]_i_2_n_3\,
      O51 => Accum_i1_in(24),
      O52 => \Accum_i_reg[24]_i_1_n_2\,
      PROP => \Accum_i_reg[24]_i_1_n_3\
    );
\Accum_i_reg[24]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[16]_i_2_n_3\,
      COUTB => \Accum_i_reg[24]_i_2_n_0\,
      COUTD => \Accum_i_reg[24]_i_2_n_1\,
      COUTF => \Accum_i_reg[24]_i_2_n_2\,
      COUTH => \Accum_i_reg[24]_i_2_n_3\,
      CYA => \Accum_i_reg[16]_i_1_n_2\,
      CYB => \Accum_i_reg[17]_i_1_n_2\,
      CYC => \Accum_i_reg[18]_i_1_n_2\,
      CYD => \Accum_i_reg[19]_i_1_n_2\,
      CYE => \Accum_i_reg[20]_i_1_n_2\,
      CYF => \Accum_i_reg[21]_i_1_n_2\,
      CYG => \Accum_i_reg[22]_i_1_n_2\,
      CYH => \Accum_i_reg[23]_i_1_n_2\,
      GEA => \Accum_i_reg[16]_i_1_n_0\,
      GEB => \Accum_i_reg[17]_i_1_n_0\,
      GEC => \Accum_i_reg[18]_i_1_n_0\,
      GED => \Accum_i_reg[19]_i_1_n_0\,
      GEE => \Accum_i_reg[20]_i_1_n_0\,
      GEF => \Accum_i_reg[21]_i_1_n_0\,
      GEG => \Accum_i_reg[22]_i_1_n_0\,
      GEH => \Accum_i_reg[23]_i_1_n_0\,
      PROPA => \Accum_i_reg[16]_i_1_n_3\,
      PROPB => \Accum_i_reg[17]_i_1_n_3\,
      PROPC => \Accum_i_reg[18]_i_1_n_3\,
      PROPD => \Accum_i_reg[19]_i_1_n_3\,
      PROPE => \Accum_i_reg[20]_i_1_n_3\,
      PROPF => \Accum_i_reg[21]_i_1_n_3\,
      PROPG => \Accum_i_reg[22]_i_1_n_3\,
      PROPH => \Accum_i_reg[23]_i_1_n_3\
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(25),
      Q => \Accum_i_reg_n_0_[25]\,
      R => SR(0)
    );
\Accum_i_reg[25]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[25]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[25]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[24]_i_1_n_2\,
      O51 => Accum_i1_in(25),
      O52 => \Accum_i_reg[25]_i_1_n_2\,
      PROP => \Accum_i_reg[25]_i_1_n_3\
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(26),
      Q => \Accum_i_reg_n_0_[26]\,
      R => SR(0)
    );
\Accum_i_reg[26]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[26]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[26]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[32]_i_2_n_0\,
      O51 => Accum_i1_in(26),
      O52 => \Accum_i_reg[26]_i_1_n_2\,
      PROP => \Accum_i_reg[26]_i_1_n_3\
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(27),
      Q => \Accum_i_reg_n_0_[27]\,
      R => SR(0)
    );
\Accum_i_reg[27]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[27]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[27]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[26]_i_1_n_2\,
      O51 => Accum_i1_in(27),
      O52 => \Accum_i_reg[27]_i_1_n_2\,
      PROP => \Accum_i_reg[27]_i_1_n_3\
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(28),
      Q => \Accum_i_reg_n_0_[28]\,
      R => SR(0)
    );
\Accum_i_reg[28]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[28]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[28]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[32]_i_2_n_1\,
      O51 => Accum_i1_in(28),
      O52 => \Accum_i_reg[28]_i_1_n_2\,
      PROP => \Accum_i_reg[28]_i_1_n_3\
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(29),
      Q => \Accum_i_reg_n_0_[29]\,
      R => SR(0)
    );
\Accum_i_reg[29]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[29]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[29]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[28]_i_1_n_2\,
      O51 => Accum_i1_in(29),
      O52 => \Accum_i_reg[29]_i_1_n_2\,
      PROP => \Accum_i_reg[29]_i_1_n_3\
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(2),
      Q => \Accum_i_reg_n_0_[2]\,
      R => SR(0)
    );
\Accum_i_reg[2]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[2]_i_1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[2]\,
      I2 => p_0_in,
      I3 => \Accum_i_reg[7]_0\(2),
      I4 => \Accum_i_reg[8]_i_2_n_0\,
      O51 => Accum_i1_in(2),
      O52 => \Accum_i_reg[2]_i_1_n_2\,
      PROP => \Accum_i_reg[2]_i_1_n_3\
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(30),
      Q => \Accum_i_reg_n_0_[30]\,
      R => SR(0)
    );
\Accum_i_reg[30]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[30]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[30]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[32]_i_2_n_2\,
      O51 => Accum_i1_in(30),
      O52 => \Accum_i_reg[30]_i_1_n_2\,
      PROP => \Accum_i_reg[30]_i_1_n_3\
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(31),
      Q => \Accum_i_reg_n_0_[31]\,
      R => SR(0)
    );
\Accum_i_reg[31]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[31]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[31]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[30]_i_1_n_2\,
      O51 => Accum_i1_in(31),
      O52 => \Accum_i_reg[31]_i_1_n_2\,
      PROP => \Accum_i_reg[31]_i_1_n_3\
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(32),
      Q => \Accum_i_reg_n_0_[32]\,
      R => SR(0)
    );
\Accum_i_reg[32]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[32]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[32]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[32]_i_2_n_3\,
      O51 => Accum_i1_in(32),
      O52 => \Accum_i_reg[32]_i_1_n_2\,
      PROP => \Accum_i_reg[32]_i_1_n_3\
    );
\Accum_i_reg[32]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[24]_i_2_n_3\,
      COUTB => \Accum_i_reg[32]_i_2_n_0\,
      COUTD => \Accum_i_reg[32]_i_2_n_1\,
      COUTF => \Accum_i_reg[32]_i_2_n_2\,
      COUTH => \Accum_i_reg[32]_i_2_n_3\,
      CYA => \Accum_i_reg[24]_i_1_n_2\,
      CYB => \Accum_i_reg[25]_i_1_n_2\,
      CYC => \Accum_i_reg[26]_i_1_n_2\,
      CYD => \Accum_i_reg[27]_i_1_n_2\,
      CYE => \Accum_i_reg[28]_i_1_n_2\,
      CYF => \Accum_i_reg[29]_i_1_n_2\,
      CYG => \Accum_i_reg[30]_i_1_n_2\,
      CYH => \Accum_i_reg[31]_i_1_n_2\,
      GEA => \Accum_i_reg[24]_i_1_n_0\,
      GEB => \Accum_i_reg[25]_i_1_n_0\,
      GEC => \Accum_i_reg[26]_i_1_n_0\,
      GED => \Accum_i_reg[27]_i_1_n_0\,
      GEE => \Accum_i_reg[28]_i_1_n_0\,
      GEF => \Accum_i_reg[29]_i_1_n_0\,
      GEG => \Accum_i_reg[30]_i_1_n_0\,
      GEH => \Accum_i_reg[31]_i_1_n_0\,
      PROPA => \Accum_i_reg[24]_i_1_n_3\,
      PROPB => \Accum_i_reg[25]_i_1_n_3\,
      PROPC => \Accum_i_reg[26]_i_1_n_3\,
      PROPD => \Accum_i_reg[27]_i_1_n_3\,
      PROPE => \Accum_i_reg[28]_i_1_n_3\,
      PROPF => \Accum_i_reg[29]_i_1_n_3\,
      PROPG => \Accum_i_reg[30]_i_1_n_3\,
      PROPH => \Accum_i_reg[31]_i_1_n_3\
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(33),
      Q => \Accum_i_reg_n_0_[33]\,
      R => SR(0)
    );
\Accum_i_reg[33]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[33]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[33]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[32]_i_1_n_2\,
      O51 => Accum_i1_in(33),
      O52 => \Accum_i_reg[33]_i_1_n_2\,
      PROP => \Accum_i_reg[33]_i_1_n_3\
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(34),
      Q => \Accum_i_reg_n_0_[34]\,
      R => SR(0)
    );
\Accum_i_reg[34]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[34]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[34]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[40]_i_2_n_0\,
      O51 => Accum_i1_in(34),
      O52 => \Accum_i_reg[34]_i_1_n_2\,
      PROP => \Accum_i_reg[34]_i_1_n_3\
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(35),
      Q => \Accum_i_reg_n_0_[35]\,
      R => SR(0)
    );
\Accum_i_reg[35]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[35]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[35]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[34]_i_1_n_2\,
      O51 => Accum_i1_in(35),
      O52 => \Accum_i_reg[35]_i_1_n_2\,
      PROP => \Accum_i_reg[35]_i_1_n_3\
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(36),
      Q => \Accum_i_reg_n_0_[36]\,
      R => SR(0)
    );
\Accum_i_reg[36]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[36]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[36]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[40]_i_2_n_1\,
      O51 => Accum_i1_in(36),
      O52 => \Accum_i_reg[36]_i_1_n_2\,
      PROP => \Accum_i_reg[36]_i_1_n_3\
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(37),
      Q => \Accum_i_reg_n_0_[37]\,
      R => SR(0)
    );
\Accum_i_reg[37]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[37]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[37]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[36]_i_1_n_2\,
      O51 => Accum_i1_in(37),
      O52 => \Accum_i_reg[37]_i_1_n_2\,
      PROP => \Accum_i_reg[37]_i_1_n_3\
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(38),
      Q => \Accum_i_reg_n_0_[38]\,
      R => SR(0)
    );
\Accum_i_reg[38]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[38]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[38]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[40]_i_2_n_2\,
      O51 => Accum_i1_in(38),
      O52 => \Accum_i_reg[38]_i_1_n_2\,
      PROP => \Accum_i_reg[38]_i_1_n_3\
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(39),
      Q => \Accum_i_reg_n_0_[39]\,
      R => SR(0)
    );
\Accum_i_reg[39]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[39]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[39]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[38]_i_1_n_2\,
      O51 => Accum_i1_in(39),
      O52 => \Accum_i_reg[39]_i_1_n_2\,
      PROP => \Accum_i_reg[39]_i_1_n_3\
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(3),
      Q => \Accum_i_reg_n_0_[3]\,
      R => SR(0)
    );
\Accum_i_reg[3]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[3]_i_1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[3]\,
      I2 => p_0_in,
      I3 => \Accum_i_reg[7]_0\(3),
      I4 => \Accum_i_reg[2]_i_1_n_2\,
      O51 => Accum_i1_in(3),
      O52 => \Accum_i_reg[3]_i_1_n_2\,
      PROP => \Accum_i_reg[3]_i_1_n_3\
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(40),
      Q => \Accum_i_reg_n_0_[40]\,
      R => SR(0)
    );
\Accum_i_reg[40]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[40]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[40]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[40]_i_2_n_3\,
      O51 => Accum_i1_in(40),
      O52 => \Accum_i_reg[40]_i_1_n_2\,
      PROP => \Accum_i_reg[40]_i_1_n_3\
    );
\Accum_i_reg[40]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[32]_i_2_n_3\,
      COUTB => \Accum_i_reg[40]_i_2_n_0\,
      COUTD => \Accum_i_reg[40]_i_2_n_1\,
      COUTF => \Accum_i_reg[40]_i_2_n_2\,
      COUTH => \Accum_i_reg[40]_i_2_n_3\,
      CYA => \Accum_i_reg[32]_i_1_n_2\,
      CYB => \Accum_i_reg[33]_i_1_n_2\,
      CYC => \Accum_i_reg[34]_i_1_n_2\,
      CYD => \Accum_i_reg[35]_i_1_n_2\,
      CYE => \Accum_i_reg[36]_i_1_n_2\,
      CYF => \Accum_i_reg[37]_i_1_n_2\,
      CYG => \Accum_i_reg[38]_i_1_n_2\,
      CYH => \Accum_i_reg[39]_i_1_n_2\,
      GEA => \Accum_i_reg[32]_i_1_n_0\,
      GEB => \Accum_i_reg[33]_i_1_n_0\,
      GEC => \Accum_i_reg[34]_i_1_n_0\,
      GED => \Accum_i_reg[35]_i_1_n_0\,
      GEE => \Accum_i_reg[36]_i_1_n_0\,
      GEF => \Accum_i_reg[37]_i_1_n_0\,
      GEG => \Accum_i_reg[38]_i_1_n_0\,
      GEH => \Accum_i_reg[39]_i_1_n_0\,
      PROPA => \Accum_i_reg[32]_i_1_n_3\,
      PROPB => \Accum_i_reg[33]_i_1_n_3\,
      PROPC => \Accum_i_reg[34]_i_1_n_3\,
      PROPD => \Accum_i_reg[35]_i_1_n_3\,
      PROPE => \Accum_i_reg[36]_i_1_n_3\,
      PROPF => \Accum_i_reg[37]_i_1_n_3\,
      PROPG => \Accum_i_reg[38]_i_1_n_3\,
      PROPH => \Accum_i_reg[39]_i_1_n_3\
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(41),
      Q => \Accum_i_reg_n_0_[41]\,
      R => SR(0)
    );
\Accum_i_reg[41]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[41]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[41]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[40]_i_1_n_2\,
      O51 => Accum_i1_in(41),
      O52 => \Accum_i_reg[41]_i_1_n_2\,
      PROP => \Accum_i_reg[41]_i_1_n_3\
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(42),
      Q => \Accum_i_reg_n_0_[42]\,
      R => SR(0)
    );
\Accum_i_reg[42]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[42]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[42]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[48]_i_2_n_0\,
      O51 => Accum_i1_in(42),
      O52 => \Accum_i_reg[42]_i_1_n_2\,
      PROP => \Accum_i_reg[42]_i_1_n_3\
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(43),
      Q => \Accum_i_reg_n_0_[43]\,
      R => SR(0)
    );
\Accum_i_reg[43]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[43]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[43]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[42]_i_1_n_2\,
      O51 => Accum_i1_in(43),
      O52 => \Accum_i_reg[43]_i_1_n_2\,
      PROP => \Accum_i_reg[43]_i_1_n_3\
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(44),
      Q => \Accum_i_reg_n_0_[44]\,
      R => SR(0)
    );
\Accum_i_reg[44]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[44]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[44]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[48]_i_2_n_1\,
      O51 => Accum_i1_in(44),
      O52 => \Accum_i_reg[44]_i_1_n_2\,
      PROP => \Accum_i_reg[44]_i_1_n_3\
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(45),
      Q => \Accum_i_reg_n_0_[45]\,
      R => SR(0)
    );
\Accum_i_reg[45]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[45]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[45]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[44]_i_1_n_2\,
      O51 => Accum_i1_in(45),
      O52 => \Accum_i_reg[45]_i_1_n_2\,
      PROP => \Accum_i_reg[45]_i_1_n_3\
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(46),
      Q => \Accum_i_reg_n_0_[46]\,
      R => SR(0)
    );
\Accum_i_reg[46]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[46]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[46]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[48]_i_2_n_2\,
      O51 => Accum_i1_in(46),
      O52 => \Accum_i_reg[46]_i_1_n_2\,
      PROP => \Accum_i_reg[46]_i_1_n_3\
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(47),
      Q => \Accum_i_reg_n_0_[47]\,
      R => SR(0)
    );
\Accum_i_reg[47]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[47]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[47]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[46]_i_1_n_2\,
      O51 => Accum_i1_in(47),
      O52 => \Accum_i_reg[47]_i_1_n_2\,
      PROP => \Accum_i_reg[47]_i_1_n_3\
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(48),
      Q => \Accum_i_reg_n_0_[48]\,
      R => SR(0)
    );
\Accum_i_reg[48]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[48]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[48]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[48]_i_2_n_3\,
      O51 => Accum_i1_in(48),
      O52 => \Accum_i_reg[48]_i_1_n_2\,
      PROP => \Accum_i_reg[48]_i_1_n_3\
    );
\Accum_i_reg[48]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[40]_i_2_n_3\,
      COUTB => \Accum_i_reg[48]_i_2_n_0\,
      COUTD => \Accum_i_reg[48]_i_2_n_1\,
      COUTF => \Accum_i_reg[48]_i_2_n_2\,
      COUTH => \Accum_i_reg[48]_i_2_n_3\,
      CYA => \Accum_i_reg[40]_i_1_n_2\,
      CYB => \Accum_i_reg[41]_i_1_n_2\,
      CYC => \Accum_i_reg[42]_i_1_n_2\,
      CYD => \Accum_i_reg[43]_i_1_n_2\,
      CYE => \Accum_i_reg[44]_i_1_n_2\,
      CYF => \Accum_i_reg[45]_i_1_n_2\,
      CYG => \Accum_i_reg[46]_i_1_n_2\,
      CYH => \Accum_i_reg[47]_i_1_n_2\,
      GEA => \Accum_i_reg[40]_i_1_n_0\,
      GEB => \Accum_i_reg[41]_i_1_n_0\,
      GEC => \Accum_i_reg[42]_i_1_n_0\,
      GED => \Accum_i_reg[43]_i_1_n_0\,
      GEE => \Accum_i_reg[44]_i_1_n_0\,
      GEF => \Accum_i_reg[45]_i_1_n_0\,
      GEG => \Accum_i_reg[46]_i_1_n_0\,
      GEH => \Accum_i_reg[47]_i_1_n_0\,
      PROPA => \Accum_i_reg[40]_i_1_n_3\,
      PROPB => \Accum_i_reg[41]_i_1_n_3\,
      PROPC => \Accum_i_reg[42]_i_1_n_3\,
      PROPD => \Accum_i_reg[43]_i_1_n_3\,
      PROPE => \Accum_i_reg[44]_i_1_n_3\,
      PROPF => \Accum_i_reg[45]_i_1_n_3\,
      PROPG => \Accum_i_reg[46]_i_1_n_3\,
      PROPH => \Accum_i_reg[47]_i_1_n_3\
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(49),
      Q => \Accum_i_reg_n_0_[49]\,
      R => SR(0)
    );
\Accum_i_reg[49]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[49]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[49]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[48]_i_1_n_2\,
      O51 => Accum_i1_in(49),
      O52 => \Accum_i_reg[49]_i_1_n_2\,
      PROP => \Accum_i_reg[49]_i_1_n_3\
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(4),
      Q => \Accum_i_reg_n_0_[4]\,
      R => SR(0)
    );
\Accum_i_reg[4]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[4]_i_1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[4]\,
      I2 => p_0_in,
      I3 => \Accum_i_reg[7]_0\(4),
      I4 => \Accum_i_reg[8]_i_2_n_1\,
      O51 => Accum_i1_in(4),
      O52 => \Accum_i_reg[4]_i_1_n_2\,
      PROP => \Accum_i_reg[4]_i_1_n_3\
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(50),
      Q => \Accum_i_reg_n_0_[50]\,
      R => SR(0)
    );
\Accum_i_reg[50]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[50]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[50]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[56]_i_2_n_0\,
      O51 => Accum_i1_in(50),
      O52 => \Accum_i_reg[50]_i_1_n_2\,
      PROP => \Accum_i_reg[50]_i_1_n_3\
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(51),
      Q => \Accum_i_reg_n_0_[51]\,
      R => SR(0)
    );
\Accum_i_reg[51]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[51]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[51]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[50]_i_1_n_2\,
      O51 => Accum_i1_in(51),
      O52 => \Accum_i_reg[51]_i_1_n_2\,
      PROP => \Accum_i_reg[51]_i_1_n_3\
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(52),
      Q => \Accum_i_reg_n_0_[52]\,
      R => SR(0)
    );
\Accum_i_reg[52]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[52]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[52]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[56]_i_2_n_1\,
      O51 => Accum_i1_in(52),
      O52 => \Accum_i_reg[52]_i_1_n_2\,
      PROP => \Accum_i_reg[52]_i_1_n_3\
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(53),
      Q => \Accum_i_reg_n_0_[53]\,
      R => SR(0)
    );
\Accum_i_reg[53]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[53]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[53]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[52]_i_1_n_2\,
      O51 => Accum_i1_in(53),
      O52 => \Accum_i_reg[53]_i_1_n_2\,
      PROP => \Accum_i_reg[53]_i_1_n_3\
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(54),
      Q => \Accum_i_reg_n_0_[54]\,
      R => SR(0)
    );
\Accum_i_reg[54]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[54]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[54]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[56]_i_2_n_2\,
      O51 => Accum_i1_in(54),
      O52 => \Accum_i_reg[54]_i_1_n_2\,
      PROP => \Accum_i_reg[54]_i_1_n_3\
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(55),
      Q => \Accum_i_reg_n_0_[55]\,
      R => SR(0)
    );
\Accum_i_reg[55]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[55]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[55]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[54]_i_1_n_2\,
      O51 => Accum_i1_in(55),
      O52 => \Accum_i_reg[55]_i_1_n_2\,
      PROP => \Accum_i_reg[55]_i_1_n_3\
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(56),
      Q => \Accum_i_reg_n_0_[56]\,
      R => SR(0)
    );
\Accum_i_reg[56]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[56]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[56]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[56]_i_2_n_3\,
      O51 => Accum_i1_in(56),
      O52 => \Accum_i_reg[56]_i_1_n_2\,
      PROP => \Accum_i_reg[56]_i_1_n_3\
    );
\Accum_i_reg[56]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[48]_i_2_n_3\,
      COUTB => \Accum_i_reg[56]_i_2_n_0\,
      COUTD => \Accum_i_reg[56]_i_2_n_1\,
      COUTF => \Accum_i_reg[56]_i_2_n_2\,
      COUTH => \Accum_i_reg[56]_i_2_n_3\,
      CYA => \Accum_i_reg[48]_i_1_n_2\,
      CYB => \Accum_i_reg[49]_i_1_n_2\,
      CYC => \Accum_i_reg[50]_i_1_n_2\,
      CYD => \Accum_i_reg[51]_i_1_n_2\,
      CYE => \Accum_i_reg[52]_i_1_n_2\,
      CYF => \Accum_i_reg[53]_i_1_n_2\,
      CYG => \Accum_i_reg[54]_i_1_n_2\,
      CYH => \Accum_i_reg[55]_i_1_n_2\,
      GEA => \Accum_i_reg[48]_i_1_n_0\,
      GEB => \Accum_i_reg[49]_i_1_n_0\,
      GEC => \Accum_i_reg[50]_i_1_n_0\,
      GED => \Accum_i_reg[51]_i_1_n_0\,
      GEE => \Accum_i_reg[52]_i_1_n_0\,
      GEF => \Accum_i_reg[53]_i_1_n_0\,
      GEG => \Accum_i_reg[54]_i_1_n_0\,
      GEH => \Accum_i_reg[55]_i_1_n_0\,
      PROPA => \Accum_i_reg[48]_i_1_n_3\,
      PROPB => \Accum_i_reg[49]_i_1_n_3\,
      PROPC => \Accum_i_reg[50]_i_1_n_3\,
      PROPD => \Accum_i_reg[51]_i_1_n_3\,
      PROPE => \Accum_i_reg[52]_i_1_n_3\,
      PROPF => \Accum_i_reg[53]_i_1_n_3\,
      PROPG => \Accum_i_reg[54]_i_1_n_3\,
      PROPH => \Accum_i_reg[55]_i_1_n_3\
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(57),
      Q => \Accum_i_reg_n_0_[57]\,
      R => SR(0)
    );
\Accum_i_reg[57]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[57]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[57]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[56]_i_1_n_2\,
      O51 => Accum_i1_in(57),
      O52 => \Accum_i_reg[57]_i_1_n_2\,
      PROP => \Accum_i_reg[57]_i_1_n_3\
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(58),
      Q => \Accum_i_reg_n_0_[58]\,
      R => SR(0)
    );
\Accum_i_reg[58]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[58]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[58]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[62]_i_2_n_0\,
      O51 => Accum_i1_in(58),
      O52 => \Accum_i_reg[58]_i_1_n_2\,
      PROP => \Accum_i_reg[58]_i_1_n_3\
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(59),
      Q => \Accum_i_reg_n_0_[59]\,
      R => SR(0)
    );
\Accum_i_reg[59]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[59]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[59]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[58]_i_1_n_2\,
      O51 => Accum_i1_in(59),
      O52 => \Accum_i_reg[59]_i_1_n_2\,
      PROP => \Accum_i_reg[59]_i_1_n_3\
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(5),
      Q => \Accum_i_reg_n_0_[5]\,
      R => SR(0)
    );
\Accum_i_reg[5]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[5]_i_1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[5]\,
      I2 => p_0_in,
      I3 => \Accum_i_reg[7]_0\(5),
      I4 => \Accum_i_reg[4]_i_1_n_2\,
      O51 => Accum_i1_in(5),
      O52 => \Accum_i_reg[5]_i_1_n_2\,
      PROP => \Accum_i_reg[5]_i_1_n_3\
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(60),
      Q => \Accum_i_reg_n_0_[60]\,
      R => SR(0)
    );
\Accum_i_reg[60]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[60]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[60]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[62]_i_2_n_1\,
      O51 => Accum_i1_in(60),
      O52 => \Accum_i_reg[60]_i_1_n_2\,
      PROP => \Accum_i_reg[60]_i_1_n_3\
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(61),
      Q => \Accum_i_reg_n_0_[61]\,
      R => SR(0)
    );
\Accum_i_reg[61]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[61]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[61]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[60]_i_1_n_2\,
      O51 => Accum_i1_in(61),
      O52 => \Accum_i_reg[61]_i_1_n_2\,
      PROP => \Accum_i_reg[61]_i_1_n_3\
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(62),
      Q => \Accum_i_reg_n_0_[62]\,
      R => SR(0)
    );
\Accum_i_reg[62]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[62]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[62]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[62]_i_2_n_2\,
      O51 => Accum_i1_in(62),
      O52 => \Accum_i_reg[62]_i_1_n_2\,
      PROP => \Accum_i_reg[62]_i_1_n_3\
    );
\Accum_i_reg[62]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[56]_i_2_n_3\,
      COUTB => \Accum_i_reg[62]_i_2_n_0\,
      COUTD => \Accum_i_reg[62]_i_2_n_1\,
      COUTF => \Accum_i_reg[62]_i_2_n_2\,
      COUTH => \Accum_i_reg[62]_i_2_n_3\,
      CYA => \Accum_i_reg[56]_i_1_n_2\,
      CYB => \Accum_i_reg[57]_i_1_n_2\,
      CYC => \Accum_i_reg[58]_i_1_n_2\,
      CYD => \Accum_i_reg[59]_i_1_n_2\,
      CYE => \Accum_i_reg[60]_i_1_n_2\,
      CYF => \Accum_i_reg[61]_i_1_n_2\,
      CYG => \Accum_i_reg[62]_i_1_n_2\,
      CYH => \Accum_i_reg[63]_i_3_n_2\,
      GEA => \Accum_i_reg[56]_i_1_n_0\,
      GEB => \Accum_i_reg[57]_i_1_n_0\,
      GEC => \Accum_i_reg[58]_i_1_n_0\,
      GED => \Accum_i_reg[59]_i_1_n_0\,
      GEE => \Accum_i_reg[60]_i_1_n_0\,
      GEF => \Accum_i_reg[61]_i_1_n_0\,
      GEG => \Accum_i_reg[62]_i_1_n_0\,
      GEH => \Accum_i_reg[63]_i_3_n_0\,
      PROPA => \Accum_i_reg[56]_i_1_n_3\,
      PROPB => \Accum_i_reg[57]_i_1_n_3\,
      PROPC => \Accum_i_reg[58]_i_1_n_3\,
      PROPD => \Accum_i_reg[59]_i_1_n_3\,
      PROPE => \Accum_i_reg[60]_i_1_n_3\,
      PROPF => \Accum_i_reg[61]_i_1_n_3\,
      PROPG => \Accum_i_reg[62]_i_1_n_3\,
      PROPH => \Accum_i_reg[63]_i_3_n_3\
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(63),
      Q => \Accum_i_reg_n_0_[63]\,
      R => SR(0)
    );
\Accum_i_reg[63]_i_3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F000F0000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[63]_i_3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => p_0_in,
      I3 => \Accum_i_reg_n_0_[63]\,
      I4 => \Accum_i_reg[62]_i_1_n_2\,
      O51 => Accum_i1_in(63),
      O52 => \Accum_i_reg[63]_i_3_n_2\,
      PROP => \Accum_i_reg[63]_i_3_n_3\
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(6),
      Q => \Accum_i_reg_n_0_[6]\,
      R => SR(0)
    );
\Accum_i_reg[6]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[6]_i_1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[6]\,
      I2 => p_0_in,
      I3 => \Accum_i_reg[7]_0\(6),
      I4 => \Accum_i_reg[8]_i_2_n_2\,
      O51 => Accum_i1_in(6),
      O52 => \Accum_i_reg[6]_i_1_n_2\,
      PROP => \Accum_i_reg[6]_i_1_n_3\
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(7),
      Q => \Accum_i_reg_n_0_[7]\,
      R => SR(0)
    );
\Accum_i_reg[7]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[7]_i_1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[7]\,
      I2 => p_0_in,
      I3 => \Accum_i_reg[7]_0\(7),
      I4 => \Accum_i_reg[6]_i_1_n_2\,
      O51 => Accum_i1_in(7),
      O52 => \Accum_i_reg[7]_i_1_n_2\,
      PROP => \Accum_i_reg[7]_i_1_n_3\
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(8),
      Q => \Accum_i_reg_n_0_[8]\,
      R => SR(0)
    );
\Accum_i_reg[8]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[8]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[8]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[8]_i_2_n_3\,
      O51 => Accum_i1_in(8),
      O52 => \Accum_i_reg[8]_i_1_n_2\,
      PROP => \Accum_i_reg[8]_i_1_n_3\
    );
\Accum_i_reg[8]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => '0',
      COUTB => \Accum_i_reg[8]_i_2_n_0\,
      COUTD => \Accum_i_reg[8]_i_2_n_1\,
      COUTF => \Accum_i_reg[8]_i_2_n_2\,
      COUTH => \Accum_i_reg[8]_i_2_n_3\,
      CYA => \Accum_i_reg[0]_i_1_n_2\,
      CYB => \Accum_i_reg[1]_i_1_n_2\,
      CYC => \Accum_i_reg[2]_i_1_n_2\,
      CYD => \Accum_i_reg[3]_i_1_n_2\,
      CYE => \Accum_i_reg[4]_i_1_n_2\,
      CYF => \Accum_i_reg[5]_i_1_n_2\,
      CYG => \Accum_i_reg[6]_i_1_n_2\,
      CYH => \Accum_i_reg[7]_i_1_n_2\,
      GEA => \Accum_i_reg[0]_i_1_n_0\,
      GEB => \Accum_i_reg[1]_i_1_n_0\,
      GEC => \Accum_i_reg[2]_i_1_n_0\,
      GED => \Accum_i_reg[3]_i_1_n_0\,
      GEE => \Accum_i_reg[4]_i_1_n_0\,
      GEF => \Accum_i_reg[5]_i_1_n_0\,
      GEG => \Accum_i_reg[6]_i_1_n_0\,
      GEH => \Accum_i_reg[7]_i_1_n_0\,
      PROPA => \Accum_i_reg[0]_i_1_n_3\,
      PROPB => \Accum_i_reg[1]_i_1_n_3\,
      PROPC => \Accum_i_reg[2]_i_1_n_3\,
      PROPD => \Accum_i_reg[3]_i_1_n_3\,
      PROPE => \Accum_i_reg[4]_i_1_n_3\,
      PROPF => \Accum_i_reg[5]_i_1_n_3\,
      PROPG => \Accum_i_reg[6]_i_1_n_3\,
      PROPH => \Accum_i_reg[7]_i_1_n_3\
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => Accum_i1_in(9),
      Q => \Accum_i_reg_n_0_[9]\,
      R => SR(0)
    );
\Accum_i_reg[9]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[9]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[9]\,
      I3 => p_0_in,
      I4 => \Accum_i_reg[8]_i_1_n_2\,
      O51 => Accum_i1_in(9),
      O52 => \Accum_i_reg[9]_i_1_n_2\,
      PROP => \Accum_i_reg[9]_i_1_n_3\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[0]\,
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[10]\,
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[11]\,
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[12]\,
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[13]\,
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[14]\,
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[15]\,
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[16]\,
      Q => Q(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[17]\,
      Q => Q(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[18]\,
      Q => Q(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[19]\,
      Q => Q(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[1]\,
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[20]\,
      Q => Q(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[21]\,
      Q => Q(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[22]\,
      Q => Q(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[23]\,
      Q => Q(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[24]\,
      Q => Q(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[25]\,
      Q => Q(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[26]\,
      Q => Q(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[27]\,
      Q => Q(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[28]\,
      Q => Q(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[29]\,
      Q => Q(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[2]\,
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[30]\,
      Q => Q(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[31]\,
      Q => Q(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[32]\,
      Q => Q(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[33]\,
      Q => Q(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[34]\,
      Q => Q(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[35]\,
      Q => Q(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[36]\,
      Q => Q(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[37]\,
      Q => Q(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[38]\,
      Q => Q(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[39]\,
      Q => Q(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[3]\,
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[40]\,
      Q => Q(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[41]\,
      Q => Q(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[42]\,
      Q => Q(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[43]\,
      Q => Q(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[44]\,
      Q => Q(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[45]\,
      Q => Q(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[46]\,
      Q => Q(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[47]\,
      Q => Q(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[48]\,
      Q => Q(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[49]\,
      Q => Q(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[4]\,
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[50]\,
      Q => Q(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[51]\,
      Q => Q(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[52]\,
      Q => Q(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[53]\,
      Q => Q(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[54]\,
      Q => Q(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[55]\,
      Q => Q(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[56]\,
      Q => Q(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[57]\,
      Q => Q(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[58]\,
      Q => Q(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[59]\,
      Q => Q(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[5]\,
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[60]\,
      Q => Q(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[61]\,
      Q => Q(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[62]\,
      Q => Q(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[63]\,
      Q => Q(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[6]\,
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[7]\,
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[8]\,
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[9]\,
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_22 is
  port (
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_22 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_22 is
  signal \^q\ : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  Q(63 downto 0) <= \^q\(63 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(10),
      Q => \^q\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(11),
      Q => \^q\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(12),
      Q => \^q\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(13),
      Q => \^q\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(14),
      Q => \^q\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(15),
      Q => \^q\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(16),
      Q => \^q\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(17),
      Q => \^q\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(18),
      Q => \^q\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(19),
      Q => \^q\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(20),
      Q => \^q\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(21),
      Q => \^q\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(22),
      Q => \^q\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(23),
      Q => \^q\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(24),
      Q => \^q\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(25),
      Q => \^q\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(26),
      Q => \^q\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(27),
      Q => \^q\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(28),
      Q => \^q\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(29),
      Q => \^q\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(2),
      Q => \^q\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(30),
      Q => \^q\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(31),
      Q => \^q\(31),
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(32),
      Q => \^q\(32),
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(33),
      Q => \^q\(33),
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(34),
      Q => \^q\(34),
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(35),
      Q => \^q\(35),
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(36),
      Q => \^q\(36),
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(37),
      Q => \^q\(37),
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(38),
      Q => \^q\(38),
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(39),
      Q => \^q\(39),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(3),
      Q => \^q\(3),
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(40),
      Q => \^q\(40),
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(41),
      Q => \^q\(41),
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(42),
      Q => \^q\(42),
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(43),
      Q => \^q\(43),
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(44),
      Q => \^q\(44),
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(45),
      Q => \^q\(45),
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(46),
      Q => \^q\(46),
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(47),
      Q => \^q\(47),
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(48),
      Q => \^q\(48),
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(49),
      Q => \^q\(49),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(4),
      Q => \^q\(4),
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(50),
      Q => \^q\(50),
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(51),
      Q => \^q\(51),
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(52),
      Q => \^q\(52),
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(53),
      Q => \^q\(53),
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(54),
      Q => \^q\(54),
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(55),
      Q => \^q\(55),
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(56),
      Q => \^q\(56),
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(57),
      Q => \^q\(57),
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(58),
      Q => \^q\(58),
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(59),
      Q => \^q\(59),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(5),
      Q => \^q\(5),
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(60),
      Q => \^q\(60),
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(61),
      Q => \^q\(61),
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(62),
      Q => \^q\(62),
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(63),
      Q => \^q\(63),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(6),
      Q => \^q\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(7),
      Q => \^q\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(8),
      Q => \^q\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => D(9),
      Q => \^q\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(0),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(10),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(11),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(12),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(13),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(14),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(15),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(16),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(17),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(18),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(19),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(1),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(20),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(21),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(22),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(23),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(24),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(25),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(26),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(27),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(28),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(29),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(2),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(30),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(31),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(32),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(33),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(34),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(35),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(36),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(37),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(38),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(39),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(3),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(40),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(41),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(42),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(43),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(44),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(45),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(46),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(47),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(48),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(49),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(4),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(50),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(51),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(52),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(53),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(54),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(55),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(56),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(57),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(58),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(59),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(5),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(60),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(61),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(62),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(63),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(6),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(7),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(8),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^q\(9),
      Q => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_23 is
  port (
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    p_0_in_0 : in STD_LOGIC;
    \Accum_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_23 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_23 is
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Accum_i_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[9]\ : STD_LOGIC;
begin
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(0),
      Q => \Accum_i_reg_n_0_[0]\,
      R => SR(0)
    );
\Accum_i_reg[0]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[0]_i_1__0_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[0]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(0),
      I4 => '0',
      O51 => Accum_i1_in(0),
      O52 => \Accum_i_reg[0]_i_1__0_n_2\,
      PROP => \Accum_i_reg[0]_i_1__0_n_3\
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(10),
      Q => \Accum_i_reg_n_0_[10]\,
      R => SR(0)
    );
\Accum_i_reg[10]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[10]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[10]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[16]_i_2__0_n_0\,
      O51 => Accum_i1_in(10),
      O52 => \Accum_i_reg[10]_i_1__1_n_2\,
      PROP => \Accum_i_reg[10]_i_1__1_n_3\
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(11),
      Q => \Accum_i_reg_n_0_[11]\,
      R => SR(0)
    );
\Accum_i_reg[11]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[11]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[11]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[10]_i_1__1_n_2\,
      O51 => Accum_i1_in(11),
      O52 => \Accum_i_reg[11]_i_1__1_n_2\,
      PROP => \Accum_i_reg[11]_i_1__1_n_3\
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(12),
      Q => \Accum_i_reg_n_0_[12]\,
      R => SR(0)
    );
\Accum_i_reg[12]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[12]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[12]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[16]_i_2__0_n_1\,
      O51 => Accum_i1_in(12),
      O52 => \Accum_i_reg[12]_i_1__1_n_2\,
      PROP => \Accum_i_reg[12]_i_1__1_n_3\
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(13),
      Q => \Accum_i_reg_n_0_[13]\,
      R => SR(0)
    );
\Accum_i_reg[13]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[13]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[13]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[12]_i_1__1_n_2\,
      O51 => Accum_i1_in(13),
      O52 => \Accum_i_reg[13]_i_1__1_n_2\,
      PROP => \Accum_i_reg[13]_i_1__1_n_3\
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(14),
      Q => \Accum_i_reg_n_0_[14]\,
      R => SR(0)
    );
\Accum_i_reg[14]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[14]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[14]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[16]_i_2__0_n_2\,
      O51 => Accum_i1_in(14),
      O52 => \Accum_i_reg[14]_i_1__1_n_2\,
      PROP => \Accum_i_reg[14]_i_1__1_n_3\
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(15),
      Q => \Accum_i_reg_n_0_[15]\,
      R => SR(0)
    );
\Accum_i_reg[15]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[15]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[15]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[14]_i_1__1_n_2\,
      O51 => Accum_i1_in(15),
      O52 => \Accum_i_reg[15]_i_1__1_n_2\,
      PROP => \Accum_i_reg[15]_i_1__1_n_3\
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(16),
      Q => \Accum_i_reg_n_0_[16]\,
      R => SR(0)
    );
\Accum_i_reg[16]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[16]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[16]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[16]_i_2__0_n_3\,
      O51 => Accum_i1_in(16),
      O52 => \Accum_i_reg[16]_i_1__1_n_2\,
      PROP => \Accum_i_reg[16]_i_1__1_n_3\
    );
\Accum_i_reg[16]_i_2__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[8]_i_2__0_n_3\,
      COUTB => \Accum_i_reg[16]_i_2__0_n_0\,
      COUTD => \Accum_i_reg[16]_i_2__0_n_1\,
      COUTF => \Accum_i_reg[16]_i_2__0_n_2\,
      COUTH => \Accum_i_reg[16]_i_2__0_n_3\,
      CYA => \Accum_i_reg[8]_i_1__1_n_2\,
      CYB => \Accum_i_reg[9]_i_1__1_n_2\,
      CYC => \Accum_i_reg[10]_i_1__1_n_2\,
      CYD => \Accum_i_reg[11]_i_1__1_n_2\,
      CYE => \Accum_i_reg[12]_i_1__1_n_2\,
      CYF => \Accum_i_reg[13]_i_1__1_n_2\,
      CYG => \Accum_i_reg[14]_i_1__1_n_2\,
      CYH => \Accum_i_reg[15]_i_1__1_n_2\,
      GEA => \Accum_i_reg[8]_i_1__1_n_0\,
      GEB => \Accum_i_reg[9]_i_1__1_n_0\,
      GEC => \Accum_i_reg[10]_i_1__1_n_0\,
      GED => \Accum_i_reg[11]_i_1__1_n_0\,
      GEE => \Accum_i_reg[12]_i_1__1_n_0\,
      GEF => \Accum_i_reg[13]_i_1__1_n_0\,
      GEG => \Accum_i_reg[14]_i_1__1_n_0\,
      GEH => \Accum_i_reg[15]_i_1__1_n_0\,
      PROPA => \Accum_i_reg[8]_i_1__1_n_3\,
      PROPB => \Accum_i_reg[9]_i_1__1_n_3\,
      PROPC => \Accum_i_reg[10]_i_1__1_n_3\,
      PROPD => \Accum_i_reg[11]_i_1__1_n_3\,
      PROPE => \Accum_i_reg[12]_i_1__1_n_3\,
      PROPF => \Accum_i_reg[13]_i_1__1_n_3\,
      PROPG => \Accum_i_reg[14]_i_1__1_n_3\,
      PROPH => \Accum_i_reg[15]_i_1__1_n_3\
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(17),
      Q => \Accum_i_reg_n_0_[17]\,
      R => SR(0)
    );
\Accum_i_reg[17]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[17]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[17]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[16]_i_1__1_n_2\,
      O51 => Accum_i1_in(17),
      O52 => \Accum_i_reg[17]_i_1__1_n_2\,
      PROP => \Accum_i_reg[17]_i_1__1_n_3\
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(18),
      Q => \Accum_i_reg_n_0_[18]\,
      R => SR(0)
    );
\Accum_i_reg[18]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[18]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[18]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[24]_i_2__0_n_0\,
      O51 => Accum_i1_in(18),
      O52 => \Accum_i_reg[18]_i_1__1_n_2\,
      PROP => \Accum_i_reg[18]_i_1__1_n_3\
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(19),
      Q => \Accum_i_reg_n_0_[19]\,
      R => SR(0)
    );
\Accum_i_reg[19]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[19]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[19]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[18]_i_1__1_n_2\,
      O51 => Accum_i1_in(19),
      O52 => \Accum_i_reg[19]_i_1__1_n_2\,
      PROP => \Accum_i_reg[19]_i_1__1_n_3\
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(1),
      Q => \Accum_i_reg_n_0_[1]\,
      R => SR(0)
    );
\Accum_i_reg[1]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[1]_i_1__1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[1]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(1),
      I4 => \Accum_i_reg[0]_i_1__0_n_2\,
      O51 => Accum_i1_in(1),
      O52 => \Accum_i_reg[1]_i_1__1_n_2\,
      PROP => \Accum_i_reg[1]_i_1__1_n_3\
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(20),
      Q => \Accum_i_reg_n_0_[20]\,
      R => SR(0)
    );
\Accum_i_reg[20]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[20]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[20]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[24]_i_2__0_n_1\,
      O51 => Accum_i1_in(20),
      O52 => \Accum_i_reg[20]_i_1__1_n_2\,
      PROP => \Accum_i_reg[20]_i_1__1_n_3\
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(21),
      Q => \Accum_i_reg_n_0_[21]\,
      R => SR(0)
    );
\Accum_i_reg[21]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[21]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[21]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[20]_i_1__1_n_2\,
      O51 => Accum_i1_in(21),
      O52 => \Accum_i_reg[21]_i_1__1_n_2\,
      PROP => \Accum_i_reg[21]_i_1__1_n_3\
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(22),
      Q => \Accum_i_reg_n_0_[22]\,
      R => SR(0)
    );
\Accum_i_reg[22]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[22]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[22]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[24]_i_2__0_n_2\,
      O51 => Accum_i1_in(22),
      O52 => \Accum_i_reg[22]_i_1__1_n_2\,
      PROP => \Accum_i_reg[22]_i_1__1_n_3\
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(23),
      Q => \Accum_i_reg_n_0_[23]\,
      R => SR(0)
    );
\Accum_i_reg[23]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[23]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[23]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[22]_i_1__1_n_2\,
      O51 => Accum_i1_in(23),
      O52 => \Accum_i_reg[23]_i_1__1_n_2\,
      PROP => \Accum_i_reg[23]_i_1__1_n_3\
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(24),
      Q => \Accum_i_reg_n_0_[24]\,
      R => SR(0)
    );
\Accum_i_reg[24]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[24]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[24]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[24]_i_2__0_n_3\,
      O51 => Accum_i1_in(24),
      O52 => \Accum_i_reg[24]_i_1__1_n_2\,
      PROP => \Accum_i_reg[24]_i_1__1_n_3\
    );
\Accum_i_reg[24]_i_2__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[16]_i_2__0_n_3\,
      COUTB => \Accum_i_reg[24]_i_2__0_n_0\,
      COUTD => \Accum_i_reg[24]_i_2__0_n_1\,
      COUTF => \Accum_i_reg[24]_i_2__0_n_2\,
      COUTH => \Accum_i_reg[24]_i_2__0_n_3\,
      CYA => \Accum_i_reg[16]_i_1__1_n_2\,
      CYB => \Accum_i_reg[17]_i_1__1_n_2\,
      CYC => \Accum_i_reg[18]_i_1__1_n_2\,
      CYD => \Accum_i_reg[19]_i_1__1_n_2\,
      CYE => \Accum_i_reg[20]_i_1__1_n_2\,
      CYF => \Accum_i_reg[21]_i_1__1_n_2\,
      CYG => \Accum_i_reg[22]_i_1__1_n_2\,
      CYH => \Accum_i_reg[23]_i_1__1_n_2\,
      GEA => \Accum_i_reg[16]_i_1__1_n_0\,
      GEB => \Accum_i_reg[17]_i_1__1_n_0\,
      GEC => \Accum_i_reg[18]_i_1__1_n_0\,
      GED => \Accum_i_reg[19]_i_1__1_n_0\,
      GEE => \Accum_i_reg[20]_i_1__1_n_0\,
      GEF => \Accum_i_reg[21]_i_1__1_n_0\,
      GEG => \Accum_i_reg[22]_i_1__1_n_0\,
      GEH => \Accum_i_reg[23]_i_1__1_n_0\,
      PROPA => \Accum_i_reg[16]_i_1__1_n_3\,
      PROPB => \Accum_i_reg[17]_i_1__1_n_3\,
      PROPC => \Accum_i_reg[18]_i_1__1_n_3\,
      PROPD => \Accum_i_reg[19]_i_1__1_n_3\,
      PROPE => \Accum_i_reg[20]_i_1__1_n_3\,
      PROPF => \Accum_i_reg[21]_i_1__1_n_3\,
      PROPG => \Accum_i_reg[22]_i_1__1_n_3\,
      PROPH => \Accum_i_reg[23]_i_1__1_n_3\
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(25),
      Q => \Accum_i_reg_n_0_[25]\,
      R => SR(0)
    );
\Accum_i_reg[25]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[25]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[25]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[24]_i_1__1_n_2\,
      O51 => Accum_i1_in(25),
      O52 => \Accum_i_reg[25]_i_1__1_n_2\,
      PROP => \Accum_i_reg[25]_i_1__1_n_3\
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(26),
      Q => \Accum_i_reg_n_0_[26]\,
      R => SR(0)
    );
\Accum_i_reg[26]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[26]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[26]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[32]_i_2__0_n_0\,
      O51 => Accum_i1_in(26),
      O52 => \Accum_i_reg[26]_i_1__1_n_2\,
      PROP => \Accum_i_reg[26]_i_1__1_n_3\
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(27),
      Q => \Accum_i_reg_n_0_[27]\,
      R => SR(0)
    );
\Accum_i_reg[27]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[27]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[27]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[26]_i_1__1_n_2\,
      O51 => Accum_i1_in(27),
      O52 => \Accum_i_reg[27]_i_1__1_n_2\,
      PROP => \Accum_i_reg[27]_i_1__1_n_3\
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(28),
      Q => \Accum_i_reg_n_0_[28]\,
      R => SR(0)
    );
\Accum_i_reg[28]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[28]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[28]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[32]_i_2__0_n_1\,
      O51 => Accum_i1_in(28),
      O52 => \Accum_i_reg[28]_i_1__1_n_2\,
      PROP => \Accum_i_reg[28]_i_1__1_n_3\
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(29),
      Q => \Accum_i_reg_n_0_[29]\,
      R => SR(0)
    );
\Accum_i_reg[29]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[29]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[29]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[28]_i_1__1_n_2\,
      O51 => Accum_i1_in(29),
      O52 => \Accum_i_reg[29]_i_1__1_n_2\,
      PROP => \Accum_i_reg[29]_i_1__1_n_3\
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(2),
      Q => \Accum_i_reg_n_0_[2]\,
      R => SR(0)
    );
\Accum_i_reg[2]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[2]_i_1__1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[2]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(2),
      I4 => \Accum_i_reg[8]_i_2__0_n_0\,
      O51 => Accum_i1_in(2),
      O52 => \Accum_i_reg[2]_i_1__1_n_2\,
      PROP => \Accum_i_reg[2]_i_1__1_n_3\
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(30),
      Q => \Accum_i_reg_n_0_[30]\,
      R => SR(0)
    );
\Accum_i_reg[30]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[30]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[30]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[32]_i_2__0_n_2\,
      O51 => Accum_i1_in(30),
      O52 => \Accum_i_reg[30]_i_1__1_n_2\,
      PROP => \Accum_i_reg[30]_i_1__1_n_3\
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(31),
      Q => \Accum_i_reg_n_0_[31]\,
      R => SR(0)
    );
\Accum_i_reg[31]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[31]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[31]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[30]_i_1__1_n_2\,
      O51 => Accum_i1_in(31),
      O52 => \Accum_i_reg[31]_i_1__1_n_2\,
      PROP => \Accum_i_reg[31]_i_1__1_n_3\
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(32),
      Q => \Accum_i_reg_n_0_[32]\,
      R => SR(0)
    );
\Accum_i_reg[32]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[32]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[32]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[32]_i_2__0_n_3\,
      O51 => Accum_i1_in(32),
      O52 => \Accum_i_reg[32]_i_1__1_n_2\,
      PROP => \Accum_i_reg[32]_i_1__1_n_3\
    );
\Accum_i_reg[32]_i_2__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[24]_i_2__0_n_3\,
      COUTB => \Accum_i_reg[32]_i_2__0_n_0\,
      COUTD => \Accum_i_reg[32]_i_2__0_n_1\,
      COUTF => \Accum_i_reg[32]_i_2__0_n_2\,
      COUTH => \Accum_i_reg[32]_i_2__0_n_3\,
      CYA => \Accum_i_reg[24]_i_1__1_n_2\,
      CYB => \Accum_i_reg[25]_i_1__1_n_2\,
      CYC => \Accum_i_reg[26]_i_1__1_n_2\,
      CYD => \Accum_i_reg[27]_i_1__1_n_2\,
      CYE => \Accum_i_reg[28]_i_1__1_n_2\,
      CYF => \Accum_i_reg[29]_i_1__1_n_2\,
      CYG => \Accum_i_reg[30]_i_1__1_n_2\,
      CYH => \Accum_i_reg[31]_i_1__1_n_2\,
      GEA => \Accum_i_reg[24]_i_1__1_n_0\,
      GEB => \Accum_i_reg[25]_i_1__1_n_0\,
      GEC => \Accum_i_reg[26]_i_1__1_n_0\,
      GED => \Accum_i_reg[27]_i_1__1_n_0\,
      GEE => \Accum_i_reg[28]_i_1__1_n_0\,
      GEF => \Accum_i_reg[29]_i_1__1_n_0\,
      GEG => \Accum_i_reg[30]_i_1__1_n_0\,
      GEH => \Accum_i_reg[31]_i_1__1_n_0\,
      PROPA => \Accum_i_reg[24]_i_1__1_n_3\,
      PROPB => \Accum_i_reg[25]_i_1__1_n_3\,
      PROPC => \Accum_i_reg[26]_i_1__1_n_3\,
      PROPD => \Accum_i_reg[27]_i_1__1_n_3\,
      PROPE => \Accum_i_reg[28]_i_1__1_n_3\,
      PROPF => \Accum_i_reg[29]_i_1__1_n_3\,
      PROPG => \Accum_i_reg[30]_i_1__1_n_3\,
      PROPH => \Accum_i_reg[31]_i_1__1_n_3\
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(33),
      Q => \Accum_i_reg_n_0_[33]\,
      R => SR(0)
    );
\Accum_i_reg[33]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[33]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[33]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[32]_i_1__1_n_2\,
      O51 => Accum_i1_in(33),
      O52 => \Accum_i_reg[33]_i_1__1_n_2\,
      PROP => \Accum_i_reg[33]_i_1__1_n_3\
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(34),
      Q => \Accum_i_reg_n_0_[34]\,
      R => SR(0)
    );
\Accum_i_reg[34]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[34]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[34]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[40]_i_2__0_n_0\,
      O51 => Accum_i1_in(34),
      O52 => \Accum_i_reg[34]_i_1__1_n_2\,
      PROP => \Accum_i_reg[34]_i_1__1_n_3\
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(35),
      Q => \Accum_i_reg_n_0_[35]\,
      R => SR(0)
    );
\Accum_i_reg[35]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[35]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[35]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[34]_i_1__1_n_2\,
      O51 => Accum_i1_in(35),
      O52 => \Accum_i_reg[35]_i_1__1_n_2\,
      PROP => \Accum_i_reg[35]_i_1__1_n_3\
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(36),
      Q => \Accum_i_reg_n_0_[36]\,
      R => SR(0)
    );
\Accum_i_reg[36]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[36]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[36]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[40]_i_2__0_n_1\,
      O51 => Accum_i1_in(36),
      O52 => \Accum_i_reg[36]_i_1__1_n_2\,
      PROP => \Accum_i_reg[36]_i_1__1_n_3\
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(37),
      Q => \Accum_i_reg_n_0_[37]\,
      R => SR(0)
    );
\Accum_i_reg[37]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[37]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[37]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[36]_i_1__1_n_2\,
      O51 => Accum_i1_in(37),
      O52 => \Accum_i_reg[37]_i_1__1_n_2\,
      PROP => \Accum_i_reg[37]_i_1__1_n_3\
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(38),
      Q => \Accum_i_reg_n_0_[38]\,
      R => SR(0)
    );
\Accum_i_reg[38]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[38]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[38]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[40]_i_2__0_n_2\,
      O51 => Accum_i1_in(38),
      O52 => \Accum_i_reg[38]_i_1__1_n_2\,
      PROP => \Accum_i_reg[38]_i_1__1_n_3\
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(39),
      Q => \Accum_i_reg_n_0_[39]\,
      R => SR(0)
    );
\Accum_i_reg[39]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[39]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[39]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[38]_i_1__1_n_2\,
      O51 => Accum_i1_in(39),
      O52 => \Accum_i_reg[39]_i_1__1_n_2\,
      PROP => \Accum_i_reg[39]_i_1__1_n_3\
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(3),
      Q => \Accum_i_reg_n_0_[3]\,
      R => SR(0)
    );
\Accum_i_reg[3]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[3]_i_1__1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[3]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(3),
      I4 => \Accum_i_reg[2]_i_1__1_n_2\,
      O51 => Accum_i1_in(3),
      O52 => \Accum_i_reg[3]_i_1__1_n_2\,
      PROP => \Accum_i_reg[3]_i_1__1_n_3\
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(40),
      Q => \Accum_i_reg_n_0_[40]\,
      R => SR(0)
    );
\Accum_i_reg[40]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[40]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[40]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[40]_i_2__0_n_3\,
      O51 => Accum_i1_in(40),
      O52 => \Accum_i_reg[40]_i_1__1_n_2\,
      PROP => \Accum_i_reg[40]_i_1__1_n_3\
    );
\Accum_i_reg[40]_i_2__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[32]_i_2__0_n_3\,
      COUTB => \Accum_i_reg[40]_i_2__0_n_0\,
      COUTD => \Accum_i_reg[40]_i_2__0_n_1\,
      COUTF => \Accum_i_reg[40]_i_2__0_n_2\,
      COUTH => \Accum_i_reg[40]_i_2__0_n_3\,
      CYA => \Accum_i_reg[32]_i_1__1_n_2\,
      CYB => \Accum_i_reg[33]_i_1__1_n_2\,
      CYC => \Accum_i_reg[34]_i_1__1_n_2\,
      CYD => \Accum_i_reg[35]_i_1__1_n_2\,
      CYE => \Accum_i_reg[36]_i_1__1_n_2\,
      CYF => \Accum_i_reg[37]_i_1__1_n_2\,
      CYG => \Accum_i_reg[38]_i_1__1_n_2\,
      CYH => \Accum_i_reg[39]_i_1__1_n_2\,
      GEA => \Accum_i_reg[32]_i_1__1_n_0\,
      GEB => \Accum_i_reg[33]_i_1__1_n_0\,
      GEC => \Accum_i_reg[34]_i_1__1_n_0\,
      GED => \Accum_i_reg[35]_i_1__1_n_0\,
      GEE => \Accum_i_reg[36]_i_1__1_n_0\,
      GEF => \Accum_i_reg[37]_i_1__1_n_0\,
      GEG => \Accum_i_reg[38]_i_1__1_n_0\,
      GEH => \Accum_i_reg[39]_i_1__1_n_0\,
      PROPA => \Accum_i_reg[32]_i_1__1_n_3\,
      PROPB => \Accum_i_reg[33]_i_1__1_n_3\,
      PROPC => \Accum_i_reg[34]_i_1__1_n_3\,
      PROPD => \Accum_i_reg[35]_i_1__1_n_3\,
      PROPE => \Accum_i_reg[36]_i_1__1_n_3\,
      PROPF => \Accum_i_reg[37]_i_1__1_n_3\,
      PROPG => \Accum_i_reg[38]_i_1__1_n_3\,
      PROPH => \Accum_i_reg[39]_i_1__1_n_3\
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(41),
      Q => \Accum_i_reg_n_0_[41]\,
      R => SR(0)
    );
\Accum_i_reg[41]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[41]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[41]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[40]_i_1__1_n_2\,
      O51 => Accum_i1_in(41),
      O52 => \Accum_i_reg[41]_i_1__1_n_2\,
      PROP => \Accum_i_reg[41]_i_1__1_n_3\
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(42),
      Q => \Accum_i_reg_n_0_[42]\,
      R => SR(0)
    );
\Accum_i_reg[42]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[42]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[42]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[48]_i_2__0_n_0\,
      O51 => Accum_i1_in(42),
      O52 => \Accum_i_reg[42]_i_1__1_n_2\,
      PROP => \Accum_i_reg[42]_i_1__1_n_3\
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(43),
      Q => \Accum_i_reg_n_0_[43]\,
      R => SR(0)
    );
\Accum_i_reg[43]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[43]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[43]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[42]_i_1__1_n_2\,
      O51 => Accum_i1_in(43),
      O52 => \Accum_i_reg[43]_i_1__1_n_2\,
      PROP => \Accum_i_reg[43]_i_1__1_n_3\
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(44),
      Q => \Accum_i_reg_n_0_[44]\,
      R => SR(0)
    );
\Accum_i_reg[44]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[44]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[44]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[48]_i_2__0_n_1\,
      O51 => Accum_i1_in(44),
      O52 => \Accum_i_reg[44]_i_1__1_n_2\,
      PROP => \Accum_i_reg[44]_i_1__1_n_3\
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(45),
      Q => \Accum_i_reg_n_0_[45]\,
      R => SR(0)
    );
\Accum_i_reg[45]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[45]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[45]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[44]_i_1__1_n_2\,
      O51 => Accum_i1_in(45),
      O52 => \Accum_i_reg[45]_i_1__1_n_2\,
      PROP => \Accum_i_reg[45]_i_1__1_n_3\
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(46),
      Q => \Accum_i_reg_n_0_[46]\,
      R => SR(0)
    );
\Accum_i_reg[46]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[46]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[46]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[48]_i_2__0_n_2\,
      O51 => Accum_i1_in(46),
      O52 => \Accum_i_reg[46]_i_1__1_n_2\,
      PROP => \Accum_i_reg[46]_i_1__1_n_3\
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(47),
      Q => \Accum_i_reg_n_0_[47]\,
      R => SR(0)
    );
\Accum_i_reg[47]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[47]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[47]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[46]_i_1__1_n_2\,
      O51 => Accum_i1_in(47),
      O52 => \Accum_i_reg[47]_i_1__1_n_2\,
      PROP => \Accum_i_reg[47]_i_1__1_n_3\
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(48),
      Q => \Accum_i_reg_n_0_[48]\,
      R => SR(0)
    );
\Accum_i_reg[48]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[48]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[48]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[48]_i_2__0_n_3\,
      O51 => Accum_i1_in(48),
      O52 => \Accum_i_reg[48]_i_1__1_n_2\,
      PROP => \Accum_i_reg[48]_i_1__1_n_3\
    );
\Accum_i_reg[48]_i_2__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[40]_i_2__0_n_3\,
      COUTB => \Accum_i_reg[48]_i_2__0_n_0\,
      COUTD => \Accum_i_reg[48]_i_2__0_n_1\,
      COUTF => \Accum_i_reg[48]_i_2__0_n_2\,
      COUTH => \Accum_i_reg[48]_i_2__0_n_3\,
      CYA => \Accum_i_reg[40]_i_1__1_n_2\,
      CYB => \Accum_i_reg[41]_i_1__1_n_2\,
      CYC => \Accum_i_reg[42]_i_1__1_n_2\,
      CYD => \Accum_i_reg[43]_i_1__1_n_2\,
      CYE => \Accum_i_reg[44]_i_1__1_n_2\,
      CYF => \Accum_i_reg[45]_i_1__1_n_2\,
      CYG => \Accum_i_reg[46]_i_1__1_n_2\,
      CYH => \Accum_i_reg[47]_i_1__1_n_2\,
      GEA => \Accum_i_reg[40]_i_1__1_n_0\,
      GEB => \Accum_i_reg[41]_i_1__1_n_0\,
      GEC => \Accum_i_reg[42]_i_1__1_n_0\,
      GED => \Accum_i_reg[43]_i_1__1_n_0\,
      GEE => \Accum_i_reg[44]_i_1__1_n_0\,
      GEF => \Accum_i_reg[45]_i_1__1_n_0\,
      GEG => \Accum_i_reg[46]_i_1__1_n_0\,
      GEH => \Accum_i_reg[47]_i_1__1_n_0\,
      PROPA => \Accum_i_reg[40]_i_1__1_n_3\,
      PROPB => \Accum_i_reg[41]_i_1__1_n_3\,
      PROPC => \Accum_i_reg[42]_i_1__1_n_3\,
      PROPD => \Accum_i_reg[43]_i_1__1_n_3\,
      PROPE => \Accum_i_reg[44]_i_1__1_n_3\,
      PROPF => \Accum_i_reg[45]_i_1__1_n_3\,
      PROPG => \Accum_i_reg[46]_i_1__1_n_3\,
      PROPH => \Accum_i_reg[47]_i_1__1_n_3\
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(49),
      Q => \Accum_i_reg_n_0_[49]\,
      R => SR(0)
    );
\Accum_i_reg[49]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[49]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[49]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[48]_i_1__1_n_2\,
      O51 => Accum_i1_in(49),
      O52 => \Accum_i_reg[49]_i_1__1_n_2\,
      PROP => \Accum_i_reg[49]_i_1__1_n_3\
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(4),
      Q => \Accum_i_reg_n_0_[4]\,
      R => SR(0)
    );
\Accum_i_reg[4]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[4]_i_1__1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[4]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(4),
      I4 => \Accum_i_reg[8]_i_2__0_n_1\,
      O51 => Accum_i1_in(4),
      O52 => \Accum_i_reg[4]_i_1__1_n_2\,
      PROP => \Accum_i_reg[4]_i_1__1_n_3\
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(50),
      Q => \Accum_i_reg_n_0_[50]\,
      R => SR(0)
    );
\Accum_i_reg[50]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[50]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[50]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[56]_i_2__0_n_0\,
      O51 => Accum_i1_in(50),
      O52 => \Accum_i_reg[50]_i_1__1_n_2\,
      PROP => \Accum_i_reg[50]_i_1__1_n_3\
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(51),
      Q => \Accum_i_reg_n_0_[51]\,
      R => SR(0)
    );
\Accum_i_reg[51]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[51]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[51]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[50]_i_1__1_n_2\,
      O51 => Accum_i1_in(51),
      O52 => \Accum_i_reg[51]_i_1__1_n_2\,
      PROP => \Accum_i_reg[51]_i_1__1_n_3\
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(52),
      Q => \Accum_i_reg_n_0_[52]\,
      R => SR(0)
    );
\Accum_i_reg[52]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[52]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[52]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[56]_i_2__0_n_1\,
      O51 => Accum_i1_in(52),
      O52 => \Accum_i_reg[52]_i_1__1_n_2\,
      PROP => \Accum_i_reg[52]_i_1__1_n_3\
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(53),
      Q => \Accum_i_reg_n_0_[53]\,
      R => SR(0)
    );
\Accum_i_reg[53]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[53]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[53]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[52]_i_1__1_n_2\,
      O51 => Accum_i1_in(53),
      O52 => \Accum_i_reg[53]_i_1__1_n_2\,
      PROP => \Accum_i_reg[53]_i_1__1_n_3\
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(54),
      Q => \Accum_i_reg_n_0_[54]\,
      R => SR(0)
    );
\Accum_i_reg[54]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[54]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[54]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[56]_i_2__0_n_2\,
      O51 => Accum_i1_in(54),
      O52 => \Accum_i_reg[54]_i_1__1_n_2\,
      PROP => \Accum_i_reg[54]_i_1__1_n_3\
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(55),
      Q => \Accum_i_reg_n_0_[55]\,
      R => SR(0)
    );
\Accum_i_reg[55]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[55]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[55]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[54]_i_1__1_n_2\,
      O51 => Accum_i1_in(55),
      O52 => \Accum_i_reg[55]_i_1__1_n_2\,
      PROP => \Accum_i_reg[55]_i_1__1_n_3\
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(56),
      Q => \Accum_i_reg_n_0_[56]\,
      R => SR(0)
    );
\Accum_i_reg[56]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[56]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[56]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[56]_i_2__0_n_3\,
      O51 => Accum_i1_in(56),
      O52 => \Accum_i_reg[56]_i_1__1_n_2\,
      PROP => \Accum_i_reg[56]_i_1__1_n_3\
    );
\Accum_i_reg[56]_i_2__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[48]_i_2__0_n_3\,
      COUTB => \Accum_i_reg[56]_i_2__0_n_0\,
      COUTD => \Accum_i_reg[56]_i_2__0_n_1\,
      COUTF => \Accum_i_reg[56]_i_2__0_n_2\,
      COUTH => \Accum_i_reg[56]_i_2__0_n_3\,
      CYA => \Accum_i_reg[48]_i_1__1_n_2\,
      CYB => \Accum_i_reg[49]_i_1__1_n_2\,
      CYC => \Accum_i_reg[50]_i_1__1_n_2\,
      CYD => \Accum_i_reg[51]_i_1__1_n_2\,
      CYE => \Accum_i_reg[52]_i_1__1_n_2\,
      CYF => \Accum_i_reg[53]_i_1__1_n_2\,
      CYG => \Accum_i_reg[54]_i_1__1_n_2\,
      CYH => \Accum_i_reg[55]_i_1__1_n_2\,
      GEA => \Accum_i_reg[48]_i_1__1_n_0\,
      GEB => \Accum_i_reg[49]_i_1__1_n_0\,
      GEC => \Accum_i_reg[50]_i_1__1_n_0\,
      GED => \Accum_i_reg[51]_i_1__1_n_0\,
      GEE => \Accum_i_reg[52]_i_1__1_n_0\,
      GEF => \Accum_i_reg[53]_i_1__1_n_0\,
      GEG => \Accum_i_reg[54]_i_1__1_n_0\,
      GEH => \Accum_i_reg[55]_i_1__1_n_0\,
      PROPA => \Accum_i_reg[48]_i_1__1_n_3\,
      PROPB => \Accum_i_reg[49]_i_1__1_n_3\,
      PROPC => \Accum_i_reg[50]_i_1__1_n_3\,
      PROPD => \Accum_i_reg[51]_i_1__1_n_3\,
      PROPE => \Accum_i_reg[52]_i_1__1_n_3\,
      PROPF => \Accum_i_reg[53]_i_1__1_n_3\,
      PROPG => \Accum_i_reg[54]_i_1__1_n_3\,
      PROPH => \Accum_i_reg[55]_i_1__1_n_3\
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(57),
      Q => \Accum_i_reg_n_0_[57]\,
      R => SR(0)
    );
\Accum_i_reg[57]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[57]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[57]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[56]_i_1__1_n_2\,
      O51 => Accum_i1_in(57),
      O52 => \Accum_i_reg[57]_i_1__1_n_2\,
      PROP => \Accum_i_reg[57]_i_1__1_n_3\
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(58),
      Q => \Accum_i_reg_n_0_[58]\,
      R => SR(0)
    );
\Accum_i_reg[58]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[58]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[58]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[62]_i_2__0_n_0\,
      O51 => Accum_i1_in(58),
      O52 => \Accum_i_reg[58]_i_1__1_n_2\,
      PROP => \Accum_i_reg[58]_i_1__1_n_3\
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(59),
      Q => \Accum_i_reg_n_0_[59]\,
      R => SR(0)
    );
\Accum_i_reg[59]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[59]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[59]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[58]_i_1__1_n_2\,
      O51 => Accum_i1_in(59),
      O52 => \Accum_i_reg[59]_i_1__1_n_2\,
      PROP => \Accum_i_reg[59]_i_1__1_n_3\
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(5),
      Q => \Accum_i_reg_n_0_[5]\,
      R => SR(0)
    );
\Accum_i_reg[5]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[5]_i_1__1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[5]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(5),
      I4 => \Accum_i_reg[4]_i_1__1_n_2\,
      O51 => Accum_i1_in(5),
      O52 => \Accum_i_reg[5]_i_1__1_n_2\,
      PROP => \Accum_i_reg[5]_i_1__1_n_3\
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(60),
      Q => \Accum_i_reg_n_0_[60]\,
      R => SR(0)
    );
\Accum_i_reg[60]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[60]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[60]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[62]_i_2__0_n_1\,
      O51 => Accum_i1_in(60),
      O52 => \Accum_i_reg[60]_i_1__1_n_2\,
      PROP => \Accum_i_reg[60]_i_1__1_n_3\
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(61),
      Q => \Accum_i_reg_n_0_[61]\,
      R => SR(0)
    );
\Accum_i_reg[61]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[61]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[61]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[60]_i_1__1_n_2\,
      O51 => Accum_i1_in(61),
      O52 => \Accum_i_reg[61]_i_1__1_n_2\,
      PROP => \Accum_i_reg[61]_i_1__1_n_3\
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(62),
      Q => \Accum_i_reg_n_0_[62]\,
      R => SR(0)
    );
\Accum_i_reg[62]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[62]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[62]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[62]_i_2__0_n_2\,
      O51 => Accum_i1_in(62),
      O52 => \Accum_i_reg[62]_i_1__1_n_2\,
      PROP => \Accum_i_reg[62]_i_1__1_n_3\
    );
\Accum_i_reg[62]_i_2__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[56]_i_2__0_n_3\,
      COUTB => \Accum_i_reg[62]_i_2__0_n_0\,
      COUTD => \Accum_i_reg[62]_i_2__0_n_1\,
      COUTF => \Accum_i_reg[62]_i_2__0_n_2\,
      COUTH => \Accum_i_reg[62]_i_2__0_n_3\,
      CYA => \Accum_i_reg[56]_i_1__1_n_2\,
      CYB => \Accum_i_reg[57]_i_1__1_n_2\,
      CYC => \Accum_i_reg[58]_i_1__1_n_2\,
      CYD => \Accum_i_reg[59]_i_1__1_n_2\,
      CYE => \Accum_i_reg[60]_i_1__1_n_2\,
      CYF => \Accum_i_reg[61]_i_1__1_n_2\,
      CYG => \Accum_i_reg[62]_i_1__1_n_2\,
      CYH => \Accum_i_reg[63]_i_2__0_n_2\,
      GEA => \Accum_i_reg[56]_i_1__1_n_0\,
      GEB => \Accum_i_reg[57]_i_1__1_n_0\,
      GEC => \Accum_i_reg[58]_i_1__1_n_0\,
      GED => \Accum_i_reg[59]_i_1__1_n_0\,
      GEE => \Accum_i_reg[60]_i_1__1_n_0\,
      GEF => \Accum_i_reg[61]_i_1__1_n_0\,
      GEG => \Accum_i_reg[62]_i_1__1_n_0\,
      GEH => \Accum_i_reg[63]_i_2__0_n_0\,
      PROPA => \Accum_i_reg[56]_i_1__1_n_3\,
      PROPB => \Accum_i_reg[57]_i_1__1_n_3\,
      PROPC => \Accum_i_reg[58]_i_1__1_n_3\,
      PROPD => \Accum_i_reg[59]_i_1__1_n_3\,
      PROPE => \Accum_i_reg[60]_i_1__1_n_3\,
      PROPF => \Accum_i_reg[61]_i_1__1_n_3\,
      PROPG => \Accum_i_reg[62]_i_1__1_n_3\,
      PROPH => \Accum_i_reg[63]_i_2__0_n_3\
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(63),
      Q => \Accum_i_reg_n_0_[63]\,
      R => SR(0)
    );
\Accum_i_reg[63]_i_2__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F000F0000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[63]_i_2__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => p_0_in_0,
      I3 => \Accum_i_reg_n_0_[63]\,
      I4 => \Accum_i_reg[62]_i_1__1_n_2\,
      O51 => Accum_i1_in(63),
      O52 => \Accum_i_reg[63]_i_2__0_n_2\,
      PROP => \Accum_i_reg[63]_i_2__0_n_3\
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(6),
      Q => \Accum_i_reg_n_0_[6]\,
      R => SR(0)
    );
\Accum_i_reg[6]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[6]_i_1__1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[6]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(6),
      I4 => \Accum_i_reg[8]_i_2__0_n_2\,
      O51 => Accum_i1_in(6),
      O52 => \Accum_i_reg[6]_i_1__1_n_2\,
      PROP => \Accum_i_reg[6]_i_1__1_n_3\
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(7),
      Q => \Accum_i_reg_n_0_[7]\,
      R => SR(0)
    );
\Accum_i_reg[7]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[7]_i_1__1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[7]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(7),
      I4 => \Accum_i_reg[6]_i_1__1_n_2\,
      O51 => Accum_i1_in(7),
      O52 => \Accum_i_reg[7]_i_1__1_n_2\,
      PROP => \Accum_i_reg[7]_i_1__1_n_3\
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(8),
      Q => \Accum_i_reg_n_0_[8]\,
      R => SR(0)
    );
\Accum_i_reg[8]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[8]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[8]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[8]_i_2__0_n_3\,
      O51 => Accum_i1_in(8),
      O52 => \Accum_i_reg[8]_i_1__1_n_2\,
      PROP => \Accum_i_reg[8]_i_1__1_n_3\
    );
\Accum_i_reg[8]_i_2__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => '0',
      COUTB => \Accum_i_reg[8]_i_2__0_n_0\,
      COUTD => \Accum_i_reg[8]_i_2__0_n_1\,
      COUTF => \Accum_i_reg[8]_i_2__0_n_2\,
      COUTH => \Accum_i_reg[8]_i_2__0_n_3\,
      CYA => \Accum_i_reg[0]_i_1__0_n_2\,
      CYB => \Accum_i_reg[1]_i_1__1_n_2\,
      CYC => \Accum_i_reg[2]_i_1__1_n_2\,
      CYD => \Accum_i_reg[3]_i_1__1_n_2\,
      CYE => \Accum_i_reg[4]_i_1__1_n_2\,
      CYF => \Accum_i_reg[5]_i_1__1_n_2\,
      CYG => \Accum_i_reg[6]_i_1__1_n_2\,
      CYH => \Accum_i_reg[7]_i_1__1_n_2\,
      GEA => \Accum_i_reg[0]_i_1__0_n_0\,
      GEB => \Accum_i_reg[1]_i_1__1_n_0\,
      GEC => \Accum_i_reg[2]_i_1__1_n_0\,
      GED => \Accum_i_reg[3]_i_1__1_n_0\,
      GEE => \Accum_i_reg[4]_i_1__1_n_0\,
      GEF => \Accum_i_reg[5]_i_1__1_n_0\,
      GEG => \Accum_i_reg[6]_i_1__1_n_0\,
      GEH => \Accum_i_reg[7]_i_1__1_n_0\,
      PROPA => \Accum_i_reg[0]_i_1__0_n_3\,
      PROPB => \Accum_i_reg[1]_i_1__1_n_3\,
      PROPC => \Accum_i_reg[2]_i_1__1_n_3\,
      PROPD => \Accum_i_reg[3]_i_1__1_n_3\,
      PROPE => \Accum_i_reg[4]_i_1__1_n_3\,
      PROPF => \Accum_i_reg[5]_i_1__1_n_3\,
      PROPG => \Accum_i_reg[6]_i_1__1_n_3\,
      PROPH => \Accum_i_reg[7]_i_1__1_n_3\
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(9),
      Q => \Accum_i_reg_n_0_[9]\,
      R => SR(0)
    );
\Accum_i_reg[9]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[9]_i_1__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[9]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[8]_i_1__1_n_2\,
      O51 => Accum_i1_in(9),
      O52 => \Accum_i_reg[9]_i_1__1_n_2\,
      PROP => \Accum_i_reg[9]_i_1__1_n_3\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[0]\,
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[10]\,
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[11]\,
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[12]\,
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[13]\,
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[14]\,
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[15]\,
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[16]\,
      Q => Q(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[17]\,
      Q => Q(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[18]\,
      Q => Q(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[19]\,
      Q => Q(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[1]\,
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[20]\,
      Q => Q(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[21]\,
      Q => Q(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[22]\,
      Q => Q(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[23]\,
      Q => Q(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[24]\,
      Q => Q(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[25]\,
      Q => Q(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[26]\,
      Q => Q(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[27]\,
      Q => Q(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[28]\,
      Q => Q(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[29]\,
      Q => Q(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[2]\,
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[30]\,
      Q => Q(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[31]\,
      Q => Q(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[32]\,
      Q => Q(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[33]\,
      Q => Q(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[34]\,
      Q => Q(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[35]\,
      Q => Q(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[36]\,
      Q => Q(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[37]\,
      Q => Q(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[38]\,
      Q => Q(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[39]\,
      Q => Q(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[3]\,
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[40]\,
      Q => Q(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[41]\,
      Q => Q(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[42]\,
      Q => Q(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[43]\,
      Q => Q(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[44]\,
      Q => Q(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[45]\,
      Q => Q(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[46]\,
      Q => Q(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[47]\,
      Q => Q(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[48]\,
      Q => Q(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[49]\,
      Q => Q(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[4]\,
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[50]\,
      Q => Q(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[51]\,
      Q => Q(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[52]\,
      Q => Q(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[53]\,
      Q => Q(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[54]\,
      Q => Q(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[55]\,
      Q => Q(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[56]\,
      Q => Q(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[57]\,
      Q => Q(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[58]\,
      Q => Q(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[59]\,
      Q => Q(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[5]\,
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[60]\,
      Q => Q(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[61]\,
      Q => Q(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[62]\,
      Q => Q(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[63]\,
      Q => Q(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[6]\,
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[7]\,
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[8]\,
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[9]\,
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_24 is
  port (
    Q : out STD_LOGIC_VECTOR ( 56 downto 0 );
    p_0_in_1 : in STD_LOGIC;
    Read_Byte_Cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_24 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_24 is
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 63 downto 7 );
  signal \Accum_i_reg[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[9]\ : STD_LOGIC;
  signal n_0_1276 : STD_LOGIC;
  signal NLW_i_1276_COUTD_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_COUTF_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_COUTH_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_CYB_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_CYC_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_CYD_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_CYE_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_CYF_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_CYG_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_CYH_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_GEB_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_GEC_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_GED_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_GEE_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_GEF_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_GEG_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_GEH_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_PROPB_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_PROPC_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_PROPD_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_PROPE_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_PROPF_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_PROPG_UNCONNECTED : STD_LOGIC;
  signal NLW_i_1276_PROPH_UNCONNECTED : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of i_1276 : label is "yes";
begin
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(10),
      Q => \Accum_i_reg_n_0_[10]\,
      R => SR(0)
    );
\Accum_i_reg[10]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[10]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[10]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[9]_i_1__2_n_2\,
      O51 => Accum_i1_in(10),
      O52 => \Accum_i_reg[10]_i_1__2_n_2\,
      PROP => \Accum_i_reg[10]_i_1__2_n_3\
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(11),
      Q => \Accum_i_reg_n_0_[11]\,
      R => SR(0)
    );
\Accum_i_reg[11]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[11]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[11]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[15]_i_2_n_1\,
      O51 => Accum_i1_in(11),
      O52 => \Accum_i_reg[11]_i_1__2_n_2\,
      PROP => \Accum_i_reg[11]_i_1__2_n_3\
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(12),
      Q => \Accum_i_reg_n_0_[12]\,
      R => SR(0)
    );
\Accum_i_reg[12]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[12]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[12]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[11]_i_1__2_n_2\,
      O51 => Accum_i1_in(12),
      O52 => \Accum_i_reg[12]_i_1__2_n_2\,
      PROP => \Accum_i_reg[12]_i_1__2_n_3\
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(13),
      Q => \Accum_i_reg_n_0_[13]\,
      R => SR(0)
    );
\Accum_i_reg[13]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[13]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[13]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[15]_i_2_n_2\,
      O51 => Accum_i1_in(13),
      O52 => \Accum_i_reg[13]_i_1__2_n_2\,
      PROP => \Accum_i_reg[13]_i_1__2_n_3\
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(14),
      Q => \Accum_i_reg_n_0_[14]\,
      R => SR(0)
    );
\Accum_i_reg[14]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[14]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[14]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[13]_i_1__2_n_2\,
      O51 => Accum_i1_in(14),
      O52 => \Accum_i_reg[14]_i_1__2_n_2\,
      PROP => \Accum_i_reg[14]_i_1__2_n_3\
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(15),
      Q => \Accum_i_reg_n_0_[15]\,
      R => SR(0)
    );
\Accum_i_reg[15]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[15]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[15]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[15]_i_2_n_3\,
      O51 => Accum_i1_in(15),
      O52 => \Accum_i_reg[15]_i_1__2_n_2\,
      PROP => \Accum_i_reg[15]_i_1__2_n_3\
    );
\Accum_i_reg[15]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => '0',
      COUTB => \Accum_i_reg[15]_i_2_n_0\,
      COUTD => \Accum_i_reg[15]_i_2_n_1\,
      COUTF => \Accum_i_reg[15]_i_2_n_2\,
      COUTH => \Accum_i_reg[15]_i_2_n_3\,
      CYA => \Accum_i_reg[7]_i_1__2_n_2\,
      CYB => \Accum_i_reg[8]_i_1__2_n_2\,
      CYC => \Accum_i_reg[9]_i_1__2_n_2\,
      CYD => \Accum_i_reg[10]_i_1__2_n_2\,
      CYE => \Accum_i_reg[11]_i_1__2_n_2\,
      CYF => \Accum_i_reg[12]_i_1__2_n_2\,
      CYG => \Accum_i_reg[13]_i_1__2_n_2\,
      CYH => \Accum_i_reg[14]_i_1__2_n_2\,
      GEA => \Accum_i_reg[7]_i_1__2_n_0\,
      GEB => \Accum_i_reg[8]_i_1__2_n_0\,
      GEC => \Accum_i_reg[9]_i_1__2_n_0\,
      GED => \Accum_i_reg[10]_i_1__2_n_0\,
      GEE => \Accum_i_reg[11]_i_1__2_n_0\,
      GEF => \Accum_i_reg[12]_i_1__2_n_0\,
      GEG => \Accum_i_reg[13]_i_1__2_n_0\,
      GEH => \Accum_i_reg[14]_i_1__2_n_0\,
      PROPA => \Accum_i_reg[7]_i_1__2_n_3\,
      PROPB => \Accum_i_reg[8]_i_1__2_n_3\,
      PROPC => \Accum_i_reg[9]_i_1__2_n_3\,
      PROPD => \Accum_i_reg[10]_i_1__2_n_3\,
      PROPE => \Accum_i_reg[11]_i_1__2_n_3\,
      PROPF => \Accum_i_reg[12]_i_1__2_n_3\,
      PROPG => \Accum_i_reg[13]_i_1__2_n_3\,
      PROPH => \Accum_i_reg[14]_i_1__2_n_3\
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(16),
      Q => \Accum_i_reg_n_0_[16]\,
      R => SR(0)
    );
\Accum_i_reg[16]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[16]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[16]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[15]_i_1__2_n_2\,
      O51 => Accum_i1_in(16),
      O52 => \Accum_i_reg[16]_i_1__2_n_2\,
      PROP => \Accum_i_reg[16]_i_1__2_n_3\
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(17),
      Q => \Accum_i_reg_n_0_[17]\,
      R => SR(0)
    );
\Accum_i_reg[17]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[17]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[17]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[23]_i_2_n_0\,
      O51 => Accum_i1_in(17),
      O52 => \Accum_i_reg[17]_i_1__2_n_2\,
      PROP => \Accum_i_reg[17]_i_1__2_n_3\
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(18),
      Q => \Accum_i_reg_n_0_[18]\,
      R => SR(0)
    );
\Accum_i_reg[18]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[18]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[18]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[17]_i_1__2_n_2\,
      O51 => Accum_i1_in(18),
      O52 => \Accum_i_reg[18]_i_1__2_n_2\,
      PROP => \Accum_i_reg[18]_i_1__2_n_3\
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(19),
      Q => \Accum_i_reg_n_0_[19]\,
      R => SR(0)
    );
\Accum_i_reg[19]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[19]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[19]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[23]_i_2_n_1\,
      O51 => Accum_i1_in(19),
      O52 => \Accum_i_reg[19]_i_1__2_n_2\,
      PROP => \Accum_i_reg[19]_i_1__2_n_3\
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(20),
      Q => \Accum_i_reg_n_0_[20]\,
      R => SR(0)
    );
\Accum_i_reg[20]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[20]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[20]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[19]_i_1__2_n_2\,
      O51 => Accum_i1_in(20),
      O52 => \Accum_i_reg[20]_i_1__2_n_2\,
      PROP => \Accum_i_reg[20]_i_1__2_n_3\
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(21),
      Q => \Accum_i_reg_n_0_[21]\,
      R => SR(0)
    );
\Accum_i_reg[21]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[21]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[21]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[23]_i_2_n_2\,
      O51 => Accum_i1_in(21),
      O52 => \Accum_i_reg[21]_i_1__2_n_2\,
      PROP => \Accum_i_reg[21]_i_1__2_n_3\
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(22),
      Q => \Accum_i_reg_n_0_[22]\,
      R => SR(0)
    );
\Accum_i_reg[22]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[22]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[22]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[21]_i_1__2_n_2\,
      O51 => Accum_i1_in(22),
      O52 => \Accum_i_reg[22]_i_1__2_n_2\,
      PROP => \Accum_i_reg[22]_i_1__2_n_3\
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(23),
      Q => \Accum_i_reg_n_0_[23]\,
      R => SR(0)
    );
\Accum_i_reg[23]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[23]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[23]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[23]_i_2_n_3\,
      O51 => Accum_i1_in(23),
      O52 => \Accum_i_reg[23]_i_1__2_n_2\,
      PROP => \Accum_i_reg[23]_i_1__2_n_3\
    );
\Accum_i_reg[23]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[15]_i_2_n_3\,
      COUTB => \Accum_i_reg[23]_i_2_n_0\,
      COUTD => \Accum_i_reg[23]_i_2_n_1\,
      COUTF => \Accum_i_reg[23]_i_2_n_2\,
      COUTH => \Accum_i_reg[23]_i_2_n_3\,
      CYA => \Accum_i_reg[15]_i_1__2_n_2\,
      CYB => \Accum_i_reg[16]_i_1__2_n_2\,
      CYC => \Accum_i_reg[17]_i_1__2_n_2\,
      CYD => \Accum_i_reg[18]_i_1__2_n_2\,
      CYE => \Accum_i_reg[19]_i_1__2_n_2\,
      CYF => \Accum_i_reg[20]_i_1__2_n_2\,
      CYG => \Accum_i_reg[21]_i_1__2_n_2\,
      CYH => \Accum_i_reg[22]_i_1__2_n_2\,
      GEA => \Accum_i_reg[15]_i_1__2_n_0\,
      GEB => \Accum_i_reg[16]_i_1__2_n_0\,
      GEC => \Accum_i_reg[17]_i_1__2_n_0\,
      GED => \Accum_i_reg[18]_i_1__2_n_0\,
      GEE => \Accum_i_reg[19]_i_1__2_n_0\,
      GEF => \Accum_i_reg[20]_i_1__2_n_0\,
      GEG => \Accum_i_reg[21]_i_1__2_n_0\,
      GEH => \Accum_i_reg[22]_i_1__2_n_0\,
      PROPA => \Accum_i_reg[15]_i_1__2_n_3\,
      PROPB => \Accum_i_reg[16]_i_1__2_n_3\,
      PROPC => \Accum_i_reg[17]_i_1__2_n_3\,
      PROPD => \Accum_i_reg[18]_i_1__2_n_3\,
      PROPE => \Accum_i_reg[19]_i_1__2_n_3\,
      PROPF => \Accum_i_reg[20]_i_1__2_n_3\,
      PROPG => \Accum_i_reg[21]_i_1__2_n_3\,
      PROPH => \Accum_i_reg[22]_i_1__2_n_3\
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(24),
      Q => \Accum_i_reg_n_0_[24]\,
      R => SR(0)
    );
\Accum_i_reg[24]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[24]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[24]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[23]_i_1__2_n_2\,
      O51 => Accum_i1_in(24),
      O52 => \Accum_i_reg[24]_i_1__2_n_2\,
      PROP => \Accum_i_reg[24]_i_1__2_n_3\
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(25),
      Q => \Accum_i_reg_n_0_[25]\,
      R => SR(0)
    );
\Accum_i_reg[25]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[25]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[25]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[31]_i_2_n_0\,
      O51 => Accum_i1_in(25),
      O52 => \Accum_i_reg[25]_i_1__2_n_2\,
      PROP => \Accum_i_reg[25]_i_1__2_n_3\
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(26),
      Q => \Accum_i_reg_n_0_[26]\,
      R => SR(0)
    );
\Accum_i_reg[26]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[26]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[26]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[25]_i_1__2_n_2\,
      O51 => Accum_i1_in(26),
      O52 => \Accum_i_reg[26]_i_1__2_n_2\,
      PROP => \Accum_i_reg[26]_i_1__2_n_3\
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(27),
      Q => \Accum_i_reg_n_0_[27]\,
      R => SR(0)
    );
\Accum_i_reg[27]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[27]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[27]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[31]_i_2_n_1\,
      O51 => Accum_i1_in(27),
      O52 => \Accum_i_reg[27]_i_1__2_n_2\,
      PROP => \Accum_i_reg[27]_i_1__2_n_3\
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(28),
      Q => \Accum_i_reg_n_0_[28]\,
      R => SR(0)
    );
\Accum_i_reg[28]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[28]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[28]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[27]_i_1__2_n_2\,
      O51 => Accum_i1_in(28),
      O52 => \Accum_i_reg[28]_i_1__2_n_2\,
      PROP => \Accum_i_reg[28]_i_1__2_n_3\
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(29),
      Q => \Accum_i_reg_n_0_[29]\,
      R => SR(0)
    );
\Accum_i_reg[29]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[29]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[29]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[31]_i_2_n_2\,
      O51 => Accum_i1_in(29),
      O52 => \Accum_i_reg[29]_i_1__2_n_2\,
      PROP => \Accum_i_reg[29]_i_1__2_n_3\
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(30),
      Q => \Accum_i_reg_n_0_[30]\,
      R => SR(0)
    );
\Accum_i_reg[30]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[30]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[30]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[29]_i_1__2_n_2\,
      O51 => Accum_i1_in(30),
      O52 => \Accum_i_reg[30]_i_1__2_n_2\,
      PROP => \Accum_i_reg[30]_i_1__2_n_3\
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(31),
      Q => \Accum_i_reg_n_0_[31]\,
      R => SR(0)
    );
\Accum_i_reg[31]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[31]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[31]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[31]_i_2_n_3\,
      O51 => Accum_i1_in(31),
      O52 => \Accum_i_reg[31]_i_1__2_n_2\,
      PROP => \Accum_i_reg[31]_i_1__2_n_3\
    );
\Accum_i_reg[31]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[23]_i_2_n_3\,
      COUTB => \Accum_i_reg[31]_i_2_n_0\,
      COUTD => \Accum_i_reg[31]_i_2_n_1\,
      COUTF => \Accum_i_reg[31]_i_2_n_2\,
      COUTH => \Accum_i_reg[31]_i_2_n_3\,
      CYA => \Accum_i_reg[23]_i_1__2_n_2\,
      CYB => \Accum_i_reg[24]_i_1__2_n_2\,
      CYC => \Accum_i_reg[25]_i_1__2_n_2\,
      CYD => \Accum_i_reg[26]_i_1__2_n_2\,
      CYE => \Accum_i_reg[27]_i_1__2_n_2\,
      CYF => \Accum_i_reg[28]_i_1__2_n_2\,
      CYG => \Accum_i_reg[29]_i_1__2_n_2\,
      CYH => \Accum_i_reg[30]_i_1__2_n_2\,
      GEA => \Accum_i_reg[23]_i_1__2_n_0\,
      GEB => \Accum_i_reg[24]_i_1__2_n_0\,
      GEC => \Accum_i_reg[25]_i_1__2_n_0\,
      GED => \Accum_i_reg[26]_i_1__2_n_0\,
      GEE => \Accum_i_reg[27]_i_1__2_n_0\,
      GEF => \Accum_i_reg[28]_i_1__2_n_0\,
      GEG => \Accum_i_reg[29]_i_1__2_n_0\,
      GEH => \Accum_i_reg[30]_i_1__2_n_0\,
      PROPA => \Accum_i_reg[23]_i_1__2_n_3\,
      PROPB => \Accum_i_reg[24]_i_1__2_n_3\,
      PROPC => \Accum_i_reg[25]_i_1__2_n_3\,
      PROPD => \Accum_i_reg[26]_i_1__2_n_3\,
      PROPE => \Accum_i_reg[27]_i_1__2_n_3\,
      PROPF => \Accum_i_reg[28]_i_1__2_n_3\,
      PROPG => \Accum_i_reg[29]_i_1__2_n_3\,
      PROPH => \Accum_i_reg[30]_i_1__2_n_3\
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(32),
      Q => \Accum_i_reg_n_0_[32]\,
      R => SR(0)
    );
\Accum_i_reg[32]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[32]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[32]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[31]_i_1__2_n_2\,
      O51 => Accum_i1_in(32),
      O52 => \Accum_i_reg[32]_i_1__2_n_2\,
      PROP => \Accum_i_reg[32]_i_1__2_n_3\
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(33),
      Q => \Accum_i_reg_n_0_[33]\,
      R => SR(0)
    );
\Accum_i_reg[33]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[33]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[33]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[39]_i_2_n_0\,
      O51 => Accum_i1_in(33),
      O52 => \Accum_i_reg[33]_i_1__2_n_2\,
      PROP => \Accum_i_reg[33]_i_1__2_n_3\
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(34),
      Q => \Accum_i_reg_n_0_[34]\,
      R => SR(0)
    );
\Accum_i_reg[34]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[34]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[34]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[33]_i_1__2_n_2\,
      O51 => Accum_i1_in(34),
      O52 => \Accum_i_reg[34]_i_1__2_n_2\,
      PROP => \Accum_i_reg[34]_i_1__2_n_3\
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(35),
      Q => \Accum_i_reg_n_0_[35]\,
      R => SR(0)
    );
\Accum_i_reg[35]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[35]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[35]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[39]_i_2_n_1\,
      O51 => Accum_i1_in(35),
      O52 => \Accum_i_reg[35]_i_1__2_n_2\,
      PROP => \Accum_i_reg[35]_i_1__2_n_3\
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(36),
      Q => \Accum_i_reg_n_0_[36]\,
      R => SR(0)
    );
\Accum_i_reg[36]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[36]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[36]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[35]_i_1__2_n_2\,
      O51 => Accum_i1_in(36),
      O52 => \Accum_i_reg[36]_i_1__2_n_2\,
      PROP => \Accum_i_reg[36]_i_1__2_n_3\
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(37),
      Q => \Accum_i_reg_n_0_[37]\,
      R => SR(0)
    );
\Accum_i_reg[37]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[37]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[37]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[39]_i_2_n_2\,
      O51 => Accum_i1_in(37),
      O52 => \Accum_i_reg[37]_i_1__2_n_2\,
      PROP => \Accum_i_reg[37]_i_1__2_n_3\
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(38),
      Q => \Accum_i_reg_n_0_[38]\,
      R => SR(0)
    );
\Accum_i_reg[38]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[38]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[38]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[37]_i_1__2_n_2\,
      O51 => Accum_i1_in(38),
      O52 => \Accum_i_reg[38]_i_1__2_n_2\,
      PROP => \Accum_i_reg[38]_i_1__2_n_3\
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(39),
      Q => \Accum_i_reg_n_0_[39]\,
      R => SR(0)
    );
\Accum_i_reg[39]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[39]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[39]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[39]_i_2_n_3\,
      O51 => Accum_i1_in(39),
      O52 => \Accum_i_reg[39]_i_1__2_n_2\,
      PROP => \Accum_i_reg[39]_i_1__2_n_3\
    );
\Accum_i_reg[39]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[31]_i_2_n_3\,
      COUTB => \Accum_i_reg[39]_i_2_n_0\,
      COUTD => \Accum_i_reg[39]_i_2_n_1\,
      COUTF => \Accum_i_reg[39]_i_2_n_2\,
      COUTH => \Accum_i_reg[39]_i_2_n_3\,
      CYA => \Accum_i_reg[31]_i_1__2_n_2\,
      CYB => \Accum_i_reg[32]_i_1__2_n_2\,
      CYC => \Accum_i_reg[33]_i_1__2_n_2\,
      CYD => \Accum_i_reg[34]_i_1__2_n_2\,
      CYE => \Accum_i_reg[35]_i_1__2_n_2\,
      CYF => \Accum_i_reg[36]_i_1__2_n_2\,
      CYG => \Accum_i_reg[37]_i_1__2_n_2\,
      CYH => \Accum_i_reg[38]_i_1__2_n_2\,
      GEA => \Accum_i_reg[31]_i_1__2_n_0\,
      GEB => \Accum_i_reg[32]_i_1__2_n_0\,
      GEC => \Accum_i_reg[33]_i_1__2_n_0\,
      GED => \Accum_i_reg[34]_i_1__2_n_0\,
      GEE => \Accum_i_reg[35]_i_1__2_n_0\,
      GEF => \Accum_i_reg[36]_i_1__2_n_0\,
      GEG => \Accum_i_reg[37]_i_1__2_n_0\,
      GEH => \Accum_i_reg[38]_i_1__2_n_0\,
      PROPA => \Accum_i_reg[31]_i_1__2_n_3\,
      PROPB => \Accum_i_reg[32]_i_1__2_n_3\,
      PROPC => \Accum_i_reg[33]_i_1__2_n_3\,
      PROPD => \Accum_i_reg[34]_i_1__2_n_3\,
      PROPE => \Accum_i_reg[35]_i_1__2_n_3\,
      PROPF => \Accum_i_reg[36]_i_1__2_n_3\,
      PROPG => \Accum_i_reg[37]_i_1__2_n_3\,
      PROPH => \Accum_i_reg[38]_i_1__2_n_3\
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(40),
      Q => \Accum_i_reg_n_0_[40]\,
      R => SR(0)
    );
\Accum_i_reg[40]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[40]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[40]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[39]_i_1__2_n_2\,
      O51 => Accum_i1_in(40),
      O52 => \Accum_i_reg[40]_i_1__2_n_2\,
      PROP => \Accum_i_reg[40]_i_1__2_n_3\
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(41),
      Q => \Accum_i_reg_n_0_[41]\,
      R => SR(0)
    );
\Accum_i_reg[41]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[41]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[41]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[47]_i_2_n_0\,
      O51 => Accum_i1_in(41),
      O52 => \Accum_i_reg[41]_i_1__2_n_2\,
      PROP => \Accum_i_reg[41]_i_1__2_n_3\
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(42),
      Q => \Accum_i_reg_n_0_[42]\,
      R => SR(0)
    );
\Accum_i_reg[42]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[42]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[42]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[41]_i_1__2_n_2\,
      O51 => Accum_i1_in(42),
      O52 => \Accum_i_reg[42]_i_1__2_n_2\,
      PROP => \Accum_i_reg[42]_i_1__2_n_3\
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(43),
      Q => \Accum_i_reg_n_0_[43]\,
      R => SR(0)
    );
\Accum_i_reg[43]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[43]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[43]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[47]_i_2_n_1\,
      O51 => Accum_i1_in(43),
      O52 => \Accum_i_reg[43]_i_1__2_n_2\,
      PROP => \Accum_i_reg[43]_i_1__2_n_3\
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(44),
      Q => \Accum_i_reg_n_0_[44]\,
      R => SR(0)
    );
\Accum_i_reg[44]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[44]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[44]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[43]_i_1__2_n_2\,
      O51 => Accum_i1_in(44),
      O52 => \Accum_i_reg[44]_i_1__2_n_2\,
      PROP => \Accum_i_reg[44]_i_1__2_n_3\
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(45),
      Q => \Accum_i_reg_n_0_[45]\,
      R => SR(0)
    );
\Accum_i_reg[45]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[45]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[45]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[47]_i_2_n_2\,
      O51 => Accum_i1_in(45),
      O52 => \Accum_i_reg[45]_i_1__2_n_2\,
      PROP => \Accum_i_reg[45]_i_1__2_n_3\
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(46),
      Q => \Accum_i_reg_n_0_[46]\,
      R => SR(0)
    );
\Accum_i_reg[46]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[46]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[46]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[45]_i_1__2_n_2\,
      O51 => Accum_i1_in(46),
      O52 => \Accum_i_reg[46]_i_1__2_n_2\,
      PROP => \Accum_i_reg[46]_i_1__2_n_3\
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(47),
      Q => \Accum_i_reg_n_0_[47]\,
      R => SR(0)
    );
\Accum_i_reg[47]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[47]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[47]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[47]_i_2_n_3\,
      O51 => Accum_i1_in(47),
      O52 => \Accum_i_reg[47]_i_1__2_n_2\,
      PROP => \Accum_i_reg[47]_i_1__2_n_3\
    );
\Accum_i_reg[47]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[39]_i_2_n_3\,
      COUTB => \Accum_i_reg[47]_i_2_n_0\,
      COUTD => \Accum_i_reg[47]_i_2_n_1\,
      COUTF => \Accum_i_reg[47]_i_2_n_2\,
      COUTH => \Accum_i_reg[47]_i_2_n_3\,
      CYA => \Accum_i_reg[39]_i_1__2_n_2\,
      CYB => \Accum_i_reg[40]_i_1__2_n_2\,
      CYC => \Accum_i_reg[41]_i_1__2_n_2\,
      CYD => \Accum_i_reg[42]_i_1__2_n_2\,
      CYE => \Accum_i_reg[43]_i_1__2_n_2\,
      CYF => \Accum_i_reg[44]_i_1__2_n_2\,
      CYG => \Accum_i_reg[45]_i_1__2_n_2\,
      CYH => \Accum_i_reg[46]_i_1__2_n_2\,
      GEA => \Accum_i_reg[39]_i_1__2_n_0\,
      GEB => \Accum_i_reg[40]_i_1__2_n_0\,
      GEC => \Accum_i_reg[41]_i_1__2_n_0\,
      GED => \Accum_i_reg[42]_i_1__2_n_0\,
      GEE => \Accum_i_reg[43]_i_1__2_n_0\,
      GEF => \Accum_i_reg[44]_i_1__2_n_0\,
      GEG => \Accum_i_reg[45]_i_1__2_n_0\,
      GEH => \Accum_i_reg[46]_i_1__2_n_0\,
      PROPA => \Accum_i_reg[39]_i_1__2_n_3\,
      PROPB => \Accum_i_reg[40]_i_1__2_n_3\,
      PROPC => \Accum_i_reg[41]_i_1__2_n_3\,
      PROPD => \Accum_i_reg[42]_i_1__2_n_3\,
      PROPE => \Accum_i_reg[43]_i_1__2_n_3\,
      PROPF => \Accum_i_reg[44]_i_1__2_n_3\,
      PROPG => \Accum_i_reg[45]_i_1__2_n_3\,
      PROPH => \Accum_i_reg[46]_i_1__2_n_3\
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(48),
      Q => \Accum_i_reg_n_0_[48]\,
      R => SR(0)
    );
\Accum_i_reg[48]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[48]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[48]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[47]_i_1__2_n_2\,
      O51 => Accum_i1_in(48),
      O52 => \Accum_i_reg[48]_i_1__2_n_2\,
      PROP => \Accum_i_reg[48]_i_1__2_n_3\
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(49),
      Q => \Accum_i_reg_n_0_[49]\,
      R => SR(0)
    );
\Accum_i_reg[49]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[49]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[49]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[55]_i_2_n_0\,
      O51 => Accum_i1_in(49),
      O52 => \Accum_i_reg[49]_i_1__2_n_2\,
      PROP => \Accum_i_reg[49]_i_1__2_n_3\
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(50),
      Q => \Accum_i_reg_n_0_[50]\,
      R => SR(0)
    );
\Accum_i_reg[50]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[50]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[50]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[49]_i_1__2_n_2\,
      O51 => Accum_i1_in(50),
      O52 => \Accum_i_reg[50]_i_1__2_n_2\,
      PROP => \Accum_i_reg[50]_i_1__2_n_3\
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(51),
      Q => \Accum_i_reg_n_0_[51]\,
      R => SR(0)
    );
\Accum_i_reg[51]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[51]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[51]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[55]_i_2_n_1\,
      O51 => Accum_i1_in(51),
      O52 => \Accum_i_reg[51]_i_1__2_n_2\,
      PROP => \Accum_i_reg[51]_i_1__2_n_3\
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(52),
      Q => \Accum_i_reg_n_0_[52]\,
      R => SR(0)
    );
\Accum_i_reg[52]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[52]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[52]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[51]_i_1__2_n_2\,
      O51 => Accum_i1_in(52),
      O52 => \Accum_i_reg[52]_i_1__2_n_2\,
      PROP => \Accum_i_reg[52]_i_1__2_n_3\
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(53),
      Q => \Accum_i_reg_n_0_[53]\,
      R => SR(0)
    );
\Accum_i_reg[53]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[53]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[53]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[55]_i_2_n_2\,
      O51 => Accum_i1_in(53),
      O52 => \Accum_i_reg[53]_i_1__2_n_2\,
      PROP => \Accum_i_reg[53]_i_1__2_n_3\
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(54),
      Q => \Accum_i_reg_n_0_[54]\,
      R => SR(0)
    );
\Accum_i_reg[54]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[54]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[54]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[53]_i_1__2_n_2\,
      O51 => Accum_i1_in(54),
      O52 => \Accum_i_reg[54]_i_1__2_n_2\,
      PROP => \Accum_i_reg[54]_i_1__2_n_3\
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(55),
      Q => \Accum_i_reg_n_0_[55]\,
      R => SR(0)
    );
\Accum_i_reg[55]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[55]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[55]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[55]_i_2_n_3\,
      O51 => Accum_i1_in(55),
      O52 => \Accum_i_reg[55]_i_1__2_n_2\,
      PROP => \Accum_i_reg[55]_i_1__2_n_3\
    );
\Accum_i_reg[55]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[47]_i_2_n_3\,
      COUTB => \Accum_i_reg[55]_i_2_n_0\,
      COUTD => \Accum_i_reg[55]_i_2_n_1\,
      COUTF => \Accum_i_reg[55]_i_2_n_2\,
      COUTH => \Accum_i_reg[55]_i_2_n_3\,
      CYA => \Accum_i_reg[47]_i_1__2_n_2\,
      CYB => \Accum_i_reg[48]_i_1__2_n_2\,
      CYC => \Accum_i_reg[49]_i_1__2_n_2\,
      CYD => \Accum_i_reg[50]_i_1__2_n_2\,
      CYE => \Accum_i_reg[51]_i_1__2_n_2\,
      CYF => \Accum_i_reg[52]_i_1__2_n_2\,
      CYG => \Accum_i_reg[53]_i_1__2_n_2\,
      CYH => \Accum_i_reg[54]_i_1__2_n_2\,
      GEA => \Accum_i_reg[47]_i_1__2_n_0\,
      GEB => \Accum_i_reg[48]_i_1__2_n_0\,
      GEC => \Accum_i_reg[49]_i_1__2_n_0\,
      GED => \Accum_i_reg[50]_i_1__2_n_0\,
      GEE => \Accum_i_reg[51]_i_1__2_n_0\,
      GEF => \Accum_i_reg[52]_i_1__2_n_0\,
      GEG => \Accum_i_reg[53]_i_1__2_n_0\,
      GEH => \Accum_i_reg[54]_i_1__2_n_0\,
      PROPA => \Accum_i_reg[47]_i_1__2_n_3\,
      PROPB => \Accum_i_reg[48]_i_1__2_n_3\,
      PROPC => \Accum_i_reg[49]_i_1__2_n_3\,
      PROPD => \Accum_i_reg[50]_i_1__2_n_3\,
      PROPE => \Accum_i_reg[51]_i_1__2_n_3\,
      PROPF => \Accum_i_reg[52]_i_1__2_n_3\,
      PROPG => \Accum_i_reg[53]_i_1__2_n_3\,
      PROPH => \Accum_i_reg[54]_i_1__2_n_3\
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(56),
      Q => \Accum_i_reg_n_0_[56]\,
      R => SR(0)
    );
\Accum_i_reg[56]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[56]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[56]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[55]_i_1__2_n_2\,
      O51 => Accum_i1_in(56),
      O52 => \Accum_i_reg[56]_i_1__2_n_2\,
      PROP => \Accum_i_reg[56]_i_1__2_n_3\
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(57),
      Q => \Accum_i_reg_n_0_[57]\,
      R => SR(0)
    );
\Accum_i_reg[57]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[57]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[57]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[63]_i_3__1_n_0\,
      O51 => Accum_i1_in(57),
      O52 => \Accum_i_reg[57]_i_1__2_n_2\,
      PROP => \Accum_i_reg[57]_i_1__2_n_3\
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(58),
      Q => \Accum_i_reg_n_0_[58]\,
      R => SR(0)
    );
\Accum_i_reg[58]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[58]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[58]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[57]_i_1__2_n_2\,
      O51 => Accum_i1_in(58),
      O52 => \Accum_i_reg[58]_i_1__2_n_2\,
      PROP => \Accum_i_reg[58]_i_1__2_n_3\
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(59),
      Q => \Accum_i_reg_n_0_[59]\,
      R => SR(0)
    );
\Accum_i_reg[59]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[59]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[59]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[63]_i_3__1_n_1\,
      O51 => Accum_i1_in(59),
      O52 => \Accum_i_reg[59]_i_1__2_n_2\,
      PROP => \Accum_i_reg[59]_i_1__2_n_3\
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(60),
      Q => \Accum_i_reg_n_0_[60]\,
      R => SR(0)
    );
\Accum_i_reg[60]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[60]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[60]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[59]_i_1__2_n_2\,
      O51 => Accum_i1_in(60),
      O52 => \Accum_i_reg[60]_i_1__2_n_2\,
      PROP => \Accum_i_reg[60]_i_1__2_n_3\
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(61),
      Q => \Accum_i_reg_n_0_[61]\,
      R => SR(0)
    );
\Accum_i_reg[61]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[61]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[61]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[63]_i_3__1_n_2\,
      O51 => Accum_i1_in(61),
      O52 => \Accum_i_reg[61]_i_1__2_n_2\,
      PROP => \Accum_i_reg[61]_i_1__2_n_3\
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(62),
      Q => \Accum_i_reg_n_0_[62]\,
      R => SR(0)
    );
\Accum_i_reg[62]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[62]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[62]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[61]_i_1__2_n_2\,
      O51 => Accum_i1_in(62),
      O52 => \Accum_i_reg[62]_i_1__2_n_2\,
      PROP => \Accum_i_reg[62]_i_1__2_n_3\
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(63),
      Q => \Accum_i_reg_n_0_[63]\,
      R => SR(0)
    );
\Accum_i_reg[63]_i_2__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F000F0000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[63]_i_2__1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => p_0_in_1,
      I3 => \Accum_i_reg_n_0_[63]\,
      I4 => \Accum_i_reg[63]_i_3__1_n_3\,
      O51 => Accum_i1_in(63),
      O52 => \Accum_i_reg[63]_i_2__1_n_2\,
      PROP => \Accum_i_reg[63]_i_2__1_n_3\
    );
\Accum_i_reg[63]_i_3__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[55]_i_2_n_3\,
      COUTB => \Accum_i_reg[63]_i_3__1_n_0\,
      COUTD => \Accum_i_reg[63]_i_3__1_n_1\,
      COUTF => \Accum_i_reg[63]_i_3__1_n_2\,
      COUTH => \Accum_i_reg[63]_i_3__1_n_3\,
      CYA => \Accum_i_reg[55]_i_1__2_n_2\,
      CYB => \Accum_i_reg[56]_i_1__2_n_2\,
      CYC => \Accum_i_reg[57]_i_1__2_n_2\,
      CYD => \Accum_i_reg[58]_i_1__2_n_2\,
      CYE => \Accum_i_reg[59]_i_1__2_n_2\,
      CYF => \Accum_i_reg[60]_i_1__2_n_2\,
      CYG => \Accum_i_reg[61]_i_1__2_n_2\,
      CYH => \Accum_i_reg[62]_i_1__2_n_2\,
      GEA => \Accum_i_reg[55]_i_1__2_n_0\,
      GEB => \Accum_i_reg[56]_i_1__2_n_0\,
      GEC => \Accum_i_reg[57]_i_1__2_n_0\,
      GED => \Accum_i_reg[58]_i_1__2_n_0\,
      GEE => \Accum_i_reg[59]_i_1__2_n_0\,
      GEF => \Accum_i_reg[60]_i_1__2_n_0\,
      GEG => \Accum_i_reg[61]_i_1__2_n_0\,
      GEH => \Accum_i_reg[62]_i_1__2_n_0\,
      PROPA => \Accum_i_reg[55]_i_1__2_n_3\,
      PROPB => \Accum_i_reg[56]_i_1__2_n_3\,
      PROPC => \Accum_i_reg[57]_i_1__2_n_3\,
      PROPD => \Accum_i_reg[58]_i_1__2_n_3\,
      PROPE => \Accum_i_reg[59]_i_1__2_n_3\,
      PROPF => \Accum_i_reg[60]_i_1__2_n_3\,
      PROPG => \Accum_i_reg[61]_i_1__2_n_3\,
      PROPH => \Accum_i_reg[62]_i_1__2_n_3\
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(7),
      Q => \Accum_i_reg_n_0_[7]\,
      R => SR(0)
    );
\Accum_i_reg[7]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[7]_i_1__2_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[7]\,
      I2 => p_0_in_1,
      I3 => Read_Byte_Cnt(0),
      I4 => '0',
      O51 => Accum_i1_in(7),
      O52 => \Accum_i_reg[7]_i_1__2_n_2\,
      PROP => \Accum_i_reg[7]_i_1__2_n_3\
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(8),
      Q => \Accum_i_reg_n_0_[8]\,
      R => SR(0)
    );
\Accum_i_reg[8]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[8]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[8]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[7]_i_1__2_n_2\,
      O51 => Accum_i1_in(8),
      O52 => \Accum_i_reg[8]_i_1__2_n_2\,
      PROP => \Accum_i_reg[8]_i_1__2_n_3\
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => Accum_i1_in(9),
      Q => \Accum_i_reg_n_0_[9]\,
      R => SR(0)
    );
\Accum_i_reg[9]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[9]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[9]\,
      I3 => p_0_in_1,
      I4 => \Accum_i_reg[15]_i_2_n_0\,
      O51 => Accum_i1_in(9),
      O52 => \Accum_i_reg[9]_i_1__2_n_2\,
      PROP => \Accum_i_reg[9]_i_1__2_n_3\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[10]\,
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[11]\,
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[12]\,
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[13]\,
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[14]\,
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[15]\,
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[16]\,
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[17]\,
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[18]\,
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[19]\,
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[20]\,
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[21]\,
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[22]\,
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[23]\,
      Q => Q(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[24]\,
      Q => Q(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[25]\,
      Q => Q(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[26]\,
      Q => Q(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[27]\,
      Q => Q(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[28]\,
      Q => Q(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[29]\,
      Q => Q(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[30]\,
      Q => Q(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[31]\,
      Q => Q(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[32]\,
      Q => Q(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[33]\,
      Q => Q(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[34]\,
      Q => Q(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[35]\,
      Q => Q(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[36]\,
      Q => Q(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[37]\,
      Q => Q(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[38]\,
      Q => Q(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[39]\,
      Q => Q(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[40]\,
      Q => Q(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[41]\,
      Q => Q(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[42]\,
      Q => Q(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[43]\,
      Q => Q(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[44]\,
      Q => Q(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[45]\,
      Q => Q(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[46]\,
      Q => Q(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[47]\,
      Q => Q(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[48]\,
      Q => Q(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[49]\,
      Q => Q(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[50]\,
      Q => Q(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[51]\,
      Q => Q(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[52]\,
      Q => Q(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[53]\,
      Q => Q(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[54]\,
      Q => Q(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[55]\,
      Q => Q(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[56]\,
      Q => Q(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[57]\,
      Q => Q(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[58]\,
      Q => Q(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[59]\,
      Q => Q(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[60]\,
      Q => Q(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[61]\,
      Q => Q(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[62]\,
      Q => Q(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[63]\,
      Q => Q(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[7]\,
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[8]\,
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[9]\,
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0)
    );
i_1276: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "FALSE",
      LOOKF => "FALSE",
      LOOKH => "FALSE"
    )
        port map (
      CIN => \Accum_i_reg[63]_i_3__1_n_3\,
      COUTB => n_0_1276,
      COUTD => NLW_i_1276_COUTD_UNCONNECTED,
      COUTF => NLW_i_1276_COUTF_UNCONNECTED,
      COUTH => NLW_i_1276_COUTH_UNCONNECTED,
      CYA => \Accum_i_reg[63]_i_2__1_n_2\,
      CYB => NLW_i_1276_CYB_UNCONNECTED,
      CYC => NLW_i_1276_CYC_UNCONNECTED,
      CYD => NLW_i_1276_CYD_UNCONNECTED,
      CYE => NLW_i_1276_CYE_UNCONNECTED,
      CYF => NLW_i_1276_CYF_UNCONNECTED,
      CYG => NLW_i_1276_CYG_UNCONNECTED,
      CYH => NLW_i_1276_CYH_UNCONNECTED,
      GEA => \Accum_i_reg[63]_i_2__1_n_0\,
      GEB => NLW_i_1276_GEB_UNCONNECTED,
      GEC => NLW_i_1276_GEC_UNCONNECTED,
      GED => NLW_i_1276_GED_UNCONNECTED,
      GEE => NLW_i_1276_GEE_UNCONNECTED,
      GEF => NLW_i_1276_GEF_UNCONNECTED,
      GEG => NLW_i_1276_GEG_UNCONNECTED,
      GEH => NLW_i_1276_GEH_UNCONNECTED,
      PROPA => \Accum_i_reg[63]_i_2__1_n_3\,
      PROPB => NLW_i_1276_PROPB_UNCONNECTED,
      PROPC => NLW_i_1276_PROPC_UNCONNECTED,
      PROPD => NLW_i_1276_PROPD_UNCONNECTED,
      PROPE => NLW_i_1276_PROPE_UNCONNECTED,
      PROPF => NLW_i_1276_PROPF_UNCONNECTED,
      PROPG => NLW_i_1276_PROPG_UNCONNECTED,
      PROPH => NLW_i_1276_PROPH_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_25 is
  port (
    \Accum_i_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_3 : in STD_LOGIC;
    \Accum_i_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_25 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_25 is
  signal \^accum_i_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  \Accum_i_reg[63]_0\(63 downto 0) <= \^accum_i_reg[63]_0\(63 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(0),
      Q => \^accum_i_reg[63]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(10),
      Q => \^accum_i_reg[63]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(11),
      Q => \^accum_i_reg[63]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(12),
      Q => \^accum_i_reg[63]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(13),
      Q => \^accum_i_reg[63]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(14),
      Q => \^accum_i_reg[63]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(15),
      Q => \^accum_i_reg[63]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(16),
      Q => \^accum_i_reg[63]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(17),
      Q => \^accum_i_reg[63]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(18),
      Q => \^accum_i_reg[63]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(19),
      Q => \^accum_i_reg[63]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(1),
      Q => \^accum_i_reg[63]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(20),
      Q => \^accum_i_reg[63]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(21),
      Q => \^accum_i_reg[63]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(22),
      Q => \^accum_i_reg[63]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(23),
      Q => \^accum_i_reg[63]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(24),
      Q => \^accum_i_reg[63]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(25),
      Q => \^accum_i_reg[63]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(26),
      Q => \^accum_i_reg[63]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(27),
      Q => \^accum_i_reg[63]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(28),
      Q => \^accum_i_reg[63]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(29),
      Q => \^accum_i_reg[63]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(2),
      Q => \^accum_i_reg[63]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(30),
      Q => \^accum_i_reg[63]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(31),
      Q => \^accum_i_reg[63]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(32),
      Q => \^accum_i_reg[63]_0\(32),
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(33),
      Q => \^accum_i_reg[63]_0\(33),
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(34),
      Q => \^accum_i_reg[63]_0\(34),
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(35),
      Q => \^accum_i_reg[63]_0\(35),
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(36),
      Q => \^accum_i_reg[63]_0\(36),
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(37),
      Q => \^accum_i_reg[63]_0\(37),
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(38),
      Q => \^accum_i_reg[63]_0\(38),
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(39),
      Q => \^accum_i_reg[63]_0\(39),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(3),
      Q => \^accum_i_reg[63]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(40),
      Q => \^accum_i_reg[63]_0\(40),
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(41),
      Q => \^accum_i_reg[63]_0\(41),
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(42),
      Q => \^accum_i_reg[63]_0\(42),
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(43),
      Q => \^accum_i_reg[63]_0\(43),
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(44),
      Q => \^accum_i_reg[63]_0\(44),
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(45),
      Q => \^accum_i_reg[63]_0\(45),
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(46),
      Q => \^accum_i_reg[63]_0\(46),
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(47),
      Q => \^accum_i_reg[63]_0\(47),
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(48),
      Q => \^accum_i_reg[63]_0\(48),
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(49),
      Q => \^accum_i_reg[63]_0\(49),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(4),
      Q => \^accum_i_reg[63]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(50),
      Q => \^accum_i_reg[63]_0\(50),
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(51),
      Q => \^accum_i_reg[63]_0\(51),
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(52),
      Q => \^accum_i_reg[63]_0\(52),
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(53),
      Q => \^accum_i_reg[63]_0\(53),
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(54),
      Q => \^accum_i_reg[63]_0\(54),
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(55),
      Q => \^accum_i_reg[63]_0\(55),
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(56),
      Q => \^accum_i_reg[63]_0\(56),
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(57),
      Q => \^accum_i_reg[63]_0\(57),
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(58),
      Q => \^accum_i_reg[63]_0\(58),
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(59),
      Q => \^accum_i_reg[63]_0\(59),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(5),
      Q => \^accum_i_reg[63]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(60),
      Q => \^accum_i_reg[63]_0\(60),
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(61),
      Q => \^accum_i_reg[63]_0\(61),
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(62),
      Q => \^accum_i_reg[63]_0\(62),
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(63),
      Q => \^accum_i_reg[63]_0\(63),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(6),
      Q => \^accum_i_reg[63]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(7),
      Q => \^accum_i_reg[63]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(8),
      Q => \^accum_i_reg[63]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_1\(9),
      Q => \^accum_i_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(0),
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(10),
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(11),
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(12),
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(13),
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(14),
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(15),
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(16),
      Q => Q(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(17),
      Q => Q(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(18),
      Q => Q(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(19),
      Q => Q(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(1),
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(20),
      Q => Q(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(21),
      Q => Q(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(22),
      Q => Q(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(23),
      Q => Q(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(24),
      Q => Q(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(25),
      Q => Q(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(26),
      Q => Q(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(27),
      Q => Q(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(28),
      Q => Q(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(29),
      Q => Q(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(2),
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(30),
      Q => Q(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(31),
      Q => Q(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(32),
      Q => Q(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(33),
      Q => Q(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(34),
      Q => Q(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(35),
      Q => Q(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(36),
      Q => Q(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(37),
      Q => Q(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(38),
      Q => Q(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(39),
      Q => Q(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(3),
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(40),
      Q => Q(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(41),
      Q => Q(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(42),
      Q => Q(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(43),
      Q => Q(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(44),
      Q => Q(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(45),
      Q => Q(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(46),
      Q => Q(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(47),
      Q => Q(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(48),
      Q => Q(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(49),
      Q => Q(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(4),
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(50),
      Q => Q(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(51),
      Q => Q(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(52),
      Q => Q(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(53),
      Q => Q(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(54),
      Q => Q(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(55),
      Q => Q(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(56),
      Q => Q(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(57),
      Q => Q(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(58),
      Q => Q(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(59),
      Q => Q(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(5),
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(60),
      Q => Q(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(61),
      Q => Q(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(62),
      Q => Q(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(63),
      Q => Q(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(6),
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(7),
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(8),
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(9),
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_26 is
  port (
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    p_0_in_0 : in STD_LOGIC;
    \Accum_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_26 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_26 is
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Accum_i_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[9]\ : STD_LOGIC;
begin
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(0),
      Q => \Accum_i_reg_n_0_[0]\,
      R => SR(0)
    );
\Accum_i_reg[0]_i_1__1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[0]_i_1__1_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[0]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(0),
      I4 => '0',
      O51 => Accum_i1_in(0),
      O52 => \Accum_i_reg[0]_i_1__1_n_2\,
      PROP => \Accum_i_reg[0]_i_1__1_n_3\
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(10),
      Q => \Accum_i_reg_n_0_[10]\,
      R => SR(0)
    );
\Accum_i_reg[10]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[10]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[10]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[16]_i_2__1_n_0\,
      O51 => Accum_i1_in(10),
      O52 => \Accum_i_reg[10]_i_1__4_n_2\,
      PROP => \Accum_i_reg[10]_i_1__4_n_3\
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(11),
      Q => \Accum_i_reg_n_0_[11]\,
      R => SR(0)
    );
\Accum_i_reg[11]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[11]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[11]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[10]_i_1__4_n_2\,
      O51 => Accum_i1_in(11),
      O52 => \Accum_i_reg[11]_i_1__4_n_2\,
      PROP => \Accum_i_reg[11]_i_1__4_n_3\
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(12),
      Q => \Accum_i_reg_n_0_[12]\,
      R => SR(0)
    );
\Accum_i_reg[12]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[12]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[12]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[16]_i_2__1_n_1\,
      O51 => Accum_i1_in(12),
      O52 => \Accum_i_reg[12]_i_1__4_n_2\,
      PROP => \Accum_i_reg[12]_i_1__4_n_3\
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(13),
      Q => \Accum_i_reg_n_0_[13]\,
      R => SR(0)
    );
\Accum_i_reg[13]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[13]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[13]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[12]_i_1__4_n_2\,
      O51 => Accum_i1_in(13),
      O52 => \Accum_i_reg[13]_i_1__4_n_2\,
      PROP => \Accum_i_reg[13]_i_1__4_n_3\
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(14),
      Q => \Accum_i_reg_n_0_[14]\,
      R => SR(0)
    );
\Accum_i_reg[14]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[14]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[14]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[16]_i_2__1_n_2\,
      O51 => Accum_i1_in(14),
      O52 => \Accum_i_reg[14]_i_1__4_n_2\,
      PROP => \Accum_i_reg[14]_i_1__4_n_3\
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(15),
      Q => \Accum_i_reg_n_0_[15]\,
      R => SR(0)
    );
\Accum_i_reg[15]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[15]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[15]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[14]_i_1__4_n_2\,
      O51 => Accum_i1_in(15),
      O52 => \Accum_i_reg[15]_i_1__4_n_2\,
      PROP => \Accum_i_reg[15]_i_1__4_n_3\
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(16),
      Q => \Accum_i_reg_n_0_[16]\,
      R => SR(0)
    );
\Accum_i_reg[16]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[16]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[16]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[16]_i_2__1_n_3\,
      O51 => Accum_i1_in(16),
      O52 => \Accum_i_reg[16]_i_1__4_n_2\,
      PROP => \Accum_i_reg[16]_i_1__4_n_3\
    );
\Accum_i_reg[16]_i_2__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[8]_i_2__1_n_3\,
      COUTB => \Accum_i_reg[16]_i_2__1_n_0\,
      COUTD => \Accum_i_reg[16]_i_2__1_n_1\,
      COUTF => \Accum_i_reg[16]_i_2__1_n_2\,
      COUTH => \Accum_i_reg[16]_i_2__1_n_3\,
      CYA => \Accum_i_reg[8]_i_1__4_n_2\,
      CYB => \Accum_i_reg[9]_i_1__4_n_2\,
      CYC => \Accum_i_reg[10]_i_1__4_n_2\,
      CYD => \Accum_i_reg[11]_i_1__4_n_2\,
      CYE => \Accum_i_reg[12]_i_1__4_n_2\,
      CYF => \Accum_i_reg[13]_i_1__4_n_2\,
      CYG => \Accum_i_reg[14]_i_1__4_n_2\,
      CYH => \Accum_i_reg[15]_i_1__4_n_2\,
      GEA => \Accum_i_reg[8]_i_1__4_n_0\,
      GEB => \Accum_i_reg[9]_i_1__4_n_0\,
      GEC => \Accum_i_reg[10]_i_1__4_n_0\,
      GED => \Accum_i_reg[11]_i_1__4_n_0\,
      GEE => \Accum_i_reg[12]_i_1__4_n_0\,
      GEF => \Accum_i_reg[13]_i_1__4_n_0\,
      GEG => \Accum_i_reg[14]_i_1__4_n_0\,
      GEH => \Accum_i_reg[15]_i_1__4_n_0\,
      PROPA => \Accum_i_reg[8]_i_1__4_n_3\,
      PROPB => \Accum_i_reg[9]_i_1__4_n_3\,
      PROPC => \Accum_i_reg[10]_i_1__4_n_3\,
      PROPD => \Accum_i_reg[11]_i_1__4_n_3\,
      PROPE => \Accum_i_reg[12]_i_1__4_n_3\,
      PROPF => \Accum_i_reg[13]_i_1__4_n_3\,
      PROPG => \Accum_i_reg[14]_i_1__4_n_3\,
      PROPH => \Accum_i_reg[15]_i_1__4_n_3\
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(17),
      Q => \Accum_i_reg_n_0_[17]\,
      R => SR(0)
    );
\Accum_i_reg[17]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[17]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[17]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[16]_i_1__4_n_2\,
      O51 => Accum_i1_in(17),
      O52 => \Accum_i_reg[17]_i_1__4_n_2\,
      PROP => \Accum_i_reg[17]_i_1__4_n_3\
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(18),
      Q => \Accum_i_reg_n_0_[18]\,
      R => SR(0)
    );
\Accum_i_reg[18]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[18]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[18]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[24]_i_2__1_n_0\,
      O51 => Accum_i1_in(18),
      O52 => \Accum_i_reg[18]_i_1__4_n_2\,
      PROP => \Accum_i_reg[18]_i_1__4_n_3\
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(19),
      Q => \Accum_i_reg_n_0_[19]\,
      R => SR(0)
    );
\Accum_i_reg[19]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[19]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[19]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[18]_i_1__4_n_2\,
      O51 => Accum_i1_in(19),
      O52 => \Accum_i_reg[19]_i_1__4_n_2\,
      PROP => \Accum_i_reg[19]_i_1__4_n_3\
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(1),
      Q => \Accum_i_reg_n_0_[1]\,
      R => SR(0)
    );
\Accum_i_reg[1]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[1]_i_1__3_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[1]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(1),
      I4 => \Accum_i_reg[0]_i_1__1_n_2\,
      O51 => Accum_i1_in(1),
      O52 => \Accum_i_reg[1]_i_1__3_n_2\,
      PROP => \Accum_i_reg[1]_i_1__3_n_3\
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(20),
      Q => \Accum_i_reg_n_0_[20]\,
      R => SR(0)
    );
\Accum_i_reg[20]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[20]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[20]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[24]_i_2__1_n_1\,
      O51 => Accum_i1_in(20),
      O52 => \Accum_i_reg[20]_i_1__4_n_2\,
      PROP => \Accum_i_reg[20]_i_1__4_n_3\
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(21),
      Q => \Accum_i_reg_n_0_[21]\,
      R => SR(0)
    );
\Accum_i_reg[21]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[21]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[21]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[20]_i_1__4_n_2\,
      O51 => Accum_i1_in(21),
      O52 => \Accum_i_reg[21]_i_1__4_n_2\,
      PROP => \Accum_i_reg[21]_i_1__4_n_3\
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(22),
      Q => \Accum_i_reg_n_0_[22]\,
      R => SR(0)
    );
\Accum_i_reg[22]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[22]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[22]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[24]_i_2__1_n_2\,
      O51 => Accum_i1_in(22),
      O52 => \Accum_i_reg[22]_i_1__4_n_2\,
      PROP => \Accum_i_reg[22]_i_1__4_n_3\
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(23),
      Q => \Accum_i_reg_n_0_[23]\,
      R => SR(0)
    );
\Accum_i_reg[23]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[23]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[23]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[22]_i_1__4_n_2\,
      O51 => Accum_i1_in(23),
      O52 => \Accum_i_reg[23]_i_1__4_n_2\,
      PROP => \Accum_i_reg[23]_i_1__4_n_3\
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(24),
      Q => \Accum_i_reg_n_0_[24]\,
      R => SR(0)
    );
\Accum_i_reg[24]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[24]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[24]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[24]_i_2__1_n_3\,
      O51 => Accum_i1_in(24),
      O52 => \Accum_i_reg[24]_i_1__4_n_2\,
      PROP => \Accum_i_reg[24]_i_1__4_n_3\
    );
\Accum_i_reg[24]_i_2__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[16]_i_2__1_n_3\,
      COUTB => \Accum_i_reg[24]_i_2__1_n_0\,
      COUTD => \Accum_i_reg[24]_i_2__1_n_1\,
      COUTF => \Accum_i_reg[24]_i_2__1_n_2\,
      COUTH => \Accum_i_reg[24]_i_2__1_n_3\,
      CYA => \Accum_i_reg[16]_i_1__4_n_2\,
      CYB => \Accum_i_reg[17]_i_1__4_n_2\,
      CYC => \Accum_i_reg[18]_i_1__4_n_2\,
      CYD => \Accum_i_reg[19]_i_1__4_n_2\,
      CYE => \Accum_i_reg[20]_i_1__4_n_2\,
      CYF => \Accum_i_reg[21]_i_1__4_n_2\,
      CYG => \Accum_i_reg[22]_i_1__4_n_2\,
      CYH => \Accum_i_reg[23]_i_1__4_n_2\,
      GEA => \Accum_i_reg[16]_i_1__4_n_0\,
      GEB => \Accum_i_reg[17]_i_1__4_n_0\,
      GEC => \Accum_i_reg[18]_i_1__4_n_0\,
      GED => \Accum_i_reg[19]_i_1__4_n_0\,
      GEE => \Accum_i_reg[20]_i_1__4_n_0\,
      GEF => \Accum_i_reg[21]_i_1__4_n_0\,
      GEG => \Accum_i_reg[22]_i_1__4_n_0\,
      GEH => \Accum_i_reg[23]_i_1__4_n_0\,
      PROPA => \Accum_i_reg[16]_i_1__4_n_3\,
      PROPB => \Accum_i_reg[17]_i_1__4_n_3\,
      PROPC => \Accum_i_reg[18]_i_1__4_n_3\,
      PROPD => \Accum_i_reg[19]_i_1__4_n_3\,
      PROPE => \Accum_i_reg[20]_i_1__4_n_3\,
      PROPF => \Accum_i_reg[21]_i_1__4_n_3\,
      PROPG => \Accum_i_reg[22]_i_1__4_n_3\,
      PROPH => \Accum_i_reg[23]_i_1__4_n_3\
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(25),
      Q => \Accum_i_reg_n_0_[25]\,
      R => SR(0)
    );
\Accum_i_reg[25]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[25]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[25]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[24]_i_1__4_n_2\,
      O51 => Accum_i1_in(25),
      O52 => \Accum_i_reg[25]_i_1__4_n_2\,
      PROP => \Accum_i_reg[25]_i_1__4_n_3\
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(26),
      Q => \Accum_i_reg_n_0_[26]\,
      R => SR(0)
    );
\Accum_i_reg[26]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[26]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[26]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[32]_i_2__1_n_0\,
      O51 => Accum_i1_in(26),
      O52 => \Accum_i_reg[26]_i_1__4_n_2\,
      PROP => \Accum_i_reg[26]_i_1__4_n_3\
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(27),
      Q => \Accum_i_reg_n_0_[27]\,
      R => SR(0)
    );
\Accum_i_reg[27]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[27]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[27]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[26]_i_1__4_n_2\,
      O51 => Accum_i1_in(27),
      O52 => \Accum_i_reg[27]_i_1__4_n_2\,
      PROP => \Accum_i_reg[27]_i_1__4_n_3\
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(28),
      Q => \Accum_i_reg_n_0_[28]\,
      R => SR(0)
    );
\Accum_i_reg[28]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[28]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[28]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[32]_i_2__1_n_1\,
      O51 => Accum_i1_in(28),
      O52 => \Accum_i_reg[28]_i_1__4_n_2\,
      PROP => \Accum_i_reg[28]_i_1__4_n_3\
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(29),
      Q => \Accum_i_reg_n_0_[29]\,
      R => SR(0)
    );
\Accum_i_reg[29]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[29]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[29]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[28]_i_1__4_n_2\,
      O51 => Accum_i1_in(29),
      O52 => \Accum_i_reg[29]_i_1__4_n_2\,
      PROP => \Accum_i_reg[29]_i_1__4_n_3\
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(2),
      Q => \Accum_i_reg_n_0_[2]\,
      R => SR(0)
    );
\Accum_i_reg[2]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[2]_i_1__3_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[2]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(2),
      I4 => \Accum_i_reg[8]_i_2__1_n_0\,
      O51 => Accum_i1_in(2),
      O52 => \Accum_i_reg[2]_i_1__3_n_2\,
      PROP => \Accum_i_reg[2]_i_1__3_n_3\
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(30),
      Q => \Accum_i_reg_n_0_[30]\,
      R => SR(0)
    );
\Accum_i_reg[30]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[30]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[30]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[32]_i_2__1_n_2\,
      O51 => Accum_i1_in(30),
      O52 => \Accum_i_reg[30]_i_1__4_n_2\,
      PROP => \Accum_i_reg[30]_i_1__4_n_3\
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(31),
      Q => \Accum_i_reg_n_0_[31]\,
      R => SR(0)
    );
\Accum_i_reg[31]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[31]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[31]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[30]_i_1__4_n_2\,
      O51 => Accum_i1_in(31),
      O52 => \Accum_i_reg[31]_i_1__4_n_2\,
      PROP => \Accum_i_reg[31]_i_1__4_n_3\
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(32),
      Q => \Accum_i_reg_n_0_[32]\,
      R => SR(0)
    );
\Accum_i_reg[32]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[32]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[32]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[32]_i_2__1_n_3\,
      O51 => Accum_i1_in(32),
      O52 => \Accum_i_reg[32]_i_1__4_n_2\,
      PROP => \Accum_i_reg[32]_i_1__4_n_3\
    );
\Accum_i_reg[32]_i_2__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[24]_i_2__1_n_3\,
      COUTB => \Accum_i_reg[32]_i_2__1_n_0\,
      COUTD => \Accum_i_reg[32]_i_2__1_n_1\,
      COUTF => \Accum_i_reg[32]_i_2__1_n_2\,
      COUTH => \Accum_i_reg[32]_i_2__1_n_3\,
      CYA => \Accum_i_reg[24]_i_1__4_n_2\,
      CYB => \Accum_i_reg[25]_i_1__4_n_2\,
      CYC => \Accum_i_reg[26]_i_1__4_n_2\,
      CYD => \Accum_i_reg[27]_i_1__4_n_2\,
      CYE => \Accum_i_reg[28]_i_1__4_n_2\,
      CYF => \Accum_i_reg[29]_i_1__4_n_2\,
      CYG => \Accum_i_reg[30]_i_1__4_n_2\,
      CYH => \Accum_i_reg[31]_i_1__4_n_2\,
      GEA => \Accum_i_reg[24]_i_1__4_n_0\,
      GEB => \Accum_i_reg[25]_i_1__4_n_0\,
      GEC => \Accum_i_reg[26]_i_1__4_n_0\,
      GED => \Accum_i_reg[27]_i_1__4_n_0\,
      GEE => \Accum_i_reg[28]_i_1__4_n_0\,
      GEF => \Accum_i_reg[29]_i_1__4_n_0\,
      GEG => \Accum_i_reg[30]_i_1__4_n_0\,
      GEH => \Accum_i_reg[31]_i_1__4_n_0\,
      PROPA => \Accum_i_reg[24]_i_1__4_n_3\,
      PROPB => \Accum_i_reg[25]_i_1__4_n_3\,
      PROPC => \Accum_i_reg[26]_i_1__4_n_3\,
      PROPD => \Accum_i_reg[27]_i_1__4_n_3\,
      PROPE => \Accum_i_reg[28]_i_1__4_n_3\,
      PROPF => \Accum_i_reg[29]_i_1__4_n_3\,
      PROPG => \Accum_i_reg[30]_i_1__4_n_3\,
      PROPH => \Accum_i_reg[31]_i_1__4_n_3\
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(33),
      Q => \Accum_i_reg_n_0_[33]\,
      R => SR(0)
    );
\Accum_i_reg[33]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[33]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[33]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[32]_i_1__4_n_2\,
      O51 => Accum_i1_in(33),
      O52 => \Accum_i_reg[33]_i_1__4_n_2\,
      PROP => \Accum_i_reg[33]_i_1__4_n_3\
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(34),
      Q => \Accum_i_reg_n_0_[34]\,
      R => SR(0)
    );
\Accum_i_reg[34]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[34]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[34]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[40]_i_2__1_n_0\,
      O51 => Accum_i1_in(34),
      O52 => \Accum_i_reg[34]_i_1__4_n_2\,
      PROP => \Accum_i_reg[34]_i_1__4_n_3\
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(35),
      Q => \Accum_i_reg_n_0_[35]\,
      R => SR(0)
    );
\Accum_i_reg[35]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[35]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[35]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[34]_i_1__4_n_2\,
      O51 => Accum_i1_in(35),
      O52 => \Accum_i_reg[35]_i_1__4_n_2\,
      PROP => \Accum_i_reg[35]_i_1__4_n_3\
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(36),
      Q => \Accum_i_reg_n_0_[36]\,
      R => SR(0)
    );
\Accum_i_reg[36]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[36]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[36]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[40]_i_2__1_n_1\,
      O51 => Accum_i1_in(36),
      O52 => \Accum_i_reg[36]_i_1__4_n_2\,
      PROP => \Accum_i_reg[36]_i_1__4_n_3\
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(37),
      Q => \Accum_i_reg_n_0_[37]\,
      R => SR(0)
    );
\Accum_i_reg[37]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[37]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[37]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[36]_i_1__4_n_2\,
      O51 => Accum_i1_in(37),
      O52 => \Accum_i_reg[37]_i_1__4_n_2\,
      PROP => \Accum_i_reg[37]_i_1__4_n_3\
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(38),
      Q => \Accum_i_reg_n_0_[38]\,
      R => SR(0)
    );
\Accum_i_reg[38]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[38]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[38]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[40]_i_2__1_n_2\,
      O51 => Accum_i1_in(38),
      O52 => \Accum_i_reg[38]_i_1__4_n_2\,
      PROP => \Accum_i_reg[38]_i_1__4_n_3\
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(39),
      Q => \Accum_i_reg_n_0_[39]\,
      R => SR(0)
    );
\Accum_i_reg[39]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[39]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[39]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[38]_i_1__4_n_2\,
      O51 => Accum_i1_in(39),
      O52 => \Accum_i_reg[39]_i_1__4_n_2\,
      PROP => \Accum_i_reg[39]_i_1__4_n_3\
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(3),
      Q => \Accum_i_reg_n_0_[3]\,
      R => SR(0)
    );
\Accum_i_reg[3]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[3]_i_1__3_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[3]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(3),
      I4 => \Accum_i_reg[2]_i_1__3_n_2\,
      O51 => Accum_i1_in(3),
      O52 => \Accum_i_reg[3]_i_1__3_n_2\,
      PROP => \Accum_i_reg[3]_i_1__3_n_3\
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(40),
      Q => \Accum_i_reg_n_0_[40]\,
      R => SR(0)
    );
\Accum_i_reg[40]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[40]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[40]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[40]_i_2__1_n_3\,
      O51 => Accum_i1_in(40),
      O52 => \Accum_i_reg[40]_i_1__4_n_2\,
      PROP => \Accum_i_reg[40]_i_1__4_n_3\
    );
\Accum_i_reg[40]_i_2__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[32]_i_2__1_n_3\,
      COUTB => \Accum_i_reg[40]_i_2__1_n_0\,
      COUTD => \Accum_i_reg[40]_i_2__1_n_1\,
      COUTF => \Accum_i_reg[40]_i_2__1_n_2\,
      COUTH => \Accum_i_reg[40]_i_2__1_n_3\,
      CYA => \Accum_i_reg[32]_i_1__4_n_2\,
      CYB => \Accum_i_reg[33]_i_1__4_n_2\,
      CYC => \Accum_i_reg[34]_i_1__4_n_2\,
      CYD => \Accum_i_reg[35]_i_1__4_n_2\,
      CYE => \Accum_i_reg[36]_i_1__4_n_2\,
      CYF => \Accum_i_reg[37]_i_1__4_n_2\,
      CYG => \Accum_i_reg[38]_i_1__4_n_2\,
      CYH => \Accum_i_reg[39]_i_1__4_n_2\,
      GEA => \Accum_i_reg[32]_i_1__4_n_0\,
      GEB => \Accum_i_reg[33]_i_1__4_n_0\,
      GEC => \Accum_i_reg[34]_i_1__4_n_0\,
      GED => \Accum_i_reg[35]_i_1__4_n_0\,
      GEE => \Accum_i_reg[36]_i_1__4_n_0\,
      GEF => \Accum_i_reg[37]_i_1__4_n_0\,
      GEG => \Accum_i_reg[38]_i_1__4_n_0\,
      GEH => \Accum_i_reg[39]_i_1__4_n_0\,
      PROPA => \Accum_i_reg[32]_i_1__4_n_3\,
      PROPB => \Accum_i_reg[33]_i_1__4_n_3\,
      PROPC => \Accum_i_reg[34]_i_1__4_n_3\,
      PROPD => \Accum_i_reg[35]_i_1__4_n_3\,
      PROPE => \Accum_i_reg[36]_i_1__4_n_3\,
      PROPF => \Accum_i_reg[37]_i_1__4_n_3\,
      PROPG => \Accum_i_reg[38]_i_1__4_n_3\,
      PROPH => \Accum_i_reg[39]_i_1__4_n_3\
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(41),
      Q => \Accum_i_reg_n_0_[41]\,
      R => SR(0)
    );
\Accum_i_reg[41]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[41]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[41]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[40]_i_1__4_n_2\,
      O51 => Accum_i1_in(41),
      O52 => \Accum_i_reg[41]_i_1__4_n_2\,
      PROP => \Accum_i_reg[41]_i_1__4_n_3\
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(42),
      Q => \Accum_i_reg_n_0_[42]\,
      R => SR(0)
    );
\Accum_i_reg[42]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[42]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[42]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[48]_i_2__1_n_0\,
      O51 => Accum_i1_in(42),
      O52 => \Accum_i_reg[42]_i_1__4_n_2\,
      PROP => \Accum_i_reg[42]_i_1__4_n_3\
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(43),
      Q => \Accum_i_reg_n_0_[43]\,
      R => SR(0)
    );
\Accum_i_reg[43]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[43]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[43]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[42]_i_1__4_n_2\,
      O51 => Accum_i1_in(43),
      O52 => \Accum_i_reg[43]_i_1__4_n_2\,
      PROP => \Accum_i_reg[43]_i_1__4_n_3\
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(44),
      Q => \Accum_i_reg_n_0_[44]\,
      R => SR(0)
    );
\Accum_i_reg[44]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[44]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[44]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[48]_i_2__1_n_1\,
      O51 => Accum_i1_in(44),
      O52 => \Accum_i_reg[44]_i_1__4_n_2\,
      PROP => \Accum_i_reg[44]_i_1__4_n_3\
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(45),
      Q => \Accum_i_reg_n_0_[45]\,
      R => SR(0)
    );
\Accum_i_reg[45]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[45]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[45]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[44]_i_1__4_n_2\,
      O51 => Accum_i1_in(45),
      O52 => \Accum_i_reg[45]_i_1__4_n_2\,
      PROP => \Accum_i_reg[45]_i_1__4_n_3\
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(46),
      Q => \Accum_i_reg_n_0_[46]\,
      R => SR(0)
    );
\Accum_i_reg[46]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[46]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[46]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[48]_i_2__1_n_2\,
      O51 => Accum_i1_in(46),
      O52 => \Accum_i_reg[46]_i_1__4_n_2\,
      PROP => \Accum_i_reg[46]_i_1__4_n_3\
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(47),
      Q => \Accum_i_reg_n_0_[47]\,
      R => SR(0)
    );
\Accum_i_reg[47]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[47]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[47]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[46]_i_1__4_n_2\,
      O51 => Accum_i1_in(47),
      O52 => \Accum_i_reg[47]_i_1__4_n_2\,
      PROP => \Accum_i_reg[47]_i_1__4_n_3\
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(48),
      Q => \Accum_i_reg_n_0_[48]\,
      R => SR(0)
    );
\Accum_i_reg[48]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[48]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[48]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[48]_i_2__1_n_3\,
      O51 => Accum_i1_in(48),
      O52 => \Accum_i_reg[48]_i_1__4_n_2\,
      PROP => \Accum_i_reg[48]_i_1__4_n_3\
    );
\Accum_i_reg[48]_i_2__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[40]_i_2__1_n_3\,
      COUTB => \Accum_i_reg[48]_i_2__1_n_0\,
      COUTD => \Accum_i_reg[48]_i_2__1_n_1\,
      COUTF => \Accum_i_reg[48]_i_2__1_n_2\,
      COUTH => \Accum_i_reg[48]_i_2__1_n_3\,
      CYA => \Accum_i_reg[40]_i_1__4_n_2\,
      CYB => \Accum_i_reg[41]_i_1__4_n_2\,
      CYC => \Accum_i_reg[42]_i_1__4_n_2\,
      CYD => \Accum_i_reg[43]_i_1__4_n_2\,
      CYE => \Accum_i_reg[44]_i_1__4_n_2\,
      CYF => \Accum_i_reg[45]_i_1__4_n_2\,
      CYG => \Accum_i_reg[46]_i_1__4_n_2\,
      CYH => \Accum_i_reg[47]_i_1__4_n_2\,
      GEA => \Accum_i_reg[40]_i_1__4_n_0\,
      GEB => \Accum_i_reg[41]_i_1__4_n_0\,
      GEC => \Accum_i_reg[42]_i_1__4_n_0\,
      GED => \Accum_i_reg[43]_i_1__4_n_0\,
      GEE => \Accum_i_reg[44]_i_1__4_n_0\,
      GEF => \Accum_i_reg[45]_i_1__4_n_0\,
      GEG => \Accum_i_reg[46]_i_1__4_n_0\,
      GEH => \Accum_i_reg[47]_i_1__4_n_0\,
      PROPA => \Accum_i_reg[40]_i_1__4_n_3\,
      PROPB => \Accum_i_reg[41]_i_1__4_n_3\,
      PROPC => \Accum_i_reg[42]_i_1__4_n_3\,
      PROPD => \Accum_i_reg[43]_i_1__4_n_3\,
      PROPE => \Accum_i_reg[44]_i_1__4_n_3\,
      PROPF => \Accum_i_reg[45]_i_1__4_n_3\,
      PROPG => \Accum_i_reg[46]_i_1__4_n_3\,
      PROPH => \Accum_i_reg[47]_i_1__4_n_3\
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(49),
      Q => \Accum_i_reg_n_0_[49]\,
      R => SR(0)
    );
\Accum_i_reg[49]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[49]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[49]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[48]_i_1__4_n_2\,
      O51 => Accum_i1_in(49),
      O52 => \Accum_i_reg[49]_i_1__4_n_2\,
      PROP => \Accum_i_reg[49]_i_1__4_n_3\
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(4),
      Q => \Accum_i_reg_n_0_[4]\,
      R => SR(0)
    );
\Accum_i_reg[4]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[4]_i_1__3_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[4]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(4),
      I4 => \Accum_i_reg[8]_i_2__1_n_1\,
      O51 => Accum_i1_in(4),
      O52 => \Accum_i_reg[4]_i_1__3_n_2\,
      PROP => \Accum_i_reg[4]_i_1__3_n_3\
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(50),
      Q => \Accum_i_reg_n_0_[50]\,
      R => SR(0)
    );
\Accum_i_reg[50]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[50]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[50]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[56]_i_2__1_n_0\,
      O51 => Accum_i1_in(50),
      O52 => \Accum_i_reg[50]_i_1__4_n_2\,
      PROP => \Accum_i_reg[50]_i_1__4_n_3\
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(51),
      Q => \Accum_i_reg_n_0_[51]\,
      R => SR(0)
    );
\Accum_i_reg[51]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[51]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[51]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[50]_i_1__4_n_2\,
      O51 => Accum_i1_in(51),
      O52 => \Accum_i_reg[51]_i_1__4_n_2\,
      PROP => \Accum_i_reg[51]_i_1__4_n_3\
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(52),
      Q => \Accum_i_reg_n_0_[52]\,
      R => SR(0)
    );
\Accum_i_reg[52]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[52]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[52]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[56]_i_2__1_n_1\,
      O51 => Accum_i1_in(52),
      O52 => \Accum_i_reg[52]_i_1__4_n_2\,
      PROP => \Accum_i_reg[52]_i_1__4_n_3\
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(53),
      Q => \Accum_i_reg_n_0_[53]\,
      R => SR(0)
    );
\Accum_i_reg[53]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[53]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[53]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[52]_i_1__4_n_2\,
      O51 => Accum_i1_in(53),
      O52 => \Accum_i_reg[53]_i_1__4_n_2\,
      PROP => \Accum_i_reg[53]_i_1__4_n_3\
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(54),
      Q => \Accum_i_reg_n_0_[54]\,
      R => SR(0)
    );
\Accum_i_reg[54]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[54]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[54]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[56]_i_2__1_n_2\,
      O51 => Accum_i1_in(54),
      O52 => \Accum_i_reg[54]_i_1__4_n_2\,
      PROP => \Accum_i_reg[54]_i_1__4_n_3\
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(55),
      Q => \Accum_i_reg_n_0_[55]\,
      R => SR(0)
    );
\Accum_i_reg[55]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[55]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[55]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[54]_i_1__4_n_2\,
      O51 => Accum_i1_in(55),
      O52 => \Accum_i_reg[55]_i_1__4_n_2\,
      PROP => \Accum_i_reg[55]_i_1__4_n_3\
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(56),
      Q => \Accum_i_reg_n_0_[56]\,
      R => SR(0)
    );
\Accum_i_reg[56]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[56]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[56]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[56]_i_2__1_n_3\,
      O51 => Accum_i1_in(56),
      O52 => \Accum_i_reg[56]_i_1__4_n_2\,
      PROP => \Accum_i_reg[56]_i_1__4_n_3\
    );
\Accum_i_reg[56]_i_2__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[48]_i_2__1_n_3\,
      COUTB => \Accum_i_reg[56]_i_2__1_n_0\,
      COUTD => \Accum_i_reg[56]_i_2__1_n_1\,
      COUTF => \Accum_i_reg[56]_i_2__1_n_2\,
      COUTH => \Accum_i_reg[56]_i_2__1_n_3\,
      CYA => \Accum_i_reg[48]_i_1__4_n_2\,
      CYB => \Accum_i_reg[49]_i_1__4_n_2\,
      CYC => \Accum_i_reg[50]_i_1__4_n_2\,
      CYD => \Accum_i_reg[51]_i_1__4_n_2\,
      CYE => \Accum_i_reg[52]_i_1__4_n_2\,
      CYF => \Accum_i_reg[53]_i_1__4_n_2\,
      CYG => \Accum_i_reg[54]_i_1__4_n_2\,
      CYH => \Accum_i_reg[55]_i_1__4_n_2\,
      GEA => \Accum_i_reg[48]_i_1__4_n_0\,
      GEB => \Accum_i_reg[49]_i_1__4_n_0\,
      GEC => \Accum_i_reg[50]_i_1__4_n_0\,
      GED => \Accum_i_reg[51]_i_1__4_n_0\,
      GEE => \Accum_i_reg[52]_i_1__4_n_0\,
      GEF => \Accum_i_reg[53]_i_1__4_n_0\,
      GEG => \Accum_i_reg[54]_i_1__4_n_0\,
      GEH => \Accum_i_reg[55]_i_1__4_n_0\,
      PROPA => \Accum_i_reg[48]_i_1__4_n_3\,
      PROPB => \Accum_i_reg[49]_i_1__4_n_3\,
      PROPC => \Accum_i_reg[50]_i_1__4_n_3\,
      PROPD => \Accum_i_reg[51]_i_1__4_n_3\,
      PROPE => \Accum_i_reg[52]_i_1__4_n_3\,
      PROPF => \Accum_i_reg[53]_i_1__4_n_3\,
      PROPG => \Accum_i_reg[54]_i_1__4_n_3\,
      PROPH => \Accum_i_reg[55]_i_1__4_n_3\
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(57),
      Q => \Accum_i_reg_n_0_[57]\,
      R => SR(0)
    );
\Accum_i_reg[57]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[57]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[57]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[56]_i_1__4_n_2\,
      O51 => Accum_i1_in(57),
      O52 => \Accum_i_reg[57]_i_1__4_n_2\,
      PROP => \Accum_i_reg[57]_i_1__4_n_3\
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(58),
      Q => \Accum_i_reg_n_0_[58]\,
      R => SR(0)
    );
\Accum_i_reg[58]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[58]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[58]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[62]_i_2__1_n_0\,
      O51 => Accum_i1_in(58),
      O52 => \Accum_i_reg[58]_i_1__4_n_2\,
      PROP => \Accum_i_reg[58]_i_1__4_n_3\
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(59),
      Q => \Accum_i_reg_n_0_[59]\,
      R => SR(0)
    );
\Accum_i_reg[59]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[59]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[59]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[58]_i_1__4_n_2\,
      O51 => Accum_i1_in(59),
      O52 => \Accum_i_reg[59]_i_1__4_n_2\,
      PROP => \Accum_i_reg[59]_i_1__4_n_3\
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(5),
      Q => \Accum_i_reg_n_0_[5]\,
      R => SR(0)
    );
\Accum_i_reg[5]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[5]_i_1__3_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[5]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(5),
      I4 => \Accum_i_reg[4]_i_1__3_n_2\,
      O51 => Accum_i1_in(5),
      O52 => \Accum_i_reg[5]_i_1__3_n_2\,
      PROP => \Accum_i_reg[5]_i_1__3_n_3\
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(60),
      Q => \Accum_i_reg_n_0_[60]\,
      R => SR(0)
    );
\Accum_i_reg[60]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[60]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[60]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[62]_i_2__1_n_1\,
      O51 => Accum_i1_in(60),
      O52 => \Accum_i_reg[60]_i_1__4_n_2\,
      PROP => \Accum_i_reg[60]_i_1__4_n_3\
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(61),
      Q => \Accum_i_reg_n_0_[61]\,
      R => SR(0)
    );
\Accum_i_reg[61]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[61]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[61]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[60]_i_1__4_n_2\,
      O51 => Accum_i1_in(61),
      O52 => \Accum_i_reg[61]_i_1__4_n_2\,
      PROP => \Accum_i_reg[61]_i_1__4_n_3\
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(62),
      Q => \Accum_i_reg_n_0_[62]\,
      R => SR(0)
    );
\Accum_i_reg[62]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[62]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[62]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[62]_i_2__1_n_2\,
      O51 => Accum_i1_in(62),
      O52 => \Accum_i_reg[62]_i_1__4_n_2\,
      PROP => \Accum_i_reg[62]_i_1__4_n_3\
    );
\Accum_i_reg[62]_i_2__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[56]_i_2__1_n_3\,
      COUTB => \Accum_i_reg[62]_i_2__1_n_0\,
      COUTD => \Accum_i_reg[62]_i_2__1_n_1\,
      COUTF => \Accum_i_reg[62]_i_2__1_n_2\,
      COUTH => \Accum_i_reg[62]_i_2__1_n_3\,
      CYA => \Accum_i_reg[56]_i_1__4_n_2\,
      CYB => \Accum_i_reg[57]_i_1__4_n_2\,
      CYC => \Accum_i_reg[58]_i_1__4_n_2\,
      CYD => \Accum_i_reg[59]_i_1__4_n_2\,
      CYE => \Accum_i_reg[60]_i_1__4_n_2\,
      CYF => \Accum_i_reg[61]_i_1__4_n_2\,
      CYG => \Accum_i_reg[62]_i_1__4_n_2\,
      CYH => \Accum_i_reg[63]_i_1_n_2\,
      GEA => \Accum_i_reg[56]_i_1__4_n_0\,
      GEB => \Accum_i_reg[57]_i_1__4_n_0\,
      GEC => \Accum_i_reg[58]_i_1__4_n_0\,
      GED => \Accum_i_reg[59]_i_1__4_n_0\,
      GEE => \Accum_i_reg[60]_i_1__4_n_0\,
      GEF => \Accum_i_reg[61]_i_1__4_n_0\,
      GEG => \Accum_i_reg[62]_i_1__4_n_0\,
      GEH => \Accum_i_reg[63]_i_1_n_0\,
      PROPA => \Accum_i_reg[56]_i_1__4_n_3\,
      PROPB => \Accum_i_reg[57]_i_1__4_n_3\,
      PROPC => \Accum_i_reg[58]_i_1__4_n_3\,
      PROPD => \Accum_i_reg[59]_i_1__4_n_3\,
      PROPE => \Accum_i_reg[60]_i_1__4_n_3\,
      PROPF => \Accum_i_reg[61]_i_1__4_n_3\,
      PROPG => \Accum_i_reg[62]_i_1__4_n_3\,
      PROPH => \Accum_i_reg[63]_i_1_n_3\
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(63),
      Q => \Accum_i_reg_n_0_[63]\,
      R => SR(0)
    );
\Accum_i_reg[63]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F000F0000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[63]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => p_0_in_0,
      I3 => \Accum_i_reg_n_0_[63]\,
      I4 => \Accum_i_reg[62]_i_1__4_n_2\,
      O51 => Accum_i1_in(63),
      O52 => \Accum_i_reg[63]_i_1_n_2\,
      PROP => \Accum_i_reg[63]_i_1_n_3\
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(6),
      Q => \Accum_i_reg_n_0_[6]\,
      R => SR(0)
    );
\Accum_i_reg[6]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[6]_i_1__3_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[6]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(6),
      I4 => \Accum_i_reg[8]_i_2__1_n_2\,
      O51 => Accum_i1_in(6),
      O52 => \Accum_i_reg[6]_i_1__3_n_2\,
      PROP => \Accum_i_reg[6]_i_1__3_n_3\
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(7),
      Q => \Accum_i_reg_n_0_[7]\,
      R => SR(0)
    );
\Accum_i_reg[7]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFC0C000C03F3FC0"
    )
        port map (
      GE => \Accum_i_reg[7]_i_1__4_n_0\,
      I0 => '1',
      I1 => \Accum_i_reg_n_0_[7]\,
      I2 => p_0_in_0,
      I3 => \Accum_i_reg[7]_0\(7),
      I4 => \Accum_i_reg[6]_i_1__3_n_2\,
      O51 => Accum_i1_in(7),
      O52 => \Accum_i_reg[7]_i_1__4_n_2\,
      PROP => \Accum_i_reg[7]_i_1__4_n_3\
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(8),
      Q => \Accum_i_reg_n_0_[8]\,
      R => SR(0)
    );
\Accum_i_reg[8]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[8]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[8]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[8]_i_2__1_n_3\,
      O51 => Accum_i1_in(8),
      O52 => \Accum_i_reg[8]_i_1__4_n_2\,
      PROP => \Accum_i_reg[8]_i_1__4_n_3\
    );
\Accum_i_reg[8]_i_2__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => '0',
      COUTB => \Accum_i_reg[8]_i_2__1_n_0\,
      COUTD => \Accum_i_reg[8]_i_2__1_n_1\,
      COUTF => \Accum_i_reg[8]_i_2__1_n_2\,
      COUTH => \Accum_i_reg[8]_i_2__1_n_3\,
      CYA => \Accum_i_reg[0]_i_1__1_n_2\,
      CYB => \Accum_i_reg[1]_i_1__3_n_2\,
      CYC => \Accum_i_reg[2]_i_1__3_n_2\,
      CYD => \Accum_i_reg[3]_i_1__3_n_2\,
      CYE => \Accum_i_reg[4]_i_1__3_n_2\,
      CYF => \Accum_i_reg[5]_i_1__3_n_2\,
      CYG => \Accum_i_reg[6]_i_1__3_n_2\,
      CYH => \Accum_i_reg[7]_i_1__4_n_2\,
      GEA => \Accum_i_reg[0]_i_1__1_n_0\,
      GEB => \Accum_i_reg[1]_i_1__3_n_0\,
      GEC => \Accum_i_reg[2]_i_1__3_n_0\,
      GED => \Accum_i_reg[3]_i_1__3_n_0\,
      GEE => \Accum_i_reg[4]_i_1__3_n_0\,
      GEF => \Accum_i_reg[5]_i_1__3_n_0\,
      GEG => \Accum_i_reg[6]_i_1__3_n_0\,
      GEH => \Accum_i_reg[7]_i_1__4_n_0\,
      PROPA => \Accum_i_reg[0]_i_1__1_n_3\,
      PROPB => \Accum_i_reg[1]_i_1__3_n_3\,
      PROPC => \Accum_i_reg[2]_i_1__3_n_3\,
      PROPD => \Accum_i_reg[3]_i_1__3_n_3\,
      PROPE => \Accum_i_reg[4]_i_1__3_n_3\,
      PROPF => \Accum_i_reg[5]_i_1__3_n_3\,
      PROPG => \Accum_i_reg[6]_i_1__3_n_3\,
      PROPH => \Accum_i_reg[7]_i_1__4_n_3\
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_0,
      D => Accum_i1_in(9),
      Q => \Accum_i_reg_n_0_[9]\,
      R => SR(0)
    );
\Accum_i_reg[9]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[9]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg_n_0_[9]\,
      I3 => p_0_in_0,
      I4 => \Accum_i_reg[8]_i_1__4_n_2\,
      O51 => Accum_i1_in(9),
      O52 => \Accum_i_reg[9]_i_1__4_n_2\,
      PROP => \Accum_i_reg[9]_i_1__4_n_3\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[0]\,
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[10]\,
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[11]\,
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[12]\,
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[13]\,
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[14]\,
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[15]\,
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[16]\,
      Q => Q(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[17]\,
      Q => Q(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[18]\,
      Q => Q(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[19]\,
      Q => Q(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[1]\,
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[20]\,
      Q => Q(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[21]\,
      Q => Q(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[22]\,
      Q => Q(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[23]\,
      Q => Q(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[24]\,
      Q => Q(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[25]\,
      Q => Q(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[26]\,
      Q => Q(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[27]\,
      Q => Q(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[28]\,
      Q => Q(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[29]\,
      Q => Q(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[2]\,
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[30]\,
      Q => Q(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[31]\,
      Q => Q(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[32]\,
      Q => Q(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[33]\,
      Q => Q(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[34]\,
      Q => Q(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[35]\,
      Q => Q(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[36]\,
      Q => Q(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[37]\,
      Q => Q(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[38]\,
      Q => Q(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[39]\,
      Q => Q(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[3]\,
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[40]\,
      Q => Q(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[41]\,
      Q => Q(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[42]\,
      Q => Q(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[43]\,
      Q => Q(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[44]\,
      Q => Q(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[45]\,
      Q => Q(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[46]\,
      Q => Q(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[47]\,
      Q => Q(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[48]\,
      Q => Q(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[49]\,
      Q => Q(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[4]\,
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[50]\,
      Q => Q(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[51]\,
      Q => Q(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[52]\,
      Q => Q(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[53]\,
      Q => Q(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[54]\,
      Q => Q(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[55]\,
      Q => Q(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[56]\,
      Q => Q(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[57]\,
      Q => Q(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[58]\,
      Q => Q(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[59]\,
      Q => Q(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[5]\,
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[60]\,
      Q => Q(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[61]\,
      Q => Q(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[62]\,
      Q => Q(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[63]\,
      Q => Q(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[6]\,
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[7]\,
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[8]\,
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[9]\,
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_27 is
  port (
    \Accum_i_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_27 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_27 is
  signal \^accum_i_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  \Accum_i_reg[63]_0\(63 downto 0) <= \^accum_i_reg[63]_0\(63 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(0),
      Q => \^accum_i_reg[63]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(10),
      Q => \^accum_i_reg[63]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(11),
      Q => \^accum_i_reg[63]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(12),
      Q => \^accum_i_reg[63]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(13),
      Q => \^accum_i_reg[63]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(14),
      Q => \^accum_i_reg[63]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(15),
      Q => \^accum_i_reg[63]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(16),
      Q => \^accum_i_reg[63]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(17),
      Q => \^accum_i_reg[63]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(18),
      Q => \^accum_i_reg[63]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(19),
      Q => \^accum_i_reg[63]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(1),
      Q => \^accum_i_reg[63]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(20),
      Q => \^accum_i_reg[63]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(21),
      Q => \^accum_i_reg[63]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(22),
      Q => \^accum_i_reg[63]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(23),
      Q => \^accum_i_reg[63]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(24),
      Q => \^accum_i_reg[63]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(25),
      Q => \^accum_i_reg[63]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(26),
      Q => \^accum_i_reg[63]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(27),
      Q => \^accum_i_reg[63]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(28),
      Q => \^accum_i_reg[63]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(29),
      Q => \^accum_i_reg[63]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(2),
      Q => \^accum_i_reg[63]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(30),
      Q => \^accum_i_reg[63]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(31),
      Q => \^accum_i_reg[63]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(32),
      Q => \^accum_i_reg[63]_0\(32),
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(33),
      Q => \^accum_i_reg[63]_0\(33),
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(34),
      Q => \^accum_i_reg[63]_0\(34),
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(35),
      Q => \^accum_i_reg[63]_0\(35),
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(36),
      Q => \^accum_i_reg[63]_0\(36),
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(37),
      Q => \^accum_i_reg[63]_0\(37),
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(38),
      Q => \^accum_i_reg[63]_0\(38),
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(39),
      Q => \^accum_i_reg[63]_0\(39),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(3),
      Q => \^accum_i_reg[63]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(40),
      Q => \^accum_i_reg[63]_0\(40),
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(41),
      Q => \^accum_i_reg[63]_0\(41),
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(42),
      Q => \^accum_i_reg[63]_0\(42),
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(43),
      Q => \^accum_i_reg[63]_0\(43),
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(44),
      Q => \^accum_i_reg[63]_0\(44),
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(45),
      Q => \^accum_i_reg[63]_0\(45),
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(46),
      Q => \^accum_i_reg[63]_0\(46),
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(47),
      Q => \^accum_i_reg[63]_0\(47),
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(48),
      Q => \^accum_i_reg[63]_0\(48),
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(49),
      Q => \^accum_i_reg[63]_0\(49),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(4),
      Q => \^accum_i_reg[63]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(50),
      Q => \^accum_i_reg[63]_0\(50),
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(51),
      Q => \^accum_i_reg[63]_0\(51),
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(52),
      Q => \^accum_i_reg[63]_0\(52),
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(53),
      Q => \^accum_i_reg[63]_0\(53),
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(54),
      Q => \^accum_i_reg[63]_0\(54),
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(55),
      Q => \^accum_i_reg[63]_0\(55),
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(56),
      Q => \^accum_i_reg[63]_0\(56),
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(57),
      Q => \^accum_i_reg[63]_0\(57),
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(58),
      Q => \^accum_i_reg[63]_0\(58),
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(59),
      Q => \^accum_i_reg[63]_0\(59),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(5),
      Q => \^accum_i_reg[63]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(60),
      Q => \^accum_i_reg[63]_0\(60),
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(61),
      Q => \^accum_i_reg[63]_0\(61),
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(62),
      Q => \^accum_i_reg[63]_0\(62),
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(63),
      Q => \^accum_i_reg[63]_0\(63),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(6),
      Q => \^accum_i_reg[63]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(7),
      Q => \^accum_i_reg[63]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(8),
      Q => \^accum_i_reg[63]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(9),
      Q => \^accum_i_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(0),
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(10),
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(11),
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(12),
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(13),
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(14),
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(15),
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(16),
      Q => Q(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(17),
      Q => Q(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(18),
      Q => Q(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(19),
      Q => Q(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(1),
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(20),
      Q => Q(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(21),
      Q => Q(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(22),
      Q => Q(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(23),
      Q => Q(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(24),
      Q => Q(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(25),
      Q => Q(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(26),
      Q => Q(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(27),
      Q => Q(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(28),
      Q => Q(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(29),
      Q => Q(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(2),
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(30),
      Q => Q(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(31),
      Q => Q(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(32),
      Q => Q(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(33),
      Q => Q(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(34),
      Q => Q(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(35),
      Q => Q(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(36),
      Q => Q(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(37),
      Q => Q(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(38),
      Q => Q(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(39),
      Q => Q(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(3),
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(40),
      Q => Q(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(41),
      Q => Q(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(42),
      Q => Q(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(43),
      Q => Q(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(44),
      Q => Q(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(45),
      Q => Q(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(46),
      Q => Q(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(47),
      Q => Q(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(48),
      Q => Q(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(49),
      Q => Q(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(4),
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(50),
      Q => Q(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(51),
      Q => Q(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(52),
      Q => Q(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(53),
      Q => Q(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(54),
      Q => Q(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(55),
      Q => Q(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(56),
      Q => Q(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(57),
      Q => Q(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(58),
      Q => Q(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(59),
      Q => Q(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(5),
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(60),
      Q => Q(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(61),
      Q => Q(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(62),
      Q => Q(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(63),
      Q => Q(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(6),
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(7),
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(8),
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(9),
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_28 is
  port (
    \Accum_i_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_1\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_28 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_28 is
  signal \^accum_i_reg[63]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  \Accum_i_reg[63]_0\(63 downto 0) <= \^accum_i_reg[63]_0\(63 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(0),
      Q => \^accum_i_reg[63]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(10),
      Q => \^accum_i_reg[63]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(11),
      Q => \^accum_i_reg[63]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(12),
      Q => \^accum_i_reg[63]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(13),
      Q => \^accum_i_reg[63]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(14),
      Q => \^accum_i_reg[63]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(15),
      Q => \^accum_i_reg[63]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(16),
      Q => \^accum_i_reg[63]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(17),
      Q => \^accum_i_reg[63]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(18),
      Q => \^accum_i_reg[63]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(19),
      Q => \^accum_i_reg[63]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(1),
      Q => \^accum_i_reg[63]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(20),
      Q => \^accum_i_reg[63]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(21),
      Q => \^accum_i_reg[63]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(22),
      Q => \^accum_i_reg[63]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(23),
      Q => \^accum_i_reg[63]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(24),
      Q => \^accum_i_reg[63]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(25),
      Q => \^accum_i_reg[63]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(26),
      Q => \^accum_i_reg[63]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(27),
      Q => \^accum_i_reg[63]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(28),
      Q => \^accum_i_reg[63]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(29),
      Q => \^accum_i_reg[63]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(2),
      Q => \^accum_i_reg[63]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(30),
      Q => \^accum_i_reg[63]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(31),
      Q => \^accum_i_reg[63]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(32),
      Q => \^accum_i_reg[63]_0\(32),
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(33),
      Q => \^accum_i_reg[63]_0\(33),
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(34),
      Q => \^accum_i_reg[63]_0\(34),
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(35),
      Q => \^accum_i_reg[63]_0\(35),
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(36),
      Q => \^accum_i_reg[63]_0\(36),
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(37),
      Q => \^accum_i_reg[63]_0\(37),
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(38),
      Q => \^accum_i_reg[63]_0\(38),
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(39),
      Q => \^accum_i_reg[63]_0\(39),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(3),
      Q => \^accum_i_reg[63]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(40),
      Q => \^accum_i_reg[63]_0\(40),
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(41),
      Q => \^accum_i_reg[63]_0\(41),
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(42),
      Q => \^accum_i_reg[63]_0\(42),
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(43),
      Q => \^accum_i_reg[63]_0\(43),
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(44),
      Q => \^accum_i_reg[63]_0\(44),
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(45),
      Q => \^accum_i_reg[63]_0\(45),
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(46),
      Q => \^accum_i_reg[63]_0\(46),
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(47),
      Q => \^accum_i_reg[63]_0\(47),
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(48),
      Q => \^accum_i_reg[63]_0\(48),
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(49),
      Q => \^accum_i_reg[63]_0\(49),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(4),
      Q => \^accum_i_reg[63]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(50),
      Q => \^accum_i_reg[63]_0\(50),
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(51),
      Q => \^accum_i_reg[63]_0\(51),
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(52),
      Q => \^accum_i_reg[63]_0\(52),
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(53),
      Q => \^accum_i_reg[63]_0\(53),
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(54),
      Q => \^accum_i_reg[63]_0\(54),
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(55),
      Q => \^accum_i_reg[63]_0\(55),
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(56),
      Q => \^accum_i_reg[63]_0\(56),
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(57),
      Q => \^accum_i_reg[63]_0\(57),
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(58),
      Q => \^accum_i_reg[63]_0\(58),
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(59),
      Q => \^accum_i_reg[63]_0\(59),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(5),
      Q => \^accum_i_reg[63]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(60),
      Q => \^accum_i_reg[63]_0\(60),
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(61),
      Q => \^accum_i_reg[63]_0\(61),
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(62),
      Q => \^accum_i_reg[63]_0\(62),
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(63),
      Q => \^accum_i_reg[63]_0\(63),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(6),
      Q => \^accum_i_reg[63]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(7),
      Q => \^accum_i_reg[63]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(8),
      Q => \^accum_i_reg[63]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Accum_i_reg[0]_0\(0),
      D => \Accum_i_reg[63]_1\(9),
      Q => \^accum_i_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(0),
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(10),
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(11),
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(12),
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(13),
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(14),
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(15),
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(16),
      Q => Q(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(17),
      Q => Q(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(18),
      Q => Q(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(19),
      Q => Q(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(1),
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(20),
      Q => Q(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(21),
      Q => Q(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(22),
      Q => Q(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(23),
      Q => Q(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(24),
      Q => Q(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(25),
      Q => Q(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(26),
      Q => Q(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(27),
      Q => Q(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(28),
      Q => Q(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(29),
      Q => Q(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(2),
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(30),
      Q => Q(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(31),
      Q => Q(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(32),
      Q => Q(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(33),
      Q => Q(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(34),
      Q => Q(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(35),
      Q => Q(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(36),
      Q => Q(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(37),
      Q => Q(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(38),
      Q => Q(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(39),
      Q => Q(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(3),
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(40),
      Q => Q(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(41),
      Q => Q(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(42),
      Q => Q(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(43),
      Q => Q(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(44),
      Q => Q(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(45),
      Q => Q(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(46),
      Q => Q(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(47),
      Q => Q(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(48),
      Q => Q(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(49),
      Q => Q(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(4),
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(50),
      Q => Q(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(51),
      Q => Q(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(52),
      Q => Q(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(53),
      Q => Q(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(54),
      Q => Q(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(55),
      Q => Q(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(56),
      Q => Q(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(57),
      Q => Q(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(58),
      Q => Q(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(59),
      Q => Q(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(5),
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(60),
      Q => Q(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(61),
      Q => Q(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(62),
      Q => Q(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(63),
      Q => Q(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(6),
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(7),
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(8),
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \^accum_i_reg[63]_0\(9),
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_29 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Metrics_Cnt_En : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_29 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_29 is
  signal \Accum_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[7]\ : STD_LOGIC;
begin
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(0),
      Q => \Accum_i_reg_n_0_[0]\,
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(8),
      Q => \Accum_i_reg_n_0_[16]\,
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(9),
      Q => \Accum_i_reg_n_0_[17]\,
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(10),
      Q => \Accum_i_reg_n_0_[18]\,
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(11),
      Q => \Accum_i_reg_n_0_[19]\,
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(1),
      Q => \Accum_i_reg_n_0_[1]\,
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(12),
      Q => \Accum_i_reg_n_0_[20]\,
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(13),
      Q => \Accum_i_reg_n_0_[21]\,
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(14),
      Q => \Accum_i_reg_n_0_[22]\,
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(15),
      Q => \Accum_i_reg_n_0_[23]\,
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(2),
      Q => \Accum_i_reg_n_0_[2]\,
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(3),
      Q => \Accum_i_reg_n_0_[3]\,
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(4),
      Q => \Accum_i_reg_n_0_[4]\,
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(5),
      Q => \Accum_i_reg_n_0_[5]\,
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(6),
      Q => \Accum_i_reg_n_0_[6]\,
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => Metrics_Cnt_En,
      D => D(7),
      Q => \Accum_i_reg_n_0_[7]\,
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[0]\,
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[16]\,
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[17]\,
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[18]\,
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[19]\,
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[1]\,
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[20]\,
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[21]\,
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[22]\,
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[23]\,
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[2]\,
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[3]\,
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[4]\,
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[5]\,
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[6]\,
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[7]\,
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_30 is
  port (
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_2 : in STD_LOGIC;
    \Accum_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_30 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_30 is
  signal \Accum_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[9]\ : STD_LOGIC;
begin
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(0),
      Q => \Accum_i_reg_n_0_[0]\,
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(10),
      Q => \Accum_i_reg_n_0_[10]\,
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(11),
      Q => \Accum_i_reg_n_0_[11]\,
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(12),
      Q => \Accum_i_reg_n_0_[12]\,
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(13),
      Q => \Accum_i_reg_n_0_[13]\,
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(14),
      Q => \Accum_i_reg_n_0_[14]\,
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(15),
      Q => \Accum_i_reg_n_0_[15]\,
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(16),
      Q => \Accum_i_reg_n_0_[16]\,
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(17),
      Q => \Accum_i_reg_n_0_[17]\,
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(18),
      Q => \Accum_i_reg_n_0_[18]\,
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(19),
      Q => \Accum_i_reg_n_0_[19]\,
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(1),
      Q => \Accum_i_reg_n_0_[1]\,
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(20),
      Q => \Accum_i_reg_n_0_[20]\,
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(21),
      Q => \Accum_i_reg_n_0_[21]\,
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(22),
      Q => \Accum_i_reg_n_0_[22]\,
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(23),
      Q => \Accum_i_reg_n_0_[23]\,
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(24),
      Q => \Accum_i_reg_n_0_[24]\,
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(25),
      Q => \Accum_i_reg_n_0_[25]\,
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(26),
      Q => \Accum_i_reg_n_0_[26]\,
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(27),
      Q => \Accum_i_reg_n_0_[27]\,
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(28),
      Q => \Accum_i_reg_n_0_[28]\,
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(29),
      Q => \Accum_i_reg_n_0_[29]\,
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(2),
      Q => \Accum_i_reg_n_0_[2]\,
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(30),
      Q => \Accum_i_reg_n_0_[30]\,
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(31),
      Q => \Accum_i_reg_n_0_[31]\,
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(32),
      Q => \Accum_i_reg_n_0_[32]\,
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(33),
      Q => \Accum_i_reg_n_0_[33]\,
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(34),
      Q => \Accum_i_reg_n_0_[34]\,
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(35),
      Q => \Accum_i_reg_n_0_[35]\,
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(36),
      Q => \Accum_i_reg_n_0_[36]\,
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(37),
      Q => \Accum_i_reg_n_0_[37]\,
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(38),
      Q => \Accum_i_reg_n_0_[38]\,
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(39),
      Q => \Accum_i_reg_n_0_[39]\,
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(3),
      Q => \Accum_i_reg_n_0_[3]\,
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(40),
      Q => \Accum_i_reg_n_0_[40]\,
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(41),
      Q => \Accum_i_reg_n_0_[41]\,
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(42),
      Q => \Accum_i_reg_n_0_[42]\,
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(43),
      Q => \Accum_i_reg_n_0_[43]\,
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(44),
      Q => \Accum_i_reg_n_0_[44]\,
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(45),
      Q => \Accum_i_reg_n_0_[45]\,
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(46),
      Q => \Accum_i_reg_n_0_[46]\,
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(47),
      Q => \Accum_i_reg_n_0_[47]\,
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(48),
      Q => \Accum_i_reg_n_0_[48]\,
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(49),
      Q => \Accum_i_reg_n_0_[49]\,
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(4),
      Q => \Accum_i_reg_n_0_[4]\,
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(50),
      Q => \Accum_i_reg_n_0_[50]\,
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(51),
      Q => \Accum_i_reg_n_0_[51]\,
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(52),
      Q => \Accum_i_reg_n_0_[52]\,
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(53),
      Q => \Accum_i_reg_n_0_[53]\,
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(54),
      Q => \Accum_i_reg_n_0_[54]\,
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(55),
      Q => \Accum_i_reg_n_0_[55]\,
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(56),
      Q => \Accum_i_reg_n_0_[56]\,
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(57),
      Q => \Accum_i_reg_n_0_[57]\,
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(58),
      Q => \Accum_i_reg_n_0_[58]\,
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(59),
      Q => \Accum_i_reg_n_0_[59]\,
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(5),
      Q => \Accum_i_reg_n_0_[5]\,
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(60),
      Q => \Accum_i_reg_n_0_[60]\,
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(61),
      Q => \Accum_i_reg_n_0_[61]\,
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(62),
      Q => \Accum_i_reg_n_0_[62]\,
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(63),
      Q => \Accum_i_reg_n_0_[63]\,
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(6),
      Q => \Accum_i_reg_n_0_[6]\,
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(7),
      Q => \Accum_i_reg_n_0_[7]\,
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(8),
      Q => \Accum_i_reg_n_0_[8]\,
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_2,
      D => \Accum_i_reg[63]_0\(9),
      Q => \Accum_i_reg_n_0_[9]\,
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[0]\,
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[10]\,
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[11]\,
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[12]\,
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[13]\,
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[14]\,
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[15]\,
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[16]\,
      Q => Q(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[17]\,
      Q => Q(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[18]\,
      Q => Q(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[19]\,
      Q => Q(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[1]\,
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[20]\,
      Q => Q(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[21]\,
      Q => Q(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[22]\,
      Q => Q(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[23]\,
      Q => Q(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[24]\,
      Q => Q(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[25]\,
      Q => Q(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[26]\,
      Q => Q(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[27]\,
      Q => Q(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[28]\,
      Q => Q(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[29]\,
      Q => Q(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[2]\,
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[30]\,
      Q => Q(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[31]\,
      Q => Q(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[32]\,
      Q => Q(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[33]\,
      Q => Q(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[34]\,
      Q => Q(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[35]\,
      Q => Q(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[36]\,
      Q => Q(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[37]\,
      Q => Q(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[38]\,
      Q => Q(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[39]\,
      Q => Q(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[3]\,
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[40]\,
      Q => Q(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[41]\,
      Q => Q(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[42]\,
      Q => Q(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[43]\,
      Q => Q(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[44]\,
      Q => Q(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[45]\,
      Q => Q(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[46]\,
      Q => Q(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[47]\,
      Q => Q(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[48]\,
      Q => Q(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[49]\,
      Q => Q(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[4]\,
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[50]\,
      Q => Q(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[51]\,
      Q => Q(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[52]\,
      Q => Q(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[53]\,
      Q => Q(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[54]\,
      Q => Q(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[55]\,
      Q => Q(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[56]\,
      Q => Q(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[57]\,
      Q => Q(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[58]\,
      Q => Q(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[59]\,
      Q => Q(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[5]\,
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[60]\,
      Q => Q(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[61]\,
      Q => Q(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[62]\,
      Q => Q(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[63]\,
      Q => Q(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[6]\,
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[7]\,
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[8]\,
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[9]\,
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_31 is
  port (
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    \Accum_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_31 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_31 is
  signal \Accum_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[9]\ : STD_LOGIC;
begin
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(0),
      Q => \Accum_i_reg_n_0_[0]\,
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(10),
      Q => \Accum_i_reg_n_0_[10]\,
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(11),
      Q => \Accum_i_reg_n_0_[11]\,
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(12),
      Q => \Accum_i_reg_n_0_[12]\,
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(13),
      Q => \Accum_i_reg_n_0_[13]\,
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(14),
      Q => \Accum_i_reg_n_0_[14]\,
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(15),
      Q => \Accum_i_reg_n_0_[15]\,
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(16),
      Q => \Accum_i_reg_n_0_[16]\,
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(17),
      Q => \Accum_i_reg_n_0_[17]\,
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(18),
      Q => \Accum_i_reg_n_0_[18]\,
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(19),
      Q => \Accum_i_reg_n_0_[19]\,
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(1),
      Q => \Accum_i_reg_n_0_[1]\,
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(20),
      Q => \Accum_i_reg_n_0_[20]\,
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(21),
      Q => \Accum_i_reg_n_0_[21]\,
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(22),
      Q => \Accum_i_reg_n_0_[22]\,
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(23),
      Q => \Accum_i_reg_n_0_[23]\,
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(24),
      Q => \Accum_i_reg_n_0_[24]\,
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(25),
      Q => \Accum_i_reg_n_0_[25]\,
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(26),
      Q => \Accum_i_reg_n_0_[26]\,
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(27),
      Q => \Accum_i_reg_n_0_[27]\,
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(28),
      Q => \Accum_i_reg_n_0_[28]\,
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(29),
      Q => \Accum_i_reg_n_0_[29]\,
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(2),
      Q => \Accum_i_reg_n_0_[2]\,
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(30),
      Q => \Accum_i_reg_n_0_[30]\,
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(31),
      Q => \Accum_i_reg_n_0_[31]\,
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(32),
      Q => \Accum_i_reg_n_0_[32]\,
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(33),
      Q => \Accum_i_reg_n_0_[33]\,
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(34),
      Q => \Accum_i_reg_n_0_[34]\,
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(35),
      Q => \Accum_i_reg_n_0_[35]\,
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(36),
      Q => \Accum_i_reg_n_0_[36]\,
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(37),
      Q => \Accum_i_reg_n_0_[37]\,
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(38),
      Q => \Accum_i_reg_n_0_[38]\,
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(39),
      Q => \Accum_i_reg_n_0_[39]\,
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(3),
      Q => \Accum_i_reg_n_0_[3]\,
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(40),
      Q => \Accum_i_reg_n_0_[40]\,
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(41),
      Q => \Accum_i_reg_n_0_[41]\,
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(42),
      Q => \Accum_i_reg_n_0_[42]\,
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(43),
      Q => \Accum_i_reg_n_0_[43]\,
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(44),
      Q => \Accum_i_reg_n_0_[44]\,
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(45),
      Q => \Accum_i_reg_n_0_[45]\,
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(46),
      Q => \Accum_i_reg_n_0_[46]\,
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(47),
      Q => \Accum_i_reg_n_0_[47]\,
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(48),
      Q => \Accum_i_reg_n_0_[48]\,
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(49),
      Q => \Accum_i_reg_n_0_[49]\,
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(4),
      Q => \Accum_i_reg_n_0_[4]\,
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(50),
      Q => \Accum_i_reg_n_0_[50]\,
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(51),
      Q => \Accum_i_reg_n_0_[51]\,
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(52),
      Q => \Accum_i_reg_n_0_[52]\,
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(53),
      Q => \Accum_i_reg_n_0_[53]\,
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(54),
      Q => \Accum_i_reg_n_0_[54]\,
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(55),
      Q => \Accum_i_reg_n_0_[55]\,
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(56),
      Q => \Accum_i_reg_n_0_[56]\,
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(57),
      Q => \Accum_i_reg_n_0_[57]\,
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(58),
      Q => \Accum_i_reg_n_0_[58]\,
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(59),
      Q => \Accum_i_reg_n_0_[59]\,
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(5),
      Q => \Accum_i_reg_n_0_[5]\,
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(60),
      Q => \Accum_i_reg_n_0_[60]\,
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(61),
      Q => \Accum_i_reg_n_0_[61]\,
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(62),
      Q => \Accum_i_reg_n_0_[62]\,
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(63),
      Q => \Accum_i_reg_n_0_[63]\,
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(6),
      Q => \Accum_i_reg_n_0_[6]\,
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(7),
      Q => \Accum_i_reg_n_0_[7]\,
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(8),
      Q => \Accum_i_reg_n_0_[8]\,
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in,
      D => \Accum_i_reg[63]_0\(9),
      Q => \Accum_i_reg_n_0_[9]\,
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[0]\,
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[10]\,
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[11]\,
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[12]\,
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[13]\,
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[14]\,
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[15]\,
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[16]\,
      Q => Q(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[17]\,
      Q => Q(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[18]\,
      Q => Q(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[19]\,
      Q => Q(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[1]\,
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[20]\,
      Q => Q(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[21]\,
      Q => Q(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[22]\,
      Q => Q(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[23]\,
      Q => Q(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[24]\,
      Q => Q(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[25]\,
      Q => Q(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[26]\,
      Q => Q(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[27]\,
      Q => Q(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[28]\,
      Q => Q(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[29]\,
      Q => Q(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[2]\,
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[30]\,
      Q => Q(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[31]\,
      Q => Q(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[32]\,
      Q => Q(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[33]\,
      Q => Q(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[34]\,
      Q => Q(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[35]\,
      Q => Q(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[36]\,
      Q => Q(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[37]\,
      Q => Q(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[38]\,
      Q => Q(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[39]\,
      Q => Q(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[3]\,
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[40]\,
      Q => Q(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[41]\,
      Q => Q(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[42]\,
      Q => Q(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[43]\,
      Q => Q(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[44]\,
      Q => Q(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[45]\,
      Q => Q(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[46]\,
      Q => Q(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[47]\,
      Q => Q(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[48]\,
      Q => Q(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[49]\,
      Q => Q(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[4]\,
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[50]\,
      Q => Q(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[51]\,
      Q => Q(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[52]\,
      Q => Q(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[53]\,
      Q => Q(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[54]\,
      Q => Q(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[55]\,
      Q => Q(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[56]\,
      Q => Q(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[57]\,
      Q => Q(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[58]\,
      Q => Q(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[59]\,
      Q => Q(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[5]\,
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[60]\,
      Q => Q(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[61]\,
      Q => Q(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[62]\,
      Q => Q(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[63]\,
      Q => Q(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[6]\,
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[7]\,
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[8]\,
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[9]\,
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_32 is
  port (
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_3 : in STD_LOGIC;
    \Accum_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_32 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_32 is
  signal \Accum_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[9]\ : STD_LOGIC;
begin
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(0),
      Q => \Accum_i_reg_n_0_[0]\,
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(10),
      Q => \Accum_i_reg_n_0_[10]\,
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(11),
      Q => \Accum_i_reg_n_0_[11]\,
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(12),
      Q => \Accum_i_reg_n_0_[12]\,
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(13),
      Q => \Accum_i_reg_n_0_[13]\,
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(14),
      Q => \Accum_i_reg_n_0_[14]\,
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(15),
      Q => \Accum_i_reg_n_0_[15]\,
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(16),
      Q => \Accum_i_reg_n_0_[16]\,
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(17),
      Q => \Accum_i_reg_n_0_[17]\,
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(18),
      Q => \Accum_i_reg_n_0_[18]\,
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(19),
      Q => \Accum_i_reg_n_0_[19]\,
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(1),
      Q => \Accum_i_reg_n_0_[1]\,
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(20),
      Q => \Accum_i_reg_n_0_[20]\,
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(21),
      Q => \Accum_i_reg_n_0_[21]\,
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(22),
      Q => \Accum_i_reg_n_0_[22]\,
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(23),
      Q => \Accum_i_reg_n_0_[23]\,
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(24),
      Q => \Accum_i_reg_n_0_[24]\,
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(25),
      Q => \Accum_i_reg_n_0_[25]\,
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(26),
      Q => \Accum_i_reg_n_0_[26]\,
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(27),
      Q => \Accum_i_reg_n_0_[27]\,
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(28),
      Q => \Accum_i_reg_n_0_[28]\,
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(29),
      Q => \Accum_i_reg_n_0_[29]\,
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(2),
      Q => \Accum_i_reg_n_0_[2]\,
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(30),
      Q => \Accum_i_reg_n_0_[30]\,
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(31),
      Q => \Accum_i_reg_n_0_[31]\,
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(32),
      Q => \Accum_i_reg_n_0_[32]\,
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(33),
      Q => \Accum_i_reg_n_0_[33]\,
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(34),
      Q => \Accum_i_reg_n_0_[34]\,
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(35),
      Q => \Accum_i_reg_n_0_[35]\,
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(36),
      Q => \Accum_i_reg_n_0_[36]\,
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(37),
      Q => \Accum_i_reg_n_0_[37]\,
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(38),
      Q => \Accum_i_reg_n_0_[38]\,
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(39),
      Q => \Accum_i_reg_n_0_[39]\,
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(3),
      Q => \Accum_i_reg_n_0_[3]\,
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(40),
      Q => \Accum_i_reg_n_0_[40]\,
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(41),
      Q => \Accum_i_reg_n_0_[41]\,
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(42),
      Q => \Accum_i_reg_n_0_[42]\,
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(43),
      Q => \Accum_i_reg_n_0_[43]\,
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(44),
      Q => \Accum_i_reg_n_0_[44]\,
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(45),
      Q => \Accum_i_reg_n_0_[45]\,
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(46),
      Q => \Accum_i_reg_n_0_[46]\,
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(47),
      Q => \Accum_i_reg_n_0_[47]\,
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(48),
      Q => \Accum_i_reg_n_0_[48]\,
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(49),
      Q => \Accum_i_reg_n_0_[49]\,
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(4),
      Q => \Accum_i_reg_n_0_[4]\,
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(50),
      Q => \Accum_i_reg_n_0_[50]\,
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(51),
      Q => \Accum_i_reg_n_0_[51]\,
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(52),
      Q => \Accum_i_reg_n_0_[52]\,
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(53),
      Q => \Accum_i_reg_n_0_[53]\,
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(54),
      Q => \Accum_i_reg_n_0_[54]\,
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(55),
      Q => \Accum_i_reg_n_0_[55]\,
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(56),
      Q => \Accum_i_reg_n_0_[56]\,
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(57),
      Q => \Accum_i_reg_n_0_[57]\,
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(58),
      Q => \Accum_i_reg_n_0_[58]\,
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(59),
      Q => \Accum_i_reg_n_0_[59]\,
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(5),
      Q => \Accum_i_reg_n_0_[5]\,
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(60),
      Q => \Accum_i_reg_n_0_[60]\,
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(61),
      Q => \Accum_i_reg_n_0_[61]\,
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(62),
      Q => \Accum_i_reg_n_0_[62]\,
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(63),
      Q => \Accum_i_reg_n_0_[63]\,
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(6),
      Q => \Accum_i_reg_n_0_[6]\,
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(7),
      Q => \Accum_i_reg_n_0_[7]\,
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(8),
      Q => \Accum_i_reg_n_0_[8]\,
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_3,
      D => \Accum_i_reg[63]_0\(9),
      Q => \Accum_i_reg_n_0_[9]\,
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[0]\,
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[10]\,
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[11]\,
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[12]\,
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[13]\,
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[14]\,
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[15]\,
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[16]\,
      Q => Q(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[17]\,
      Q => Q(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[18]\,
      Q => Q(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[19]\,
      Q => Q(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[1]\,
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[20]\,
      Q => Q(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[21]\,
      Q => Q(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[22]\,
      Q => Q(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[23]\,
      Q => Q(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[24]\,
      Q => Q(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[25]\,
      Q => Q(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[26]\,
      Q => Q(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[27]\,
      Q => Q(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[28]\,
      Q => Q(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[29]\,
      Q => Q(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[2]\,
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[30]\,
      Q => Q(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[31]\,
      Q => Q(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[32]\,
      Q => Q(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[33]\,
      Q => Q(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[34]\,
      Q => Q(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[35]\,
      Q => Q(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[36]\,
      Q => Q(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[37]\,
      Q => Q(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[38]\,
      Q => Q(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[39]\,
      Q => Q(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[3]\,
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[40]\,
      Q => Q(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[41]\,
      Q => Q(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[42]\,
      Q => Q(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[43]\,
      Q => Q(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[44]\,
      Q => Q(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[45]\,
      Q => Q(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[46]\,
      Q => Q(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[47]\,
      Q => Q(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[48]\,
      Q => Q(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[49]\,
      Q => Q(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[4]\,
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[50]\,
      Q => Q(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[51]\,
      Q => Q(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[52]\,
      Q => Q(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[53]\,
      Q => Q(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[54]\,
      Q => Q(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[55]\,
      Q => Q(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[56]\,
      Q => Q(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[57]\,
      Q => Q(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[58]\,
      Q => Q(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[59]\,
      Q => Q(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[5]\,
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[60]\,
      Q => Q(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[61]\,
      Q => Q(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[62]\,
      Q => Q(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[63]\,
      Q => Q(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[6]\,
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[7]\,
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[8]\,
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[9]\,
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_33 is
  port (
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_1 : in STD_LOGIC;
    \Accum_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_33 : entity is "acc_sample";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_33 is
  signal \Accum_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \Accum_i_reg_n_0_[9]\ : STD_LOGIC;
begin
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(0),
      Q => \Accum_i_reg_n_0_[0]\,
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(10),
      Q => \Accum_i_reg_n_0_[10]\,
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(11),
      Q => \Accum_i_reg_n_0_[11]\,
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(12),
      Q => \Accum_i_reg_n_0_[12]\,
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(13),
      Q => \Accum_i_reg_n_0_[13]\,
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(14),
      Q => \Accum_i_reg_n_0_[14]\,
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(15),
      Q => \Accum_i_reg_n_0_[15]\,
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(16),
      Q => \Accum_i_reg_n_0_[16]\,
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(17),
      Q => \Accum_i_reg_n_0_[17]\,
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(18),
      Q => \Accum_i_reg_n_0_[18]\,
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(19),
      Q => \Accum_i_reg_n_0_[19]\,
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(1),
      Q => \Accum_i_reg_n_0_[1]\,
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(20),
      Q => \Accum_i_reg_n_0_[20]\,
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(21),
      Q => \Accum_i_reg_n_0_[21]\,
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(22),
      Q => \Accum_i_reg_n_0_[22]\,
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(23),
      Q => \Accum_i_reg_n_0_[23]\,
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(24),
      Q => \Accum_i_reg_n_0_[24]\,
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(25),
      Q => \Accum_i_reg_n_0_[25]\,
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(26),
      Q => \Accum_i_reg_n_0_[26]\,
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(27),
      Q => \Accum_i_reg_n_0_[27]\,
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(28),
      Q => \Accum_i_reg_n_0_[28]\,
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(29),
      Q => \Accum_i_reg_n_0_[29]\,
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(2),
      Q => \Accum_i_reg_n_0_[2]\,
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(30),
      Q => \Accum_i_reg_n_0_[30]\,
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(31),
      Q => \Accum_i_reg_n_0_[31]\,
      R => SR(0)
    );
\Accum_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(32),
      Q => \Accum_i_reg_n_0_[32]\,
      R => SR(0)
    );
\Accum_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(33),
      Q => \Accum_i_reg_n_0_[33]\,
      R => SR(0)
    );
\Accum_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(34),
      Q => \Accum_i_reg_n_0_[34]\,
      R => SR(0)
    );
\Accum_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(35),
      Q => \Accum_i_reg_n_0_[35]\,
      R => SR(0)
    );
\Accum_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(36),
      Q => \Accum_i_reg_n_0_[36]\,
      R => SR(0)
    );
\Accum_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(37),
      Q => \Accum_i_reg_n_0_[37]\,
      R => SR(0)
    );
\Accum_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(38),
      Q => \Accum_i_reg_n_0_[38]\,
      R => SR(0)
    );
\Accum_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(39),
      Q => \Accum_i_reg_n_0_[39]\,
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(3),
      Q => \Accum_i_reg_n_0_[3]\,
      R => SR(0)
    );
\Accum_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(40),
      Q => \Accum_i_reg_n_0_[40]\,
      R => SR(0)
    );
\Accum_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(41),
      Q => \Accum_i_reg_n_0_[41]\,
      R => SR(0)
    );
\Accum_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(42),
      Q => \Accum_i_reg_n_0_[42]\,
      R => SR(0)
    );
\Accum_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(43),
      Q => \Accum_i_reg_n_0_[43]\,
      R => SR(0)
    );
\Accum_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(44),
      Q => \Accum_i_reg_n_0_[44]\,
      R => SR(0)
    );
\Accum_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(45),
      Q => \Accum_i_reg_n_0_[45]\,
      R => SR(0)
    );
\Accum_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(46),
      Q => \Accum_i_reg_n_0_[46]\,
      R => SR(0)
    );
\Accum_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(47),
      Q => \Accum_i_reg_n_0_[47]\,
      R => SR(0)
    );
\Accum_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(48),
      Q => \Accum_i_reg_n_0_[48]\,
      R => SR(0)
    );
\Accum_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(49),
      Q => \Accum_i_reg_n_0_[49]\,
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(4),
      Q => \Accum_i_reg_n_0_[4]\,
      R => SR(0)
    );
\Accum_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(50),
      Q => \Accum_i_reg_n_0_[50]\,
      R => SR(0)
    );
\Accum_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(51),
      Q => \Accum_i_reg_n_0_[51]\,
      R => SR(0)
    );
\Accum_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(52),
      Q => \Accum_i_reg_n_0_[52]\,
      R => SR(0)
    );
\Accum_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(53),
      Q => \Accum_i_reg_n_0_[53]\,
      R => SR(0)
    );
\Accum_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(54),
      Q => \Accum_i_reg_n_0_[54]\,
      R => SR(0)
    );
\Accum_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(55),
      Q => \Accum_i_reg_n_0_[55]\,
      R => SR(0)
    );
\Accum_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(56),
      Q => \Accum_i_reg_n_0_[56]\,
      R => SR(0)
    );
\Accum_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(57),
      Q => \Accum_i_reg_n_0_[57]\,
      R => SR(0)
    );
\Accum_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(58),
      Q => \Accum_i_reg_n_0_[58]\,
      R => SR(0)
    );
\Accum_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(59),
      Q => \Accum_i_reg_n_0_[59]\,
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(5),
      Q => \Accum_i_reg_n_0_[5]\,
      R => SR(0)
    );
\Accum_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(60),
      Q => \Accum_i_reg_n_0_[60]\,
      R => SR(0)
    );
\Accum_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(61),
      Q => \Accum_i_reg_n_0_[61]\,
      R => SR(0)
    );
\Accum_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(62),
      Q => \Accum_i_reg_n_0_[62]\,
      R => SR(0)
    );
\Accum_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(63),
      Q => \Accum_i_reg_n_0_[63]\,
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(6),
      Q => \Accum_i_reg_n_0_[6]\,
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(7),
      Q => \Accum_i_reg_n_0_[7]\,
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(8),
      Q => \Accum_i_reg_n_0_[8]\,
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => p_0_in_1,
      D => \Accum_i_reg[63]_0\(9),
      Q => \Accum_i_reg_n_0_[9]\,
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[0]\,
      Q => Q(0),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[10]\,
      Q => Q(10),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[11]\,
      Q => Q(11),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[12]\,
      Q => Q(12),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[13]\,
      Q => Q(13),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[14]\,
      Q => Q(14),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[15]\,
      Q => Q(15),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[16]\,
      Q => Q(16),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[17]\,
      Q => Q(17),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[18]\,
      Q => Q(18),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[19]\,
      Q => Q(19),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[1]\,
      Q => Q(1),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[20]\,
      Q => Q(20),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[21]\,
      Q => Q(21),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[22]\,
      Q => Q(22),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[23]\,
      Q => Q(23),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[24]\,
      Q => Q(24),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[25]\,
      Q => Q(25),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[26]\,
      Q => Q(26),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[27]\,
      Q => Q(27),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[28]\,
      Q => Q(28),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[29]\,
      Q => Q(29),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[2]\,
      Q => Q(2),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[30]\,
      Q => Q(30),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[31]\,
      Q => Q(31),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[32]\,
      Q => Q(32),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[33]\,
      Q => Q(33),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[34]\,
      Q => Q(34),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[35]\,
      Q => Q(35),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[36]\,
      Q => Q(36),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[37]\,
      Q => Q(37),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[38]\,
      Q => Q(38),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[39]\,
      Q => Q(39),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[3]\,
      Q => Q(3),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[40]\,
      Q => Q(40),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[41]\,
      Q => Q(41),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[42]\,
      Q => Q(42),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[43]\,
      Q => Q(43),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[44]\,
      Q => Q(44),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[45]\,
      Q => Q(45),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[46]\,
      Q => Q(46),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[47]\,
      Q => Q(47),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[48]\,
      Q => Q(48),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[49]\,
      Q => Q(49),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[4]\,
      Q => Q(4),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[50]\,
      Q => Q(50),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[51]\,
      Q => Q(51),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[52]\,
      Q => Q(52),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[53]\,
      Q => Q(53),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[54]\,
      Q => Q(54),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[55]\,
      Q => Q(55),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[56]\,
      Q => Q(56),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[57]\,
      Q => Q(57),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[58]\,
      Q => Q(58),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[59]\,
      Q => Q(59),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[5]\,
      Q => Q(5),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[60]\,
      Q => Q(60),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[61]\,
      Q => Q(61),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[62]\,
      Q => Q(62),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[63]\,
      Q => Q(63),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[6]\,
      Q => Q(6),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[7]\,
      Q => Q(7),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[8]\,
      Q => Q(8),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \Accum_i_reg_n_0_[9]\,
      Q => Q(9),
      R => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_axi_araddr[7]\ : out STD_LOGIC;
    Count_Out_i : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \Count_Out_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    sample_reg_rd_first : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_Out_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    mon_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter is
  signal \Count_Out_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[13]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[17]_i_3_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[17]_i_3_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[17]_i_3_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[18]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[21]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[22]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[25]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[25]_i_3_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[25]_i_3_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[25]_i_3_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[26]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[27]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[29]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[29]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[30]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_8_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[9]_i_3_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[9]_i_3_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\Count_Out_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \Count_Out_i_reg[0]_0\,
      I1 => p_1_in,
      I2 => \^q\(0),
      O => \p_1_in__0\(0)
    );
\Count_Out_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \Count_Out_i_reg[0]_0\,
      I1 => p_1_in,
      I2 => sample_reg_rd_first,
      O => \Count_Out_i[31]_i_1_n_0\
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \p_1_in__0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(9),
      Q => \^q\(10),
      R => SR(0)
    );
\Count_Out_i_reg[10]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[10]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(10),
      I4 => \Count_Out_i_reg[9]_i_2_n_2\,
      O51 => Count_Out_i(9),
      O52 => \Count_Out_i_reg[10]_i_2_n_2\,
      PROP => \Count_Out_i_reg[10]_i_2_n_3\
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(10),
      Q => \^q\(11),
      R => SR(0)
    );
\Count_Out_i_reg[11]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[11]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(11),
      I4 => \Count_Out_i_reg[17]_i_3_n_0\,
      O51 => Count_Out_i(10),
      O52 => \Count_Out_i_reg[11]_i_2_n_2\,
      PROP => \Count_Out_i_reg[11]_i_2_n_3\
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(11),
      Q => \^q\(12),
      R => SR(0)
    );
\Count_Out_i_reg[12]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[12]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(12),
      I4 => \Count_Out_i_reg[11]_i_2_n_2\,
      O51 => Count_Out_i(11),
      O52 => \Count_Out_i_reg[12]_i_2_n_2\,
      PROP => \Count_Out_i_reg[12]_i_2_n_3\
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(12),
      Q => \^q\(13),
      R => SR(0)
    );
\Count_Out_i_reg[13]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[13]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(13),
      I4 => \Count_Out_i_reg[17]_i_3_n_1\,
      O51 => Count_Out_i(12),
      O52 => \Count_Out_i_reg[13]_i_2_n_2\,
      PROP => \Count_Out_i_reg[13]_i_2_n_3\
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(13),
      Q => \^q\(14),
      R => SR(0)
    );
\Count_Out_i_reg[14]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[14]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(14),
      I4 => \Count_Out_i_reg[13]_i_2_n_2\,
      O51 => Count_Out_i(13),
      O52 => \Count_Out_i_reg[14]_i_2_n_2\,
      PROP => \Count_Out_i_reg[14]_i_2_n_3\
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(14),
      Q => \^q\(15),
      R => SR(0)
    );
\Count_Out_i_reg[15]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[15]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(15),
      I4 => \Count_Out_i_reg[17]_i_3_n_2\,
      O51 => Count_Out_i(14),
      O52 => \Count_Out_i_reg[15]_i_2_n_2\,
      PROP => \Count_Out_i_reg[15]_i_2_n_3\
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(15),
      Q => \^q\(16),
      R => SR(0)
    );
\Count_Out_i_reg[16]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[16]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(16),
      I4 => \Count_Out_i_reg[15]_i_2_n_2\,
      O51 => Count_Out_i(15),
      O52 => \Count_Out_i_reg[16]_i_2_n_2\,
      PROP => \Count_Out_i_reg[16]_i_2_n_3\
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(16),
      Q => \^q\(17),
      R => SR(0)
    );
\Count_Out_i_reg[17]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[17]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(17),
      I4 => \Count_Out_i_reg[17]_i_3_n_3\,
      O51 => Count_Out_i(16),
      O52 => \Count_Out_i_reg[17]_i_2_n_2\,
      PROP => \Count_Out_i_reg[17]_i_2_n_3\
    );
\Count_Out_i_reg[17]_i_3\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Count_Out_i_reg[9]_i_3_n_3\,
      COUTB => \Count_Out_i_reg[17]_i_3_n_0\,
      COUTD => \Count_Out_i_reg[17]_i_3_n_1\,
      COUTF => \Count_Out_i_reg[17]_i_3_n_2\,
      COUTH => \Count_Out_i_reg[17]_i_3_n_3\,
      CYA => \Count_Out_i_reg[9]_i_2_n_2\,
      CYB => \Count_Out_i_reg[10]_i_2_n_2\,
      CYC => \Count_Out_i_reg[11]_i_2_n_2\,
      CYD => \Count_Out_i_reg[12]_i_2_n_2\,
      CYE => \Count_Out_i_reg[13]_i_2_n_2\,
      CYF => \Count_Out_i_reg[14]_i_2_n_2\,
      CYG => \Count_Out_i_reg[15]_i_2_n_2\,
      CYH => \Count_Out_i_reg[16]_i_2_n_2\,
      GEA => \Count_Out_i_reg[9]_i_2_n_0\,
      GEB => \Count_Out_i_reg[10]_i_2_n_0\,
      GEC => \Count_Out_i_reg[11]_i_2_n_0\,
      GED => \Count_Out_i_reg[12]_i_2_n_0\,
      GEE => \Count_Out_i_reg[13]_i_2_n_0\,
      GEF => \Count_Out_i_reg[14]_i_2_n_0\,
      GEG => \Count_Out_i_reg[15]_i_2_n_0\,
      GEH => \Count_Out_i_reg[16]_i_2_n_0\,
      PROPA => \Count_Out_i_reg[9]_i_2_n_3\,
      PROPB => \Count_Out_i_reg[10]_i_2_n_3\,
      PROPC => \Count_Out_i_reg[11]_i_2_n_3\,
      PROPD => \Count_Out_i_reg[12]_i_2_n_3\,
      PROPE => \Count_Out_i_reg[13]_i_2_n_3\,
      PROPF => \Count_Out_i_reg[14]_i_2_n_3\,
      PROPG => \Count_Out_i_reg[15]_i_2_n_3\,
      PROPH => \Count_Out_i_reg[16]_i_2_n_3\
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(17),
      Q => \^q\(18),
      R => SR(0)
    );
\Count_Out_i_reg[18]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[18]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(18),
      I4 => \Count_Out_i_reg[17]_i_2_n_2\,
      O51 => Count_Out_i(17),
      O52 => \Count_Out_i_reg[18]_i_2_n_2\,
      PROP => \Count_Out_i_reg[18]_i_2_n_3\
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(18),
      Q => \^q\(19),
      R => SR(0)
    );
\Count_Out_i_reg[19]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[19]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(19),
      I4 => \Count_Out_i_reg[25]_i_3_n_0\,
      O51 => Count_Out_i(18),
      O52 => \Count_Out_i_reg[19]_i_2_n_2\,
      PROP => \Count_Out_i_reg[19]_i_2_n_3\
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(0),
      Q => \^q\(1),
      R => SR(0)
    );
\Count_Out_i_reg[1]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[1]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(1),
      I4 => \^q\(0),
      O51 => Count_Out_i(0),
      O52 => \Count_Out_i_reg[1]_i_2_n_2\,
      PROP => \Count_Out_i_reg[1]_i_2_n_3\
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(19),
      Q => \^q\(20),
      R => SR(0)
    );
\Count_Out_i_reg[20]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[20]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(20),
      I4 => \Count_Out_i_reg[19]_i_2_n_2\,
      O51 => Count_Out_i(19),
      O52 => \Count_Out_i_reg[20]_i_2_n_2\,
      PROP => \Count_Out_i_reg[20]_i_2_n_3\
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(20),
      Q => \^q\(21),
      R => SR(0)
    );
\Count_Out_i_reg[21]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[21]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(21),
      I4 => \Count_Out_i_reg[25]_i_3_n_1\,
      O51 => Count_Out_i(20),
      O52 => \Count_Out_i_reg[21]_i_2_n_2\,
      PROP => \Count_Out_i_reg[21]_i_2_n_3\
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(21),
      Q => \^q\(22),
      R => SR(0)
    );
\Count_Out_i_reg[22]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[22]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(22),
      I4 => \Count_Out_i_reg[21]_i_2_n_2\,
      O51 => Count_Out_i(21),
      O52 => \Count_Out_i_reg[22]_i_2_n_2\,
      PROP => \Count_Out_i_reg[22]_i_2_n_3\
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(22),
      Q => \^q\(23),
      R => SR(0)
    );
\Count_Out_i_reg[23]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[23]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(23),
      I4 => \Count_Out_i_reg[25]_i_3_n_2\,
      O51 => Count_Out_i(22),
      O52 => \Count_Out_i_reg[23]_i_2_n_2\,
      PROP => \Count_Out_i_reg[23]_i_2_n_3\
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(23),
      Q => \^q\(24),
      R => SR(0)
    );
\Count_Out_i_reg[24]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[24]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(24),
      I4 => \Count_Out_i_reg[23]_i_2_n_2\,
      O51 => Count_Out_i(23),
      O52 => \Count_Out_i_reg[24]_i_2_n_2\,
      PROP => \Count_Out_i_reg[24]_i_2_n_3\
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(24),
      Q => \^q\(25),
      R => SR(0)
    );
\Count_Out_i_reg[25]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[25]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(25),
      I4 => \Count_Out_i_reg[25]_i_3_n_3\,
      O51 => Count_Out_i(24),
      O52 => \Count_Out_i_reg[25]_i_2_n_2\,
      PROP => \Count_Out_i_reg[25]_i_2_n_3\
    );
\Count_Out_i_reg[25]_i_3\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Count_Out_i_reg[17]_i_3_n_3\,
      COUTB => \Count_Out_i_reg[25]_i_3_n_0\,
      COUTD => \Count_Out_i_reg[25]_i_3_n_1\,
      COUTF => \Count_Out_i_reg[25]_i_3_n_2\,
      COUTH => \Count_Out_i_reg[25]_i_3_n_3\,
      CYA => \Count_Out_i_reg[17]_i_2_n_2\,
      CYB => \Count_Out_i_reg[18]_i_2_n_2\,
      CYC => \Count_Out_i_reg[19]_i_2_n_2\,
      CYD => \Count_Out_i_reg[20]_i_2_n_2\,
      CYE => \Count_Out_i_reg[21]_i_2_n_2\,
      CYF => \Count_Out_i_reg[22]_i_2_n_2\,
      CYG => \Count_Out_i_reg[23]_i_2_n_2\,
      CYH => \Count_Out_i_reg[24]_i_2_n_2\,
      GEA => \Count_Out_i_reg[17]_i_2_n_0\,
      GEB => \Count_Out_i_reg[18]_i_2_n_0\,
      GEC => \Count_Out_i_reg[19]_i_2_n_0\,
      GED => \Count_Out_i_reg[20]_i_2_n_0\,
      GEE => \Count_Out_i_reg[21]_i_2_n_0\,
      GEF => \Count_Out_i_reg[22]_i_2_n_0\,
      GEG => \Count_Out_i_reg[23]_i_2_n_0\,
      GEH => \Count_Out_i_reg[24]_i_2_n_0\,
      PROPA => \Count_Out_i_reg[17]_i_2_n_3\,
      PROPB => \Count_Out_i_reg[18]_i_2_n_3\,
      PROPC => \Count_Out_i_reg[19]_i_2_n_3\,
      PROPD => \Count_Out_i_reg[20]_i_2_n_3\,
      PROPE => \Count_Out_i_reg[21]_i_2_n_3\,
      PROPF => \Count_Out_i_reg[22]_i_2_n_3\,
      PROPG => \Count_Out_i_reg[23]_i_2_n_3\,
      PROPH => \Count_Out_i_reg[24]_i_2_n_3\
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(25),
      Q => \^q\(26),
      R => SR(0)
    );
\Count_Out_i_reg[26]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[26]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(26),
      I4 => \Count_Out_i_reg[25]_i_2_n_2\,
      O51 => Count_Out_i(25),
      O52 => \Count_Out_i_reg[26]_i_2_n_2\,
      PROP => \Count_Out_i_reg[26]_i_2_n_3\
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(26),
      Q => \^q\(27),
      R => SR(0)
    );
\Count_Out_i_reg[27]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[27]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(27),
      I4 => \Count_Out_i_reg[31]_i_9_n_0\,
      O51 => Count_Out_i(26),
      O52 => \Count_Out_i_reg[27]_i_2_n_2\,
      PROP => \Count_Out_i_reg[27]_i_2_n_3\
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(27),
      Q => \^q\(28),
      R => SR(0)
    );
\Count_Out_i_reg[28]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[28]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(28),
      I4 => \Count_Out_i_reg[27]_i_2_n_2\,
      O51 => Count_Out_i(27),
      O52 => \Count_Out_i_reg[28]_i_2_n_2\,
      PROP => \Count_Out_i_reg[28]_i_2_n_3\
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(28),
      Q => \^q\(29),
      R => SR(0)
    );
\Count_Out_i_reg[29]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[29]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(29),
      I4 => \Count_Out_i_reg[31]_i_9_n_1\,
      O51 => Count_Out_i(28),
      O52 => \Count_Out_i_reg[29]_i_2_n_2\,
      PROP => \Count_Out_i_reg[29]_i_2_n_3\
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(1),
      Q => \^q\(2),
      R => SR(0)
    );
\Count_Out_i_reg[2]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[2]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(2),
      I4 => \Count_Out_i_reg[1]_i_2_n_2\,
      O51 => Count_Out_i(1),
      O52 => \Count_Out_i_reg[2]_i_2_n_2\,
      PROP => \Count_Out_i_reg[2]_i_2_n_3\
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(29),
      Q => \^q\(30),
      R => SR(0)
    );
\Count_Out_i_reg[30]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[30]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(30),
      I4 => \Count_Out_i_reg[29]_i_2_n_2\,
      O51 => Count_Out_i(29),
      O52 => \Count_Out_i_reg[30]_i_2_n_2\,
      PROP => \Count_Out_i_reg[30]_i_2_n_3\
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(30),
      Q => \^q\(31),
      R => SR(0)
    );
\Count_Out_i_reg[31]_i_10\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"00000000FF000000"
    )
        port map (
      GE => \Count_Out_i_reg[31]_i_10_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => '0',
      I4 => '0',
      O51 => \Count_Out_i_reg[31]_i_10_n_1\,
      O52 => \Count_Out_i_reg[31]_i_10_n_2\,
      PROP => \Count_Out_i_reg[31]_i_10_n_3\
    );
\Count_Out_i_reg[31]_i_8\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00FF0000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[31]_i_8_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(31),
      I4 => \Count_Out_i_reg[31]_i_9_n_2\,
      O51 => Count_Out_i(30),
      O52 => \Count_Out_i_reg[31]_i_8_n_2\,
      PROP => \Count_Out_i_reg[31]_i_8_n_3\
    );
\Count_Out_i_reg[31]_i_9\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Count_Out_i_reg[25]_i_3_n_3\,
      COUTB => \Count_Out_i_reg[31]_i_9_n_0\,
      COUTD => \Count_Out_i_reg[31]_i_9_n_1\,
      COUTF => \Count_Out_i_reg[31]_i_9_n_2\,
      COUTH => \Count_Out_i_reg[31]_i_9_n_3\,
      CYA => \Count_Out_i_reg[25]_i_2_n_2\,
      CYB => \Count_Out_i_reg[26]_i_2_n_2\,
      CYC => \Count_Out_i_reg[27]_i_2_n_2\,
      CYD => \Count_Out_i_reg[28]_i_2_n_2\,
      CYE => \Count_Out_i_reg[29]_i_2_n_2\,
      CYF => \Count_Out_i_reg[30]_i_2_n_2\,
      CYG => \Count_Out_i_reg[31]_i_8_n_2\,
      CYH => \Count_Out_i_reg[31]_i_10_n_2\,
      GEA => \Count_Out_i_reg[25]_i_2_n_0\,
      GEB => \Count_Out_i_reg[26]_i_2_n_0\,
      GEC => \Count_Out_i_reg[27]_i_2_n_0\,
      GED => \Count_Out_i_reg[28]_i_2_n_0\,
      GEE => \Count_Out_i_reg[29]_i_2_n_0\,
      GEF => \Count_Out_i_reg[30]_i_2_n_0\,
      GEG => \Count_Out_i_reg[31]_i_8_n_0\,
      GEH => \Count_Out_i_reg[31]_i_10_n_0\,
      PROPA => \Count_Out_i_reg[25]_i_2_n_3\,
      PROPB => \Count_Out_i_reg[26]_i_2_n_3\,
      PROPC => \Count_Out_i_reg[27]_i_2_n_3\,
      PROPD => \Count_Out_i_reg[28]_i_2_n_3\,
      PROPE => \Count_Out_i_reg[29]_i_2_n_3\,
      PROPF => \Count_Out_i_reg[30]_i_2_n_3\,
      PROPG => \Count_Out_i_reg[31]_i_8_n_3\,
      PROPH => \Count_Out_i_reg[31]_i_10_n_3\
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(2),
      Q => \^q\(3),
      R => SR(0)
    );
\Count_Out_i_reg[3]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[3]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(3),
      I4 => \Count_Out_i_reg[9]_i_3_n_0\,
      O51 => Count_Out_i(2),
      O52 => \Count_Out_i_reg[3]_i_2_n_2\,
      PROP => \Count_Out_i_reg[3]_i_2_n_3\
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(3),
      Q => \^q\(4),
      R => SR(0)
    );
\Count_Out_i_reg[4]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[4]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(4),
      I4 => \Count_Out_i_reg[3]_i_2_n_2\,
      O51 => Count_Out_i(3),
      O52 => \Count_Out_i_reg[4]_i_2_n_2\,
      PROP => \Count_Out_i_reg[4]_i_2_n_3\
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(4),
      Q => \^q\(5),
      R => SR(0)
    );
\Count_Out_i_reg[5]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[5]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(5),
      I4 => \Count_Out_i_reg[9]_i_3_n_1\,
      O51 => Count_Out_i(4),
      O52 => \Count_Out_i_reg[5]_i_2_n_2\,
      PROP => \Count_Out_i_reg[5]_i_2_n_3\
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(5),
      Q => \^q\(6),
      R => SR(0)
    );
\Count_Out_i_reg[6]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[6]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(6),
      I4 => \Count_Out_i_reg[5]_i_2_n_2\,
      O51 => Count_Out_i(5),
      O52 => \Count_Out_i_reg[6]_i_2_n_2\,
      PROP => \Count_Out_i_reg[6]_i_2_n_3\
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(6),
      Q => \^q\(7),
      R => SR(0)
    );
\Count_Out_i_reg[7]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[7]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(7),
      I4 => \Count_Out_i_reg[9]_i_3_n_2\,
      O51 => Count_Out_i(6),
      O52 => \Count_Out_i_reg[7]_i_2_n_2\,
      PROP => \Count_Out_i_reg[7]_i_2_n_3\
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(7),
      Q => \^q\(8),
      R => SR(0)
    );
\Count_Out_i_reg[8]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[8]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(8),
      I4 => \Count_Out_i_reg[7]_i_2_n_2\,
      O51 => Count_Out_i(7),
      O52 => \Count_Out_i_reg[8]_i_2_n_2\,
      PROP => \Count_Out_i_reg[8]_i_2_n_3\
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \Count_Out_i[31]_i_1_n_0\,
      D => \Count_Out_i_reg[31]_0\(8),
      Q => \^q\(9),
      R => SR(0)
    );
\Count_Out_i_reg[9]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF00000000FFFF00"
    )
        port map (
      GE => \Count_Out_i_reg[9]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => \^q\(9),
      I4 => \Count_Out_i_reg[9]_i_3_n_3\,
      O51 => Count_Out_i(8),
      O52 => \Count_Out_i_reg[9]_i_2_n_2\,
      PROP => \Count_Out_i_reg[9]_i_2_n_3\
    );
\Count_Out_i_reg[9]_i_3\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \^q\(0),
      COUTB => \Count_Out_i_reg[9]_i_3_n_0\,
      COUTD => \Count_Out_i_reg[9]_i_3_n_1\,
      COUTF => \Count_Out_i_reg[9]_i_3_n_2\,
      COUTH => \Count_Out_i_reg[9]_i_3_n_3\,
      CYA => \Count_Out_i_reg[1]_i_2_n_2\,
      CYB => \Count_Out_i_reg[2]_i_2_n_2\,
      CYC => \Count_Out_i_reg[3]_i_2_n_2\,
      CYD => \Count_Out_i_reg[4]_i_2_n_2\,
      CYE => \Count_Out_i_reg[5]_i_2_n_2\,
      CYF => \Count_Out_i_reg[6]_i_2_n_2\,
      CYG => \Count_Out_i_reg[7]_i_2_n_2\,
      CYH => \Count_Out_i_reg[8]_i_2_n_2\,
      GEA => \Count_Out_i_reg[1]_i_2_n_0\,
      GEB => \Count_Out_i_reg[2]_i_2_n_0\,
      GEC => \Count_Out_i_reg[3]_i_2_n_0\,
      GED => \Count_Out_i_reg[4]_i_2_n_0\,
      GEE => \Count_Out_i_reg[5]_i_2_n_0\,
      GEF => \Count_Out_i_reg[6]_i_2_n_0\,
      GEG => \Count_Out_i_reg[7]_i_2_n_0\,
      GEH => \Count_Out_i_reg[8]_i_2_n_0\,
      PROPA => \Count_Out_i_reg[1]_i_2_n_3\,
      PROPB => \Count_Out_i_reg[2]_i_2_n_3\,
      PROPC => \Count_Out_i_reg[3]_i_2_n_3\,
      PROPD => \Count_Out_i_reg[4]_i_2_n_3\,
      PROPE => \Count_Out_i_reg[5]_i_2_n_3\,
      PROPF => \Count_Out_i_reg[6]_i_2_n_3\,
      PROPG => \Count_Out_i_reg[7]_i_2_n_3\,
      PROPH => \Count_Out_i_reg[8]_i_2_n_3\
    );
\register_select[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_araddr(2),
      I2 => s_axi_araddr(1),
      I3 => s_axi_araddr(0),
      O => \s_axi_araddr[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_calc is
  port (
    Read_Byte_Cnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wtrans_Cnt_En : out STD_LOGIC;
    Rtrans_Cnt_En : out STD_LOGIC;
    Write_Beat_Cnt_En : out STD_LOGIC;
    Read_Beat_Cnt_En : out STD_LOGIC;
    Read_Latency_En : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in_0 : out STD_LOGIC;
    \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Write_Byte_Cnt_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mon_clk : in STD_LOGIC;
    Wtrans_Cnt_En0 : in STD_LOGIC;
    Rtrans_Cnt_En0 : in STD_LOGIC;
    Write_Beat_Cnt_En0 : in STD_LOGIC;
    Read_Beat_Cnt_En0 : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Write_Byte_Cnt_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\ : in STD_LOGIC_VECTOR ( 255 downto 0 );
    \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_calc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_calc is
  signal \Accum_i[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[63]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_5__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_5__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_5__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_5_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__5_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__5_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__6_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__6_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2__2_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_no_min_max.read_outstanding_int_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_no_min_max.write_outstanding_int_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_0_in_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Accum_i[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Accum_i[0]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Accum_i[1]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Accum_i[1]_i_2__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Accum_i[63]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Accum_i[63]_i_3__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \GEN_NO_MIN_MAX.Read_Outstanding_Int[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_NO_MIN_MAX.Write_Outstanding_Int[0]_i_1\ : label is "soft_lutpair12";
begin
  \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_0\(7 downto 0) <= \^gen_no_min_max.read_outstanding_int_reg[7]_0\(7 downto 0);
  \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_0\(7 downto 0) <= \^gen_no_min_max.write_outstanding_int_reg[7]_0\(7 downto 0);
  p_0_in <= \^p_0_in\;
  p_0_in_0 <= \^p_0_in_0\;
\Accum_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => Q(0),
      O => D(0)
    );
\Accum_i[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^p_0_in_0\,
      I1 => \Accum_i_reg[63]_0\(0),
      O => \Accum_i_reg[63]\(0)
    );
\Accum_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => Q(0),
      O => \Accum_i[1]_i_2_n_0\
    );
\Accum_i[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_0_in_0\,
      I1 => \Accum_i_reg[63]_0\(0),
      O => \Accum_i[1]_i_2__0_n_0\
    );
\Accum_i[63]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \Accum_i[63]_i_3_n_0\,
      I2 => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(2),
      I3 => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(1),
      I4 => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(4),
      I5 => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(3),
      O => \^p_0_in\
    );
\Accum_i[63]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \Accum_i[63]_i_3__0_n_0\,
      I2 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(2),
      I3 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(1),
      I4 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(4),
      I5 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(3),
      O => \^p_0_in_0\
    );
\Accum_i[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(6),
      I1 => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(5),
      I2 => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(0),
      I3 => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(7),
      O => \Accum_i[63]_i_3_n_0\
    );
\Accum_i[63]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(6),
      I1 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(5),
      I2 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(0),
      I3 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(7),
      O => \Accum_i[63]_i_3__0_n_0\
    );
\Accum_i_reg[10]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[10]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(10),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[9]_i_1__5_n_2\,
      O51 => D(10),
      O52 => \Accum_i_reg[10]_i_1__5_n_2\,
      PROP => \Accum_i_reg[10]_i_1__5_n_3\
    );
\Accum_i_reg[10]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[10]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(10),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[9]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(10),
      O52 => \Accum_i_reg[10]_i_1__6_n_2\,
      PROP => \Accum_i_reg[10]_i_1__6_n_3\
    );
\Accum_i_reg[11]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[11]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(11),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[17]_i_2__1_n_0\,
      O51 => D(11),
      O52 => \Accum_i_reg[11]_i_1__5_n_2\,
      PROP => \Accum_i_reg[11]_i_1__5_n_3\
    );
\Accum_i_reg[11]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[11]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(11),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[17]_i_2__2_n_0\,
      O51 => \Accum_i_reg[63]\(11),
      O52 => \Accum_i_reg[11]_i_1__6_n_2\,
      PROP => \Accum_i_reg[11]_i_1__6_n_3\
    );
\Accum_i_reg[12]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[12]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(12),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[11]_i_1__5_n_2\,
      O51 => D(12),
      O52 => \Accum_i_reg[12]_i_1__5_n_2\,
      PROP => \Accum_i_reg[12]_i_1__5_n_3\
    );
\Accum_i_reg[12]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[12]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(12),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[11]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(12),
      O52 => \Accum_i_reg[12]_i_1__6_n_2\,
      PROP => \Accum_i_reg[12]_i_1__6_n_3\
    );
\Accum_i_reg[13]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[13]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(13),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[17]_i_2__1_n_1\,
      O51 => D(13),
      O52 => \Accum_i_reg[13]_i_1__5_n_2\,
      PROP => \Accum_i_reg[13]_i_1__5_n_3\
    );
\Accum_i_reg[13]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[13]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(13),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[17]_i_2__2_n_1\,
      O51 => \Accum_i_reg[63]\(13),
      O52 => \Accum_i_reg[13]_i_1__6_n_2\,
      PROP => \Accum_i_reg[13]_i_1__6_n_3\
    );
\Accum_i_reg[14]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[14]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(14),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[13]_i_1__5_n_2\,
      O51 => D(14),
      O52 => \Accum_i_reg[14]_i_1__5_n_2\,
      PROP => \Accum_i_reg[14]_i_1__5_n_3\
    );
\Accum_i_reg[14]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[14]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(14),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[13]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(14),
      O52 => \Accum_i_reg[14]_i_1__6_n_2\,
      PROP => \Accum_i_reg[14]_i_1__6_n_3\
    );
\Accum_i_reg[15]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[15]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(15),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[17]_i_2__1_n_2\,
      O51 => D(15),
      O52 => \Accum_i_reg[15]_i_1__5_n_2\,
      PROP => \Accum_i_reg[15]_i_1__5_n_3\
    );
\Accum_i_reg[15]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[15]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(15),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[17]_i_2__2_n_2\,
      O51 => \Accum_i_reg[63]\(15),
      O52 => \Accum_i_reg[15]_i_1__6_n_2\,
      PROP => \Accum_i_reg[15]_i_1__6_n_3\
    );
\Accum_i_reg[16]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[16]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(16),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[15]_i_1__5_n_2\,
      O51 => D(16),
      O52 => \Accum_i_reg[16]_i_1__5_n_2\,
      PROP => \Accum_i_reg[16]_i_1__5_n_3\
    );
\Accum_i_reg[16]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[16]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(16),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[15]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(16),
      O52 => \Accum_i_reg[16]_i_1__6_n_2\,
      PROP => \Accum_i_reg[16]_i_1__6_n_3\
    );
\Accum_i_reg[17]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[17]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(17),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[17]_i_2__1_n_3\,
      O51 => D(17),
      O52 => \Accum_i_reg[17]_i_1__5_n_2\,
      PROP => \Accum_i_reg[17]_i_1__5_n_3\
    );
\Accum_i_reg[17]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[17]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(17),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[17]_i_2__2_n_3\,
      O51 => \Accum_i_reg[63]\(17),
      O52 => \Accum_i_reg[17]_i_1__6_n_2\,
      PROP => \Accum_i_reg[17]_i_1__6_n_3\
    );
\Accum_i_reg[17]_i_2__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[9]_i_2__1_n_3\,
      COUTB => \Accum_i_reg[17]_i_2__1_n_0\,
      COUTD => \Accum_i_reg[17]_i_2__1_n_1\,
      COUTF => \Accum_i_reg[17]_i_2__1_n_2\,
      COUTH => \Accum_i_reg[17]_i_2__1_n_3\,
      CYA => \Accum_i_reg[9]_i_1__5_n_2\,
      CYB => \Accum_i_reg[10]_i_1__5_n_2\,
      CYC => \Accum_i_reg[11]_i_1__5_n_2\,
      CYD => \Accum_i_reg[12]_i_1__5_n_2\,
      CYE => \Accum_i_reg[13]_i_1__5_n_2\,
      CYF => \Accum_i_reg[14]_i_1__5_n_2\,
      CYG => \Accum_i_reg[15]_i_1__5_n_2\,
      CYH => \Accum_i_reg[16]_i_1__5_n_2\,
      GEA => \Accum_i_reg[9]_i_1__5_n_0\,
      GEB => \Accum_i_reg[10]_i_1__5_n_0\,
      GEC => \Accum_i_reg[11]_i_1__5_n_0\,
      GED => \Accum_i_reg[12]_i_1__5_n_0\,
      GEE => \Accum_i_reg[13]_i_1__5_n_0\,
      GEF => \Accum_i_reg[14]_i_1__5_n_0\,
      GEG => \Accum_i_reg[15]_i_1__5_n_0\,
      GEH => \Accum_i_reg[16]_i_1__5_n_0\,
      PROPA => \Accum_i_reg[9]_i_1__5_n_3\,
      PROPB => \Accum_i_reg[10]_i_1__5_n_3\,
      PROPC => \Accum_i_reg[11]_i_1__5_n_3\,
      PROPD => \Accum_i_reg[12]_i_1__5_n_3\,
      PROPE => \Accum_i_reg[13]_i_1__5_n_3\,
      PROPF => \Accum_i_reg[14]_i_1__5_n_3\,
      PROPG => \Accum_i_reg[15]_i_1__5_n_3\,
      PROPH => \Accum_i_reg[16]_i_1__5_n_3\
    );
\Accum_i_reg[17]_i_2__2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[9]_i_2__2_n_3\,
      COUTB => \Accum_i_reg[17]_i_2__2_n_0\,
      COUTD => \Accum_i_reg[17]_i_2__2_n_1\,
      COUTF => \Accum_i_reg[17]_i_2__2_n_2\,
      COUTH => \Accum_i_reg[17]_i_2__2_n_3\,
      CYA => \Accum_i_reg[9]_i_1__6_n_2\,
      CYB => \Accum_i_reg[10]_i_1__6_n_2\,
      CYC => \Accum_i_reg[11]_i_1__6_n_2\,
      CYD => \Accum_i_reg[12]_i_1__6_n_2\,
      CYE => \Accum_i_reg[13]_i_1__6_n_2\,
      CYF => \Accum_i_reg[14]_i_1__6_n_2\,
      CYG => \Accum_i_reg[15]_i_1__6_n_2\,
      CYH => \Accum_i_reg[16]_i_1__6_n_2\,
      GEA => \Accum_i_reg[9]_i_1__6_n_0\,
      GEB => \Accum_i_reg[10]_i_1__6_n_0\,
      GEC => \Accum_i_reg[11]_i_1__6_n_0\,
      GED => \Accum_i_reg[12]_i_1__6_n_0\,
      GEE => \Accum_i_reg[13]_i_1__6_n_0\,
      GEF => \Accum_i_reg[14]_i_1__6_n_0\,
      GEG => \Accum_i_reg[15]_i_1__6_n_0\,
      GEH => \Accum_i_reg[16]_i_1__6_n_0\,
      PROPA => \Accum_i_reg[9]_i_1__6_n_3\,
      PROPB => \Accum_i_reg[10]_i_1__6_n_3\,
      PROPC => \Accum_i_reg[11]_i_1__6_n_3\,
      PROPD => \Accum_i_reg[12]_i_1__6_n_3\,
      PROPE => \Accum_i_reg[13]_i_1__6_n_3\,
      PROPF => \Accum_i_reg[14]_i_1__6_n_3\,
      PROPG => \Accum_i_reg[15]_i_1__6_n_3\,
      PROPH => \Accum_i_reg[16]_i_1__6_n_3\
    );
\Accum_i_reg[18]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[18]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(18),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[17]_i_1__5_n_2\,
      O51 => D(18),
      O52 => \Accum_i_reg[18]_i_1__5_n_2\,
      PROP => \Accum_i_reg[18]_i_1__5_n_3\
    );
\Accum_i_reg[18]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[18]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(18),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[17]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(18),
      O52 => \Accum_i_reg[18]_i_1__6_n_2\,
      PROP => \Accum_i_reg[18]_i_1__6_n_3\
    );
\Accum_i_reg[19]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[19]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(19),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[25]_i_2__1_n_0\,
      O51 => D(19),
      O52 => \Accum_i_reg[19]_i_1__5_n_2\,
      PROP => \Accum_i_reg[19]_i_1__5_n_3\
    );
\Accum_i_reg[19]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[19]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(19),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[25]_i_2__2_n_0\,
      O51 => \Accum_i_reg[63]\(19),
      O52 => \Accum_i_reg[19]_i_1__6_n_2\,
      PROP => \Accum_i_reg[19]_i_1__6_n_3\
    );
\Accum_i_reg[1]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[1]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(1),
      I3 => \^p_0_in\,
      I4 => \Accum_i[1]_i_2_n_0\,
      O51 => D(1),
      O52 => \Accum_i_reg[1]_i_1__4_n_2\,
      PROP => \Accum_i_reg[1]_i_1__4_n_3\
    );
\Accum_i_reg[1]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[1]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(1),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i[1]_i_2__0_n_0\,
      O51 => \Accum_i_reg[63]\(1),
      O52 => \Accum_i_reg[1]_i_1__5_n_2\,
      PROP => \Accum_i_reg[1]_i_1__5_n_3\
    );
\Accum_i_reg[20]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[20]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(20),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[19]_i_1__5_n_2\,
      O51 => D(20),
      O52 => \Accum_i_reg[20]_i_1__5_n_2\,
      PROP => \Accum_i_reg[20]_i_1__5_n_3\
    );
\Accum_i_reg[20]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[20]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(20),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[19]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(20),
      O52 => \Accum_i_reg[20]_i_1__6_n_2\,
      PROP => \Accum_i_reg[20]_i_1__6_n_3\
    );
\Accum_i_reg[21]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[21]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(21),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[25]_i_2__1_n_1\,
      O51 => D(21),
      O52 => \Accum_i_reg[21]_i_1__5_n_2\,
      PROP => \Accum_i_reg[21]_i_1__5_n_3\
    );
\Accum_i_reg[21]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[21]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(21),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[25]_i_2__2_n_1\,
      O51 => \Accum_i_reg[63]\(21),
      O52 => \Accum_i_reg[21]_i_1__6_n_2\,
      PROP => \Accum_i_reg[21]_i_1__6_n_3\
    );
\Accum_i_reg[22]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[22]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(22),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[21]_i_1__5_n_2\,
      O51 => D(22),
      O52 => \Accum_i_reg[22]_i_1__5_n_2\,
      PROP => \Accum_i_reg[22]_i_1__5_n_3\
    );
\Accum_i_reg[22]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[22]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(22),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[21]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(22),
      O52 => \Accum_i_reg[22]_i_1__6_n_2\,
      PROP => \Accum_i_reg[22]_i_1__6_n_3\
    );
\Accum_i_reg[23]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[23]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(23),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[25]_i_2__1_n_2\,
      O51 => D(23),
      O52 => \Accum_i_reg[23]_i_1__5_n_2\,
      PROP => \Accum_i_reg[23]_i_1__5_n_3\
    );
\Accum_i_reg[23]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[23]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(23),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[25]_i_2__2_n_2\,
      O51 => \Accum_i_reg[63]\(23),
      O52 => \Accum_i_reg[23]_i_1__6_n_2\,
      PROP => \Accum_i_reg[23]_i_1__6_n_3\
    );
\Accum_i_reg[24]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[24]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(24),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[23]_i_1__5_n_2\,
      O51 => D(24),
      O52 => \Accum_i_reg[24]_i_1__5_n_2\,
      PROP => \Accum_i_reg[24]_i_1__5_n_3\
    );
\Accum_i_reg[24]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[24]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(24),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[23]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(24),
      O52 => \Accum_i_reg[24]_i_1__6_n_2\,
      PROP => \Accum_i_reg[24]_i_1__6_n_3\
    );
\Accum_i_reg[25]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[25]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(25),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[25]_i_2__1_n_3\,
      O51 => D(25),
      O52 => \Accum_i_reg[25]_i_1__5_n_2\,
      PROP => \Accum_i_reg[25]_i_1__5_n_3\
    );
\Accum_i_reg[25]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[25]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(25),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[25]_i_2__2_n_3\,
      O51 => \Accum_i_reg[63]\(25),
      O52 => \Accum_i_reg[25]_i_1__6_n_2\,
      PROP => \Accum_i_reg[25]_i_1__6_n_3\
    );
\Accum_i_reg[25]_i_2__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[17]_i_2__1_n_3\,
      COUTB => \Accum_i_reg[25]_i_2__1_n_0\,
      COUTD => \Accum_i_reg[25]_i_2__1_n_1\,
      COUTF => \Accum_i_reg[25]_i_2__1_n_2\,
      COUTH => \Accum_i_reg[25]_i_2__1_n_3\,
      CYA => \Accum_i_reg[17]_i_1__5_n_2\,
      CYB => \Accum_i_reg[18]_i_1__5_n_2\,
      CYC => \Accum_i_reg[19]_i_1__5_n_2\,
      CYD => \Accum_i_reg[20]_i_1__5_n_2\,
      CYE => \Accum_i_reg[21]_i_1__5_n_2\,
      CYF => \Accum_i_reg[22]_i_1__5_n_2\,
      CYG => \Accum_i_reg[23]_i_1__5_n_2\,
      CYH => \Accum_i_reg[24]_i_1__5_n_2\,
      GEA => \Accum_i_reg[17]_i_1__5_n_0\,
      GEB => \Accum_i_reg[18]_i_1__5_n_0\,
      GEC => \Accum_i_reg[19]_i_1__5_n_0\,
      GED => \Accum_i_reg[20]_i_1__5_n_0\,
      GEE => \Accum_i_reg[21]_i_1__5_n_0\,
      GEF => \Accum_i_reg[22]_i_1__5_n_0\,
      GEG => \Accum_i_reg[23]_i_1__5_n_0\,
      GEH => \Accum_i_reg[24]_i_1__5_n_0\,
      PROPA => \Accum_i_reg[17]_i_1__5_n_3\,
      PROPB => \Accum_i_reg[18]_i_1__5_n_3\,
      PROPC => \Accum_i_reg[19]_i_1__5_n_3\,
      PROPD => \Accum_i_reg[20]_i_1__5_n_3\,
      PROPE => \Accum_i_reg[21]_i_1__5_n_3\,
      PROPF => \Accum_i_reg[22]_i_1__5_n_3\,
      PROPG => \Accum_i_reg[23]_i_1__5_n_3\,
      PROPH => \Accum_i_reg[24]_i_1__5_n_3\
    );
\Accum_i_reg[25]_i_2__2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[17]_i_2__2_n_3\,
      COUTB => \Accum_i_reg[25]_i_2__2_n_0\,
      COUTD => \Accum_i_reg[25]_i_2__2_n_1\,
      COUTF => \Accum_i_reg[25]_i_2__2_n_2\,
      COUTH => \Accum_i_reg[25]_i_2__2_n_3\,
      CYA => \Accum_i_reg[17]_i_1__6_n_2\,
      CYB => \Accum_i_reg[18]_i_1__6_n_2\,
      CYC => \Accum_i_reg[19]_i_1__6_n_2\,
      CYD => \Accum_i_reg[20]_i_1__6_n_2\,
      CYE => \Accum_i_reg[21]_i_1__6_n_2\,
      CYF => \Accum_i_reg[22]_i_1__6_n_2\,
      CYG => \Accum_i_reg[23]_i_1__6_n_2\,
      CYH => \Accum_i_reg[24]_i_1__6_n_2\,
      GEA => \Accum_i_reg[17]_i_1__6_n_0\,
      GEB => \Accum_i_reg[18]_i_1__6_n_0\,
      GEC => \Accum_i_reg[19]_i_1__6_n_0\,
      GED => \Accum_i_reg[20]_i_1__6_n_0\,
      GEE => \Accum_i_reg[21]_i_1__6_n_0\,
      GEF => \Accum_i_reg[22]_i_1__6_n_0\,
      GEG => \Accum_i_reg[23]_i_1__6_n_0\,
      GEH => \Accum_i_reg[24]_i_1__6_n_0\,
      PROPA => \Accum_i_reg[17]_i_1__6_n_3\,
      PROPB => \Accum_i_reg[18]_i_1__6_n_3\,
      PROPC => \Accum_i_reg[19]_i_1__6_n_3\,
      PROPD => \Accum_i_reg[20]_i_1__6_n_3\,
      PROPE => \Accum_i_reg[21]_i_1__6_n_3\,
      PROPF => \Accum_i_reg[22]_i_1__6_n_3\,
      PROPG => \Accum_i_reg[23]_i_1__6_n_3\,
      PROPH => \Accum_i_reg[24]_i_1__6_n_3\
    );
\Accum_i_reg[26]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[26]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(26),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[25]_i_1__5_n_2\,
      O51 => D(26),
      O52 => \Accum_i_reg[26]_i_1__5_n_2\,
      PROP => \Accum_i_reg[26]_i_1__5_n_3\
    );
\Accum_i_reg[26]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[26]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(26),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[25]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(26),
      O52 => \Accum_i_reg[26]_i_1__6_n_2\,
      PROP => \Accum_i_reg[26]_i_1__6_n_3\
    );
\Accum_i_reg[27]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[27]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(27),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[33]_i_2__1_n_0\,
      O51 => D(27),
      O52 => \Accum_i_reg[27]_i_1__5_n_2\,
      PROP => \Accum_i_reg[27]_i_1__5_n_3\
    );
\Accum_i_reg[27]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[27]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(27),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[33]_i_2__2_n_0\,
      O51 => \Accum_i_reg[63]\(27),
      O52 => \Accum_i_reg[27]_i_1__6_n_2\,
      PROP => \Accum_i_reg[27]_i_1__6_n_3\
    );
\Accum_i_reg[28]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[28]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(28),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[27]_i_1__5_n_2\,
      O51 => D(28),
      O52 => \Accum_i_reg[28]_i_1__5_n_2\,
      PROP => \Accum_i_reg[28]_i_1__5_n_3\
    );
\Accum_i_reg[28]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[28]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(28),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[27]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(28),
      O52 => \Accum_i_reg[28]_i_1__6_n_2\,
      PROP => \Accum_i_reg[28]_i_1__6_n_3\
    );
\Accum_i_reg[29]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[29]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(29),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[33]_i_2__1_n_1\,
      O51 => D(29),
      O52 => \Accum_i_reg[29]_i_1__5_n_2\,
      PROP => \Accum_i_reg[29]_i_1__5_n_3\
    );
\Accum_i_reg[29]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[29]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(29),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[33]_i_2__2_n_1\,
      O51 => \Accum_i_reg[63]\(29),
      O52 => \Accum_i_reg[29]_i_1__6_n_2\,
      PROP => \Accum_i_reg[29]_i_1__6_n_3\
    );
\Accum_i_reg[2]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[2]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(2),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[1]_i_1__4_n_2\,
      O51 => D(2),
      O52 => \Accum_i_reg[2]_i_1__4_n_2\,
      PROP => \Accum_i_reg[2]_i_1__4_n_3\
    );
\Accum_i_reg[2]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[2]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(2),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[1]_i_1__5_n_2\,
      O51 => \Accum_i_reg[63]\(2),
      O52 => \Accum_i_reg[2]_i_1__5_n_2\,
      PROP => \Accum_i_reg[2]_i_1__5_n_3\
    );
\Accum_i_reg[30]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[30]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(30),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[29]_i_1__5_n_2\,
      O51 => D(30),
      O52 => \Accum_i_reg[30]_i_1__5_n_2\,
      PROP => \Accum_i_reg[30]_i_1__5_n_3\
    );
\Accum_i_reg[30]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[30]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(30),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[29]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(30),
      O52 => \Accum_i_reg[30]_i_1__6_n_2\,
      PROP => \Accum_i_reg[30]_i_1__6_n_3\
    );
\Accum_i_reg[31]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[31]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(31),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[33]_i_2__1_n_2\,
      O51 => D(31),
      O52 => \Accum_i_reg[31]_i_1__5_n_2\,
      PROP => \Accum_i_reg[31]_i_1__5_n_3\
    );
\Accum_i_reg[31]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[31]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(31),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[33]_i_2__2_n_2\,
      O51 => \Accum_i_reg[63]\(31),
      O52 => \Accum_i_reg[31]_i_1__6_n_2\,
      PROP => \Accum_i_reg[31]_i_1__6_n_3\
    );
\Accum_i_reg[32]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[32]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(32),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[31]_i_1__5_n_2\,
      O51 => D(32),
      O52 => \Accum_i_reg[32]_i_1__5_n_2\,
      PROP => \Accum_i_reg[32]_i_1__5_n_3\
    );
\Accum_i_reg[32]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[32]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(32),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[31]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(32),
      O52 => \Accum_i_reg[32]_i_1__6_n_2\,
      PROP => \Accum_i_reg[32]_i_1__6_n_3\
    );
\Accum_i_reg[33]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[33]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(33),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[33]_i_2__1_n_3\,
      O51 => D(33),
      O52 => \Accum_i_reg[33]_i_1__5_n_2\,
      PROP => \Accum_i_reg[33]_i_1__5_n_3\
    );
\Accum_i_reg[33]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[33]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(33),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[33]_i_2__2_n_3\,
      O51 => \Accum_i_reg[63]\(33),
      O52 => \Accum_i_reg[33]_i_1__6_n_2\,
      PROP => \Accum_i_reg[33]_i_1__6_n_3\
    );
\Accum_i_reg[33]_i_2__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[25]_i_2__1_n_3\,
      COUTB => \Accum_i_reg[33]_i_2__1_n_0\,
      COUTD => \Accum_i_reg[33]_i_2__1_n_1\,
      COUTF => \Accum_i_reg[33]_i_2__1_n_2\,
      COUTH => \Accum_i_reg[33]_i_2__1_n_3\,
      CYA => \Accum_i_reg[25]_i_1__5_n_2\,
      CYB => \Accum_i_reg[26]_i_1__5_n_2\,
      CYC => \Accum_i_reg[27]_i_1__5_n_2\,
      CYD => \Accum_i_reg[28]_i_1__5_n_2\,
      CYE => \Accum_i_reg[29]_i_1__5_n_2\,
      CYF => \Accum_i_reg[30]_i_1__5_n_2\,
      CYG => \Accum_i_reg[31]_i_1__5_n_2\,
      CYH => \Accum_i_reg[32]_i_1__5_n_2\,
      GEA => \Accum_i_reg[25]_i_1__5_n_0\,
      GEB => \Accum_i_reg[26]_i_1__5_n_0\,
      GEC => \Accum_i_reg[27]_i_1__5_n_0\,
      GED => \Accum_i_reg[28]_i_1__5_n_0\,
      GEE => \Accum_i_reg[29]_i_1__5_n_0\,
      GEF => \Accum_i_reg[30]_i_1__5_n_0\,
      GEG => \Accum_i_reg[31]_i_1__5_n_0\,
      GEH => \Accum_i_reg[32]_i_1__5_n_0\,
      PROPA => \Accum_i_reg[25]_i_1__5_n_3\,
      PROPB => \Accum_i_reg[26]_i_1__5_n_3\,
      PROPC => \Accum_i_reg[27]_i_1__5_n_3\,
      PROPD => \Accum_i_reg[28]_i_1__5_n_3\,
      PROPE => \Accum_i_reg[29]_i_1__5_n_3\,
      PROPF => \Accum_i_reg[30]_i_1__5_n_3\,
      PROPG => \Accum_i_reg[31]_i_1__5_n_3\,
      PROPH => \Accum_i_reg[32]_i_1__5_n_3\
    );
\Accum_i_reg[33]_i_2__2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[25]_i_2__2_n_3\,
      COUTB => \Accum_i_reg[33]_i_2__2_n_0\,
      COUTD => \Accum_i_reg[33]_i_2__2_n_1\,
      COUTF => \Accum_i_reg[33]_i_2__2_n_2\,
      COUTH => \Accum_i_reg[33]_i_2__2_n_3\,
      CYA => \Accum_i_reg[25]_i_1__6_n_2\,
      CYB => \Accum_i_reg[26]_i_1__6_n_2\,
      CYC => \Accum_i_reg[27]_i_1__6_n_2\,
      CYD => \Accum_i_reg[28]_i_1__6_n_2\,
      CYE => \Accum_i_reg[29]_i_1__6_n_2\,
      CYF => \Accum_i_reg[30]_i_1__6_n_2\,
      CYG => \Accum_i_reg[31]_i_1__6_n_2\,
      CYH => \Accum_i_reg[32]_i_1__6_n_2\,
      GEA => \Accum_i_reg[25]_i_1__6_n_0\,
      GEB => \Accum_i_reg[26]_i_1__6_n_0\,
      GEC => \Accum_i_reg[27]_i_1__6_n_0\,
      GED => \Accum_i_reg[28]_i_1__6_n_0\,
      GEE => \Accum_i_reg[29]_i_1__6_n_0\,
      GEF => \Accum_i_reg[30]_i_1__6_n_0\,
      GEG => \Accum_i_reg[31]_i_1__6_n_0\,
      GEH => \Accum_i_reg[32]_i_1__6_n_0\,
      PROPA => \Accum_i_reg[25]_i_1__6_n_3\,
      PROPB => \Accum_i_reg[26]_i_1__6_n_3\,
      PROPC => \Accum_i_reg[27]_i_1__6_n_3\,
      PROPD => \Accum_i_reg[28]_i_1__6_n_3\,
      PROPE => \Accum_i_reg[29]_i_1__6_n_3\,
      PROPF => \Accum_i_reg[30]_i_1__6_n_3\,
      PROPG => \Accum_i_reg[31]_i_1__6_n_3\,
      PROPH => \Accum_i_reg[32]_i_1__6_n_3\
    );
\Accum_i_reg[34]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[34]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(34),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[33]_i_1__5_n_2\,
      O51 => D(34),
      O52 => \Accum_i_reg[34]_i_1__5_n_2\,
      PROP => \Accum_i_reg[34]_i_1__5_n_3\
    );
\Accum_i_reg[34]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[34]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(34),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[33]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(34),
      O52 => \Accum_i_reg[34]_i_1__6_n_2\,
      PROP => \Accum_i_reg[34]_i_1__6_n_3\
    );
\Accum_i_reg[35]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[35]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(35),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[41]_i_2__1_n_0\,
      O51 => D(35),
      O52 => \Accum_i_reg[35]_i_1__5_n_2\,
      PROP => \Accum_i_reg[35]_i_1__5_n_3\
    );
\Accum_i_reg[35]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[35]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(35),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[41]_i_2__2_n_0\,
      O51 => \Accum_i_reg[63]\(35),
      O52 => \Accum_i_reg[35]_i_1__6_n_2\,
      PROP => \Accum_i_reg[35]_i_1__6_n_3\
    );
\Accum_i_reg[36]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[36]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(36),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[35]_i_1__5_n_2\,
      O51 => D(36),
      O52 => \Accum_i_reg[36]_i_1__5_n_2\,
      PROP => \Accum_i_reg[36]_i_1__5_n_3\
    );
\Accum_i_reg[36]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[36]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(36),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[35]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(36),
      O52 => \Accum_i_reg[36]_i_1__6_n_2\,
      PROP => \Accum_i_reg[36]_i_1__6_n_3\
    );
\Accum_i_reg[37]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[37]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(37),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[41]_i_2__1_n_1\,
      O51 => D(37),
      O52 => \Accum_i_reg[37]_i_1__5_n_2\,
      PROP => \Accum_i_reg[37]_i_1__5_n_3\
    );
\Accum_i_reg[37]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[37]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(37),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[41]_i_2__2_n_1\,
      O51 => \Accum_i_reg[63]\(37),
      O52 => \Accum_i_reg[37]_i_1__6_n_2\,
      PROP => \Accum_i_reg[37]_i_1__6_n_3\
    );
\Accum_i_reg[38]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[38]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(38),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[37]_i_1__5_n_2\,
      O51 => D(38),
      O52 => \Accum_i_reg[38]_i_1__5_n_2\,
      PROP => \Accum_i_reg[38]_i_1__5_n_3\
    );
\Accum_i_reg[38]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[38]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(38),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[37]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(38),
      O52 => \Accum_i_reg[38]_i_1__6_n_2\,
      PROP => \Accum_i_reg[38]_i_1__6_n_3\
    );
\Accum_i_reg[39]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[39]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(39),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[41]_i_2__1_n_2\,
      O51 => D(39),
      O52 => \Accum_i_reg[39]_i_1__5_n_2\,
      PROP => \Accum_i_reg[39]_i_1__5_n_3\
    );
\Accum_i_reg[39]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[39]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(39),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[41]_i_2__2_n_2\,
      O51 => \Accum_i_reg[63]\(39),
      O52 => \Accum_i_reg[39]_i_1__6_n_2\,
      PROP => \Accum_i_reg[39]_i_1__6_n_3\
    );
\Accum_i_reg[3]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[3]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(3),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[9]_i_2__1_n_0\,
      O51 => D(3),
      O52 => \Accum_i_reg[3]_i_1__4_n_2\,
      PROP => \Accum_i_reg[3]_i_1__4_n_3\
    );
\Accum_i_reg[3]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[3]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(3),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[9]_i_2__2_n_0\,
      O51 => \Accum_i_reg[63]\(3),
      O52 => \Accum_i_reg[3]_i_1__5_n_2\,
      PROP => \Accum_i_reg[3]_i_1__5_n_3\
    );
\Accum_i_reg[40]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[40]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(40),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[39]_i_1__5_n_2\,
      O51 => D(40),
      O52 => \Accum_i_reg[40]_i_1__5_n_2\,
      PROP => \Accum_i_reg[40]_i_1__5_n_3\
    );
\Accum_i_reg[40]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[40]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(40),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[39]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(40),
      O52 => \Accum_i_reg[40]_i_1__6_n_2\,
      PROP => \Accum_i_reg[40]_i_1__6_n_3\
    );
\Accum_i_reg[41]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[41]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(41),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[41]_i_2__1_n_3\,
      O51 => D(41),
      O52 => \Accum_i_reg[41]_i_1__5_n_2\,
      PROP => \Accum_i_reg[41]_i_1__5_n_3\
    );
\Accum_i_reg[41]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[41]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(41),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[41]_i_2__2_n_3\,
      O51 => \Accum_i_reg[63]\(41),
      O52 => \Accum_i_reg[41]_i_1__6_n_2\,
      PROP => \Accum_i_reg[41]_i_1__6_n_3\
    );
\Accum_i_reg[41]_i_2__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[33]_i_2__1_n_3\,
      COUTB => \Accum_i_reg[41]_i_2__1_n_0\,
      COUTD => \Accum_i_reg[41]_i_2__1_n_1\,
      COUTF => \Accum_i_reg[41]_i_2__1_n_2\,
      COUTH => \Accum_i_reg[41]_i_2__1_n_3\,
      CYA => \Accum_i_reg[33]_i_1__5_n_2\,
      CYB => \Accum_i_reg[34]_i_1__5_n_2\,
      CYC => \Accum_i_reg[35]_i_1__5_n_2\,
      CYD => \Accum_i_reg[36]_i_1__5_n_2\,
      CYE => \Accum_i_reg[37]_i_1__5_n_2\,
      CYF => \Accum_i_reg[38]_i_1__5_n_2\,
      CYG => \Accum_i_reg[39]_i_1__5_n_2\,
      CYH => \Accum_i_reg[40]_i_1__5_n_2\,
      GEA => \Accum_i_reg[33]_i_1__5_n_0\,
      GEB => \Accum_i_reg[34]_i_1__5_n_0\,
      GEC => \Accum_i_reg[35]_i_1__5_n_0\,
      GED => \Accum_i_reg[36]_i_1__5_n_0\,
      GEE => \Accum_i_reg[37]_i_1__5_n_0\,
      GEF => \Accum_i_reg[38]_i_1__5_n_0\,
      GEG => \Accum_i_reg[39]_i_1__5_n_0\,
      GEH => \Accum_i_reg[40]_i_1__5_n_0\,
      PROPA => \Accum_i_reg[33]_i_1__5_n_3\,
      PROPB => \Accum_i_reg[34]_i_1__5_n_3\,
      PROPC => \Accum_i_reg[35]_i_1__5_n_3\,
      PROPD => \Accum_i_reg[36]_i_1__5_n_3\,
      PROPE => \Accum_i_reg[37]_i_1__5_n_3\,
      PROPF => \Accum_i_reg[38]_i_1__5_n_3\,
      PROPG => \Accum_i_reg[39]_i_1__5_n_3\,
      PROPH => \Accum_i_reg[40]_i_1__5_n_3\
    );
\Accum_i_reg[41]_i_2__2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[33]_i_2__2_n_3\,
      COUTB => \Accum_i_reg[41]_i_2__2_n_0\,
      COUTD => \Accum_i_reg[41]_i_2__2_n_1\,
      COUTF => \Accum_i_reg[41]_i_2__2_n_2\,
      COUTH => \Accum_i_reg[41]_i_2__2_n_3\,
      CYA => \Accum_i_reg[33]_i_1__6_n_2\,
      CYB => \Accum_i_reg[34]_i_1__6_n_2\,
      CYC => \Accum_i_reg[35]_i_1__6_n_2\,
      CYD => \Accum_i_reg[36]_i_1__6_n_2\,
      CYE => \Accum_i_reg[37]_i_1__6_n_2\,
      CYF => \Accum_i_reg[38]_i_1__6_n_2\,
      CYG => \Accum_i_reg[39]_i_1__6_n_2\,
      CYH => \Accum_i_reg[40]_i_1__6_n_2\,
      GEA => \Accum_i_reg[33]_i_1__6_n_0\,
      GEB => \Accum_i_reg[34]_i_1__6_n_0\,
      GEC => \Accum_i_reg[35]_i_1__6_n_0\,
      GED => \Accum_i_reg[36]_i_1__6_n_0\,
      GEE => \Accum_i_reg[37]_i_1__6_n_0\,
      GEF => \Accum_i_reg[38]_i_1__6_n_0\,
      GEG => \Accum_i_reg[39]_i_1__6_n_0\,
      GEH => \Accum_i_reg[40]_i_1__6_n_0\,
      PROPA => \Accum_i_reg[33]_i_1__6_n_3\,
      PROPB => \Accum_i_reg[34]_i_1__6_n_3\,
      PROPC => \Accum_i_reg[35]_i_1__6_n_3\,
      PROPD => \Accum_i_reg[36]_i_1__6_n_3\,
      PROPE => \Accum_i_reg[37]_i_1__6_n_3\,
      PROPF => \Accum_i_reg[38]_i_1__6_n_3\,
      PROPG => \Accum_i_reg[39]_i_1__6_n_3\,
      PROPH => \Accum_i_reg[40]_i_1__6_n_3\
    );
\Accum_i_reg[42]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[42]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(42),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[41]_i_1__5_n_2\,
      O51 => D(42),
      O52 => \Accum_i_reg[42]_i_1__5_n_2\,
      PROP => \Accum_i_reg[42]_i_1__5_n_3\
    );
\Accum_i_reg[42]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[42]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(42),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[41]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(42),
      O52 => \Accum_i_reg[42]_i_1__6_n_2\,
      PROP => \Accum_i_reg[42]_i_1__6_n_3\
    );
\Accum_i_reg[43]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[43]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(43),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[49]_i_2__1_n_0\,
      O51 => D(43),
      O52 => \Accum_i_reg[43]_i_1__5_n_2\,
      PROP => \Accum_i_reg[43]_i_1__5_n_3\
    );
\Accum_i_reg[43]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[43]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(43),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[49]_i_2__2_n_0\,
      O51 => \Accum_i_reg[63]\(43),
      O52 => \Accum_i_reg[43]_i_1__6_n_2\,
      PROP => \Accum_i_reg[43]_i_1__6_n_3\
    );
\Accum_i_reg[44]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[44]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(44),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[43]_i_1__5_n_2\,
      O51 => D(44),
      O52 => \Accum_i_reg[44]_i_1__5_n_2\,
      PROP => \Accum_i_reg[44]_i_1__5_n_3\
    );
\Accum_i_reg[44]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[44]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(44),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[43]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(44),
      O52 => \Accum_i_reg[44]_i_1__6_n_2\,
      PROP => \Accum_i_reg[44]_i_1__6_n_3\
    );
\Accum_i_reg[45]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[45]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(45),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[49]_i_2__1_n_1\,
      O51 => D(45),
      O52 => \Accum_i_reg[45]_i_1__5_n_2\,
      PROP => \Accum_i_reg[45]_i_1__5_n_3\
    );
\Accum_i_reg[45]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[45]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(45),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[49]_i_2__2_n_1\,
      O51 => \Accum_i_reg[63]\(45),
      O52 => \Accum_i_reg[45]_i_1__6_n_2\,
      PROP => \Accum_i_reg[45]_i_1__6_n_3\
    );
\Accum_i_reg[46]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[46]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(46),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[45]_i_1__5_n_2\,
      O51 => D(46),
      O52 => \Accum_i_reg[46]_i_1__5_n_2\,
      PROP => \Accum_i_reg[46]_i_1__5_n_3\
    );
\Accum_i_reg[46]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[46]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(46),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[45]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(46),
      O52 => \Accum_i_reg[46]_i_1__6_n_2\,
      PROP => \Accum_i_reg[46]_i_1__6_n_3\
    );
\Accum_i_reg[47]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[47]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(47),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[49]_i_2__1_n_2\,
      O51 => D(47),
      O52 => \Accum_i_reg[47]_i_1__5_n_2\,
      PROP => \Accum_i_reg[47]_i_1__5_n_3\
    );
\Accum_i_reg[47]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[47]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(47),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[49]_i_2__2_n_2\,
      O51 => \Accum_i_reg[63]\(47),
      O52 => \Accum_i_reg[47]_i_1__6_n_2\,
      PROP => \Accum_i_reg[47]_i_1__6_n_3\
    );
\Accum_i_reg[48]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[48]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(48),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[47]_i_1__5_n_2\,
      O51 => D(48),
      O52 => \Accum_i_reg[48]_i_1__5_n_2\,
      PROP => \Accum_i_reg[48]_i_1__5_n_3\
    );
\Accum_i_reg[48]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[48]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(48),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[47]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(48),
      O52 => \Accum_i_reg[48]_i_1__6_n_2\,
      PROP => \Accum_i_reg[48]_i_1__6_n_3\
    );
\Accum_i_reg[49]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[49]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(49),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[49]_i_2__1_n_3\,
      O51 => D(49),
      O52 => \Accum_i_reg[49]_i_1__5_n_2\,
      PROP => \Accum_i_reg[49]_i_1__5_n_3\
    );
\Accum_i_reg[49]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[49]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(49),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[49]_i_2__2_n_3\,
      O51 => \Accum_i_reg[63]\(49),
      O52 => \Accum_i_reg[49]_i_1__6_n_2\,
      PROP => \Accum_i_reg[49]_i_1__6_n_3\
    );
\Accum_i_reg[49]_i_2__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[41]_i_2__1_n_3\,
      COUTB => \Accum_i_reg[49]_i_2__1_n_0\,
      COUTD => \Accum_i_reg[49]_i_2__1_n_1\,
      COUTF => \Accum_i_reg[49]_i_2__1_n_2\,
      COUTH => \Accum_i_reg[49]_i_2__1_n_3\,
      CYA => \Accum_i_reg[41]_i_1__5_n_2\,
      CYB => \Accum_i_reg[42]_i_1__5_n_2\,
      CYC => \Accum_i_reg[43]_i_1__5_n_2\,
      CYD => \Accum_i_reg[44]_i_1__5_n_2\,
      CYE => \Accum_i_reg[45]_i_1__5_n_2\,
      CYF => \Accum_i_reg[46]_i_1__5_n_2\,
      CYG => \Accum_i_reg[47]_i_1__5_n_2\,
      CYH => \Accum_i_reg[48]_i_1__5_n_2\,
      GEA => \Accum_i_reg[41]_i_1__5_n_0\,
      GEB => \Accum_i_reg[42]_i_1__5_n_0\,
      GEC => \Accum_i_reg[43]_i_1__5_n_0\,
      GED => \Accum_i_reg[44]_i_1__5_n_0\,
      GEE => \Accum_i_reg[45]_i_1__5_n_0\,
      GEF => \Accum_i_reg[46]_i_1__5_n_0\,
      GEG => \Accum_i_reg[47]_i_1__5_n_0\,
      GEH => \Accum_i_reg[48]_i_1__5_n_0\,
      PROPA => \Accum_i_reg[41]_i_1__5_n_3\,
      PROPB => \Accum_i_reg[42]_i_1__5_n_3\,
      PROPC => \Accum_i_reg[43]_i_1__5_n_3\,
      PROPD => \Accum_i_reg[44]_i_1__5_n_3\,
      PROPE => \Accum_i_reg[45]_i_1__5_n_3\,
      PROPF => \Accum_i_reg[46]_i_1__5_n_3\,
      PROPG => \Accum_i_reg[47]_i_1__5_n_3\,
      PROPH => \Accum_i_reg[48]_i_1__5_n_3\
    );
\Accum_i_reg[49]_i_2__2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[41]_i_2__2_n_3\,
      COUTB => \Accum_i_reg[49]_i_2__2_n_0\,
      COUTD => \Accum_i_reg[49]_i_2__2_n_1\,
      COUTF => \Accum_i_reg[49]_i_2__2_n_2\,
      COUTH => \Accum_i_reg[49]_i_2__2_n_3\,
      CYA => \Accum_i_reg[41]_i_1__6_n_2\,
      CYB => \Accum_i_reg[42]_i_1__6_n_2\,
      CYC => \Accum_i_reg[43]_i_1__6_n_2\,
      CYD => \Accum_i_reg[44]_i_1__6_n_2\,
      CYE => \Accum_i_reg[45]_i_1__6_n_2\,
      CYF => \Accum_i_reg[46]_i_1__6_n_2\,
      CYG => \Accum_i_reg[47]_i_1__6_n_2\,
      CYH => \Accum_i_reg[48]_i_1__6_n_2\,
      GEA => \Accum_i_reg[41]_i_1__6_n_0\,
      GEB => \Accum_i_reg[42]_i_1__6_n_0\,
      GEC => \Accum_i_reg[43]_i_1__6_n_0\,
      GED => \Accum_i_reg[44]_i_1__6_n_0\,
      GEE => \Accum_i_reg[45]_i_1__6_n_0\,
      GEF => \Accum_i_reg[46]_i_1__6_n_0\,
      GEG => \Accum_i_reg[47]_i_1__6_n_0\,
      GEH => \Accum_i_reg[48]_i_1__6_n_0\,
      PROPA => \Accum_i_reg[41]_i_1__6_n_3\,
      PROPB => \Accum_i_reg[42]_i_1__6_n_3\,
      PROPC => \Accum_i_reg[43]_i_1__6_n_3\,
      PROPD => \Accum_i_reg[44]_i_1__6_n_3\,
      PROPE => \Accum_i_reg[45]_i_1__6_n_3\,
      PROPF => \Accum_i_reg[46]_i_1__6_n_3\,
      PROPG => \Accum_i_reg[47]_i_1__6_n_3\,
      PROPH => \Accum_i_reg[48]_i_1__6_n_3\
    );
\Accum_i_reg[4]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[4]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(4),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[3]_i_1__4_n_2\,
      O51 => D(4),
      O52 => \Accum_i_reg[4]_i_1__4_n_2\,
      PROP => \Accum_i_reg[4]_i_1__4_n_3\
    );
\Accum_i_reg[4]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[4]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(4),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[3]_i_1__5_n_2\,
      O51 => \Accum_i_reg[63]\(4),
      O52 => \Accum_i_reg[4]_i_1__5_n_2\,
      PROP => \Accum_i_reg[4]_i_1__5_n_3\
    );
\Accum_i_reg[50]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[50]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(50),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[49]_i_1__5_n_2\,
      O51 => D(50),
      O52 => \Accum_i_reg[50]_i_1__5_n_2\,
      PROP => \Accum_i_reg[50]_i_1__5_n_3\
    );
\Accum_i_reg[50]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[50]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(50),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[49]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(50),
      O52 => \Accum_i_reg[50]_i_1__6_n_2\,
      PROP => \Accum_i_reg[50]_i_1__6_n_3\
    );
\Accum_i_reg[51]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[51]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(51),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[57]_i_2__1_n_0\,
      O51 => D(51),
      O52 => \Accum_i_reg[51]_i_1__5_n_2\,
      PROP => \Accum_i_reg[51]_i_1__5_n_3\
    );
\Accum_i_reg[51]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[51]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(51),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[57]_i_2__2_n_0\,
      O51 => \Accum_i_reg[63]\(51),
      O52 => \Accum_i_reg[51]_i_1__6_n_2\,
      PROP => \Accum_i_reg[51]_i_1__6_n_3\
    );
\Accum_i_reg[52]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[52]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(52),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[51]_i_1__5_n_2\,
      O51 => D(52),
      O52 => \Accum_i_reg[52]_i_1__5_n_2\,
      PROP => \Accum_i_reg[52]_i_1__5_n_3\
    );
\Accum_i_reg[52]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[52]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(52),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[51]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(52),
      O52 => \Accum_i_reg[52]_i_1__6_n_2\,
      PROP => \Accum_i_reg[52]_i_1__6_n_3\
    );
\Accum_i_reg[53]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[53]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(53),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[57]_i_2__1_n_1\,
      O51 => D(53),
      O52 => \Accum_i_reg[53]_i_1__5_n_2\,
      PROP => \Accum_i_reg[53]_i_1__5_n_3\
    );
\Accum_i_reg[53]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[53]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(53),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[57]_i_2__2_n_1\,
      O51 => \Accum_i_reg[63]\(53),
      O52 => \Accum_i_reg[53]_i_1__6_n_2\,
      PROP => \Accum_i_reg[53]_i_1__6_n_3\
    );
\Accum_i_reg[54]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[54]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(54),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[53]_i_1__5_n_2\,
      O51 => D(54),
      O52 => \Accum_i_reg[54]_i_1__5_n_2\,
      PROP => \Accum_i_reg[54]_i_1__5_n_3\
    );
\Accum_i_reg[54]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[54]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(54),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[53]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(54),
      O52 => \Accum_i_reg[54]_i_1__6_n_2\,
      PROP => \Accum_i_reg[54]_i_1__6_n_3\
    );
\Accum_i_reg[55]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[55]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(55),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[57]_i_2__1_n_2\,
      O51 => D(55),
      O52 => \Accum_i_reg[55]_i_1__5_n_2\,
      PROP => \Accum_i_reg[55]_i_1__5_n_3\
    );
\Accum_i_reg[55]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[55]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(55),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[57]_i_2__2_n_2\,
      O51 => \Accum_i_reg[63]\(55),
      O52 => \Accum_i_reg[55]_i_1__6_n_2\,
      PROP => \Accum_i_reg[55]_i_1__6_n_3\
    );
\Accum_i_reg[56]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[56]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(56),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[55]_i_1__5_n_2\,
      O51 => D(56),
      O52 => \Accum_i_reg[56]_i_1__5_n_2\,
      PROP => \Accum_i_reg[56]_i_1__5_n_3\
    );
\Accum_i_reg[56]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[56]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(56),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[55]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(56),
      O52 => \Accum_i_reg[56]_i_1__6_n_2\,
      PROP => \Accum_i_reg[56]_i_1__6_n_3\
    );
\Accum_i_reg[57]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[57]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(57),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[57]_i_2__1_n_3\,
      O51 => D(57),
      O52 => \Accum_i_reg[57]_i_1__5_n_2\,
      PROP => \Accum_i_reg[57]_i_1__5_n_3\
    );
\Accum_i_reg[57]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[57]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(57),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[57]_i_2__2_n_3\,
      O51 => \Accum_i_reg[63]\(57),
      O52 => \Accum_i_reg[57]_i_1__6_n_2\,
      PROP => \Accum_i_reg[57]_i_1__6_n_3\
    );
\Accum_i_reg[57]_i_2__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[49]_i_2__1_n_3\,
      COUTB => \Accum_i_reg[57]_i_2__1_n_0\,
      COUTD => \Accum_i_reg[57]_i_2__1_n_1\,
      COUTF => \Accum_i_reg[57]_i_2__1_n_2\,
      COUTH => \Accum_i_reg[57]_i_2__1_n_3\,
      CYA => \Accum_i_reg[49]_i_1__5_n_2\,
      CYB => \Accum_i_reg[50]_i_1__5_n_2\,
      CYC => \Accum_i_reg[51]_i_1__5_n_2\,
      CYD => \Accum_i_reg[52]_i_1__5_n_2\,
      CYE => \Accum_i_reg[53]_i_1__5_n_2\,
      CYF => \Accum_i_reg[54]_i_1__5_n_2\,
      CYG => \Accum_i_reg[55]_i_1__5_n_2\,
      CYH => \Accum_i_reg[56]_i_1__5_n_2\,
      GEA => \Accum_i_reg[49]_i_1__5_n_0\,
      GEB => \Accum_i_reg[50]_i_1__5_n_0\,
      GEC => \Accum_i_reg[51]_i_1__5_n_0\,
      GED => \Accum_i_reg[52]_i_1__5_n_0\,
      GEE => \Accum_i_reg[53]_i_1__5_n_0\,
      GEF => \Accum_i_reg[54]_i_1__5_n_0\,
      GEG => \Accum_i_reg[55]_i_1__5_n_0\,
      GEH => \Accum_i_reg[56]_i_1__5_n_0\,
      PROPA => \Accum_i_reg[49]_i_1__5_n_3\,
      PROPB => \Accum_i_reg[50]_i_1__5_n_3\,
      PROPC => \Accum_i_reg[51]_i_1__5_n_3\,
      PROPD => \Accum_i_reg[52]_i_1__5_n_3\,
      PROPE => \Accum_i_reg[53]_i_1__5_n_3\,
      PROPF => \Accum_i_reg[54]_i_1__5_n_3\,
      PROPG => \Accum_i_reg[55]_i_1__5_n_3\,
      PROPH => \Accum_i_reg[56]_i_1__5_n_3\
    );
\Accum_i_reg[57]_i_2__2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[49]_i_2__2_n_3\,
      COUTB => \Accum_i_reg[57]_i_2__2_n_0\,
      COUTD => \Accum_i_reg[57]_i_2__2_n_1\,
      COUTF => \Accum_i_reg[57]_i_2__2_n_2\,
      COUTH => \Accum_i_reg[57]_i_2__2_n_3\,
      CYA => \Accum_i_reg[49]_i_1__6_n_2\,
      CYB => \Accum_i_reg[50]_i_1__6_n_2\,
      CYC => \Accum_i_reg[51]_i_1__6_n_2\,
      CYD => \Accum_i_reg[52]_i_1__6_n_2\,
      CYE => \Accum_i_reg[53]_i_1__6_n_2\,
      CYF => \Accum_i_reg[54]_i_1__6_n_2\,
      CYG => \Accum_i_reg[55]_i_1__6_n_2\,
      CYH => \Accum_i_reg[56]_i_1__6_n_2\,
      GEA => \Accum_i_reg[49]_i_1__6_n_0\,
      GEB => \Accum_i_reg[50]_i_1__6_n_0\,
      GEC => \Accum_i_reg[51]_i_1__6_n_0\,
      GED => \Accum_i_reg[52]_i_1__6_n_0\,
      GEE => \Accum_i_reg[53]_i_1__6_n_0\,
      GEF => \Accum_i_reg[54]_i_1__6_n_0\,
      GEG => \Accum_i_reg[55]_i_1__6_n_0\,
      GEH => \Accum_i_reg[56]_i_1__6_n_0\,
      PROPA => \Accum_i_reg[49]_i_1__6_n_3\,
      PROPB => \Accum_i_reg[50]_i_1__6_n_3\,
      PROPC => \Accum_i_reg[51]_i_1__6_n_3\,
      PROPD => \Accum_i_reg[52]_i_1__6_n_3\,
      PROPE => \Accum_i_reg[53]_i_1__6_n_3\,
      PROPF => \Accum_i_reg[54]_i_1__6_n_3\,
      PROPG => \Accum_i_reg[55]_i_1__6_n_3\,
      PROPH => \Accum_i_reg[56]_i_1__6_n_3\
    );
\Accum_i_reg[58]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[58]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(58),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[57]_i_1__5_n_2\,
      O51 => D(58),
      O52 => \Accum_i_reg[58]_i_1__5_n_2\,
      PROP => \Accum_i_reg[58]_i_1__5_n_3\
    );
\Accum_i_reg[58]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[58]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(58),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[57]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(58),
      O52 => \Accum_i_reg[58]_i_1__6_n_2\,
      PROP => \Accum_i_reg[58]_i_1__6_n_3\
    );
\Accum_i_reg[59]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[59]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(59),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[63]_i_4__1_n_0\,
      O51 => D(59),
      O52 => \Accum_i_reg[59]_i_1__5_n_2\,
      PROP => \Accum_i_reg[59]_i_1__5_n_3\
    );
\Accum_i_reg[59]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[59]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(59),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[63]_i_4__2_n_0\,
      O51 => \Accum_i_reg[63]\(59),
      O52 => \Accum_i_reg[59]_i_1__6_n_2\,
      PROP => \Accum_i_reg[59]_i_1__6_n_3\
    );
\Accum_i_reg[5]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[5]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(5),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[9]_i_2__1_n_1\,
      O51 => D(5),
      O52 => \Accum_i_reg[5]_i_1__4_n_2\,
      PROP => \Accum_i_reg[5]_i_1__4_n_3\
    );
\Accum_i_reg[5]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[5]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(5),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[9]_i_2__2_n_1\,
      O51 => \Accum_i_reg[63]\(5),
      O52 => \Accum_i_reg[5]_i_1__5_n_2\,
      PROP => \Accum_i_reg[5]_i_1__5_n_3\
    );
\Accum_i_reg[60]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[60]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(60),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[59]_i_1__5_n_2\,
      O51 => D(60),
      O52 => \Accum_i_reg[60]_i_1__5_n_2\,
      PROP => \Accum_i_reg[60]_i_1__5_n_3\
    );
\Accum_i_reg[60]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[60]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(60),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[59]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(60),
      O52 => \Accum_i_reg[60]_i_1__6_n_2\,
      PROP => \Accum_i_reg[60]_i_1__6_n_3\
    );
\Accum_i_reg[61]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[61]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(61),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[63]_i_4__1_n_1\,
      O51 => D(61),
      O52 => \Accum_i_reg[61]_i_1__5_n_2\,
      PROP => \Accum_i_reg[61]_i_1__5_n_3\
    );
\Accum_i_reg[61]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[61]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(61),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[63]_i_4__2_n_1\,
      O51 => \Accum_i_reg[63]\(61),
      O52 => \Accum_i_reg[61]_i_1__6_n_2\,
      PROP => \Accum_i_reg[61]_i_1__6_n_3\
    );
\Accum_i_reg[62]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[62]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(62),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[61]_i_1__5_n_2\,
      O51 => D(62),
      O52 => \Accum_i_reg[62]_i_1__5_n_2\,
      PROP => \Accum_i_reg[62]_i_1__5_n_3\
    );
\Accum_i_reg[62]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[62]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(62),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[61]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(62),
      O52 => \Accum_i_reg[62]_i_1__6_n_2\,
      PROP => \Accum_i_reg[62]_i_1__6_n_3\
    );
\Accum_i_reg[63]_i_2__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F000F0000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[63]_i_2__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \^p_0_in\,
      I3 => Q(63),
      I4 => \Accum_i_reg[63]_i_4__1_n_2\,
      O51 => D(63),
      O52 => \Accum_i_reg[63]_i_2__3_n_2\,
      PROP => \Accum_i_reg[63]_i_2__3_n_3\
    );
\Accum_i_reg[63]_i_2__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F000F0000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[63]_i_2__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \^p_0_in_0\,
      I3 => \Accum_i_reg[63]_0\(63),
      I4 => \Accum_i_reg[63]_i_4__2_n_2\,
      O51 => \Accum_i_reg[63]\(63),
      O52 => \Accum_i_reg[63]_i_2__4_n_2\,
      PROP => \Accum_i_reg[63]_i_2__4_n_3\
    );
\Accum_i_reg[63]_i_4__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[57]_i_2__1_n_3\,
      COUTB => \Accum_i_reg[63]_i_4__1_n_0\,
      COUTD => \Accum_i_reg[63]_i_4__1_n_1\,
      COUTF => \Accum_i_reg[63]_i_4__1_n_2\,
      COUTH => \Accum_i_reg[63]_i_4__1_n_3\,
      CYA => \Accum_i_reg[57]_i_1__5_n_2\,
      CYB => \Accum_i_reg[58]_i_1__5_n_2\,
      CYC => \Accum_i_reg[59]_i_1__5_n_2\,
      CYD => \Accum_i_reg[60]_i_1__5_n_2\,
      CYE => \Accum_i_reg[61]_i_1__5_n_2\,
      CYF => \Accum_i_reg[62]_i_1__5_n_2\,
      CYG => \Accum_i_reg[63]_i_2__3_n_2\,
      CYH => \Accum_i_reg[63]_i_5_n_2\,
      GEA => \Accum_i_reg[57]_i_1__5_n_0\,
      GEB => \Accum_i_reg[58]_i_1__5_n_0\,
      GEC => \Accum_i_reg[59]_i_1__5_n_0\,
      GED => \Accum_i_reg[60]_i_1__5_n_0\,
      GEE => \Accum_i_reg[61]_i_1__5_n_0\,
      GEF => \Accum_i_reg[62]_i_1__5_n_0\,
      GEG => \Accum_i_reg[63]_i_2__3_n_0\,
      GEH => \Accum_i_reg[63]_i_5_n_0\,
      PROPA => \Accum_i_reg[57]_i_1__5_n_3\,
      PROPB => \Accum_i_reg[58]_i_1__5_n_3\,
      PROPC => \Accum_i_reg[59]_i_1__5_n_3\,
      PROPD => \Accum_i_reg[60]_i_1__5_n_3\,
      PROPE => \Accum_i_reg[61]_i_1__5_n_3\,
      PROPF => \Accum_i_reg[62]_i_1__5_n_3\,
      PROPG => \Accum_i_reg[63]_i_2__3_n_3\,
      PROPH => \Accum_i_reg[63]_i_5_n_3\
    );
\Accum_i_reg[63]_i_4__2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[57]_i_2__2_n_3\,
      COUTB => \Accum_i_reg[63]_i_4__2_n_0\,
      COUTD => \Accum_i_reg[63]_i_4__2_n_1\,
      COUTF => \Accum_i_reg[63]_i_4__2_n_2\,
      COUTH => \Accum_i_reg[63]_i_4__2_n_3\,
      CYA => \Accum_i_reg[57]_i_1__6_n_2\,
      CYB => \Accum_i_reg[58]_i_1__6_n_2\,
      CYC => \Accum_i_reg[59]_i_1__6_n_2\,
      CYD => \Accum_i_reg[60]_i_1__6_n_2\,
      CYE => \Accum_i_reg[61]_i_1__6_n_2\,
      CYF => \Accum_i_reg[62]_i_1__6_n_2\,
      CYG => \Accum_i_reg[63]_i_2__4_n_2\,
      CYH => \Accum_i_reg[63]_i_5__0_n_2\,
      GEA => \Accum_i_reg[57]_i_1__6_n_0\,
      GEB => \Accum_i_reg[58]_i_1__6_n_0\,
      GEC => \Accum_i_reg[59]_i_1__6_n_0\,
      GED => \Accum_i_reg[60]_i_1__6_n_0\,
      GEE => \Accum_i_reg[61]_i_1__6_n_0\,
      GEF => \Accum_i_reg[62]_i_1__6_n_0\,
      GEG => \Accum_i_reg[63]_i_2__4_n_0\,
      GEH => \Accum_i_reg[63]_i_5__0_n_0\,
      PROPA => \Accum_i_reg[57]_i_1__6_n_3\,
      PROPB => \Accum_i_reg[58]_i_1__6_n_3\,
      PROPC => \Accum_i_reg[59]_i_1__6_n_3\,
      PROPD => \Accum_i_reg[60]_i_1__6_n_3\,
      PROPE => \Accum_i_reg[61]_i_1__6_n_3\,
      PROPF => \Accum_i_reg[62]_i_1__6_n_3\,
      PROPG => \Accum_i_reg[63]_i_2__4_n_3\,
      PROPH => \Accum_i_reg[63]_i_5__0_n_3\
    );
\Accum_i_reg[63]_i_5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"00000000FF000000"
    )
        port map (
      GE => \Accum_i_reg[63]_i_5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => '0',
      I4 => '0',
      O51 => \Accum_i_reg[63]_i_5_n_1\,
      O52 => \Accum_i_reg[63]_i_5_n_2\,
      PROP => \Accum_i_reg[63]_i_5_n_3\
    );
\Accum_i_reg[63]_i_5__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"00000000FF000000"
    )
        port map (
      GE => \Accum_i_reg[63]_i_5__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => '0',
      I4 => '0',
      O51 => \Accum_i_reg[63]_i_5__0_n_1\,
      O52 => \Accum_i_reg[63]_i_5__0_n_2\,
      PROP => \Accum_i_reg[63]_i_5__0_n_3\
    );
\Accum_i_reg[6]_i_1__4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[6]_i_1__4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(6),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[5]_i_1__4_n_2\,
      O51 => D(6),
      O52 => \Accum_i_reg[6]_i_1__4_n_2\,
      PROP => \Accum_i_reg[6]_i_1__4_n_3\
    );
\Accum_i_reg[6]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[6]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(6),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[5]_i_1__5_n_2\,
      O51 => \Accum_i_reg[63]\(6),
      O52 => \Accum_i_reg[6]_i_1__5_n_2\,
      PROP => \Accum_i_reg[6]_i_1__5_n_3\
    );
\Accum_i_reg[7]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[7]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(7),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[9]_i_2__1_n_2\,
      O51 => D(7),
      O52 => \Accum_i_reg[7]_i_1__5_n_2\,
      PROP => \Accum_i_reg[7]_i_1__5_n_3\
    );
\Accum_i_reg[7]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[7]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(7),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[9]_i_2__2_n_2\,
      O51 => \Accum_i_reg[63]\(7),
      O52 => \Accum_i_reg[7]_i_1__6_n_2\,
      PROP => \Accum_i_reg[7]_i_1__6_n_3\
    );
\Accum_i_reg[8]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[8]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(8),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[7]_i_1__5_n_2\,
      O51 => D(8),
      O52 => \Accum_i_reg[8]_i_1__5_n_2\,
      PROP => \Accum_i_reg[8]_i_1__5_n_3\
    );
\Accum_i_reg[8]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[8]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(8),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[7]_i_1__6_n_2\,
      O51 => \Accum_i_reg[63]\(8),
      O52 => \Accum_i_reg[8]_i_1__6_n_2\,
      PROP => \Accum_i_reg[8]_i_1__6_n_3\
    );
\Accum_i_reg[9]_i_1__5\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[9]_i_1__5_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(9),
      I3 => \^p_0_in\,
      I4 => \Accum_i_reg[9]_i_2__1_n_3\,
      O51 => D(9),
      O52 => \Accum_i_reg[9]_i_1__5_n_2\,
      PROP => \Accum_i_reg[9]_i_1__5_n_3\
    );
\Accum_i_reg[9]_i_1__6\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[9]_i_1__6_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(9),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[9]_i_2__2_n_3\,
      O51 => \Accum_i_reg[63]\(9),
      O52 => \Accum_i_reg[9]_i_1__6_n_2\,
      PROP => \Accum_i_reg[9]_i_1__6_n_3\
    );
\Accum_i_reg[9]_i_2__1\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i[1]_i_2_n_0\,
      COUTB => \Accum_i_reg[9]_i_2__1_n_0\,
      COUTD => \Accum_i_reg[9]_i_2__1_n_1\,
      COUTF => \Accum_i_reg[9]_i_2__1_n_2\,
      COUTH => \Accum_i_reg[9]_i_2__1_n_3\,
      CYA => \Accum_i_reg[1]_i_1__4_n_2\,
      CYB => \Accum_i_reg[2]_i_1__4_n_2\,
      CYC => \Accum_i_reg[3]_i_1__4_n_2\,
      CYD => \Accum_i_reg[4]_i_1__4_n_2\,
      CYE => \Accum_i_reg[5]_i_1__4_n_2\,
      CYF => \Accum_i_reg[6]_i_1__4_n_2\,
      CYG => \Accum_i_reg[7]_i_1__5_n_2\,
      CYH => \Accum_i_reg[8]_i_1__5_n_2\,
      GEA => \Accum_i_reg[1]_i_1__4_n_0\,
      GEB => \Accum_i_reg[2]_i_1__4_n_0\,
      GEC => \Accum_i_reg[3]_i_1__4_n_0\,
      GED => \Accum_i_reg[4]_i_1__4_n_0\,
      GEE => \Accum_i_reg[5]_i_1__4_n_0\,
      GEF => \Accum_i_reg[6]_i_1__4_n_0\,
      GEG => \Accum_i_reg[7]_i_1__5_n_0\,
      GEH => \Accum_i_reg[8]_i_1__5_n_0\,
      PROPA => \Accum_i_reg[1]_i_1__4_n_3\,
      PROPB => \Accum_i_reg[2]_i_1__4_n_3\,
      PROPC => \Accum_i_reg[3]_i_1__4_n_3\,
      PROPD => \Accum_i_reg[4]_i_1__4_n_3\,
      PROPE => \Accum_i_reg[5]_i_1__4_n_3\,
      PROPF => \Accum_i_reg[6]_i_1__4_n_3\,
      PROPG => \Accum_i_reg[7]_i_1__5_n_3\,
      PROPH => \Accum_i_reg[8]_i_1__5_n_3\
    );
\Accum_i_reg[9]_i_2__2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i[1]_i_2__0_n_0\,
      COUTB => \Accum_i_reg[9]_i_2__2_n_0\,
      COUTD => \Accum_i_reg[9]_i_2__2_n_1\,
      COUTF => \Accum_i_reg[9]_i_2__2_n_2\,
      COUTH => \Accum_i_reg[9]_i_2__2_n_3\,
      CYA => \Accum_i_reg[1]_i_1__5_n_2\,
      CYB => \Accum_i_reg[2]_i_1__5_n_2\,
      CYC => \Accum_i_reg[3]_i_1__5_n_2\,
      CYD => \Accum_i_reg[4]_i_1__5_n_2\,
      CYE => \Accum_i_reg[5]_i_1__5_n_2\,
      CYF => \Accum_i_reg[6]_i_1__5_n_2\,
      CYG => \Accum_i_reg[7]_i_1__6_n_2\,
      CYH => \Accum_i_reg[8]_i_1__6_n_2\,
      GEA => \Accum_i_reg[1]_i_1__5_n_0\,
      GEB => \Accum_i_reg[2]_i_1__5_n_0\,
      GEC => \Accum_i_reg[3]_i_1__5_n_0\,
      GED => \Accum_i_reg[4]_i_1__5_n_0\,
      GEE => \Accum_i_reg[5]_i_1__5_n_0\,
      GEF => \Accum_i_reg[6]_i_1__5_n_0\,
      GEG => \Accum_i_reg[7]_i_1__6_n_0\,
      GEH => \Accum_i_reg[8]_i_1__6_n_0\,
      PROPA => \Accum_i_reg[1]_i_1__5_n_3\,
      PROPB => \Accum_i_reg[2]_i_1__5_n_3\,
      PROPC => \Accum_i_reg[3]_i_1__5_n_3\,
      PROPD => \Accum_i_reg[4]_i_1__5_n_3\,
      PROPE => \Accum_i_reg[5]_i_1__5_n_3\,
      PROPF => \Accum_i_reg[6]_i_1__5_n_3\,
      PROPG => \Accum_i_reg[7]_i_1__6_n_3\,
      PROPH => \Accum_i_reg[8]_i_1__6_n_3\
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(64),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(0),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(74),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(10),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(75),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(11),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(76),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(12),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(77),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(13),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(78),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(14),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(79),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(15),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(80),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(16),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(81),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(17),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(82),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(18),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(83),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(19),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(65),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(1),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(84),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(20),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(85),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(21),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(86),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(22),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(87),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(23),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(88),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(24),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(89),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(25),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(90),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(26),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(91),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(27),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(92),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(28),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(93),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(29),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(66),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(2),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(94),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(30),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(95),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(31),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(96),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(32),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(97),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(33),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(98),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(34),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(99),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(35),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(100),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(36),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(101),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(37),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(102),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(38),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(103),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(39),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(67),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(3),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(104),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(40),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(105),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(41),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(106),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(42),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(107),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(43),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(108),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(44),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(109),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(45),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(110),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(46),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(111),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(47),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(112),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(48),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(113),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(49),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(68),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(4),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(114),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(50),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(115),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(51),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(116),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(52),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(117),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(53),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(118),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(54),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(119),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(55),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(120),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(56),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(121),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(57),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(122),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(58),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(123),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(59),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(69),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(5),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(124),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(60),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(125),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(61),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(126),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(62),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(127),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(63),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(70),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(6),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(71),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(7),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(72),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(8),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Address_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(73),
      Q => \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(0),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(0),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(10),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(10),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(11),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(11),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(12),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(12),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(13),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(13),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(14),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(14),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(15),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(15),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(16),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(16),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(17),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(17),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(18),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(18),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(19),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(19),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(1),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(1),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(20),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(20),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(21),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(21),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(22),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(22),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(23),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(23),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(24),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(24),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(25),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(25),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(26),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(26),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(27),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(27),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(28),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(28),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(29),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(29),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(2),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(2),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(30),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(30),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(31),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(31),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(32),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(32),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(33),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(33),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(34),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(34),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(35),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(35),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(36),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(36),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(37),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(37),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(38),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(38),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(39),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(39),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(3),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(3),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(40),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(40),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(41),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(41),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(42),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(42),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(43),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(43),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(44),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(44),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(45),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(45),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(46),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(46),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(47),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(47),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(48),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(48),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(49),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(49),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(4),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(4),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(50),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(50),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(51),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(51),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(52),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(52),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(53),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(53),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(54),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(54),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(55),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(55),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(56),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(56),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(57),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(57),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(58),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(58),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(59),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(59),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(5),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(5),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(60),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(60),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(61),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(61),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(62),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(62),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(63),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(63),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(6),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(6),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(7),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(7),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(8),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(8),
      R => SR(0)
    );
\GEN_DEBUG.Last_Read_Data_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(9),
      Q => \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(192),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(0),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(202),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(10),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(203),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(11),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(204),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(12),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(205),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(13),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(206),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(14),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(207),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(15),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(208),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(16),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(209),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(17),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(210),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(18),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(211),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(19),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(193),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(1),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(212),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(20),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(213),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(21),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(214),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(22),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(215),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(23),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(216),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(24),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(217),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(25),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(218),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(26),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(219),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(27),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(220),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(28),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(221),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(29),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(194),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(2),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(222),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(30),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(223),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(31),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(224),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(32),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(225),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(33),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(226),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(34),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(227),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(35),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(228),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(36),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(229),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(37),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(230),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(38),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(231),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(39),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(195),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(3),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(232),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(40),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(233),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(41),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(234),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(42),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(235),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(43),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(236),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(44),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(237),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(45),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(238),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(46),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(239),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(47),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(240),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(48),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(241),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(49),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(196),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(4),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(242),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(50),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(243),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(51),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(244),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(52),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(245),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(53),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(246),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(54),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(247),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(55),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(248),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(56),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(249),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(57),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(250),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(58),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(251),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(59),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(197),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(5),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(252),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(60),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(253),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(61),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(254),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(62),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(255),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(63),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(198),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(6),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(199),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(7),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(200),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(8),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Address_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => E(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(201),
      Q => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(128),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(0),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(138),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(10),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(139),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(11),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(140),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(12),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(141),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(13),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(142),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(14),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(143),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(15),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(144),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(16),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(145),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(17),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(146),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(18),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(147),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(19),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(129),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(1),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(148),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(20),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(149),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(21),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(150),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(22),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(151),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(23),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(152),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(24),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(153),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(25),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(154),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(26),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(155),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(27),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(156),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(28),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(157),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(29),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(130),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(2),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(158),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(30),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(159),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(31),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(160),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(32),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(161),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(33),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(162),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(34),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(163),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(35),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(164),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(36),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(165),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(37),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(166),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(38),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(167),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(39),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(131),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(3),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(168),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(40),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(169),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(41),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(170),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(42),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(171),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(43),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(172),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(44),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(173),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(45),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(174),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(46),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(175),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(47),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(176),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(48),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(177),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(49),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(132),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(4),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(178),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(50),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(179),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(51),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(180),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(52),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(181),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(53),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(182),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(54),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(183),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(55),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(184),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(56),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(185),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(57),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(186),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(58),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(187),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(59),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(133),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(5),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(188),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(60),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(189),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(61),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(190),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(62),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(191),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(63),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(134),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(6),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(135),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(7),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(136),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(8),
      R => SR(0)
    );
\GEN_DEBUG.Last_Write_Data_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0),
      D => \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(137),
      Q => \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(9),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(0),
      O => \GEN_NO_MIN_MAX.Read_Outstanding_Int[0]_i_1_n_0\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int[0]_i_1_n_0\,
      Q => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(0),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(0),
      Q => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(1),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(1),
      Q => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(2),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(2),
      Q => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(3),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(3),
      Q => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(4),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(4),
      Q => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(5),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(5),
      Q => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(6),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(6),
      Q => \^gen_no_min_max.read_outstanding_int_reg[7]_0\(7),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Latency_En_Int_reg\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Metrics_Cnt_En,
      Q => Read_Latency_En,
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(0),
      O => \GEN_NO_MIN_MAX.Write_Outstanding_Int[0]_i_1_n_0\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int[0]_i_1_n_0\,
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(0),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(0),
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(1),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(1),
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(2),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(2),
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(3),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(3),
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(4),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(4),
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(5),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(5),
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(6),
      R => SR(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_1\(0),
      D => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(6),
      Q => \^gen_no_min_max.write_outstanding_int_reg[7]_0\(7),
      R => SR(0)
    );
Read_Beat_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Read_Beat_Cnt_En0,
      Q => Read_Beat_Cnt_En,
      R => SR(0)
    );
\Read_Byte_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => '1',
      Q => Read_Byte_Cnt(0),
      R => SR(0)
    );
Rtrans_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Rtrans_Cnt_En0,
      Q => Rtrans_Cnt_En,
      R => SR(0)
    );
Write_Beat_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Write_Beat_Cnt_En0,
      Q => Write_Beat_Cnt_En,
      R => SR(0)
    );
\Write_Byte_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Write_Byte_Cnt_reg[7]_1\(0),
      Q => \Write_Byte_Cnt_reg[7]_0\(0),
      R => SR(0)
    );
\Write_Byte_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Write_Byte_Cnt_reg[7]_1\(1),
      Q => \Write_Byte_Cnt_reg[7]_0\(1),
      R => SR(0)
    );
\Write_Byte_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Write_Byte_Cnt_reg[7]_1\(2),
      Q => \Write_Byte_Cnt_reg[7]_0\(2),
      R => SR(0)
    );
\Write_Byte_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Write_Byte_Cnt_reg[7]_1\(3),
      Q => \Write_Byte_Cnt_reg[7]_0\(3),
      R => SR(0)
    );
\Write_Byte_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Write_Byte_Cnt_reg[7]_1\(4),
      Q => \Write_Byte_Cnt_reg[7]_0\(4),
      R => SR(0)
    );
\Write_Byte_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Write_Byte_Cnt_reg[7]_1\(5),
      Q => \Write_Byte_Cnt_reg[7]_0\(5),
      R => SR(0)
    );
\Write_Byte_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Write_Byte_Cnt_reg[7]_1\(6),
      Q => \Write_Byte_Cnt_reg[7]_0\(6),
      R => SR(0)
    );
\Write_Byte_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Write_Byte_Cnt_reg[7]_1\(7),
      Q => \Write_Byte_Cnt_reg[7]_0\(7),
      R => SR(0)
    );
Wtrans_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => Wtrans_Cnt_En0,
      Q => Wtrans_Cnt_En,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mon_register is
  port (
    Mon_Write_Valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REG_STAGES[1].Reg_Data_Valid_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Write_Beat_Cnt_En0 : out STD_LOGIC;
    Single_Burst_Write_flag : out STD_LOGIC;
    mon_resetn_0 : out STD_LOGIC;
    Last_Write_Flag : out STD_LOGIC;
    Read_Beat_Cnt_En0 : out STD_LOGIC;
    \GEN_REG_STAGES[1].Reg_Data_Valid_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Single_Burst_Read_flag : out STD_LOGIC;
    mon_resetn_1 : out STD_LOGIC;
    Last_Read_Flag : out STD_LOGIC;
    \GEN_REG_STAGES[1].Reg_Data_Valid_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rtrans_Cnt_En0 : out STD_LOGIC;
    \data_out_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wtrans_Cnt_En0 : out STD_LOGIC;
    First_Write_Flag : out STD_LOGIC;
    First_Read_Flag : out STD_LOGIC;
    \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \Write_Byte_Cnt_reg[7]_i_6_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 255 downto 0 );
    mon_resetn : in STD_LOGIC;
    mon_clk : in STD_LOGIC;
    Metrics_Cnt_En : in STD_LOGIC;
    write_going_on : in STD_LOGIC;
    write_going_on_reg : in STD_LOGIC;
    read_going_on : in STD_LOGIC;
    \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 395 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mon_register;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mon_register is
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\ : STD_LOGIC_VECTOR ( 2331 downto 0 );
  signal Mon_Data_Out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^mon_write_valid\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Write_Byte_Cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_10_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_11_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_12_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_13_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_14_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_15_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_16_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_17_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_18_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_6_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_7_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_8_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[1]_i_9_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_10_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_11_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_12_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_13_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_14_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_15_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_16_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_17_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_18_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_6_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_7_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_8_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[2]_i_9_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_10_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_11_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_12_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_13_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_14_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_15_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_16_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_17_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_18_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_19_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_20_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_21_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_22_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_23_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[3]_i_9_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[4]_i_10_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[4]_i_11_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[4]_i_12_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[4]_i_13_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[4]_i_9_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_10_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_11_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_12_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_13_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_14_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_15_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_16_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_17_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_18_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_19_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_21_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_22_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_23_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_24_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_25_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_26_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_27_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_28_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_29_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_30_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_31_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_32_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_33_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_34_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_35_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_36_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_37_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_38_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_39_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_40_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_41_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_42_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_43_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_44_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_45_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_46_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_47_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_48_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_49_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_50_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_51_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_52_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_53_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_54_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_55_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_5_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_62_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_63_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_64_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_65_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_66_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_67_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_68_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_69_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_74_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_75_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_76_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_77_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_7_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_84_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_85_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_86_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_87_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_88_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_89_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_8_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_90_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_91_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt[7]_i_9_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[7]_i_20_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[7]_i_20_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[7]_i_20_n_3\ : STD_LOGIC;
  signal \^write_byte_cnt_reg[7]_i_6_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Write_Byte_Cnt_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \Write_Byte_Cnt_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal count_4_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return10_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal count_4_return11_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return12_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return13_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal count_4_return14_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return15_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return16_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal count_4_return17_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return18_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return19_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal count_4_return1_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal count_4_return20_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return21_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return22_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal count_4_return23_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return24_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return25_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal count_4_return26_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return27_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return28_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_4_return29_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return2_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return30_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_4_return3_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return4_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return5_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return6_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return7_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count_4_return8_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return9_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_out_reg_n_0_[100]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[101]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[102]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[103]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[104]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[105]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[106]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[107]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[108]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[109]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[110]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[111]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[112]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[113]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[114]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[115]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[116]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[117]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[118]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[119]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[120]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[121]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[122]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[123]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[124]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[125]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[126]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[127]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[128]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[129]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[130]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[131]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[132]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[133]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[134]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[135]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[136]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[137]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[138]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[139]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[140]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[141]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[142]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[143]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[144]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[145]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[146]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[147]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[148]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[149]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[150]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[151]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[152]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[153]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[154]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[155]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[28]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[29]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[30]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[31]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[32]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[33]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[34]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[35]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[36]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[37]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[38]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[39]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[40]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[41]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[42]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[43]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[44]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[45]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[46]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[47]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[48]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[49]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[50]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[51]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[52]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[53]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[54]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[55]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[56]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[57]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[58]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[59]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[60]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[61]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[62]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[63]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[64]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[65]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[66]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[67]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[68]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[69]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[70]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[71]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[72]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[73]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[74]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[75]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[76]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[77]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[78]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[79]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[80]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[81]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[82]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[83]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[84]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[85]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[86]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[87]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[88]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[89]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[90]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[91]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[92]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[93]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[94]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[95]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[96]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[97]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[98]\ : STD_LOGIC;
  signal \data_out_reg_n_0_[99]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DEBUG.Last_Read_Data_Int[63]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GEN_DEBUG.Last_Write_Address_Int[63]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \GEN_DEBUG.Last_Write_Data_Int[63]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of Read_Beat_Cnt_En_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of Rtrans_Cnt_En_i_1 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of Write_Beat_Cnt_En_i_1 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[0]_i_10\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[0]_i_11\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[0]_i_12\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[0]_i_13\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[0]_i_14\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[0]_i_15\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[0]_i_6\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[0]_i_8\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[0]_i_9\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_17\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_19\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_20\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_22\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_23\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_24\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_25\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_26\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_27\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_28\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_29\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_30\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_31\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_32\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_33\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_34\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_35\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_36\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_37\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_38\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_39\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_40\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[1]_i_8\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[2]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[2]_i_21\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[2]_i_24\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[2]_i_29\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[2]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[2]_i_31\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[2]_i_34\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[2]_i_36\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[2]_i_4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_11\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_12\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_24\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_25\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_26\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_27\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_28\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_29\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_30\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_31\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_32\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_33\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_6\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[3]_i_8\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[4]_i_10\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[4]_i_14\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[4]_i_15\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[4]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[4]_i_5\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[4]_i_6\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[4]_i_9\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_10\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_12\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_15\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_16\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_17\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_19\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_22\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_23\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_24\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_29\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_30\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_31\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_40\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_41\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_42\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_5\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_51\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_56\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_57\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_58\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_59\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_60\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_61\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_7\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_70\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_71\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_72\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_73\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Write_Byte_Cnt[7]_i_9\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of Wtrans_Cnt_En_i_1 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \reg_i_reg[1]_srl2_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \reg_i_reg[1]_srl2_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \reg_i_reg[1]_srl2_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \reg_i_reg[1]_srl2_i_1__2\ : label is "soft_lutpair41";
begin
  Mon_Write_Valid <= \^mon_write_valid\;
  SR(0) <= \^sr\(0);
  \Write_Byte_Cnt_reg[7]_i_6_0\(7 downto 0) <= \^write_byte_cnt_reg[7]_i_6_0\(7 downto 0);
\GEN_DEBUG.Last_Read_Data_Int[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^mon_write_valid\,
      I1 => Mon_Data_Out(1),
      I2 => Mon_Data_Out(0),
      O => \GEN_REG_STAGES[1].Reg_Data_Valid_reg[1]_1\(0)
    );
\GEN_DEBUG.Last_Write_Address_Int[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^mon_write_valid\,
      I1 => Mon_Data_Out(11),
      I2 => Mon_Data_Out(10),
      O => E(0)
    );
\GEN_DEBUG.Last_Write_Data_Int[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^mon_write_valid\,
      I1 => Mon_Data_Out(8),
      I2 => Mon_Data_Out(7),
      O => \GEN_REG_STAGES[1].Reg_Data_Valid_reg[1]_0\(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int[7]_i_1\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"2A80808080808080"
    )
        port map (
      I0 => \^mon_write_valid\,
      I1 => Mon_Data_Out(4),
      I2 => Mon_Data_Out(3),
      I3 => Mon_Data_Out(1),
      I4 => Mon_Data_Out(0),
      I5 => Mon_Data_Out(2),
      O5 => \GEN_REG_STAGES[1].Reg_Data_Valid_reg[1]_2\(0),
      O6 => \data_out_reg[1]_0\(0)
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"D55540006AAA9555"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]_i_1_n_0\,
      I0 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(1),
      I1 => Mon_Data_Out(3),
      I2 => Mon_Data_Out(4),
      I3 => \^mon_write_valid\,
      I4 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(0),
      O51 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\(0),
      O52 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]_i_1_n_2\,
      PROP => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]_i_1_n_3\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[2]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00F00FF0F00F"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[2]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(1),
      I3 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(2),
      I4 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]_i_1_n_2\,
      O51 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\(1),
      O52 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[2]_i_1_n_2\,
      PROP => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[2]_i_1_n_3\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[3]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00F00FF0F00F"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[3]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(2),
      I3 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(3),
      I4 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_3_n_0\,
      O51 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\(2),
      O52 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[3]_i_1_n_2\,
      PROP => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[3]_i_1_n_3\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[4]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00F00FF0F00F"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[4]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(3),
      I3 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(4),
      I4 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[3]_i_1_n_2\,
      O51 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\(3),
      O52 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[4]_i_1_n_2\,
      PROP => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[4]_i_1_n_3\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[5]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00F00FF0F00F"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[5]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(4),
      I3 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(5),
      I4 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_3_n_1\,
      O51 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\(4),
      O52 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[5]_i_1_n_2\,
      PROP => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[5]_i_1_n_3\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00F00FF0F00F"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(5),
      I3 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(6),
      I4 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[5]_i_1_n_2\,
      O51 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\(5),
      O52 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]_i_1_n_2\,
      PROP => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]_i_1_n_3\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00FF00F0FF0F00F"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(6),
      I3 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(7),
      I4 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_3_n_2\,
      O51 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\(6),
      O52 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_2\,
      PROP => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_3\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_3\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(0),
      COUTB => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_3_n_0\,
      COUTD => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_3_n_1\,
      COUTF => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_3_n_2\,
      COUTH => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_3_n_3\,
      CYA => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]_i_1_n_2\,
      CYB => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[2]_i_1_n_2\,
      CYC => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[3]_i_1_n_2\,
      CYD => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[4]_i_1_n_2\,
      CYE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[5]_i_1_n_2\,
      CYF => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]_i_1_n_2\,
      CYG => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_2\,
      CYH => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_4_n_2\,
      GEA => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]_i_1_n_0\,
      GEB => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[2]_i_1_n_0\,
      GEC => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[3]_i_1_n_0\,
      GED => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[4]_i_1_n_0\,
      GEE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[5]_i_1_n_0\,
      GEF => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]_i_1_n_0\,
      GEG => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_0\,
      GEH => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_4_n_0\,
      PROPA => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[1]_i_1_n_3\,
      PROPB => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[2]_i_1_n_3\,
      PROPC => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[3]_i_1_n_3\,
      PROPD => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[4]_i_1_n_3\,
      PROPE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[5]_i_1_n_3\,
      PROPF => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]_i_1_n_3\,
      PROPG => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_2_n_3\,
      PROPH => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_4_n_3\
    );
\GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"00000000FF000000"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => '0',
      I4 => '0',
      O51 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_4_n_1\,
      O52 => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_4_n_2\,
      PROP => \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_i_4_n_3\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78880000"
    )
        port map (
      I0 => Mon_Data_Out(5),
      I1 => Mon_Data_Out(6),
      I2 => Mon_Data_Out(11),
      I3 => Mon_Data_Out(10),
      I4 => \^mon_write_valid\,
      O => \data_out_reg[5]_0\(0)
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"D55540006AAA9555"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]_i_1_n_0\,
      I0 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(1),
      I1 => Mon_Data_Out(10),
      I2 => Mon_Data_Out(11),
      I3 => \^mon_write_valid\,
      I4 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(0),
      O51 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\(0),
      O52 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]_i_1_n_2\,
      PROP => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]_i_1_n_3\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[2]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00F00FF0F00F"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[2]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(1),
      I3 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(2),
      I4 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]_i_1_n_2\,
      O51 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\(1),
      O52 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[2]_i_1_n_2\,
      PROP => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[2]_i_1_n_3\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[3]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00F00FF0F00F"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[3]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(2),
      I3 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(3),
      I4 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_3_n_0\,
      O51 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\(2),
      O52 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[3]_i_1_n_2\,
      PROP => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[3]_i_1_n_3\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[4]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00F00FF0F00F"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[4]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(3),
      I3 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(4),
      I4 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[3]_i_1_n_2\,
      O51 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\(3),
      O52 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[4]_i_1_n_2\,
      PROP => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[4]_i_1_n_3\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[5]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00F00FF0F00F"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[5]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(4),
      I3 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(5),
      I4 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_3_n_1\,
      O51 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\(4),
      O52 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[5]_i_1_n_2\,
      PROP => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[5]_i_1_n_3\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F0FF00F00FF0F00F"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]_i_1_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(5),
      I3 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(6),
      I4 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[5]_i_1_n_2\,
      O51 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\(5),
      O52 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]_i_1_n_2\,
      PROP => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]_i_1_n_3\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00FF00F0FF0F00F"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(6),
      I3 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(7),
      I4 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_3_n_2\,
      O51 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\(6),
      O52 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_2\,
      PROP => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_3\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_3\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(0),
      COUTB => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_3_n_0\,
      COUTD => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_3_n_1\,
      COUTF => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_3_n_2\,
      COUTH => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_3_n_3\,
      CYA => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]_i_1_n_2\,
      CYB => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[2]_i_1_n_2\,
      CYC => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[3]_i_1_n_2\,
      CYD => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[4]_i_1_n_2\,
      CYE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[5]_i_1_n_2\,
      CYF => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]_i_1_n_2\,
      CYG => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_2\,
      CYH => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_4_n_2\,
      GEA => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]_i_1_n_0\,
      GEB => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[2]_i_1_n_0\,
      GEC => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[3]_i_1_n_0\,
      GED => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[4]_i_1_n_0\,
      GEE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[5]_i_1_n_0\,
      GEF => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]_i_1_n_0\,
      GEG => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_0\,
      GEH => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_4_n_0\,
      PROPA => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[1]_i_1_n_3\,
      PROPB => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[2]_i_1_n_3\,
      PROPC => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[3]_i_1_n_3\,
      PROPD => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[4]_i_1_n_3\,
      PROPE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[5]_i_1_n_3\,
      PROPF => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]_i_1_n_3\,
      PROPG => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_2_n_3\,
      PROPH => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_4_n_3\
    );
\GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"00000000FF000000"
    )
        port map (
      GE => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => '0',
      I4 => '0',
      O51 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_4_n_1\,
      O52 => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_4_n_2\,
      PROP => \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_i_4_n_3\
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(0),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(0),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][100]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(84),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(100),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][101]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(85),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(101),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][102]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(86),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(102),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][103]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(87),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(103),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][104]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(88),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(104),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][105]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(89),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(105),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][106]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(90),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(106),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][107]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(91),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(107),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][108]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(92),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(108),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][109]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(93),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(109),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(10),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(10),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][110]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(94),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(110),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][111]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(95),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(111),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][112]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(96),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(112),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][113]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(97),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(113),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][114]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(98),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(114),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][115]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(99),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(115),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][116]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(100),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(116),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][117]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(101),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(117),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1180]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(204),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1180),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1181]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(205),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1181),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1182]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(206),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1182),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1183]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(207),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1183),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1184]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(208),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1184),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1185]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(209),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1185),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1186]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(210),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1186),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1187]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(211),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1187),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1188]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(212),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1188),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1189]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(213),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1189),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][118]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(102),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(118),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1190]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(214),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1190),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1191]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(215),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1191),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1192]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(216),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1192),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1193]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(217),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1193),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1194]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(218),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1194),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1195]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(219),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1195),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1196]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(220),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1196),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1197]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(221),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1197),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1198]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(222),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1198),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1199]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(223),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1199),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][119]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(103),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(119),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(11),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(11),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1200]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(224),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1200),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1201]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(225),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1201),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1202]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(226),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1202),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1203]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(227),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1203),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1204]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(228),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1204),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1205]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(229),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1205),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1206]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(230),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1206),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1207]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(231),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1207),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1208]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(232),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1208),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1209]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(233),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1209),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][120]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(104),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(120),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1210]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(234),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1210),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1211]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(235),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1211),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1212]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(236),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1212),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1213]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(237),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1213),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1214]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(238),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1214),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1215]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(239),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1215),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1216]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(240),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1216),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1217]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(241),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1217),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1218]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(242),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1218),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1219]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(243),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1219),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][121]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(105),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(121),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1220]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(244),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1220),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1221]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(245),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1221),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1222]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(246),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1222),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1223]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(247),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1223),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1224]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(248),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1224),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1225]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(249),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1225),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1226]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(250),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1226),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1227]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(251),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1227),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1228]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(252),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1228),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1229]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(253),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1229),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][122]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(106),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(122),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1230]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(254),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1230),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1231]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(255),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1231),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1232]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(256),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1232),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1233]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(257),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1233),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1234]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(258),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1234),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1235]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(259),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1235),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1236]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(260),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1236),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1237]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(261),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1237),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1238]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(262),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1238),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1239]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(263),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1239),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][123]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(107),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(123),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1240]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(264),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1240),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1241]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(265),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1241),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1242]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(266),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1242),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1243]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(267),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1243),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1244]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(268),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1244),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1245]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(269),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1245),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1246]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(270),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1246),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1247]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(271),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1247),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1248]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(272),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1248),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1249]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(273),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1249),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][124]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(108),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(124),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1250]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(274),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1250),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1251]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(275),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1251),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1252]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(276),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1252),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1253]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(277),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1253),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1254]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(278),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1254),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1255]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(279),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1255),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1256]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(280),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1256),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1257]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(281),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1257),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1258]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(282),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1258),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1259]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(283),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1259),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][125]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(109),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(125),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1260]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(284),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1260),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1261]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(285),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1261),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1262]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(286),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1262),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1263]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(287),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1263),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1264]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(288),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1264),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1265]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(289),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1265),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1266]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(290),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1266),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1267]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(291),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1267),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1268]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(292),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1268),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1269]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(293),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1269),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][126]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(110),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(126),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1270]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(294),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1270),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1271]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(295),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1271),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1272]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(296),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1272),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1273]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(297),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1273),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1274]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(298),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1274),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1275]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(299),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1275),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1276]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(300),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1276),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1277]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(301),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1277),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1278]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(302),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1278),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1279]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(303),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1279),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][127]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(111),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(127),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1280]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(304),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1280),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1281]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(305),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1281),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1282]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(306),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1282),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1283]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(307),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1283),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1284]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(308),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1284),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1285]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(309),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1285),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1286]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(310),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1286),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1287]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(311),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1287),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1288]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(312),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1288),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1289]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(313),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1289),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][128]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(112),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(128),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1290]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(314),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1290),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1291]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(315),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1291),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1292]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(316),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1292),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1293]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(317),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1293),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1294]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(318),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1294),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1295]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(319),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1295),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1296]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(320),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1296),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1297]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(321),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1297),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1298]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(322),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1298),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1299]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(323),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1299),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][129]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(113),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(129),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1300]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(324),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1300),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1301]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(325),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1301),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1302]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(326),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1302),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1303]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(327),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1303),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1304]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(328),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1304),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1305]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(329),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1305),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1306]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(330),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1306),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1307]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(331),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1307),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][130]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(114),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(130),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][131]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(115),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(131),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][132]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(116),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(132),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][133]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(117),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(133),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][134]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(118),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(134),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][135]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(119),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(135),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][136]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(120),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(136),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][137]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(121),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(137),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][138]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(122),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(138),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][139]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(123),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(139),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][140]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(124),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(140),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][141]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(125),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(141),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][142]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(126),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(142),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][143]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(127),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(143),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][144]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(128),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(144),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][145]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(129),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(145),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][146]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(130),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(146),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][147]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(131),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(147),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][148]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(132),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(148),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][149]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(133),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(149),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][150]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(134),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(150),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][151]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(135),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(151),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][152]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(136),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(152),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][153]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(137),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(153),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][154]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(138),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(154),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][155]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(139),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(155),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][156]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(140),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(156),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][157]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(141),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(157),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][158]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(142),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(158),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][159]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(143),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(159),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][160]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(144),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(160),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][161]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(145),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(161),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][162]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(146),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(162),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][163]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(147),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(163),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][164]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(148),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(164),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][165]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(149),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(165),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][166]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(150),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(166),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][167]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(151),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(167),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][168]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(152),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(168),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][169]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(153),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(169),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][170]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(154),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(170),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][171]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(155),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(171),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][172]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(156),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(172),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][173]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(157),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(173),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][174]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(158),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(174),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][175]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(159),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(175),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][176]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(160),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(176),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][177]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(161),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(177),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][178]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(162),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(178),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][179]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(163),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(179),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][180]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(164),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(180),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][181]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(165),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(181),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][182]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(166),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(182),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][183]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(167),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(183),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][184]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(168),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(184),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][185]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(169),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(185),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][186]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(170),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(186),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][187]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(171),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(187),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][188]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(172),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(188),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][189]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(173),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(189),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][190]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(174),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(190),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][191]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(175),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(191),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][192]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(176),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(192),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][193]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(177),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(193),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][194]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(178),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(194),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][195]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(179),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(195),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][196]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(180),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(196),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][197]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(181),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(197),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][198]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(182),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(198),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][199]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(183),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(199),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(1),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][200]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(184),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(200),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][201]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(185),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(201),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][202]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(186),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(202),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][203]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(187),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(203),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][204]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(188),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(204),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][205]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(189),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(205),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][206]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(190),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(206),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][207]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(191),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(207),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][208]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(192),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(208),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][209]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(193),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(209),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][210]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(194),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(210),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][211]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(195),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(211),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][212]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(196),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(212),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][213]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(197),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(213),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][214]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(198),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(214),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][215]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(199),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(215),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][216]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(200),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(216),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][217]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(201),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(217),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][218]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(202),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(218),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][219]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(203),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(219),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2268]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(332),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2268),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2269]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(333),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2269),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2270]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(334),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2270),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2271]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(335),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2271),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2272]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(336),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2272),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2273]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(337),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2273),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2274]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(338),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2274),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2275]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(339),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2275),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2276]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(340),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2276),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2277]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(341),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2277),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2278]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(342),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2278),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2279]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(343),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2279),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2280]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(344),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2280),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2281]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(345),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2281),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2282]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(346),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2282),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2283]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(347),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2283),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2284]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(348),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2284),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2285]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(349),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2285),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2286]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(350),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2286),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2287]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(351),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2287),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2288]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(352),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2288),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2289]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(353),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2289),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2290]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(354),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2290),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2291]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(355),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2291),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2292]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(356),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2292),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2293]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(357),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2293),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2294]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(358),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2294),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2295]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(359),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2295),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2296]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(360),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2296),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2297]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(361),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2297),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2298]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(362),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2298),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2299]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(363),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2299),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2300]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(364),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2300),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2301]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(365),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2301),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2302]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(366),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2302),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2303]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(367),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2303),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2304]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(368),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2304),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2305]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(369),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2305),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2306]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(370),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2306),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2307]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(371),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2307),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2308]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(372),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2308),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2309]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(373),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2309),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2310]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(374),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2310),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2311]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(375),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2311),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2312]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(376),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2312),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2313]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(377),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2313),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2314]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(378),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2314),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2315]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(379),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2315),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2316]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(380),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2316),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2317]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(381),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2317),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2318]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(382),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2318),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2319]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(383),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2319),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2320]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(384),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2320),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2321]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(385),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2321),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2322]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(386),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2322),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2323]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(387),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2323),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2324]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(388),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2324),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2325]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(389),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2325),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2326]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(390),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2326),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2327]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(391),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2327),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2328]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(392),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2328),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2329]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(393),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2329),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2330]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(394),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2330),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2331]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(395),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2331),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(12),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(28),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(13),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(29),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(2),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(14),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(30),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(15),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(31),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(16),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(32),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(17),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(33),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(18),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(34),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(19),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(35),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(20),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(36),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(21),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(37),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(22),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(38),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(23),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(39),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(3),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(3),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(24),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(40),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(25),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(41),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(26),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(42),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(27),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(43),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(28),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(44),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(29),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(45),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(30),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(46),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(31),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(47),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(32),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(48),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(33),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(49),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(4),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(4),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(34),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(50),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(35),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(51),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(36),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(52),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(37),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(53),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(38),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(54),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(39),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(55),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(40),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(56),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(41),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(57),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(42),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(58),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(43),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(59),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(5),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(5),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(44),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(60),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(45),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(61),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(46),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(62),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(47),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(63),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][64]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(48),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(64),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][65]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(49),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(65),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][66]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(50),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(66),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][67]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(51),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(67),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][68]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(52),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(68),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][69]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(53),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(69),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(6),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(6),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][70]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(54),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(70),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][71]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(55),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(71),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][72]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(56),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(72),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][73]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(57),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(73),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][74]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(58),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(74),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][75]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(59),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(75),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][76]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(60),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(76),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][77]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(61),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(77),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][78]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(62),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(78),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][79]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(63),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(79),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(7),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(7),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][80]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(64),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(80),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][81]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(65),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(81),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][82]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(66),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(82),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][83]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(67),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(83),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][84]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(68),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(84),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][85]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(69),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(85),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][86]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(70),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(86),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][87]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(71),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(87),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][88]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(72),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(88),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][89]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(73),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(89),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(8),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(8),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][90]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(74),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(90),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][91]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(75),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(91),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][92]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(76),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(92),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][93]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(77),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(93),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][94]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(78),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(94),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][95]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(79),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(95),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][96]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(80),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(96),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][97]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(81),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(97),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][98]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(82),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(98),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][99]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(83),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(99),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_In_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => D(9),
      Q => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(9),
      R => \^sr\(0)
    );
\GEN_REG_STAGES[1].Reg_Data_Valid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => mon_resetn,
      Q => \^mon_write_valid\,
      R => '0'
    );
Read_Beat_Cnt_En_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^mon_write_valid\,
      I2 => Mon_Data_Out(1),
      I3 => Mon_Data_Out(0),
      O => Read_Beat_Cnt_En0
    );
Rtrans_Cnt_En_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^mon_write_valid\,
      I2 => Mon_Data_Out(4),
      I3 => Mon_Data_Out(3),
      O => Rtrans_Cnt_En0
    );
Write_Beat_Cnt_En_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^mon_write_valid\,
      I2 => Mon_Data_Out(8),
      I3 => Mon_Data_Out(7),
      O => Write_Beat_Cnt_En0
    );
\Write_Byte_Cnt[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[53]\,
      I1 => \data_out_reg_n_0_[52]\,
      I2 => \data_out_reg_n_0_[55]\,
      I3 => \data_out_reg_n_0_[54]\,
      O => count_4_return23_in(0)
    );
\Write_Byte_Cnt[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[41]\,
      I1 => \data_out_reg_n_0_[40]\,
      I2 => \data_out_reg_n_0_[43]\,
      I3 => \data_out_reg_n_0_[42]\,
      O => count_4_return24_in(0)
    );
\Write_Byte_Cnt[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[73]\,
      I1 => \data_out_reg_n_0_[72]\,
      I2 => \data_out_reg_n_0_[75]\,
      I3 => \data_out_reg_n_0_[74]\,
      O => count_4_return17_in(0)
    );
\Write_Byte_Cnt[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[65]\,
      I1 => \data_out_reg_n_0_[64]\,
      I2 => \data_out_reg_n_0_[67]\,
      I3 => \data_out_reg_n_0_[66]\,
      O => count_4_return18_in(0)
    );
\Write_Byte_Cnt[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[133]\,
      I1 => \data_out_reg_n_0_[132]\,
      I2 => \data_out_reg_n_0_[135]\,
      I3 => \data_out_reg_n_0_[134]\,
      O => count_4_return4_in(0)
    );
\Write_Byte_Cnt[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[113]\,
      I1 => \data_out_reg_n_0_[112]\,
      I2 => \data_out_reg_n_0_[115]\,
      I3 => \data_out_reg_n_0_[114]\,
      O => count_4_return7_in(0)
    );
\Write_Byte_Cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \Write_Byte_Cnt[1]_i_12_n_0\,
      I1 => \Write_Byte_Cnt[1]_i_11_n_0\,
      I2 => \Write_Byte_Cnt[1]_i_10_n_0\,
      I3 => \Write_Byte_Cnt[0]_i_6_n_0\,
      I4 => \Write_Byte_Cnt[1]_i_15_n_0\,
      I5 => \Write_Byte_Cnt[0]_i_7_n_0\,
      O => \Write_Byte_Cnt[0]_i_2_n_0\
    );
\Write_Byte_Cnt[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out_reg_n_0_[50]\,
      I1 => \data_out_reg_n_0_[51]\,
      I2 => \data_out_reg_n_0_[48]\,
      I3 => \data_out_reg_n_0_[49]\,
      I4 => count_4_return20_in(0),
      I5 => count_4_return21_in(0),
      O => \Write_Byte_Cnt[0]_i_3_n_0\
    );
\Write_Byte_Cnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out_reg_n_0_[34]\,
      I1 => \data_out_reg_n_0_[35]\,
      I2 => \data_out_reg_n_0_[32]\,
      I3 => \data_out_reg_n_0_[33]\,
      I4 => count_4_return23_in(0),
      I5 => count_4_return24_in(0),
      O => \Write_Byte_Cnt[0]_i_4_n_0\
    );
\Write_Byte_Cnt[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out_reg_n_0_[70]\,
      I1 => \data_out_reg_n_0_[71]\,
      I2 => \data_out_reg_n_0_[68]\,
      I3 => \data_out_reg_n_0_[69]\,
      I4 => count_4_return17_in(0),
      I5 => count_4_return18_in(0),
      O => \Write_Byte_Cnt[0]_i_5_n_0\
    );
\Write_Byte_Cnt[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => count_4_return27_in(0),
      I1 => count_4_return26_in(0),
      I2 => count_4_return28_in(0),
      I3 => count_4_return29_in(0),
      I4 => count_4_return30_in(0),
      O => \Write_Byte_Cnt[0]_i_6_n_0\
    );
\Write_Byte_Cnt[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => count_4_return3_in(0),
      I1 => count_4_return2_in(0),
      I2 => count_4_return4_in(0),
      I3 => count_4_return6_in(0),
      I4 => count_4_return5_in(0),
      I5 => count_4_return7_in(0),
      O => \Write_Byte_Cnt[0]_i_7_n_0\
    );
\Write_Byte_Cnt[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[77]\,
      I1 => \data_out_reg_n_0_[76]\,
      I2 => \data_out_reg_n_0_[79]\,
      I3 => \data_out_reg_n_0_[78]\,
      O => count_4_return20_in(0)
    );
\Write_Byte_Cnt[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[57]\,
      I1 => \data_out_reg_n_0_[56]\,
      I2 => \data_out_reg_n_0_[59]\,
      I3 => \data_out_reg_n_0_[58]\,
      O => count_4_return21_in(0)
    );
\Write_Byte_Cnt[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out_reg_n_0_[98]\,
      I1 => \data_out_reg_n_0_[99]\,
      I2 => \data_out_reg_n_0_[96]\,
      I3 => \data_out_reg_n_0_[97]\,
      I4 => count_4_return8_in(0),
      I5 => count_4_return9_in(0),
      O => \Write_Byte_Cnt[1]_i_10_n_0\
    );
\Write_Byte_Cnt[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out_reg_n_0_[86]\,
      I1 => \data_out_reg_n_0_[87]\,
      I2 => \data_out_reg_n_0_[84]\,
      I3 => \data_out_reg_n_0_[85]\,
      I4 => count_4_return14_in(0),
      I5 => count_4_return15_in(0),
      O => \Write_Byte_Cnt[1]_i_11_n_0\
    );
\Write_Byte_Cnt[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out_reg_n_0_[126]\,
      I1 => \data_out_reg_n_0_[127]\,
      I2 => \data_out_reg_n_0_[124]\,
      I3 => \data_out_reg_n_0_[125]\,
      I4 => count_4_return11_in(0),
      I5 => count_4_return12_in(0),
      O => \Write_Byte_Cnt[1]_i_12_n_0\
    );
\Write_Byte_Cnt[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out_reg_n_0_[134]\,
      I1 => \data_out_reg_n_0_[135]\,
      I2 => \data_out_reg_n_0_[132]\,
      I3 => \data_out_reg_n_0_[133]\,
      I4 => count_4_return2_in(0),
      I5 => count_4_return3_in(0),
      O => \Write_Byte_Cnt[1]_i_13_n_0\
    );
\Write_Byte_Cnt[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out_reg_n_0_[114]\,
      I1 => \data_out_reg_n_0_[115]\,
      I2 => \data_out_reg_n_0_[112]\,
      I3 => \data_out_reg_n_0_[113]\,
      I4 => count_4_return5_in(0),
      I5 => count_4_return6_in(0),
      O => \Write_Byte_Cnt[1]_i_14_n_0\
    );
\Write_Byte_Cnt[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \data_out_reg_n_0_[150]\,
      I1 => \data_out_reg_n_0_[151]\,
      I2 => \data_out_reg_n_0_[148]\,
      I3 => \data_out_reg_n_0_[149]\,
      I4 => count_4_return(0),
      I5 => count_4_return0_in(0),
      O => \Write_Byte_Cnt[1]_i_15_n_0\
    );
\Write_Byte_Cnt[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EE8811781177EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[60]\,
      I1 => \data_out_reg_n_0_[63]\,
      I2 => \data_out_reg_n_0_[61]\,
      I3 => \data_out_reg_n_0_[62]\,
      I4 => count_4_return26_in(1),
      I5 => count_4_return27_in(1),
      O => \Write_Byte_Cnt[1]_i_16_n_0\
    );
\Write_Byte_Cnt[1]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81177EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[28]\,
      I1 => \data_out_reg_n_0_[31]\,
      I2 => \data_out_reg_n_0_[29]\,
      I3 => \data_out_reg_n_0_[30]\,
      I4 => count_4_return29_in(1),
      O => \Write_Byte_Cnt[1]_i_17_n_0\
    );
\Write_Byte_Cnt[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EE8811781177EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[32]\,
      I1 => \data_out_reg_n_0_[35]\,
      I2 => \data_out_reg_n_0_[33]\,
      I3 => \data_out_reg_n_0_[34]\,
      I4 => count_4_return23_in(1),
      I5 => count_4_return24_in(1),
      O => \Write_Byte_Cnt[1]_i_18_n_0\
    );
\Write_Byte_Cnt[1]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[45]\,
      I1 => \data_out_reg_n_0_[44]\,
      I2 => \data_out_reg_n_0_[47]\,
      I3 => \data_out_reg_n_0_[46]\,
      O => count_4_return27_in(0)
    );
\Write_Byte_Cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \Write_Byte_Cnt[1]_i_6_n_0\,
      I1 => \Write_Byte_Cnt[1]_i_7_n_0\,
      I2 => \Write_Byte_Cnt[3]_i_10_n_0\,
      I3 => \Write_Byte_Cnt[3]_i_11_n_0\,
      I4 => \Write_Byte_Cnt[3]_i_12_n_0\,
      O => \Write_Byte_Cnt[1]_i_2_n_0\
    );
\Write_Byte_Cnt[1]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[37]\,
      I1 => \data_out_reg_n_0_[36]\,
      I2 => \data_out_reg_n_0_[39]\,
      I3 => \data_out_reg_n_0_[38]\,
      O => count_4_return26_in(0)
    );
\Write_Byte_Cnt[1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[61]\,
      I1 => \data_out_reg_n_0_[60]\,
      I2 => \data_out_reg_n_0_[63]\,
      I3 => \data_out_reg_n_0_[62]\,
      O => count_4_return28_in(0)
    );
\Write_Byte_Cnt[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[93]\,
      I1 => \data_out_reg_n_0_[92]\,
      I2 => \data_out_reg_n_0_[95]\,
      I3 => \data_out_reg_n_0_[94]\,
      O => count_4_return29_in(0)
    );
\Write_Byte_Cnt[1]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[29]\,
      I1 => \data_out_reg_n_0_[28]\,
      I2 => \data_out_reg_n_0_[31]\,
      I3 => \data_out_reg_n_0_[30]\,
      O => count_4_return30_in(0)
    );
\Write_Byte_Cnt[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[117]\,
      I1 => \data_out_reg_n_0_[116]\,
      I2 => \data_out_reg_n_0_[119]\,
      I3 => \data_out_reg_n_0_[118]\,
      O => count_4_return8_in(0)
    );
\Write_Byte_Cnt[1]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[105]\,
      I1 => \data_out_reg_n_0_[104]\,
      I2 => \data_out_reg_n_0_[107]\,
      I3 => \data_out_reg_n_0_[106]\,
      O => count_4_return9_in(0)
    );
\Write_Byte_Cnt[1]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[89]\,
      I1 => \data_out_reg_n_0_[88]\,
      I2 => \data_out_reg_n_0_[91]\,
      I3 => \data_out_reg_n_0_[90]\,
      O => count_4_return14_in(0)
    );
\Write_Byte_Cnt[1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[81]\,
      I1 => \data_out_reg_n_0_[80]\,
      I2 => \data_out_reg_n_0_[83]\,
      I3 => \data_out_reg_n_0_[82]\,
      O => count_4_return15_in(0)
    );
\Write_Byte_Cnt[1]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[101]\,
      I1 => \data_out_reg_n_0_[100]\,
      I2 => \data_out_reg_n_0_[103]\,
      I3 => \data_out_reg_n_0_[102]\,
      O => count_4_return11_in(0)
    );
\Write_Byte_Cnt[1]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[109]\,
      I1 => \data_out_reg_n_0_[108]\,
      I2 => \data_out_reg_n_0_[111]\,
      I3 => \data_out_reg_n_0_[110]\,
      O => count_4_return12_in(0)
    );
\Write_Byte_Cnt[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Write_Byte_Cnt[1]_i_8_n_0\,
      I1 => \Write_Byte_Cnt[1]_i_9_n_0\,
      O => \Write_Byte_Cnt[1]_i_3_n_0\
    );
\Write_Byte_Cnt[1]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[137]\,
      I1 => \data_out_reg_n_0_[136]\,
      I2 => \data_out_reg_n_0_[139]\,
      I3 => \data_out_reg_n_0_[138]\,
      O => count_4_return2_in(0)
    );
\Write_Byte_Cnt[1]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[129]\,
      I1 => \data_out_reg_n_0_[128]\,
      I2 => \data_out_reg_n_0_[131]\,
      I3 => \data_out_reg_n_0_[130]\,
      O => count_4_return3_in(0)
    );
\Write_Byte_Cnt[1]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[141]\,
      I1 => \data_out_reg_n_0_[140]\,
      I2 => \data_out_reg_n_0_[143]\,
      I3 => \data_out_reg_n_0_[142]\,
      O => count_4_return5_in(0)
    );
\Write_Byte_Cnt[1]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[121]\,
      I1 => \data_out_reg_n_0_[120]\,
      I2 => \data_out_reg_n_0_[123]\,
      I3 => \data_out_reg_n_0_[122]\,
      O => count_4_return6_in(0)
    );
\Write_Byte_Cnt[1]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[153]\,
      I1 => \data_out_reg_n_0_[152]\,
      I2 => \data_out_reg_n_0_[155]\,
      I3 => \data_out_reg_n_0_[154]\,
      O => count_4_return(0)
    );
\Write_Byte_Cnt[1]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \data_out_reg_n_0_[145]\,
      I1 => \data_out_reg_n_0_[144]\,
      I2 => \data_out_reg_n_0_[147]\,
      I3 => \data_out_reg_n_0_[146]\,
      O => count_4_return0_in(0)
    );
\Write_Byte_Cnt[1]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[38]\,
      I1 => \data_out_reg_n_0_[37]\,
      I2 => \data_out_reg_n_0_[39]\,
      I3 => \data_out_reg_n_0_[36]\,
      O => count_4_return26_in(1)
    );
\Write_Byte_Cnt[1]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[46]\,
      I1 => \data_out_reg_n_0_[45]\,
      I2 => \data_out_reg_n_0_[47]\,
      I3 => \data_out_reg_n_0_[44]\,
      O => count_4_return27_in(1)
    );
\Write_Byte_Cnt[1]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[94]\,
      I1 => \data_out_reg_n_0_[93]\,
      I2 => \data_out_reg_n_0_[95]\,
      I3 => \data_out_reg_n_0_[92]\,
      O => count_4_return29_in(1)
    );
\Write_Byte_Cnt[1]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[54]\,
      I1 => \data_out_reg_n_0_[53]\,
      I2 => \data_out_reg_n_0_[55]\,
      I3 => \data_out_reg_n_0_[52]\,
      O => count_4_return23_in(1)
    );
\Write_Byte_Cnt[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[1]_i_10_n_0\,
      I1 => \Write_Byte_Cnt[1]_i_11_n_0\,
      I2 => \Write_Byte_Cnt[1]_i_12_n_0\,
      O => \Write_Byte_Cnt[1]_i_4_n_0\
    );
\Write_Byte_Cnt[1]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[42]\,
      I1 => \data_out_reg_n_0_[41]\,
      I2 => \data_out_reg_n_0_[43]\,
      I3 => \data_out_reg_n_0_[40]\,
      O => count_4_return24_in(1)
    );
\Write_Byte_Cnt[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[1]_i_13_n_0\,
      I1 => \Write_Byte_Cnt[1]_i_14_n_0\,
      I2 => \Write_Byte_Cnt[1]_i_15_n_0\,
      I3 => \Write_Byte_Cnt[1]_i_16_n_0\,
      I4 => \Write_Byte_Cnt[1]_i_17_n_0\,
      I5 => \Write_Byte_Cnt[1]_i_18_n_0\,
      O => \Write_Byte_Cnt[1]_i_5_n_0\
    );
\Write_Byte_Cnt[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600FF96FF969600"
    )
        port map (
      I0 => \Write_Byte_Cnt[1]_i_12_n_0\,
      I1 => \Write_Byte_Cnt[1]_i_11_n_0\,
      I2 => \Write_Byte_Cnt[1]_i_10_n_0\,
      I3 => \Write_Byte_Cnt[0]_i_6_n_0\,
      I4 => \Write_Byte_Cnt[1]_i_15_n_0\,
      I5 => \Write_Byte_Cnt[0]_i_7_n_0\,
      O => \Write_Byte_Cnt[1]_i_6_n_0\
    );
\Write_Byte_Cnt[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \Write_Byte_Cnt[3]_i_13_n_0\,
      I1 => \Write_Byte_Cnt[4]_i_13_n_0\,
      I2 => \Write_Byte_Cnt[3]_i_14_n_0\,
      I3 => \Write_Byte_Cnt[3]_i_15_n_0\,
      I4 => \Write_Byte_Cnt[3]_i_16_n_0\,
      I5 => \Write_Byte_Cnt[3]_i_17_n_0\,
      O => \Write_Byte_Cnt[1]_i_7_n_0\
    );
\Write_Byte_Cnt[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => count_4_return27_in(0),
      I1 => count_4_return26_in(0),
      I2 => count_4_return28_in(0),
      I3 => count_4_return29_in(0),
      I4 => count_4_return30_in(0),
      O => \Write_Byte_Cnt[1]_i_8_n_0\
    );
\Write_Byte_Cnt[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[0]_i_5_n_0\,
      I1 => \Write_Byte_Cnt[0]_i_4_n_0\,
      I2 => \Write_Byte_Cnt[0]_i_3_n_0\,
      O => \Write_Byte_Cnt[1]_i_9_n_0\
    );
\Write_Byte_Cnt[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[86]\,
      I1 => \data_out_reg_n_0_[87]\,
      I2 => \data_out_reg_n_0_[84]\,
      I3 => \data_out_reg_n_0_[85]\,
      I4 => count_4_return14_in(2),
      I5 => count_4_return15_in(2),
      O => \Write_Byte_Cnt[2]_i_10_n_0\
    );
\Write_Byte_Cnt[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7EE87EE80000"
    )
        port map (
      I0 => \data_out_reg_n_0_[60]\,
      I1 => \data_out_reg_n_0_[63]\,
      I2 => \data_out_reg_n_0_[61]\,
      I3 => \data_out_reg_n_0_[62]\,
      I4 => count_4_return26_in(1),
      I5 => count_4_return27_in(1),
      O => \Write_Byte_Cnt[2]_i_11_n_0\
    );
\Write_Byte_Cnt[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => count_4_return0_in(2),
      I1 => count_4_return(2),
      I2 => count_4_return1_in(2),
      I3 => count_4_return3_in(2),
      I4 => count_4_return2_in(2),
      I5 => count_4_return4_in(2),
      O => \Write_Byte_Cnt[2]_i_12_n_0\
    );
\Write_Byte_Cnt[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[114]\,
      I1 => \data_out_reg_n_0_[115]\,
      I2 => \data_out_reg_n_0_[112]\,
      I3 => \data_out_reg_n_0_[113]\,
      I4 => count_4_return5_in(2),
      I5 => count_4_return6_in(2),
      O => \Write_Byte_Cnt[2]_i_13_n_0\
    );
\Write_Byte_Cnt[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => count_4_return9_in(2),
      I1 => count_4_return8_in(2),
      I2 => count_4_return10_in(2),
      I3 => count_4_return12_in(2),
      I4 => count_4_return11_in(2),
      I5 => count_4_return13_in(2),
      O => \Write_Byte_Cnt[2]_i_14_n_0\
    );
\Write_Byte_Cnt[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => count_4_return21_in(1),
      I1 => count_4_return20_in(1),
      I2 => count_4_return22_in(1),
      I3 => count_4_return24_in(1),
      I4 => count_4_return23_in(1),
      I5 => count_4_return25_in(1),
      O => \Write_Byte_Cnt[2]_i_15_n_0\
    );
\Write_Byte_Cnt[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => count_4_return3_in(1),
      I1 => count_4_return2_in(1),
      I2 => count_4_return4_in(1),
      I3 => count_4_return6_in(1),
      I4 => count_4_return5_in(1),
      I5 => count_4_return7_in(1),
      O => \Write_Byte_Cnt[2]_i_16_n_0\
    );
\Write_Byte_Cnt[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7EE87EE80000"
    )
        port map (
      I0 => \data_out_reg_n_0_[96]\,
      I1 => \data_out_reg_n_0_[99]\,
      I2 => \data_out_reg_n_0_[97]\,
      I3 => \data_out_reg_n_0_[98]\,
      I4 => count_4_return8_in(1),
      I5 => count_4_return9_in(1),
      O => \Write_Byte_Cnt[2]_i_17_n_0\
    );
\Write_Byte_Cnt[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => count_4_return12_in(1),
      I1 => count_4_return11_in(1),
      I2 => count_4_return13_in(1),
      I3 => count_4_return15_in(1),
      I4 => count_4_return14_in(1),
      I5 => count_4_return16_in(1),
      O => \Write_Byte_Cnt[2]_i_18_n_0\
    );
\Write_Byte_Cnt[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[65]\,
      I1 => \data_out_reg_n_0_[64]\,
      I2 => \data_out_reg_n_0_[67]\,
      I3 => \data_out_reg_n_0_[66]\,
      O => count_4_return18_in(2)
    );
\Write_Byte_Cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Write_Byte_Cnt[3]_i_6_n_0\,
      I1 => \Write_Byte_Cnt[3]_i_7_n_0\,
      I2 => \Write_Byte_Cnt[3]_i_8_n_0\,
      O => \Write_Byte_Cnt[2]_i_2_n_0\
    );
\Write_Byte_Cnt[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[73]\,
      I1 => \data_out_reg_n_0_[72]\,
      I2 => \data_out_reg_n_0_[75]\,
      I3 => \data_out_reg_n_0_[74]\,
      O => count_4_return17_in(2)
    );
\Write_Byte_Cnt[2]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[69]\,
      I1 => \data_out_reg_n_0_[68]\,
      I2 => \data_out_reg_n_0_[71]\,
      I3 => \data_out_reg_n_0_[70]\,
      O => count_4_return19_in(2)
    );
\Write_Byte_Cnt[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[57]\,
      I1 => \data_out_reg_n_0_[56]\,
      I2 => \data_out_reg_n_0_[59]\,
      I3 => \data_out_reg_n_0_[58]\,
      O => count_4_return21_in(2)
    );
\Write_Byte_Cnt[2]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[77]\,
      I1 => \data_out_reg_n_0_[76]\,
      I2 => \data_out_reg_n_0_[79]\,
      I3 => \data_out_reg_n_0_[78]\,
      O => count_4_return20_in(2)
    );
\Write_Byte_Cnt[2]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[49]\,
      I1 => \data_out_reg_n_0_[48]\,
      I2 => \data_out_reg_n_0_[51]\,
      I3 => \data_out_reg_n_0_[50]\,
      O => count_4_return22_in(2)
    );
\Write_Byte_Cnt[2]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[89]\,
      I1 => \data_out_reg_n_0_[88]\,
      I2 => \data_out_reg_n_0_[91]\,
      I3 => \data_out_reg_n_0_[90]\,
      O => count_4_return14_in(2)
    );
\Write_Byte_Cnt[2]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[81]\,
      I1 => \data_out_reg_n_0_[80]\,
      I2 => \data_out_reg_n_0_[83]\,
      I3 => \data_out_reg_n_0_[82]\,
      O => count_4_return15_in(2)
    );
\Write_Byte_Cnt[2]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[145]\,
      I1 => \data_out_reg_n_0_[144]\,
      I2 => \data_out_reg_n_0_[147]\,
      I3 => \data_out_reg_n_0_[146]\,
      O => count_4_return0_in(2)
    );
\Write_Byte_Cnt[2]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[153]\,
      I1 => \data_out_reg_n_0_[152]\,
      I2 => \data_out_reg_n_0_[155]\,
      I3 => \data_out_reg_n_0_[154]\,
      O => count_4_return(2)
    );
\Write_Byte_Cnt[2]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[149]\,
      I1 => \data_out_reg_n_0_[148]\,
      I2 => \data_out_reg_n_0_[151]\,
      I3 => \data_out_reg_n_0_[150]\,
      O => count_4_return1_in(2)
    );
\Write_Byte_Cnt[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[3]_i_12_n_0\,
      I1 => \Write_Byte_Cnt[3]_i_11_n_0\,
      I2 => \Write_Byte_Cnt[3]_i_10_n_0\,
      I3 => \Write_Byte_Cnt[3]_i_9_n_0\,
      O => \Write_Byte_Cnt[2]_i_3_n_0\
    );
\Write_Byte_Cnt[2]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[133]\,
      I1 => \data_out_reg_n_0_[132]\,
      I2 => \data_out_reg_n_0_[135]\,
      I3 => \data_out_reg_n_0_[134]\,
      O => count_4_return4_in(2)
    );
\Write_Byte_Cnt[2]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[97]\,
      I1 => \data_out_reg_n_0_[96]\,
      I2 => \data_out_reg_n_0_[99]\,
      I3 => \data_out_reg_n_0_[98]\,
      O => count_4_return10_in(2)
    );
\Write_Byte_Cnt[2]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[109]\,
      I1 => \data_out_reg_n_0_[108]\,
      I2 => \data_out_reg_n_0_[111]\,
      I3 => \data_out_reg_n_0_[110]\,
      O => count_4_return12_in(2)
    );
\Write_Byte_Cnt[2]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[101]\,
      I1 => \data_out_reg_n_0_[100]\,
      I2 => \data_out_reg_n_0_[103]\,
      I3 => \data_out_reg_n_0_[102]\,
      O => count_4_return11_in(2)
    );
\Write_Byte_Cnt[2]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[125]\,
      I1 => \data_out_reg_n_0_[124]\,
      I2 => \data_out_reg_n_0_[127]\,
      I3 => \data_out_reg_n_0_[126]\,
      O => count_4_return13_in(2)
    );
\Write_Byte_Cnt[2]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[34]\,
      I1 => \data_out_reg_n_0_[33]\,
      I2 => \data_out_reg_n_0_[35]\,
      I3 => \data_out_reg_n_0_[32]\,
      O => count_4_return25_in(1)
    );
\Write_Byte_Cnt[2]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[114]\,
      I1 => \data_out_reg_n_0_[113]\,
      I2 => \data_out_reg_n_0_[115]\,
      I3 => \data_out_reg_n_0_[112]\,
      O => count_4_return7_in(1)
    );
\Write_Byte_Cnt[2]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[86]\,
      I1 => \data_out_reg_n_0_[85]\,
      I2 => \data_out_reg_n_0_[87]\,
      I3 => \data_out_reg_n_0_[84]\,
      O => count_4_return16_in(1)
    );
\Write_Byte_Cnt[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[2]_i_5_n_0\,
      I1 => \Write_Byte_Cnt[2]_i_6_n_0\,
      I2 => \Write_Byte_Cnt[1]_i_4_n_0\,
      I3 => \Write_Byte_Cnt[2]_i_7_n_0\,
      I4 => \Write_Byte_Cnt[2]_i_8_n_0\,
      O => \Write_Byte_Cnt[2]_i_4_n_0\
    );
\Write_Byte_Cnt[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[1]_i_15_n_0\,
      I1 => \Write_Byte_Cnt[1]_i_14_n_0\,
      I2 => \Write_Byte_Cnt[1]_i_13_n_0\,
      O => \Write_Byte_Cnt[2]_i_5_n_0\
    );
\Write_Byte_Cnt[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Write_Byte_Cnt[1]_i_18_n_0\,
      I1 => \Write_Byte_Cnt[1]_i_17_n_0\,
      I2 => \Write_Byte_Cnt[1]_i_16_n_0\,
      O => \Write_Byte_Cnt[2]_i_6_n_0\
    );
\Write_Byte_Cnt[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \Write_Byte_Cnt[2]_i_9_n_0\,
      I1 => \Write_Byte_Cnt[2]_i_10_n_0\,
      I2 => \Write_Byte_Cnt[2]_i_11_n_0\,
      I3 => \Write_Byte_Cnt[2]_i_12_n_0\,
      I4 => \Write_Byte_Cnt[2]_i_13_n_0\,
      I5 => \Write_Byte_Cnt[2]_i_14_n_0\,
      O => \Write_Byte_Cnt[2]_i_7_n_0\
    );
\Write_Byte_Cnt[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \Write_Byte_Cnt[2]_i_15_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_32_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_26_n_0\,
      I3 => \Write_Byte_Cnt[2]_i_16_n_0\,
      I4 => \Write_Byte_Cnt[2]_i_17_n_0\,
      I5 => \Write_Byte_Cnt[2]_i_18_n_0\,
      O => \Write_Byte_Cnt[2]_i_8_n_0\
    );
\Write_Byte_Cnt[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => count_4_return18_in(2),
      I1 => count_4_return17_in(2),
      I2 => count_4_return19_in(2),
      I3 => count_4_return21_in(2),
      I4 => count_4_return20_in(2),
      I5 => count_4_return22_in(2),
      O => \Write_Byte_Cnt[2]_i_9_n_0\
    );
\Write_Byte_Cnt[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_47_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_48_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_49_n_0\,
      O => \Write_Byte_Cnt[3]_i_10_n_0\
    );
\Write_Byte_Cnt[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Write_Byte_Cnt[3]_i_18_n_0\,
      I1 => \Write_Byte_Cnt[3]_i_19_n_0\,
      I2 => \Write_Byte_Cnt[3]_i_20_n_0\,
      O => \Write_Byte_Cnt[3]_i_11_n_0\
    );
\Write_Byte_Cnt[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Write_Byte_Cnt[3]_i_21_n_0\,
      I1 => \Write_Byte_Cnt[3]_i_22_n_0\,
      I2 => \Write_Byte_Cnt[3]_i_23_n_0\,
      O => \Write_Byte_Cnt[3]_i_12_n_0\
    );
\Write_Byte_Cnt[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => count_4_return18_in(1),
      I1 => count_4_return17_in(1),
      I2 => count_4_return19_in(1),
      I3 => count_4_return21_in(1),
      I4 => count_4_return20_in(1),
      I5 => count_4_return22_in(1),
      O => \Write_Byte_Cnt[3]_i_13_n_0\
    );
\Write_Byte_Cnt[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \data_out_reg_n_0_[62]\,
      I1 => \data_out_reg_n_0_[63]\,
      I2 => \data_out_reg_n_0_[60]\,
      I3 => \data_out_reg_n_0_[61]\,
      I4 => count_4_return26_in(0),
      I5 => count_4_return27_in(0),
      O => \Write_Byte_Cnt[3]_i_14_n_0\
    );
\Write_Byte_Cnt[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => count_4_return0_in(1),
      I1 => count_4_return(1),
      I2 => count_4_return1_in(1),
      I3 => count_4_return3_in(1),
      I4 => count_4_return2_in(1),
      I5 => count_4_return4_in(1),
      O => \Write_Byte_Cnt[3]_i_15_n_0\
    );
\Write_Byte_Cnt[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EE8811781177EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[112]\,
      I1 => \data_out_reg_n_0_[115]\,
      I2 => \data_out_reg_n_0_[113]\,
      I3 => \data_out_reg_n_0_[114]\,
      I4 => count_4_return5_in(1),
      I5 => count_4_return6_in(1),
      O => \Write_Byte_Cnt[3]_i_16_n_0\
    );
\Write_Byte_Cnt[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => count_4_return9_in(1),
      I1 => count_4_return8_in(1),
      I2 => count_4_return10_in(1),
      I3 => count_4_return12_in(1),
      I4 => count_4_return11_in(1),
      I5 => count_4_return13_in(1),
      O => \Write_Byte_Cnt[3]_i_17_n_0\
    );
\Write_Byte_Cnt[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \data_out_reg_n_0_[150]\,
      I1 => \data_out_reg_n_0_[151]\,
      I2 => \data_out_reg_n_0_[148]\,
      I3 => \data_out_reg_n_0_[149]\,
      I4 => count_4_return(0),
      I5 => count_4_return0_in(0),
      O => \Write_Byte_Cnt[3]_i_18_n_0\
    );
\Write_Byte_Cnt[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \data_out_reg_n_0_[114]\,
      I1 => \data_out_reg_n_0_[115]\,
      I2 => \data_out_reg_n_0_[112]\,
      I3 => \data_out_reg_n_0_[113]\,
      I4 => count_4_return5_in(0),
      I5 => count_4_return6_in(0),
      O => \Write_Byte_Cnt[3]_i_19_n_0\
    );
\Write_Byte_Cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_18_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_17_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_16_n_0\,
      I3 => \Write_Byte_Cnt[4]_i_9_n_0\,
      I4 => \Write_Byte_Cnt[4]_i_10_n_0\,
      O => \Write_Byte_Cnt[3]_i_2_n_0\
    );
\Write_Byte_Cnt[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \data_out_reg_n_0_[134]\,
      I1 => \data_out_reg_n_0_[135]\,
      I2 => \data_out_reg_n_0_[132]\,
      I3 => \data_out_reg_n_0_[133]\,
      I4 => count_4_return2_in(0),
      I5 => count_4_return3_in(0),
      O => \Write_Byte_Cnt[3]_i_20_n_0\
    );
\Write_Byte_Cnt[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \data_out_reg_n_0_[98]\,
      I1 => \data_out_reg_n_0_[99]\,
      I2 => \data_out_reg_n_0_[96]\,
      I3 => \data_out_reg_n_0_[97]\,
      I4 => count_4_return8_in(0),
      I5 => count_4_return9_in(0),
      O => \Write_Byte_Cnt[3]_i_21_n_0\
    );
\Write_Byte_Cnt[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \data_out_reg_n_0_[86]\,
      I1 => \data_out_reg_n_0_[87]\,
      I2 => \data_out_reg_n_0_[84]\,
      I3 => \data_out_reg_n_0_[85]\,
      I4 => count_4_return14_in(0),
      I5 => count_4_return15_in(0),
      O => \Write_Byte_Cnt[3]_i_22_n_0\
    );
\Write_Byte_Cnt[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \data_out_reg_n_0_[126]\,
      I1 => \data_out_reg_n_0_[127]\,
      I2 => \data_out_reg_n_0_[124]\,
      I3 => \data_out_reg_n_0_[125]\,
      I4 => count_4_return11_in(0),
      I5 => count_4_return12_in(0),
      O => \Write_Byte_Cnt[3]_i_23_n_0\
    );
\Write_Byte_Cnt[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[70]\,
      I1 => \data_out_reg_n_0_[69]\,
      I2 => \data_out_reg_n_0_[71]\,
      I3 => \data_out_reg_n_0_[68]\,
      O => count_4_return19_in(1)
    );
\Write_Byte_Cnt[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[50]\,
      I1 => \data_out_reg_n_0_[49]\,
      I2 => \data_out_reg_n_0_[51]\,
      I3 => \data_out_reg_n_0_[48]\,
      O => count_4_return22_in(1)
    );
\Write_Byte_Cnt[3]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[150]\,
      I1 => \data_out_reg_n_0_[149]\,
      I2 => \data_out_reg_n_0_[151]\,
      I3 => \data_out_reg_n_0_[148]\,
      O => count_4_return1_in(1)
    );
\Write_Byte_Cnt[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[134]\,
      I1 => \data_out_reg_n_0_[133]\,
      I2 => \data_out_reg_n_0_[135]\,
      I3 => \data_out_reg_n_0_[132]\,
      O => count_4_return4_in(1)
    );
\Write_Byte_Cnt[3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[106]\,
      I1 => \data_out_reg_n_0_[105]\,
      I2 => \data_out_reg_n_0_[107]\,
      I3 => \data_out_reg_n_0_[104]\,
      O => count_4_return9_in(1)
    );
\Write_Byte_Cnt[3]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[118]\,
      I1 => \data_out_reg_n_0_[117]\,
      I2 => \data_out_reg_n_0_[119]\,
      I3 => \data_out_reg_n_0_[116]\,
      O => count_4_return8_in(1)
    );
\Write_Byte_Cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[4]_i_6_n_0\,
      I1 => \Write_Byte_Cnt[4]_i_7_n_0\,
      I2 => \Write_Byte_Cnt[4]_i_8_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_15_n_0\,
      O => \Write_Byte_Cnt[3]_i_3_n_0\
    );
\Write_Byte_Cnt[3]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[98]\,
      I1 => \data_out_reg_n_0_[97]\,
      I2 => \data_out_reg_n_0_[99]\,
      I3 => \data_out_reg_n_0_[96]\,
      O => count_4_return10_in(1)
    );
\Write_Byte_Cnt[3]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[110]\,
      I1 => \data_out_reg_n_0_[109]\,
      I2 => \data_out_reg_n_0_[111]\,
      I3 => \data_out_reg_n_0_[108]\,
      O => count_4_return12_in(1)
    );
\Write_Byte_Cnt[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[102]\,
      I1 => \data_out_reg_n_0_[101]\,
      I2 => \data_out_reg_n_0_[103]\,
      I3 => \data_out_reg_n_0_[100]\,
      O => count_4_return11_in(1)
    );
\Write_Byte_Cnt[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[126]\,
      I1 => \data_out_reg_n_0_[125]\,
      I2 => \data_out_reg_n_0_[127]\,
      I3 => \data_out_reg_n_0_[124]\,
      O => count_4_return13_in(1)
    );
\Write_Byte_Cnt[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[3]_i_6_n_0\,
      I1 => \Write_Byte_Cnt[3]_i_7_n_0\,
      I2 => \Write_Byte_Cnt[3]_i_8_n_0\,
      O => \Write_Byte_Cnt[3]_i_4_n_0\
    );
\Write_Byte_Cnt[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \Write_Byte_Cnt[2]_i_4_n_0\,
      I1 => \Write_Byte_Cnt[3]_i_9_n_0\,
      I2 => \Write_Byte_Cnt[3]_i_10_n_0\,
      I3 => \Write_Byte_Cnt[3]_i_11_n_0\,
      I4 => \Write_Byte_Cnt[3]_i_12_n_0\,
      O => \Write_Byte_Cnt[3]_i_5_n_0\
    );
\Write_Byte_Cnt[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \Write_Byte_Cnt[2]_i_5_n_0\,
      I1 => \Write_Byte_Cnt[2]_i_6_n_0\,
      I2 => \Write_Byte_Cnt[1]_i_4_n_0\,
      I3 => \Write_Byte_Cnt[1]_i_9_n_0\,
      I4 => \Write_Byte_Cnt[1]_i_8_n_0\,
      O => \Write_Byte_Cnt[3]_i_6_n_0\
    );
\Write_Byte_Cnt[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_24_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_23_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_22_n_0\,
      I3 => \Write_Byte_Cnt[4]_i_7_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_45_n_0\,
      I5 => \Write_Byte_Cnt[7]_i_46_n_0\,
      O => \Write_Byte_Cnt[3]_i_7_n_0\
    );
\Write_Byte_Cnt[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \Write_Byte_Cnt[1]_i_6_n_0\,
      I1 => \Write_Byte_Cnt[1]_i_7_n_0\,
      I2 => \Write_Byte_Cnt[3]_i_10_n_0\,
      I3 => \Write_Byte_Cnt[3]_i_11_n_0\,
      I4 => \Write_Byte_Cnt[3]_i_12_n_0\,
      O => \Write_Byte_Cnt[3]_i_8_n_0\
    );
\Write_Byte_Cnt[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06606FF66FF60660"
    )
        port map (
      I0 => \Write_Byte_Cnt[3]_i_13_n_0\,
      I1 => \Write_Byte_Cnt[4]_i_13_n_0\,
      I2 => \Write_Byte_Cnt[3]_i_14_n_0\,
      I3 => \Write_Byte_Cnt[3]_i_15_n_0\,
      I4 => \Write_Byte_Cnt[3]_i_16_n_0\,
      I5 => \Write_Byte_Cnt[3]_i_17_n_0\,
      O => \Write_Byte_Cnt[3]_i_9_n_0\
    );
\Write_Byte_Cnt[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A995566A"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_21_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_22_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_23_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_24_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_25_n_0\,
      O => \Write_Byte_Cnt[4]_i_10_n_0\
    );
\Write_Byte_Cnt[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EE8811781177EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[68]\,
      I1 => \data_out_reg_n_0_[71]\,
      I2 => \data_out_reg_n_0_[69]\,
      I3 => \data_out_reg_n_0_[70]\,
      I4 => count_4_return17_in(1),
      I5 => count_4_return18_in(1),
      O => \Write_Byte_Cnt[4]_i_11_n_0\
    );
\Write_Byte_Cnt[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EE8811781177EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[48]\,
      I1 => \data_out_reg_n_0_[51]\,
      I2 => \data_out_reg_n_0_[49]\,
      I3 => \data_out_reg_n_0_[50]\,
      I4 => count_4_return20_in(1),
      I5 => count_4_return21_in(1),
      O => \Write_Byte_Cnt[4]_i_12_n_0\
    );
\Write_Byte_Cnt[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EE8811781177EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[84]\,
      I1 => \data_out_reg_n_0_[87]\,
      I2 => \data_out_reg_n_0_[85]\,
      I3 => \data_out_reg_n_0_[86]\,
      I4 => count_4_return14_in(1),
      I5 => count_4_return15_in(1),
      O => \Write_Byte_Cnt[4]_i_13_n_0\
    );
\Write_Byte_Cnt[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[90]\,
      I1 => \data_out_reg_n_0_[89]\,
      I2 => \data_out_reg_n_0_[91]\,
      I3 => \data_out_reg_n_0_[88]\,
      O => count_4_return14_in(1)
    );
\Write_Byte_Cnt[4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[82]\,
      I1 => \data_out_reg_n_0_[81]\,
      I2 => \data_out_reg_n_0_[83]\,
      I3 => \data_out_reg_n_0_[80]\,
      O => count_4_return15_in(1)
    );
\Write_Byte_Cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF17E817E80000"
    )
        port map (
      I0 => \Write_Byte_Cnt[4]_i_6_n_0\,
      I1 => \Write_Byte_Cnt[4]_i_7_n_0\,
      I2 => \Write_Byte_Cnt[4]_i_8_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_15_n_0\,
      I4 => \Write_Byte_Cnt[3]_i_4_n_0\,
      I5 => \Write_Byte_Cnt[3]_i_2_n_0\,
      O => \Write_Byte_Cnt[4]_i_2_n_0\
    );
\Write_Byte_Cnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_7_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_8_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_9_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_10_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_11_n_0\,
      O => \Write_Byte_Cnt[4]_i_3_n_0\
    );
\Write_Byte_Cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8887877777787888"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_14_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_15_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_16_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_17_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_18_n_0\,
      I5 => \Write_Byte_Cnt[7]_i_19_n_0\,
      O => \Write_Byte_Cnt[4]_i_4_n_0\
    );
\Write_Byte_Cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_18_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_17_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_16_n_0\,
      I3 => \Write_Byte_Cnt[4]_i_9_n_0\,
      I4 => \Write_Byte_Cnt[4]_i_10_n_0\,
      O => \Write_Byte_Cnt[4]_i_5_n_0\
    );
\Write_Byte_Cnt[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_47_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_48_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_49_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_45_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_50_n_0\,
      O => \Write_Byte_Cnt[4]_i_6_n_0\
    );
\Write_Byte_Cnt[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[1]_i_16_n_0\,
      I1 => \Write_Byte_Cnt[1]_i_17_n_0\,
      I2 => \Write_Byte_Cnt[1]_i_18_n_0\,
      I3 => \Write_Byte_Cnt[4]_i_11_n_0\,
      I4 => \Write_Byte_Cnt[4]_i_12_n_0\,
      I5 => \Write_Byte_Cnt[4]_i_13_n_0\,
      O => \Write_Byte_Cnt[4]_i_7_n_0\
    );
\Write_Byte_Cnt[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_22_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_23_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_24_n_0\,
      O => \Write_Byte_Cnt[4]_i_8_n_0\
    );
\Write_Byte_Cnt[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_44_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_43_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_42_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_51_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_52_n_0\,
      O => \Write_Byte_Cnt[4]_i_9_n_0\
    );
\Write_Byte_Cnt[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[4]_i_5_n_0\,
      I1 => \Write_Byte_Cnt[4]_i_4_n_0\,
      I2 => \Write_Byte_Cnt[4]_i_3_n_0\,
      O => \Write_Byte_Cnt[5]_i_2_n_0\
    );
\Write_Byte_Cnt[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_37_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_38_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_39_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_40_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_41_n_0\,
      O => \Write_Byte_Cnt[7]_i_10_n_0\
    );
\Write_Byte_Cnt[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_42_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_43_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_44_n_0\,
      O => \Write_Byte_Cnt[7]_i_11_n_0\
    );
\Write_Byte_Cnt[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_37_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_38_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_39_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_40_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_41_n_0\,
      O => \Write_Byte_Cnt[7]_i_12_n_0\
    );
\Write_Byte_Cnt[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE8E80000000000"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_26_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_27_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_28_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_30_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_31_n_0\,
      I5 => \Write_Byte_Cnt[7]_i_29_n_0\,
      O => \Write_Byte_Cnt[7]_i_13_n_0\
    );
\Write_Byte_Cnt[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600FF96FF969600"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_24_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_23_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_22_n_0\,
      I3 => \Write_Byte_Cnt[4]_i_7_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_45_n_0\,
      I5 => \Write_Byte_Cnt[7]_i_46_n_0\,
      O => \Write_Byte_Cnt[7]_i_14_n_0\
    );
\Write_Byte_Cnt[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \Write_Byte_Cnt[2]_i_5_n_0\,
      I1 => \Write_Byte_Cnt[2]_i_6_n_0\,
      I2 => \Write_Byte_Cnt[1]_i_4_n_0\,
      I3 => \Write_Byte_Cnt[2]_i_7_n_0\,
      I4 => \Write_Byte_Cnt[2]_i_8_n_0\,
      O => \Write_Byte_Cnt[7]_i_15_n_0\
    );
\Write_Byte_Cnt[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_47_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_48_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_49_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_45_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_50_n_0\,
      O => \Write_Byte_Cnt[7]_i_16_n_0\
    );
\Write_Byte_Cnt[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_32_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_33_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_34_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_35_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_36_n_0\,
      O => \Write_Byte_Cnt[7]_i_17_n_0\
    );
\Write_Byte_Cnt[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_26_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_27_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_28_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_31_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_30_n_0\,
      O => \Write_Byte_Cnt[7]_i_18_n_0\
    );
\Write_Byte_Cnt[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_44_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_43_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_42_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_51_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_52_n_0\,
      O => \Write_Byte_Cnt[7]_i_19_n_0\
    );
\Write_Byte_Cnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_7_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_8_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_9_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_10_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_11_n_0\,
      O => \Write_Byte_Cnt[7]_i_2_n_0\
    );
\Write_Byte_Cnt[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06606FF66FF60660"
    )
        port map (
      I0 => \Write_Byte_Cnt[2]_i_15_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_32_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_26_n_0\,
      I3 => \Write_Byte_Cnt[2]_i_16_n_0\,
      I4 => \Write_Byte_Cnt[2]_i_17_n_0\,
      I5 => \Write_Byte_Cnt[2]_i_18_n_0\,
      O => \Write_Byte_Cnt[7]_i_21_n_0\
    );
\Write_Byte_Cnt[7]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[3]_i_21_n_0\,
      I1 => \Write_Byte_Cnt[3]_i_22_n_0\,
      I2 => \Write_Byte_Cnt[3]_i_23_n_0\,
      O => \Write_Byte_Cnt[7]_i_22_n_0\
    );
\Write_Byte_Cnt[7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_53_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_54_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_55_n_0\,
      O => \Write_Byte_Cnt[7]_i_23_n_0\
    );
\Write_Byte_Cnt[7]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[3]_i_18_n_0\,
      I1 => \Write_Byte_Cnt[3]_i_19_n_0\,
      I2 => \Write_Byte_Cnt[3]_i_20_n_0\,
      O => \Write_Byte_Cnt[7]_i_24_n_0\
    );
\Write_Byte_Cnt[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06606FF66FF60660"
    )
        port map (
      I0 => \Write_Byte_Cnt[2]_i_9_n_0\,
      I1 => \Write_Byte_Cnt[2]_i_10_n_0\,
      I2 => \Write_Byte_Cnt[2]_i_11_n_0\,
      I3 => \Write_Byte_Cnt[2]_i_12_n_0\,
      I4 => \Write_Byte_Cnt[2]_i_13_n_0\,
      I5 => \Write_Byte_Cnt[2]_i_14_n_0\,
      O => \Write_Byte_Cnt[7]_i_25_n_0\
    );
\Write_Byte_Cnt[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7EE87EE80000"
    )
        port map (
      I0 => \data_out_reg_n_0_[148]\,
      I1 => \data_out_reg_n_0_[151]\,
      I2 => \data_out_reg_n_0_[149]\,
      I3 => \data_out_reg_n_0_[150]\,
      I4 => count_4_return(1),
      I5 => count_4_return0_in(1),
      O => \Write_Byte_Cnt[7]_i_26_n_0\
    );
\Write_Byte_Cnt[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7EE87EE80000"
    )
        port map (
      I0 => \data_out_reg_n_0_[112]\,
      I1 => \data_out_reg_n_0_[115]\,
      I2 => \data_out_reg_n_0_[113]\,
      I3 => \data_out_reg_n_0_[114]\,
      I4 => count_4_return5_in(1),
      I5 => count_4_return6_in(1),
      O => \Write_Byte_Cnt[7]_i_27_n_0\
    );
\Write_Byte_Cnt[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7EE87EE80000"
    )
        port map (
      I0 => \data_out_reg_n_0_[132]\,
      I1 => \data_out_reg_n_0_[135]\,
      I2 => \data_out_reg_n_0_[133]\,
      I3 => \data_out_reg_n_0_[134]\,
      I4 => count_4_return2_in(1),
      I5 => count_4_return3_in(1),
      O => \Write_Byte_Cnt[7]_i_28_n_0\
    );
\Write_Byte_Cnt[7]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_39_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_38_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_37_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_62_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_63_n_0\,
      O => \Write_Byte_Cnt[7]_i_29_n_0\
    );
\Write_Byte_Cnt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_11_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_10_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_9_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_12_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_13_n_0\,
      O => \Write_Byte_Cnt[7]_i_3_n_0\
    );
\Write_Byte_Cnt[7]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_64_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_65_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_66_n_0\,
      O => \Write_Byte_Cnt[7]_i_30_n_0\
    );
\Write_Byte_Cnt[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_67_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_68_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_69_n_0\,
      O => \Write_Byte_Cnt[7]_i_31_n_0\
    );
\Write_Byte_Cnt[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7EE87EE80000"
    )
        port map (
      I0 => \data_out_reg_n_0_[68]\,
      I1 => \data_out_reg_n_0_[71]\,
      I2 => \data_out_reg_n_0_[69]\,
      I3 => \data_out_reg_n_0_[70]\,
      I4 => count_4_return17_in(1),
      I5 => count_4_return18_in(1),
      O => \Write_Byte_Cnt[7]_i_32_n_0\
    );
\Write_Byte_Cnt[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7EE87EE80000"
    )
        port map (
      I0 => \data_out_reg_n_0_[32]\,
      I1 => \data_out_reg_n_0_[35]\,
      I2 => \data_out_reg_n_0_[33]\,
      I3 => \data_out_reg_n_0_[34]\,
      I4 => count_4_return23_in(1),
      I5 => count_4_return24_in(1),
      O => \Write_Byte_Cnt[7]_i_33_n_0\
    );
\Write_Byte_Cnt[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7EE87EE80000"
    )
        port map (
      I0 => \data_out_reg_n_0_[48]\,
      I1 => \data_out_reg_n_0_[51]\,
      I2 => \data_out_reg_n_0_[49]\,
      I3 => \data_out_reg_n_0_[50]\,
      I4 => count_4_return20_in(1),
      I5 => count_4_return21_in(1),
      O => \Write_Byte_Cnt[7]_i_34_n_0\
    );
\Write_Byte_Cnt[7]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[2]_i_11_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_74_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_75_n_0\,
      O => \Write_Byte_Cnt[7]_i_35_n_0\
    );
\Write_Byte_Cnt[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[2]_i_17_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_76_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_77_n_0\,
      O => \Write_Byte_Cnt[7]_i_36_n_0\
    );
\Write_Byte_Cnt[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080000000"
    )
        port map (
      I0 => \data_out_reg_n_0_[134]\,
      I1 => \data_out_reg_n_0_[135]\,
      I2 => \data_out_reg_n_0_[132]\,
      I3 => \data_out_reg_n_0_[133]\,
      I4 => count_4_return2_in(2),
      I5 => count_4_return3_in(2),
      O => \Write_Byte_Cnt[7]_i_37_n_0\
    );
\Write_Byte_Cnt[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080000000"
    )
        port map (
      I0 => \data_out_reg_n_0_[98]\,
      I1 => \data_out_reg_n_0_[99]\,
      I2 => \data_out_reg_n_0_[96]\,
      I3 => \data_out_reg_n_0_[97]\,
      I4 => count_4_return8_in(2),
      I5 => count_4_return9_in(2),
      O => \Write_Byte_Cnt[7]_i_38_n_0\
    );
\Write_Byte_Cnt[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080000000"
    )
        port map (
      I0 => \data_out_reg_n_0_[114]\,
      I1 => \data_out_reg_n_0_[115]\,
      I2 => \data_out_reg_n_0_[112]\,
      I3 => \data_out_reg_n_0_[113]\,
      I4 => count_4_return5_in(2),
      I5 => count_4_return6_in(2),
      O => \Write_Byte_Cnt[7]_i_39_n_0\
    );
\Write_Byte_Cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F88888808000"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_14_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_15_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_16_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_17_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_18_n_0\,
      I5 => \Write_Byte_Cnt[7]_i_19_n_0\,
      O => \Write_Byte_Cnt[7]_i_4_n_0\
    );
\Write_Byte_Cnt[7]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_64_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_65_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_66_n_0\,
      O => \Write_Byte_Cnt[7]_i_40_n_0\
    );
\Write_Byte_Cnt[7]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_67_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_68_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_69_n_0\,
      O => \Write_Byte_Cnt[7]_i_41_n_0\
    );
\Write_Byte_Cnt[7]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_53_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_54_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_55_n_0\,
      O => \Write_Byte_Cnt[7]_i_42_n_0\
    );
\Write_Byte_Cnt[7]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[2]_i_13_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_84_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_85_n_0\,
      O => \Write_Byte_Cnt[7]_i_43_n_0\
    );
\Write_Byte_Cnt[7]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[2]_i_10_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_86_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_87_n_0\,
      O => \Write_Byte_Cnt[7]_i_44_n_0\
    );
\Write_Byte_Cnt[7]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[3]_i_16_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_88_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_89_n_0\,
      O => \Write_Byte_Cnt[7]_i_45_n_0\
    );
\Write_Byte_Cnt[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_90_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_91_n_0\,
      I2 => \Write_Byte_Cnt[3]_i_14_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_49_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_48_n_0\,
      I5 => \Write_Byte_Cnt[7]_i_47_n_0\,
      O => \Write_Byte_Cnt[7]_i_46_n_0\
    );
\Write_Byte_Cnt[7]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \data_out_reg_n_0_[70]\,
      I1 => \data_out_reg_n_0_[71]\,
      I2 => \data_out_reg_n_0_[68]\,
      I3 => \data_out_reg_n_0_[69]\,
      I4 => count_4_return17_in(0),
      I5 => count_4_return18_in(0),
      O => \Write_Byte_Cnt[7]_i_47_n_0\
    );
\Write_Byte_Cnt[7]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \data_out_reg_n_0_[34]\,
      I1 => \data_out_reg_n_0_[35]\,
      I2 => \data_out_reg_n_0_[32]\,
      I3 => \data_out_reg_n_0_[33]\,
      I4 => count_4_return23_in(0),
      I5 => count_4_return24_in(0),
      O => \Write_Byte_Cnt[7]_i_48_n_0\
    );
\Write_Byte_Cnt[7]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF699669960000"
    )
        port map (
      I0 => \data_out_reg_n_0_[50]\,
      I1 => \data_out_reg_n_0_[51]\,
      I2 => \data_out_reg_n_0_[48]\,
      I3 => \data_out_reg_n_0_[49]\,
      I4 => count_4_return20_in(0),
      I5 => count_4_return21_in(0),
      O => \Write_Byte_Cnt[7]_i_49_n_0\
    );
\Write_Byte_Cnt[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_11_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_10_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_9_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_12_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_13_n_0\,
      O => \Write_Byte_Cnt[7]_i_5_n_0\
    );
\Write_Byte_Cnt[7]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \Write_Byte_Cnt[3]_i_14_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_91_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_90_n_0\,
      O => \Write_Byte_Cnt[7]_i_50_n_0\
    );
\Write_Byte_Cnt[7]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_39_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_38_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_37_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_62_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_63_n_0\,
      O => \Write_Byte_Cnt[7]_i_51_n_0\
    );
\Write_Byte_Cnt[7]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E800E8000000"
    )
        port map (
      I0 => \Write_Byte_Cnt[4]_i_11_n_0\,
      I1 => \Write_Byte_Cnt[4]_i_12_n_0\,
      I2 => \Write_Byte_Cnt[4]_i_13_n_0\,
      I3 => \Write_Byte_Cnt[1]_i_16_n_0\,
      I4 => \Write_Byte_Cnt[1]_i_17_n_0\,
      I5 => \Write_Byte_Cnt[1]_i_18_n_0\,
      O => \Write_Byte_Cnt[7]_i_52_n_0\
    );
\Write_Byte_Cnt[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[34]\,
      I1 => \data_out_reg_n_0_[35]\,
      I2 => \data_out_reg_n_0_[32]\,
      I3 => \data_out_reg_n_0_[33]\,
      I4 => count_4_return23_in(2),
      I5 => count_4_return24_in(2),
      O => \Write_Byte_Cnt[7]_i_53_n_0\
    );
\Write_Byte_Cnt[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3666666C666C6CCC"
    )
        port map (
      I0 => count_4_return29_in(1),
      I1 => count_4_return29_in(2),
      I2 => \data_out_reg_n_0_[29]\,
      I3 => \data_out_reg_n_0_[28]\,
      I4 => \data_out_reg_n_0_[31]\,
      I5 => \data_out_reg_n_0_[30]\,
      O => \Write_Byte_Cnt[7]_i_54_n_0\
    );
\Write_Byte_Cnt[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[62]\,
      I1 => \data_out_reg_n_0_[63]\,
      I2 => \data_out_reg_n_0_[60]\,
      I3 => \data_out_reg_n_0_[61]\,
      I4 => count_4_return26_in(2),
      I5 => count_4_return27_in(2),
      O => \Write_Byte_Cnt[7]_i_55_n_0\
    );
\Write_Byte_Cnt[7]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[154]\,
      I1 => \data_out_reg_n_0_[153]\,
      I2 => \data_out_reg_n_0_[155]\,
      I3 => \data_out_reg_n_0_[152]\,
      O => count_4_return(1)
    );
\Write_Byte_Cnt[7]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[146]\,
      I1 => \data_out_reg_n_0_[145]\,
      I2 => \data_out_reg_n_0_[147]\,
      I3 => \data_out_reg_n_0_[144]\,
      O => count_4_return0_in(1)
    );
\Write_Byte_Cnt[7]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[142]\,
      I1 => \data_out_reg_n_0_[141]\,
      I2 => \data_out_reg_n_0_[143]\,
      I3 => \data_out_reg_n_0_[140]\,
      O => count_4_return5_in(1)
    );
\Write_Byte_Cnt[7]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[122]\,
      I1 => \data_out_reg_n_0_[121]\,
      I2 => \data_out_reg_n_0_[123]\,
      I3 => \data_out_reg_n_0_[120]\,
      O => count_4_return6_in(1)
    );
\Write_Byte_Cnt[7]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[138]\,
      I1 => \data_out_reg_n_0_[137]\,
      I2 => \data_out_reg_n_0_[139]\,
      I3 => \data_out_reg_n_0_[136]\,
      O => count_4_return2_in(1)
    );
\Write_Byte_Cnt[7]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[130]\,
      I1 => \data_out_reg_n_0_[129]\,
      I2 => \data_out_reg_n_0_[131]\,
      I3 => \data_out_reg_n_0_[128]\,
      O => count_4_return3_in(1)
    );
\Write_Byte_Cnt[7]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080000000"
    )
        port map (
      I0 => \data_out_reg_n_0_[150]\,
      I1 => \data_out_reg_n_0_[151]\,
      I2 => \data_out_reg_n_0_[148]\,
      I3 => \data_out_reg_n_0_[149]\,
      I4 => count_4_return(2),
      I5 => count_4_return0_in(2),
      O => \Write_Byte_Cnt[7]_i_62_n_0\
    );
\Write_Byte_Cnt[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C888888088808000"
    )
        port map (
      I0 => count_4_return29_in(1),
      I1 => count_4_return29_in(2),
      I2 => \data_out_reg_n_0_[29]\,
      I3 => \data_out_reg_n_0_[28]\,
      I4 => \data_out_reg_n_0_[31]\,
      I5 => \data_out_reg_n_0_[30]\,
      O => \Write_Byte_Cnt[7]_i_63_n_0\
    );
\Write_Byte_Cnt[7]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080000000"
    )
        port map (
      I0 => \data_out_reg_n_0_[50]\,
      I1 => \data_out_reg_n_0_[51]\,
      I2 => \data_out_reg_n_0_[48]\,
      I3 => \data_out_reg_n_0_[49]\,
      I4 => count_4_return20_in(2),
      I5 => count_4_return21_in(2),
      O => \Write_Byte_Cnt[7]_i_64_n_0\
    );
\Write_Byte_Cnt[7]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080000000"
    )
        port map (
      I0 => \data_out_reg_n_0_[62]\,
      I1 => \data_out_reg_n_0_[63]\,
      I2 => \data_out_reg_n_0_[60]\,
      I3 => \data_out_reg_n_0_[61]\,
      I4 => count_4_return26_in(2),
      I5 => count_4_return27_in(2),
      O => \Write_Byte_Cnt[7]_i_65_n_0\
    );
\Write_Byte_Cnt[7]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080000000"
    )
        port map (
      I0 => \data_out_reg_n_0_[34]\,
      I1 => \data_out_reg_n_0_[35]\,
      I2 => \data_out_reg_n_0_[32]\,
      I3 => \data_out_reg_n_0_[33]\,
      I4 => count_4_return23_in(2),
      I5 => count_4_return24_in(2),
      O => \Write_Byte_Cnt[7]_i_66_n_0\
    );
\Write_Byte_Cnt[7]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080000000"
    )
        port map (
      I0 => \data_out_reg_n_0_[126]\,
      I1 => \data_out_reg_n_0_[127]\,
      I2 => \data_out_reg_n_0_[124]\,
      I3 => \data_out_reg_n_0_[125]\,
      I4 => count_4_return11_in(2),
      I5 => count_4_return12_in(2),
      O => \Write_Byte_Cnt[7]_i_67_n_0\
    );
\Write_Byte_Cnt[7]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080000000"
    )
        port map (
      I0 => \data_out_reg_n_0_[70]\,
      I1 => \data_out_reg_n_0_[71]\,
      I2 => \data_out_reg_n_0_[68]\,
      I3 => \data_out_reg_n_0_[69]\,
      I4 => count_4_return17_in(2),
      I5 => count_4_return18_in(2),
      O => \Write_Byte_Cnt[7]_i_68_n_0\
    );
\Write_Byte_Cnt[7]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080000000"
    )
        port map (
      I0 => \data_out_reg_n_0_[86]\,
      I1 => \data_out_reg_n_0_[87]\,
      I2 => \data_out_reg_n_0_[84]\,
      I3 => \data_out_reg_n_0_[85]\,
      I4 => count_4_return14_in(2),
      I5 => count_4_return15_in(2),
      O => \Write_Byte_Cnt[7]_i_69_n_0\
    );
\Write_Byte_Cnt[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEAA880"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_21_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_22_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_23_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_24_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_25_n_0\,
      O => \Write_Byte_Cnt[7]_i_7_n_0\
    );
\Write_Byte_Cnt[7]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[74]\,
      I1 => \data_out_reg_n_0_[73]\,
      I2 => \data_out_reg_n_0_[75]\,
      I3 => \data_out_reg_n_0_[72]\,
      O => count_4_return17_in(1)
    );
\Write_Byte_Cnt[7]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[66]\,
      I1 => \data_out_reg_n_0_[65]\,
      I2 => \data_out_reg_n_0_[67]\,
      I3 => \data_out_reg_n_0_[64]\,
      O => count_4_return18_in(1)
    );
\Write_Byte_Cnt[7]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[78]\,
      I1 => \data_out_reg_n_0_[77]\,
      I2 => \data_out_reg_n_0_[79]\,
      I3 => \data_out_reg_n_0_[76]\,
      O => count_4_return20_in(1)
    );
\Write_Byte_Cnt[7]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[58]\,
      I1 => \data_out_reg_n_0_[57]\,
      I2 => \data_out_reg_n_0_[59]\,
      I3 => \data_out_reg_n_0_[56]\,
      O => count_4_return21_in(1)
    );
\Write_Byte_Cnt[7]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[134]\,
      I1 => \data_out_reg_n_0_[135]\,
      I2 => \data_out_reg_n_0_[132]\,
      I3 => \data_out_reg_n_0_[133]\,
      I4 => count_4_return2_in(2),
      I5 => count_4_return3_in(2),
      O => \Write_Byte_Cnt[7]_i_74_n_0\
    );
\Write_Byte_Cnt[7]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[150]\,
      I1 => \data_out_reg_n_0_[151]\,
      I2 => \data_out_reg_n_0_[148]\,
      I3 => \data_out_reg_n_0_[149]\,
      I4 => count_4_return(2),
      I5 => count_4_return0_in(2),
      O => \Write_Byte_Cnt[7]_i_75_n_0\
    );
\Write_Byte_Cnt[7]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7EE87EE80000"
    )
        port map (
      I0 => \data_out_reg_n_0_[84]\,
      I1 => \data_out_reg_n_0_[87]\,
      I2 => \data_out_reg_n_0_[85]\,
      I3 => \data_out_reg_n_0_[86]\,
      I4 => count_4_return14_in(1),
      I5 => count_4_return15_in(1),
      O => \Write_Byte_Cnt[7]_i_76_n_0\
    );
\Write_Byte_Cnt[7]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7EE87EE80000"
    )
        port map (
      I0 => \data_out_reg_n_0_[124]\,
      I1 => \data_out_reg_n_0_[127]\,
      I2 => \data_out_reg_n_0_[125]\,
      I3 => \data_out_reg_n_0_[126]\,
      I4 => count_4_return11_in(1),
      I5 => count_4_return12_in(1),
      O => \Write_Byte_Cnt[7]_i_77_n_0\
    );
\Write_Byte_Cnt[7]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[137]\,
      I1 => \data_out_reg_n_0_[136]\,
      I2 => \data_out_reg_n_0_[139]\,
      I3 => \data_out_reg_n_0_[138]\,
      O => count_4_return2_in(2)
    );
\Write_Byte_Cnt[7]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[129]\,
      I1 => \data_out_reg_n_0_[128]\,
      I2 => \data_out_reg_n_0_[131]\,
      I3 => \data_out_reg_n_0_[130]\,
      O => count_4_return3_in(2)
    );
\Write_Byte_Cnt[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF17E817E8FF00"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_26_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_27_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_28_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_29_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_30_n_0\,
      I5 => \Write_Byte_Cnt[7]_i_31_n_0\,
      O => \Write_Byte_Cnt[7]_i_8_n_0\
    );
\Write_Byte_Cnt[7]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[117]\,
      I1 => \data_out_reg_n_0_[116]\,
      I2 => \data_out_reg_n_0_[119]\,
      I3 => \data_out_reg_n_0_[118]\,
      O => count_4_return8_in(2)
    );
\Write_Byte_Cnt[7]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[105]\,
      I1 => \data_out_reg_n_0_[104]\,
      I2 => \data_out_reg_n_0_[107]\,
      I3 => \data_out_reg_n_0_[106]\,
      O => count_4_return9_in(2)
    );
\Write_Byte_Cnt[7]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[141]\,
      I1 => \data_out_reg_n_0_[140]\,
      I2 => \data_out_reg_n_0_[143]\,
      I3 => \data_out_reg_n_0_[142]\,
      O => count_4_return5_in(2)
    );
\Write_Byte_Cnt[7]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[121]\,
      I1 => \data_out_reg_n_0_[120]\,
      I2 => \data_out_reg_n_0_[123]\,
      I3 => \data_out_reg_n_0_[122]\,
      O => count_4_return6_in(2)
    );
\Write_Byte_Cnt[7]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[126]\,
      I1 => \data_out_reg_n_0_[127]\,
      I2 => \data_out_reg_n_0_[124]\,
      I3 => \data_out_reg_n_0_[125]\,
      I4 => count_4_return11_in(2),
      I5 => count_4_return12_in(2),
      O => \Write_Byte_Cnt[7]_i_84_n_0\
    );
\Write_Byte_Cnt[7]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[98]\,
      I1 => \data_out_reg_n_0_[99]\,
      I2 => \data_out_reg_n_0_[96]\,
      I3 => \data_out_reg_n_0_[97]\,
      I4 => count_4_return8_in(2),
      I5 => count_4_return9_in(2),
      O => \Write_Byte_Cnt[7]_i_85_n_0\
    );
\Write_Byte_Cnt[7]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[50]\,
      I1 => \data_out_reg_n_0_[51]\,
      I2 => \data_out_reg_n_0_[48]\,
      I3 => \data_out_reg_n_0_[49]\,
      I4 => count_4_return20_in(2),
      I5 => count_4_return21_in(2),
      O => \Write_Byte_Cnt[7]_i_86_n_0\
    );
\Write_Byte_Cnt[7]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[70]\,
      I1 => \data_out_reg_n_0_[71]\,
      I2 => \data_out_reg_n_0_[68]\,
      I3 => \data_out_reg_n_0_[69]\,
      I4 => count_4_return17_in(2),
      I5 => count_4_return18_in(2),
      O => \Write_Byte_Cnt[7]_i_87_n_0\
    );
\Write_Byte_Cnt[7]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EE8811781177EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[124]\,
      I1 => \data_out_reg_n_0_[127]\,
      I2 => \data_out_reg_n_0_[125]\,
      I3 => \data_out_reg_n_0_[126]\,
      I4 => count_4_return11_in(1),
      I5 => count_4_return12_in(1),
      O => \Write_Byte_Cnt[7]_i_88_n_0\
    );
\Write_Byte_Cnt[7]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EE8811781177EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[96]\,
      I1 => \data_out_reg_n_0_[99]\,
      I2 => \data_out_reg_n_0_[97]\,
      I3 => \data_out_reg_n_0_[98]\,
      I4 => count_4_return8_in(1),
      I5 => count_4_return9_in(1),
      O => \Write_Byte_Cnt[7]_i_89_n_0\
    );
\Write_Byte_Cnt[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \Write_Byte_Cnt[7]_i_32_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_33_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_34_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_35_n_0\,
      I4 => \Write_Byte_Cnt[7]_i_36_n_0\,
      O => \Write_Byte_Cnt[7]_i_9_n_0\
    );
\Write_Byte_Cnt[7]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EE8811781177EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[148]\,
      I1 => \data_out_reg_n_0_[151]\,
      I2 => \data_out_reg_n_0_[149]\,
      I3 => \data_out_reg_n_0_[150]\,
      I4 => count_4_return(1),
      I5 => count_4_return0_in(1),
      O => \Write_Byte_Cnt[7]_i_90_n_0\
    );
\Write_Byte_Cnt[7]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EE8811781177EE8"
    )
        port map (
      I0 => \data_out_reg_n_0_[132]\,
      I1 => \data_out_reg_n_0_[135]\,
      I2 => \data_out_reg_n_0_[133]\,
      I3 => \data_out_reg_n_0_[134]\,
      I4 => count_4_return2_in(1),
      I5 => count_4_return3_in(1),
      O => \Write_Byte_Cnt[7]_i_91_n_0\
    );
\Write_Byte_Cnt[7]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[53]\,
      I1 => \data_out_reg_n_0_[52]\,
      I2 => \data_out_reg_n_0_[55]\,
      I3 => \data_out_reg_n_0_[54]\,
      O => count_4_return23_in(2)
    );
\Write_Byte_Cnt[7]_i_93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[41]\,
      I1 => \data_out_reg_n_0_[40]\,
      I2 => \data_out_reg_n_0_[43]\,
      I3 => \data_out_reg_n_0_[42]\,
      O => count_4_return24_in(2)
    );
\Write_Byte_Cnt[7]_i_94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[93]\,
      I1 => \data_out_reg_n_0_[92]\,
      I2 => \data_out_reg_n_0_[95]\,
      I3 => \data_out_reg_n_0_[94]\,
      O => count_4_return29_in(2)
    );
\Write_Byte_Cnt[7]_i_95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[37]\,
      I1 => \data_out_reg_n_0_[36]\,
      I2 => \data_out_reg_n_0_[39]\,
      I3 => \data_out_reg_n_0_[38]\,
      O => count_4_return26_in(2)
    );
\Write_Byte_Cnt[7]_i_96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \data_out_reg_n_0_[45]\,
      I1 => \data_out_reg_n_0_[44]\,
      I2 => \data_out_reg_n_0_[47]\,
      I3 => \data_out_reg_n_0_[46]\,
      O => count_4_return27_in(2)
    );
\Write_Byte_Cnt_reg[0]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"EBBE822896696996"
    )
        port map (
      GE => \Write_Byte_Cnt_reg[0]_i_1_n_0\,
      I0 => \Write_Byte_Cnt[0]_i_2_n_0\,
      I1 => \Write_Byte_Cnt[0]_i_3_n_0\,
      I2 => \Write_Byte_Cnt[0]_i_4_n_0\,
      I3 => \Write_Byte_Cnt[0]_i_5_n_0\,
      I4 => '0',
      O51 => \^write_byte_cnt_reg[7]_i_6_0\(0),
      O52 => \Write_Byte_Cnt_reg[0]_i_1_n_2\,
      PROP => \Write_Byte_Cnt_reg[0]_i_1_n_3\
    );
\Write_Byte_Cnt_reg[1]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"EBBE822896696996"
    )
        port map (
      GE => \Write_Byte_Cnt_reg[1]_i_1_n_0\,
      I0 => \Write_Byte_Cnt[1]_i_2_n_0\,
      I1 => \Write_Byte_Cnt[1]_i_3_n_0\,
      I2 => \Write_Byte_Cnt[1]_i_4_n_0\,
      I3 => \Write_Byte_Cnt[1]_i_5_n_0\,
      I4 => \Write_Byte_Cnt_reg[0]_i_1_n_2\,
      O51 => \^write_byte_cnt_reg[7]_i_6_0\(1),
      O52 => \Write_Byte_Cnt_reg[1]_i_1_n_2\,
      PROP => \Write_Byte_Cnt_reg[1]_i_1_n_3\
    );
\Write_Byte_Cnt_reg[2]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"CFFC0CC03CC3C33C"
    )
        port map (
      GE => \Write_Byte_Cnt_reg[2]_i_1_n_0\,
      I0 => '1',
      I1 => \Write_Byte_Cnt[2]_i_2_n_0\,
      I2 => \Write_Byte_Cnt[2]_i_3_n_0\,
      I3 => \Write_Byte_Cnt[2]_i_4_n_0\,
      I4 => \Write_Byte_Cnt_reg[7]_i_6_n_0\,
      O51 => \^write_byte_cnt_reg[7]_i_6_0\(2),
      O52 => \Write_Byte_Cnt_reg[2]_i_1_n_2\,
      PROP => \Write_Byte_Cnt_reg[2]_i_1_n_3\
    );
\Write_Byte_Cnt_reg[3]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FF96960096696996"
    )
        port map (
      GE => \Write_Byte_Cnt_reg[3]_i_1_n_0\,
      I0 => \Write_Byte_Cnt[3]_i_2_n_0\,
      I1 => \Write_Byte_Cnt[3]_i_3_n_0\,
      I2 => \Write_Byte_Cnt[3]_i_4_n_0\,
      I3 => \Write_Byte_Cnt[3]_i_5_n_0\,
      I4 => \Write_Byte_Cnt_reg[2]_i_1_n_2\,
      O51 => \^write_byte_cnt_reg[7]_i_6_0\(3),
      O52 => \Write_Byte_Cnt_reg[3]_i_1_n_2\,
      PROP => \Write_Byte_Cnt_reg[3]_i_1_n_3\
    );
\Write_Byte_Cnt_reg[4]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"EBBE822896696996"
    )
        port map (
      GE => \Write_Byte_Cnt_reg[4]_i_1_n_0\,
      I0 => \Write_Byte_Cnt[4]_i_2_n_0\,
      I1 => \Write_Byte_Cnt[4]_i_3_n_0\,
      I2 => \Write_Byte_Cnt[4]_i_4_n_0\,
      I3 => \Write_Byte_Cnt[4]_i_5_n_0\,
      I4 => \Write_Byte_Cnt_reg[7]_i_6_n_1\,
      O51 => \^write_byte_cnt_reg[7]_i_6_0\(4),
      O52 => \Write_Byte_Cnt_reg[4]_i_1_n_2\,
      PROP => \Write_Byte_Cnt_reg[4]_i_1_n_3\
    );
\Write_Byte_Cnt_reg[5]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"EBBE822896696996"
    )
        port map (
      GE => \Write_Byte_Cnt_reg[5]_i_1_n_0\,
      I0 => \Write_Byte_Cnt[5]_i_2_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_2_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_3_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_4_n_0\,
      I4 => \Write_Byte_Cnt_reg[4]_i_1_n_2\,
      O51 => \^write_byte_cnt_reg[7]_i_6_0\(5),
      O52 => \Write_Byte_Cnt_reg[5]_i_1_n_2\,
      PROP => \Write_Byte_Cnt_reg[5]_i_1_n_3\
    );
\Write_Byte_Cnt_reg[7]_i_1\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"FFE8E800E81717E8"
    )
        port map (
      GE => \Write_Byte_Cnt_reg[7]_i_1_n_0\,
      I0 => \Write_Byte_Cnt[7]_i_2_n_0\,
      I1 => \Write_Byte_Cnt[7]_i_3_n_0\,
      I2 => \Write_Byte_Cnt[7]_i_4_n_0\,
      I3 => \Write_Byte_Cnt[7]_i_5_n_0\,
      I4 => \Write_Byte_Cnt_reg[7]_i_6_n_2\,
      O51 => \^write_byte_cnt_reg[7]_i_6_0\(6),
      O52 => \^write_byte_cnt_reg[7]_i_6_0\(7),
      PROP => \Write_Byte_Cnt_reg[7]_i_1_n_3\
    );
\Write_Byte_Cnt_reg[7]_i_20\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"00000000FF000000"
    )
        port map (
      GE => \Write_Byte_Cnt_reg[7]_i_20_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => '0',
      I4 => \^write_byte_cnt_reg[7]_i_6_0\(7),
      O51 => \Write_Byte_Cnt_reg[7]_i_20_n_1\,
      O52 => \Write_Byte_Cnt_reg[7]_i_20_n_2\,
      PROP => \Write_Byte_Cnt_reg[7]_i_20_n_3\
    );
\Write_Byte_Cnt_reg[7]_i_6\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => '0',
      COUTB => \Write_Byte_Cnt_reg[7]_i_6_n_0\,
      COUTD => \Write_Byte_Cnt_reg[7]_i_6_n_1\,
      COUTF => \Write_Byte_Cnt_reg[7]_i_6_n_2\,
      COUTH => \Write_Byte_Cnt_reg[7]_i_6_n_3\,
      CYA => \Write_Byte_Cnt_reg[0]_i_1_n_2\,
      CYB => \Write_Byte_Cnt_reg[1]_i_1_n_2\,
      CYC => \Write_Byte_Cnt_reg[2]_i_1_n_2\,
      CYD => \Write_Byte_Cnt_reg[3]_i_1_n_2\,
      CYE => \Write_Byte_Cnt_reg[4]_i_1_n_2\,
      CYF => \Write_Byte_Cnt_reg[5]_i_1_n_2\,
      CYG => \^write_byte_cnt_reg[7]_i_6_0\(7),
      CYH => \Write_Byte_Cnt_reg[7]_i_20_n_2\,
      GEA => \Write_Byte_Cnt_reg[0]_i_1_n_0\,
      GEB => \Write_Byte_Cnt_reg[1]_i_1_n_0\,
      GEC => \Write_Byte_Cnt_reg[2]_i_1_n_0\,
      GED => \Write_Byte_Cnt_reg[3]_i_1_n_0\,
      GEE => \Write_Byte_Cnt_reg[4]_i_1_n_0\,
      GEF => \Write_Byte_Cnt_reg[5]_i_1_n_0\,
      GEG => \Write_Byte_Cnt_reg[7]_i_1_n_0\,
      GEH => \Write_Byte_Cnt_reg[7]_i_20_n_0\,
      PROPA => \Write_Byte_Cnt_reg[0]_i_1_n_3\,
      PROPB => \Write_Byte_Cnt_reg[1]_i_1_n_3\,
      PROPC => \Write_Byte_Cnt_reg[2]_i_1_n_3\,
      PROPD => \Write_Byte_Cnt_reg[3]_i_1_n_3\,
      PROPE => \Write_Byte_Cnt_reg[4]_i_1_n_3\,
      PROPF => \Write_Byte_Cnt_reg[5]_i_1_n_3\,
      PROPG => \Write_Byte_Cnt_reg[7]_i_1_n_3\,
      PROPH => \Write_Byte_Cnt_reg[7]_i_20_n_3\
    );
Wtrans_Cnt_En_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Metrics_Cnt_En,
      I1 => \^mon_write_valid\,
      I2 => Mon_Data_Out(11),
      I3 => Mon_Data_Out(10),
      O => Wtrans_Cnt_En0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mon_resetn,
      O => \^sr\(0)
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(0),
      Q => Mon_Data_Out(0),
      R => '0'
    );
\data_out_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(100),
      Q => \data_out_reg_n_0_[100]\,
      R => '0'
    );
\data_out_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(101),
      Q => \data_out_reg_n_0_[101]\,
      R => '0'
    );
\data_out_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(102),
      Q => \data_out_reg_n_0_[102]\,
      R => '0'
    );
\data_out_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(103),
      Q => \data_out_reg_n_0_[103]\,
      R => '0'
    );
\data_out_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(104),
      Q => \data_out_reg_n_0_[104]\,
      R => '0'
    );
\data_out_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(105),
      Q => \data_out_reg_n_0_[105]\,
      R => '0'
    );
\data_out_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(106),
      Q => \data_out_reg_n_0_[106]\,
      R => '0'
    );
\data_out_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(107),
      Q => \data_out_reg_n_0_[107]\,
      R => '0'
    );
\data_out_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(108),
      Q => \data_out_reg_n_0_[108]\,
      R => '0'
    );
\data_out_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(109),
      Q => \data_out_reg_n_0_[109]\,
      R => '0'
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(10),
      Q => Mon_Data_Out(10),
      R => '0'
    );
\data_out_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(110),
      Q => \data_out_reg_n_0_[110]\,
      R => '0'
    );
\data_out_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(111),
      Q => \data_out_reg_n_0_[111]\,
      R => '0'
    );
\data_out_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(112),
      Q => \data_out_reg_n_0_[112]\,
      R => '0'
    );
\data_out_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(113),
      Q => \data_out_reg_n_0_[113]\,
      R => '0'
    );
\data_out_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(114),
      Q => \data_out_reg_n_0_[114]\,
      R => '0'
    );
\data_out_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(115),
      Q => \data_out_reg_n_0_[115]\,
      R => '0'
    );
\data_out_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(116),
      Q => \data_out_reg_n_0_[116]\,
      R => '0'
    );
\data_out_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(117),
      Q => \data_out_reg_n_0_[117]\,
      R => '0'
    );
\data_out_reg[1180]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1180),
      Q => Q(64),
      R => '0'
    );
\data_out_reg[1181]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1181),
      Q => Q(65),
      R => '0'
    );
\data_out_reg[1182]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1182),
      Q => Q(66),
      R => '0'
    );
\data_out_reg[1183]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1183),
      Q => Q(67),
      R => '0'
    );
\data_out_reg[1184]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1184),
      Q => Q(68),
      R => '0'
    );
\data_out_reg[1185]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1185),
      Q => Q(69),
      R => '0'
    );
\data_out_reg[1186]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1186),
      Q => Q(70),
      R => '0'
    );
\data_out_reg[1187]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1187),
      Q => Q(71),
      R => '0'
    );
\data_out_reg[1188]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1188),
      Q => Q(72),
      R => '0'
    );
\data_out_reg[1189]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1189),
      Q => Q(73),
      R => '0'
    );
\data_out_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(118),
      Q => \data_out_reg_n_0_[118]\,
      R => '0'
    );
\data_out_reg[1190]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1190),
      Q => Q(74),
      R => '0'
    );
\data_out_reg[1191]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1191),
      Q => Q(75),
      R => '0'
    );
\data_out_reg[1192]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1192),
      Q => Q(76),
      R => '0'
    );
\data_out_reg[1193]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1193),
      Q => Q(77),
      R => '0'
    );
\data_out_reg[1194]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1194),
      Q => Q(78),
      R => '0'
    );
\data_out_reg[1195]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1195),
      Q => Q(79),
      R => '0'
    );
\data_out_reg[1196]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1196),
      Q => Q(80),
      R => '0'
    );
\data_out_reg[1197]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1197),
      Q => Q(81),
      R => '0'
    );
\data_out_reg[1198]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1198),
      Q => Q(82),
      R => '0'
    );
\data_out_reg[1199]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1199),
      Q => Q(83),
      R => '0'
    );
\data_out_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(119),
      Q => \data_out_reg_n_0_[119]\,
      R => '0'
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(11),
      Q => Mon_Data_Out(11),
      R => '0'
    );
\data_out_reg[1200]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1200),
      Q => Q(84),
      R => '0'
    );
\data_out_reg[1201]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1201),
      Q => Q(85),
      R => '0'
    );
\data_out_reg[1202]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1202),
      Q => Q(86),
      R => '0'
    );
\data_out_reg[1203]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1203),
      Q => Q(87),
      R => '0'
    );
\data_out_reg[1204]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1204),
      Q => Q(88),
      R => '0'
    );
\data_out_reg[1205]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1205),
      Q => Q(89),
      R => '0'
    );
\data_out_reg[1206]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1206),
      Q => Q(90),
      R => '0'
    );
\data_out_reg[1207]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1207),
      Q => Q(91),
      R => '0'
    );
\data_out_reg[1208]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1208),
      Q => Q(92),
      R => '0'
    );
\data_out_reg[1209]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1209),
      Q => Q(93),
      R => '0'
    );
\data_out_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(120),
      Q => \data_out_reg_n_0_[120]\,
      R => '0'
    );
\data_out_reg[1210]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1210),
      Q => Q(94),
      R => '0'
    );
\data_out_reg[1211]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1211),
      Q => Q(95),
      R => '0'
    );
\data_out_reg[1212]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1212),
      Q => Q(96),
      R => '0'
    );
\data_out_reg[1213]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1213),
      Q => Q(97),
      R => '0'
    );
\data_out_reg[1214]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1214),
      Q => Q(98),
      R => '0'
    );
\data_out_reg[1215]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1215),
      Q => Q(99),
      R => '0'
    );
\data_out_reg[1216]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1216),
      Q => Q(100),
      R => '0'
    );
\data_out_reg[1217]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1217),
      Q => Q(101),
      R => '0'
    );
\data_out_reg[1218]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1218),
      Q => Q(102),
      R => '0'
    );
\data_out_reg[1219]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1219),
      Q => Q(103),
      R => '0'
    );
\data_out_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(121),
      Q => \data_out_reg_n_0_[121]\,
      R => '0'
    );
\data_out_reg[1220]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1220),
      Q => Q(104),
      R => '0'
    );
\data_out_reg[1221]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1221),
      Q => Q(105),
      R => '0'
    );
\data_out_reg[1222]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1222),
      Q => Q(106),
      R => '0'
    );
\data_out_reg[1223]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1223),
      Q => Q(107),
      R => '0'
    );
\data_out_reg[1224]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1224),
      Q => Q(108),
      R => '0'
    );
\data_out_reg[1225]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1225),
      Q => Q(109),
      R => '0'
    );
\data_out_reg[1226]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1226),
      Q => Q(110),
      R => '0'
    );
\data_out_reg[1227]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1227),
      Q => Q(111),
      R => '0'
    );
\data_out_reg[1228]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1228),
      Q => Q(112),
      R => '0'
    );
\data_out_reg[1229]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1229),
      Q => Q(113),
      R => '0'
    );
\data_out_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(122),
      Q => \data_out_reg_n_0_[122]\,
      R => '0'
    );
\data_out_reg[1230]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1230),
      Q => Q(114),
      R => '0'
    );
\data_out_reg[1231]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1231),
      Q => Q(115),
      R => '0'
    );
\data_out_reg[1232]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1232),
      Q => Q(116),
      R => '0'
    );
\data_out_reg[1233]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1233),
      Q => Q(117),
      R => '0'
    );
\data_out_reg[1234]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1234),
      Q => Q(118),
      R => '0'
    );
\data_out_reg[1235]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1235),
      Q => Q(119),
      R => '0'
    );
\data_out_reg[1236]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1236),
      Q => Q(120),
      R => '0'
    );
\data_out_reg[1237]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1237),
      Q => Q(121),
      R => '0'
    );
\data_out_reg[1238]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1238),
      Q => Q(122),
      R => '0'
    );
\data_out_reg[1239]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1239),
      Q => Q(123),
      R => '0'
    );
\data_out_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(123),
      Q => \data_out_reg_n_0_[123]\,
      R => '0'
    );
\data_out_reg[1240]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1240),
      Q => Q(124),
      R => '0'
    );
\data_out_reg[1241]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1241),
      Q => Q(125),
      R => '0'
    );
\data_out_reg[1242]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1242),
      Q => Q(126),
      R => '0'
    );
\data_out_reg[1243]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1243),
      Q => Q(127),
      R => '0'
    );
\data_out_reg[1244]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1244),
      Q => Q(128),
      R => '0'
    );
\data_out_reg[1245]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1245),
      Q => Q(129),
      R => '0'
    );
\data_out_reg[1246]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1246),
      Q => Q(130),
      R => '0'
    );
\data_out_reg[1247]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1247),
      Q => Q(131),
      R => '0'
    );
\data_out_reg[1248]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1248),
      Q => Q(132),
      R => '0'
    );
\data_out_reg[1249]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1249),
      Q => Q(133),
      R => '0'
    );
\data_out_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(124),
      Q => \data_out_reg_n_0_[124]\,
      R => '0'
    );
\data_out_reg[1250]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1250),
      Q => Q(134),
      R => '0'
    );
\data_out_reg[1251]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1251),
      Q => Q(135),
      R => '0'
    );
\data_out_reg[1252]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1252),
      Q => Q(136),
      R => '0'
    );
\data_out_reg[1253]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1253),
      Q => Q(137),
      R => '0'
    );
\data_out_reg[1254]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1254),
      Q => Q(138),
      R => '0'
    );
\data_out_reg[1255]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1255),
      Q => Q(139),
      R => '0'
    );
\data_out_reg[1256]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1256),
      Q => Q(140),
      R => '0'
    );
\data_out_reg[1257]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1257),
      Q => Q(141),
      R => '0'
    );
\data_out_reg[1258]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1258),
      Q => Q(142),
      R => '0'
    );
\data_out_reg[1259]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1259),
      Q => Q(143),
      R => '0'
    );
\data_out_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(125),
      Q => \data_out_reg_n_0_[125]\,
      R => '0'
    );
\data_out_reg[1260]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1260),
      Q => Q(144),
      R => '0'
    );
\data_out_reg[1261]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1261),
      Q => Q(145),
      R => '0'
    );
\data_out_reg[1262]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1262),
      Q => Q(146),
      R => '0'
    );
\data_out_reg[1263]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1263),
      Q => Q(147),
      R => '0'
    );
\data_out_reg[1264]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1264),
      Q => Q(148),
      R => '0'
    );
\data_out_reg[1265]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1265),
      Q => Q(149),
      R => '0'
    );
\data_out_reg[1266]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1266),
      Q => Q(150),
      R => '0'
    );
\data_out_reg[1267]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1267),
      Q => Q(151),
      R => '0'
    );
\data_out_reg[1268]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1268),
      Q => Q(152),
      R => '0'
    );
\data_out_reg[1269]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1269),
      Q => Q(153),
      R => '0'
    );
\data_out_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(126),
      Q => \data_out_reg_n_0_[126]\,
      R => '0'
    );
\data_out_reg[1270]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1270),
      Q => Q(154),
      R => '0'
    );
\data_out_reg[1271]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1271),
      Q => Q(155),
      R => '0'
    );
\data_out_reg[1272]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1272),
      Q => Q(156),
      R => '0'
    );
\data_out_reg[1273]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1273),
      Q => Q(157),
      R => '0'
    );
\data_out_reg[1274]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1274),
      Q => Q(158),
      R => '0'
    );
\data_out_reg[1275]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1275),
      Q => Q(159),
      R => '0'
    );
\data_out_reg[1276]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1276),
      Q => Q(160),
      R => '0'
    );
\data_out_reg[1277]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1277),
      Q => Q(161),
      R => '0'
    );
\data_out_reg[1278]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1278),
      Q => Q(162),
      R => '0'
    );
\data_out_reg[1279]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1279),
      Q => Q(163),
      R => '0'
    );
\data_out_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(127),
      Q => \data_out_reg_n_0_[127]\,
      R => '0'
    );
\data_out_reg[1280]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1280),
      Q => Q(164),
      R => '0'
    );
\data_out_reg[1281]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1281),
      Q => Q(165),
      R => '0'
    );
\data_out_reg[1282]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1282),
      Q => Q(166),
      R => '0'
    );
\data_out_reg[1283]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1283),
      Q => Q(167),
      R => '0'
    );
\data_out_reg[1284]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1284),
      Q => Q(168),
      R => '0'
    );
\data_out_reg[1285]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1285),
      Q => Q(169),
      R => '0'
    );
\data_out_reg[1286]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1286),
      Q => Q(170),
      R => '0'
    );
\data_out_reg[1287]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1287),
      Q => Q(171),
      R => '0'
    );
\data_out_reg[1288]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1288),
      Q => Q(172),
      R => '0'
    );
\data_out_reg[1289]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1289),
      Q => Q(173),
      R => '0'
    );
\data_out_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(128),
      Q => \data_out_reg_n_0_[128]\,
      R => '0'
    );
\data_out_reg[1290]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1290),
      Q => Q(174),
      R => '0'
    );
\data_out_reg[1291]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1291),
      Q => Q(175),
      R => '0'
    );
\data_out_reg[1292]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1292),
      Q => Q(176),
      R => '0'
    );
\data_out_reg[1293]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1293),
      Q => Q(177),
      R => '0'
    );
\data_out_reg[1294]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1294),
      Q => Q(178),
      R => '0'
    );
\data_out_reg[1295]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1295),
      Q => Q(179),
      R => '0'
    );
\data_out_reg[1296]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1296),
      Q => Q(180),
      R => '0'
    );
\data_out_reg[1297]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1297),
      Q => Q(181),
      R => '0'
    );
\data_out_reg[1298]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1298),
      Q => Q(182),
      R => '0'
    );
\data_out_reg[1299]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1299),
      Q => Q(183),
      R => '0'
    );
\data_out_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(129),
      Q => \data_out_reg_n_0_[129]\,
      R => '0'
    );
\data_out_reg[1300]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1300),
      Q => Q(184),
      R => '0'
    );
\data_out_reg[1301]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1301),
      Q => Q(185),
      R => '0'
    );
\data_out_reg[1302]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1302),
      Q => Q(186),
      R => '0'
    );
\data_out_reg[1303]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1303),
      Q => Q(187),
      R => '0'
    );
\data_out_reg[1304]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1304),
      Q => Q(188),
      R => '0'
    );
\data_out_reg[1305]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1305),
      Q => Q(189),
      R => '0'
    );
\data_out_reg[1306]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1306),
      Q => Q(190),
      R => '0'
    );
\data_out_reg[1307]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1307),
      Q => Q(191),
      R => '0'
    );
\data_out_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(130),
      Q => \data_out_reg_n_0_[130]\,
      R => '0'
    );
\data_out_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(131),
      Q => \data_out_reg_n_0_[131]\,
      R => '0'
    );
\data_out_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(132),
      Q => \data_out_reg_n_0_[132]\,
      R => '0'
    );
\data_out_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(133),
      Q => \data_out_reg_n_0_[133]\,
      R => '0'
    );
\data_out_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(134),
      Q => \data_out_reg_n_0_[134]\,
      R => '0'
    );
\data_out_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(135),
      Q => \data_out_reg_n_0_[135]\,
      R => '0'
    );
\data_out_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(136),
      Q => \data_out_reg_n_0_[136]\,
      R => '0'
    );
\data_out_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(137),
      Q => \data_out_reg_n_0_[137]\,
      R => '0'
    );
\data_out_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(138),
      Q => \data_out_reg_n_0_[138]\,
      R => '0'
    );
\data_out_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(139),
      Q => \data_out_reg_n_0_[139]\,
      R => '0'
    );
\data_out_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(140),
      Q => \data_out_reg_n_0_[140]\,
      R => '0'
    );
\data_out_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(141),
      Q => \data_out_reg_n_0_[141]\,
      R => '0'
    );
\data_out_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(142),
      Q => \data_out_reg_n_0_[142]\,
      R => '0'
    );
\data_out_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(143),
      Q => \data_out_reg_n_0_[143]\,
      R => '0'
    );
\data_out_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(144),
      Q => \data_out_reg_n_0_[144]\,
      R => '0'
    );
\data_out_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(145),
      Q => \data_out_reg_n_0_[145]\,
      R => '0'
    );
\data_out_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(146),
      Q => \data_out_reg_n_0_[146]\,
      R => '0'
    );
\data_out_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(147),
      Q => \data_out_reg_n_0_[147]\,
      R => '0'
    );
\data_out_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(148),
      Q => \data_out_reg_n_0_[148]\,
      R => '0'
    );
\data_out_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(149),
      Q => \data_out_reg_n_0_[149]\,
      R => '0'
    );
\data_out_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(150),
      Q => \data_out_reg_n_0_[150]\,
      R => '0'
    );
\data_out_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(151),
      Q => \data_out_reg_n_0_[151]\,
      R => '0'
    );
\data_out_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(152),
      Q => \data_out_reg_n_0_[152]\,
      R => '0'
    );
\data_out_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(153),
      Q => \data_out_reg_n_0_[153]\,
      R => '0'
    );
\data_out_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(154),
      Q => \data_out_reg_n_0_[154]\,
      R => '0'
    );
\data_out_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(155),
      Q => \data_out_reg_n_0_[155]\,
      R => '0'
    );
\data_out_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(156),
      Q => Q(0),
      R => '0'
    );
\data_out_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(157),
      Q => Q(1),
      R => '0'
    );
\data_out_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(158),
      Q => Q(2),
      R => '0'
    );
\data_out_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(159),
      Q => Q(3),
      R => '0'
    );
\data_out_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(160),
      Q => Q(4),
      R => '0'
    );
\data_out_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(161),
      Q => Q(5),
      R => '0'
    );
\data_out_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(162),
      Q => Q(6),
      R => '0'
    );
\data_out_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(163),
      Q => Q(7),
      R => '0'
    );
\data_out_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(164),
      Q => Q(8),
      R => '0'
    );
\data_out_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(165),
      Q => Q(9),
      R => '0'
    );
\data_out_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(166),
      Q => Q(10),
      R => '0'
    );
\data_out_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(167),
      Q => Q(11),
      R => '0'
    );
\data_out_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(168),
      Q => Q(12),
      R => '0'
    );
\data_out_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(169),
      Q => Q(13),
      R => '0'
    );
\data_out_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(170),
      Q => Q(14),
      R => '0'
    );
\data_out_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(171),
      Q => Q(15),
      R => '0'
    );
\data_out_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(172),
      Q => Q(16),
      R => '0'
    );
\data_out_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(173),
      Q => Q(17),
      R => '0'
    );
\data_out_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(174),
      Q => Q(18),
      R => '0'
    );
\data_out_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(175),
      Q => Q(19),
      R => '0'
    );
\data_out_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(176),
      Q => Q(20),
      R => '0'
    );
\data_out_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(177),
      Q => Q(21),
      R => '0'
    );
\data_out_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(178),
      Q => Q(22),
      R => '0'
    );
\data_out_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(179),
      Q => Q(23),
      R => '0'
    );
\data_out_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(180),
      Q => Q(24),
      R => '0'
    );
\data_out_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(181),
      Q => Q(25),
      R => '0'
    );
\data_out_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(182),
      Q => Q(26),
      R => '0'
    );
\data_out_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(183),
      Q => Q(27),
      R => '0'
    );
\data_out_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(184),
      Q => Q(28),
      R => '0'
    );
\data_out_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(185),
      Q => Q(29),
      R => '0'
    );
\data_out_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(186),
      Q => Q(30),
      R => '0'
    );
\data_out_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(187),
      Q => Q(31),
      R => '0'
    );
\data_out_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(188),
      Q => Q(32),
      R => '0'
    );
\data_out_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(189),
      Q => Q(33),
      R => '0'
    );
\data_out_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(190),
      Q => Q(34),
      R => '0'
    );
\data_out_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(191),
      Q => Q(35),
      R => '0'
    );
\data_out_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(192),
      Q => Q(36),
      R => '0'
    );
\data_out_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(193),
      Q => Q(37),
      R => '0'
    );
\data_out_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(194),
      Q => Q(38),
      R => '0'
    );
\data_out_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(195),
      Q => Q(39),
      R => '0'
    );
\data_out_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(196),
      Q => Q(40),
      R => '0'
    );
\data_out_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(197),
      Q => Q(41),
      R => '0'
    );
\data_out_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(198),
      Q => Q(42),
      R => '0'
    );
\data_out_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(199),
      Q => Q(43),
      R => '0'
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(1),
      Q => Mon_Data_Out(1),
      R => '0'
    );
\data_out_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(200),
      Q => Q(44),
      R => '0'
    );
\data_out_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(201),
      Q => Q(45),
      R => '0'
    );
\data_out_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(202),
      Q => Q(46),
      R => '0'
    );
\data_out_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(203),
      Q => Q(47),
      R => '0'
    );
\data_out_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(204),
      Q => Q(48),
      R => '0'
    );
\data_out_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(205),
      Q => Q(49),
      R => '0'
    );
\data_out_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(206),
      Q => Q(50),
      R => '0'
    );
\data_out_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(207),
      Q => Q(51),
      R => '0'
    );
\data_out_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(208),
      Q => Q(52),
      R => '0'
    );
\data_out_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(209),
      Q => Q(53),
      R => '0'
    );
\data_out_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(210),
      Q => Q(54),
      R => '0'
    );
\data_out_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(211),
      Q => Q(55),
      R => '0'
    );
\data_out_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(212),
      Q => Q(56),
      R => '0'
    );
\data_out_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(213),
      Q => Q(57),
      R => '0'
    );
\data_out_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(214),
      Q => Q(58),
      R => '0'
    );
\data_out_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(215),
      Q => Q(59),
      R => '0'
    );
\data_out_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(216),
      Q => Q(60),
      R => '0'
    );
\data_out_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(217),
      Q => Q(61),
      R => '0'
    );
\data_out_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(218),
      Q => Q(62),
      R => '0'
    );
\data_out_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(219),
      Q => Q(63),
      R => '0'
    );
\data_out_reg[2268]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2268),
      Q => Q(192),
      R => '0'
    );
\data_out_reg[2269]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2269),
      Q => Q(193),
      R => '0'
    );
\data_out_reg[2270]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2270),
      Q => Q(194),
      R => '0'
    );
\data_out_reg[2271]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2271),
      Q => Q(195),
      R => '0'
    );
\data_out_reg[2272]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2272),
      Q => Q(196),
      R => '0'
    );
\data_out_reg[2273]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2273),
      Q => Q(197),
      R => '0'
    );
\data_out_reg[2274]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2274),
      Q => Q(198),
      R => '0'
    );
\data_out_reg[2275]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2275),
      Q => Q(199),
      R => '0'
    );
\data_out_reg[2276]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2276),
      Q => Q(200),
      R => '0'
    );
\data_out_reg[2277]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2277),
      Q => Q(201),
      R => '0'
    );
\data_out_reg[2278]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2278),
      Q => Q(202),
      R => '0'
    );
\data_out_reg[2279]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2279),
      Q => Q(203),
      R => '0'
    );
\data_out_reg[2280]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2280),
      Q => Q(204),
      R => '0'
    );
\data_out_reg[2281]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2281),
      Q => Q(205),
      R => '0'
    );
\data_out_reg[2282]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2282),
      Q => Q(206),
      R => '0'
    );
\data_out_reg[2283]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2283),
      Q => Q(207),
      R => '0'
    );
\data_out_reg[2284]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2284),
      Q => Q(208),
      R => '0'
    );
\data_out_reg[2285]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2285),
      Q => Q(209),
      R => '0'
    );
\data_out_reg[2286]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2286),
      Q => Q(210),
      R => '0'
    );
\data_out_reg[2287]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2287),
      Q => Q(211),
      R => '0'
    );
\data_out_reg[2288]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2288),
      Q => Q(212),
      R => '0'
    );
\data_out_reg[2289]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2289),
      Q => Q(213),
      R => '0'
    );
\data_out_reg[2290]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2290),
      Q => Q(214),
      R => '0'
    );
\data_out_reg[2291]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2291),
      Q => Q(215),
      R => '0'
    );
\data_out_reg[2292]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2292),
      Q => Q(216),
      R => '0'
    );
\data_out_reg[2293]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2293),
      Q => Q(217),
      R => '0'
    );
\data_out_reg[2294]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2294),
      Q => Q(218),
      R => '0'
    );
\data_out_reg[2295]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2295),
      Q => Q(219),
      R => '0'
    );
\data_out_reg[2296]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2296),
      Q => Q(220),
      R => '0'
    );
\data_out_reg[2297]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2297),
      Q => Q(221),
      R => '0'
    );
\data_out_reg[2298]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2298),
      Q => Q(222),
      R => '0'
    );
\data_out_reg[2299]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2299),
      Q => Q(223),
      R => '0'
    );
\data_out_reg[2300]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2300),
      Q => Q(224),
      R => '0'
    );
\data_out_reg[2301]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2301),
      Q => Q(225),
      R => '0'
    );
\data_out_reg[2302]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2302),
      Q => Q(226),
      R => '0'
    );
\data_out_reg[2303]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2303),
      Q => Q(227),
      R => '0'
    );
\data_out_reg[2304]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2304),
      Q => Q(228),
      R => '0'
    );
\data_out_reg[2305]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2305),
      Q => Q(229),
      R => '0'
    );
\data_out_reg[2306]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2306),
      Q => Q(230),
      R => '0'
    );
\data_out_reg[2307]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2307),
      Q => Q(231),
      R => '0'
    );
\data_out_reg[2308]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2308),
      Q => Q(232),
      R => '0'
    );
\data_out_reg[2309]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2309),
      Q => Q(233),
      R => '0'
    );
\data_out_reg[2310]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2310),
      Q => Q(234),
      R => '0'
    );
\data_out_reg[2311]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2311),
      Q => Q(235),
      R => '0'
    );
\data_out_reg[2312]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2312),
      Q => Q(236),
      R => '0'
    );
\data_out_reg[2313]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2313),
      Q => Q(237),
      R => '0'
    );
\data_out_reg[2314]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2314),
      Q => Q(238),
      R => '0'
    );
\data_out_reg[2315]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2315),
      Q => Q(239),
      R => '0'
    );
\data_out_reg[2316]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2316),
      Q => Q(240),
      R => '0'
    );
\data_out_reg[2317]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2317),
      Q => Q(241),
      R => '0'
    );
\data_out_reg[2318]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2318),
      Q => Q(242),
      R => '0'
    );
\data_out_reg[2319]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2319),
      Q => Q(243),
      R => '0'
    );
\data_out_reg[2320]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2320),
      Q => Q(244),
      R => '0'
    );
\data_out_reg[2321]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2321),
      Q => Q(245),
      R => '0'
    );
\data_out_reg[2322]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2322),
      Q => Q(246),
      R => '0'
    );
\data_out_reg[2323]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2323),
      Q => Q(247),
      R => '0'
    );
\data_out_reg[2324]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2324),
      Q => Q(248),
      R => '0'
    );
\data_out_reg[2325]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2325),
      Q => Q(249),
      R => '0'
    );
\data_out_reg[2326]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2326),
      Q => Q(250),
      R => '0'
    );
\data_out_reg[2327]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2327),
      Q => Q(251),
      R => '0'
    );
\data_out_reg[2328]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2328),
      Q => Q(252),
      R => '0'
    );
\data_out_reg[2329]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2329),
      Q => Q(253),
      R => '0'
    );
\data_out_reg[2330]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2330),
      Q => Q(254),
      R => '0'
    );
\data_out_reg[2331]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2331),
      Q => Q(255),
      R => '0'
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(28),
      Q => \data_out_reg_n_0_[28]\,
      R => '0'
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(29),
      Q => \data_out_reg_n_0_[29]\,
      R => '0'
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(2),
      Q => Mon_Data_Out(2),
      R => '0'
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(30),
      Q => \data_out_reg_n_0_[30]\,
      R => '0'
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(31),
      Q => \data_out_reg_n_0_[31]\,
      R => '0'
    );
\data_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(32),
      Q => \data_out_reg_n_0_[32]\,
      R => '0'
    );
\data_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(33),
      Q => \data_out_reg_n_0_[33]\,
      R => '0'
    );
\data_out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(34),
      Q => \data_out_reg_n_0_[34]\,
      R => '0'
    );
\data_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(35),
      Q => \data_out_reg_n_0_[35]\,
      R => '0'
    );
\data_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(36),
      Q => \data_out_reg_n_0_[36]\,
      R => '0'
    );
\data_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(37),
      Q => \data_out_reg_n_0_[37]\,
      R => '0'
    );
\data_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(38),
      Q => \data_out_reg_n_0_[38]\,
      R => '0'
    );
\data_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(39),
      Q => \data_out_reg_n_0_[39]\,
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(3),
      Q => Mon_Data_Out(3),
      R => '0'
    );
\data_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(40),
      Q => \data_out_reg_n_0_[40]\,
      R => '0'
    );
\data_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(41),
      Q => \data_out_reg_n_0_[41]\,
      R => '0'
    );
\data_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(42),
      Q => \data_out_reg_n_0_[42]\,
      R => '0'
    );
\data_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(43),
      Q => \data_out_reg_n_0_[43]\,
      R => '0'
    );
\data_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(44),
      Q => \data_out_reg_n_0_[44]\,
      R => '0'
    );
\data_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(45),
      Q => \data_out_reg_n_0_[45]\,
      R => '0'
    );
\data_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(46),
      Q => \data_out_reg_n_0_[46]\,
      R => '0'
    );
\data_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(47),
      Q => \data_out_reg_n_0_[47]\,
      R => '0'
    );
\data_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(48),
      Q => \data_out_reg_n_0_[48]\,
      R => '0'
    );
\data_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(49),
      Q => \data_out_reg_n_0_[49]\,
      R => '0'
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(4),
      Q => Mon_Data_Out(4),
      R => '0'
    );
\data_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(50),
      Q => \data_out_reg_n_0_[50]\,
      R => '0'
    );
\data_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(51),
      Q => \data_out_reg_n_0_[51]\,
      R => '0'
    );
\data_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(52),
      Q => \data_out_reg_n_0_[52]\,
      R => '0'
    );
\data_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(53),
      Q => \data_out_reg_n_0_[53]\,
      R => '0'
    );
\data_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(54),
      Q => \data_out_reg_n_0_[54]\,
      R => '0'
    );
\data_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(55),
      Q => \data_out_reg_n_0_[55]\,
      R => '0'
    );
\data_out_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(56),
      Q => \data_out_reg_n_0_[56]\,
      R => '0'
    );
\data_out_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(57),
      Q => \data_out_reg_n_0_[57]\,
      R => '0'
    );
\data_out_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(58),
      Q => \data_out_reg_n_0_[58]\,
      R => '0'
    );
\data_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(59),
      Q => \data_out_reg_n_0_[59]\,
      R => '0'
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(5),
      Q => Mon_Data_Out(5),
      R => '0'
    );
\data_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(60),
      Q => \data_out_reg_n_0_[60]\,
      R => '0'
    );
\data_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(61),
      Q => \data_out_reg_n_0_[61]\,
      R => '0'
    );
\data_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(62),
      Q => \data_out_reg_n_0_[62]\,
      R => '0'
    );
\data_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(63),
      Q => \data_out_reg_n_0_[63]\,
      R => '0'
    );
\data_out_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(64),
      Q => \data_out_reg_n_0_[64]\,
      R => '0'
    );
\data_out_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(65),
      Q => \data_out_reg_n_0_[65]\,
      R => '0'
    );
\data_out_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(66),
      Q => \data_out_reg_n_0_[66]\,
      R => '0'
    );
\data_out_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(67),
      Q => \data_out_reg_n_0_[67]\,
      R => '0'
    );
\data_out_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(68),
      Q => \data_out_reg_n_0_[68]\,
      R => '0'
    );
\data_out_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(69),
      Q => \data_out_reg_n_0_[69]\,
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(6),
      Q => Mon_Data_Out(6),
      R => '0'
    );
\data_out_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(70),
      Q => \data_out_reg_n_0_[70]\,
      R => '0'
    );
\data_out_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(71),
      Q => \data_out_reg_n_0_[71]\,
      R => '0'
    );
\data_out_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(72),
      Q => \data_out_reg_n_0_[72]\,
      R => '0'
    );
\data_out_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(73),
      Q => \data_out_reg_n_0_[73]\,
      R => '0'
    );
\data_out_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(74),
      Q => \data_out_reg_n_0_[74]\,
      R => '0'
    );
\data_out_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(75),
      Q => \data_out_reg_n_0_[75]\,
      R => '0'
    );
\data_out_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(76),
      Q => \data_out_reg_n_0_[76]\,
      R => '0'
    );
\data_out_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(77),
      Q => \data_out_reg_n_0_[77]\,
      R => '0'
    );
\data_out_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(78),
      Q => \data_out_reg_n_0_[78]\,
      R => '0'
    );
\data_out_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(79),
      Q => \data_out_reg_n_0_[79]\,
      R => '0'
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(7),
      Q => Mon_Data_Out(7),
      R => '0'
    );
\data_out_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(80),
      Q => \data_out_reg_n_0_[80]\,
      R => '0'
    );
\data_out_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(81),
      Q => \data_out_reg_n_0_[81]\,
      R => '0'
    );
\data_out_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(82),
      Q => \data_out_reg_n_0_[82]\,
      R => '0'
    );
\data_out_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(83),
      Q => \data_out_reg_n_0_[83]\,
      R => '0'
    );
\data_out_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(84),
      Q => \data_out_reg_n_0_[84]\,
      R => '0'
    );
\data_out_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(85),
      Q => \data_out_reg_n_0_[85]\,
      R => '0'
    );
\data_out_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(86),
      Q => \data_out_reg_n_0_[86]\,
      R => '0'
    );
\data_out_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(87),
      Q => \data_out_reg_n_0_[87]\,
      R => '0'
    );
\data_out_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(88),
      Q => \data_out_reg_n_0_[88]\,
      R => '0'
    );
\data_out_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(89),
      Q => \data_out_reg_n_0_[89]\,
      R => '0'
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(8),
      Q => Mon_Data_Out(8),
      R => '0'
    );
\data_out_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(90),
      Q => \data_out_reg_n_0_[90]\,
      R => '0'
    );
\data_out_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(91),
      Q => \data_out_reg_n_0_[91]\,
      R => '0'
    );
\data_out_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(92),
      Q => \data_out_reg_n_0_[92]\,
      R => '0'
    );
\data_out_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(93),
      Q => \data_out_reg_n_0_[93]\,
      R => '0'
    );
\data_out_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(94),
      Q => \data_out_reg_n_0_[94]\,
      R => '0'
    );
\data_out_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(95),
      Q => \data_out_reg_n_0_[95]\,
      R => '0'
    );
\data_out_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(96),
      Q => \data_out_reg_n_0_[96]\,
      R => '0'
    );
\data_out_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(97),
      Q => \data_out_reg_n_0_[97]\,
      R => '0'
    );
\data_out_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(98),
      Q => \data_out_reg_n_0_[98]\,
      R => '0'
    );
\data_out_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(99),
      Q => \data_out_reg_n_0_[99]\,
      R => '0'
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \GEN_REG_STAGES[1].Reg_Data_In_reg[1]\(9),
      Q => Mon_Data_Out(9),
      R => '0'
    );
read_going_on_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808088808880"
    )
        port map (
      I0 => write_going_on_reg,
      I1 => mon_resetn,
      I2 => read_going_on,
      I3 => Mon_Data_Out(1),
      I4 => Mon_Data_Out(0),
      I5 => Mon_Data_Out(2),
      O => mon_resetn_1
    );
\reg_i_reg[1]_srl2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Mon_Data_Out(9),
      I1 => Mon_Data_Out(7),
      I2 => Mon_Data_Out(8),
      I3 => write_going_on,
      O => Single_Burst_Write_flag
    );
\reg_i_reg[1]_srl2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => write_going_on,
      I1 => Mon_Data_Out(8),
      I2 => Mon_Data_Out(7),
      I3 => Mon_Data_Out(9),
      O => Last_Write_Flag
    );
\reg_i_reg[1]_srl2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Mon_Data_Out(2),
      I1 => Mon_Data_Out(0),
      I2 => Mon_Data_Out(1),
      I3 => read_going_on,
      O => Single_Burst_Read_flag
    );
\reg_i_reg[1]_srl2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => read_going_on,
      I1 => Mon_Data_Out(1),
      I2 => Mon_Data_Out(0),
      I3 => Mon_Data_Out(2),
      O => Last_Read_Flag
    );
\reg_i_reg[1]_srl2_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => write_going_on,
      I1 => Mon_Data_Out(9),
      I2 => Mon_Data_Out(8),
      O => First_Write_Flag
    );
\reg_i_reg[1]_srl2_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => read_going_on,
      I1 => Mon_Data_Out(2),
      I2 => Mon_Data_Out(1),
      O => First_Read_Flag
    );
write_going_on_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808088808880"
    )
        port map (
      I0 => write_going_on_reg,
      I1 => mon_resetn,
      I2 => write_going_on,
      I3 => Mon_Data_Out(8),
      I4 => Mon_Data_Out(7),
      I5 => Mon_Data_Out(9),
      O => mon_resetn_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_monitor_axilite is
  port (
    ap_done_reg : out STD_LOGIC;
    mon_clk : in STD_LOGIC;
    s_axi_arvalid_mon : in STD_LOGIC;
    s_axi_arready_mon : in STD_LOGIC;
    s_axi_rvalid_mon : in STD_LOGIC;
    s_axi_rdata_mon : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready_mon : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr_mon : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_monitor_axilite;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_monitor_axilite is
  signal ap_done_read : STD_LOGIC;
  signal ap_done_reg_i_2_n_0 : STD_LOGIC;
  signal last_read_addr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal read_addr_valid : STD_LOGIC;
begin
ap_done_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => last_read_addr(7),
      I1 => last_read_addr(5),
      I2 => ap_done_reg_i_2_n_0,
      I3 => last_read_addr(4),
      I4 => last_read_addr(6),
      I5 => s_axi_rvalid_mon,
      O => ap_done_read
    );
ap_done_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => s_axi_rdata_mon(0),
      I1 => last_read_addr(0),
      I2 => last_read_addr(2),
      I3 => last_read_addr(3),
      I4 => last_read_addr(1),
      I5 => s_axi_rready_mon,
      O => ap_done_reg_i_2_n_0
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => ap_done_read,
      Q => ap_done_reg,
      R => '0'
    );
\last_read_addr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_arvalid_mon,
      I1 => s_axi_arready_mon,
      O => read_addr_valid
    );
\last_read_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(0),
      Q => last_read_addr(0),
      R => SR(0)
    );
\last_read_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(1),
      Q => last_read_addr(1),
      R => SR(0)
    );
\last_read_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(2),
      Q => last_read_addr(2),
      R => SR(0)
    );
\last_read_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(3),
      Q => last_read_addr(3),
      R => SR(0)
    );
\last_read_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(4),
      Q => last_read_addr(4),
      R => SR(0)
    );
\last_read_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(5),
      Q => last_read_addr(5),
      R => SR(0)
    );
\last_read_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(6),
      Q => last_read_addr(6),
      R => SR(0)
    );
\last_read_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => read_addr_valid,
      D => s_axi_araddr_mon(7),
      Q => last_read_addr(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair113";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair87";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair90";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair110";
begin
  dest_out_bin(3) <= \dest_graysync_ff[2]\(3);
  dest_out_bin(2 downto 0) <= \^dest_out_bin\(2 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(3),
      I3 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(3),
      Q => async_path(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair112";
begin
  dest_out_bin(4) <= \dest_graysync_ff[4]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(3),
      I4 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \dest_graysync_ff[4]\(3),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \dest_graysync_ff[4]\(4),
      I2 => \dest_graysync_ff[4]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 5;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair89";
begin
  dest_out_bin(4) <= \dest_graysync_ff[4]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(0),
      I1 => \dest_graysync_ff[4]\(2),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(3),
      I4 => \dest_graysync_ff[4]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(1),
      I1 => \dest_graysync_ff[4]\(3),
      I2 => \dest_graysync_ff[4]\(4),
      I3 => \dest_graysync_ff[4]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(2),
      I1 => \dest_graysync_ff[4]\(4),
      I2 => \dest_graysync_ff[4]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[4]\(3),
      I1 => \dest_graysync_ff[4]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair115";
begin
  dest_out_bin(4) <= \dest_graysync_ff[2]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair92";
begin
  dest_out_bin(4) <= \dest_graysync_ff[2]\(4);
  dest_out_bin(3 downto 0) <= \^dest_out_bin\(3 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(0),
      I1 => \dest_graysync_ff[2]\(2),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(3),
      I4 => \dest_graysync_ff[2]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(1),
      I1 => \dest_graysync_ff[2]\(3),
      I2 => \dest_graysync_ff[2]\(4),
      I3 => \dest_graysync_ff[2]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(2),
      I1 => \dest_graysync_ff[2]\(4),
      I2 => \dest_graysync_ff[2]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[2]\(3),
      I1 => \dest_graysync_ff[2]\(4),
      O => \^dest_out_bin\(3)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 3;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 3;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(2);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \count_value_i_reg[1]_0\ <= \^count_value_i_reg[1]_0\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[1]_1\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_1\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[1]_1\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[1]_1\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[2]_0\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\,
      I1 => \grdc.rd_data_count_i_reg[2]\(2),
      I2 => \grdc.rd_data_count_i_reg[2]_0\(2),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(1),
      I4 => \^q\(1),
      I5 => \grdc.rd_data_count_i_reg[2]\(1),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[2]_0\(1),
      I2 => \grdc.rd_data_count_i_reg[2]\(1),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(0),
      I4 => \^q\(0),
      I5 => \grdc.rd_data_count_i_reg[2]\(0),
      O => \^count_value_i_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_15 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_15 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_15 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \count_value_i_reg[1]_0\ <= \^count_value_i_reg[1]_0\;
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[1]_1\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_1\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[1]_1\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[1]_1\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[2]_0\(0),
      I2 => \^q\(1),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(1),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\,
      I1 => \grdc.rd_data_count_i_reg[2]\(2),
      I2 => \grdc.rd_data_count_i_reg[2]_0\(2),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(1),
      I4 => \^q\(1),
      I5 => \grdc.rd_data_count_i_reg[2]\(1),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[2]_0\(1),
      I2 => \grdc.rd_data_count_i_reg[2]\(1),
      I3 => \grdc.rd_data_count_i_reg[2]_0\(0),
      I4 => \^q\(0),
      I5 => \grdc.rd_data_count_i_reg[2]\(0),
      O => \^count_value_i_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[4]_1\ : in STD_LOGIC;
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[4]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_6\ : label is "soft_lutpair121";
begin
  E(0) <= \^e\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[4]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\,
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \^q\(2),
      I5 => \count_value_i_reg_n_0_[4]\,
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => \src_gray_ff_reg[4]\(1),
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDD44454444"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
\grdc.rd_data_count_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[4]\,
      I1 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I3 => \^q\(3),
      I4 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I5 => \^q\(2),
      O => \reg_out_i_reg[2]\(0)
    );
\grdc.rd_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1701FF7FE8FE0080"
    )
        port map (
      I0 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[4]_1\,
      I5 => \grdc.rd_data_count_i[4]_i_6_n_0\,
      O => \reg_out_i_reg[2]\(1)
    );
\grdc.rd_data_count_i[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \src_gray_ff_reg[4]\(1),
      I2 => \grdc.rd_data_count_i_reg[4]_0\(0),
      O => \grdc.rd_data_count_i[4]_i_3_n_0\
    );
\grdc.rd_data_count_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => \grdc.rd_data_count_i_reg[4]_0\(3),
      O => \grdc.rd_data_count_i[4]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_16\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[4]_1\ : in STD_LOGIC;
    \src_gray_ff_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[4]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_16\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_16\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[4]_i_6_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_6\ : label is "soft_lutpair98";
begin
  E(0) <= \^e\(0);
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__4_n_0\
    );
\count_value_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__4_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[4]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[4]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAFE00001501"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\,
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \^q\(2),
      I5 => \count_value_i_reg_n_0_[4]\,
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBBAFB04044504"
    )
        port map (
      I0 => \^q\(2),
      I1 => \src_gray_ff_reg[4]\(1),
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(0),
      I4 => \^q\(0),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \src_gray_ff_reg[4]\(1),
      I4 => \^q\(2),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \src_gray_ff_reg[4]\(0),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \^q\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\,
      O => D(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDD44454444"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \count_value_i_reg[0]_0\(1),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
\grdc.rd_data_count_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[4]\,
      I1 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I3 => \^q\(3),
      I4 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I5 => \^q\(2),
      O => \reg_out_i_reg[2]\(0)
    );
\grdc.rd_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1701FF7FE8FE0080"
    )
        port map (
      I0 => \grdc.rd_data_count_i[4]_i_3_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\,
      I2 => \grdc.rd_data_count_i_reg[4]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[4]_1\,
      I5 => \grdc.rd_data_count_i[4]_i_6_n_0\,
      O => \reg_out_i_reg[2]\(1)
    );
\grdc.rd_data_count_i[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \src_gray_ff_reg[4]\(1),
      I2 => \grdc.rd_data_count_i_reg[4]_0\(0),
      O => \grdc.rd_data_count_i[4]_i_3_n_0\
    );
\grdc.rd_data_count_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]_0\(2),
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => \grdc.rd_data_count_i_reg[4]_0\(3),
      O => \grdc.rd_data_count_i[4]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_19\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gwdc.wr_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_19\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_19\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair100";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[2]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[2]\(1),
      I4 => \gwdc.wr_data_count_i_reg[2]\(2),
      I5 => \^q\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gwdc.wr_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair123";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[2]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[2]\(1),
      I4 => \gwdc.wr_data_count_i_reg[2]\(2),
      I5 => \^q\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair122";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair125";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      O => \count_value_i_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_17\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_17\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_17\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair99";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_20\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_20\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_20\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair102";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0),
      O => \count_value_i_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair126";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_21\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_21\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_21\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair103";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \p_1_in__0\ : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E200E2E2"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I2 => prog_full,
      I3 => rst,
      I4 => \^rst_d1\,
      I5 => wrst_busy,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_18 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    \p_1_in__0\ : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_18 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_18 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E200E2E2"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I2 => prog_full,
      I3 => rst,
      I4 => \^rst_d1\,
      I5 => wrst_busy,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  port (
    diff_pntr_pf_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i0 : out STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst_d1 : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  Q(0) <= \^q\(0);
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => rd_pntr_wr(1),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I4 => rd_pntr_wr(2),
      I5 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\,
      O => diff_pntr_pf_q0(0)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444D44444444"
    )
        port map (
      I0 => rd_pntr_wr(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => rst_d1,
      I3 => wrst_busy,
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\,
      I5 => wr_en,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080802020FF20"
    )
        port map (
      I0 => E(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3),
      I5 => \^q\(0),
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_wr(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => rd_pntr_wr(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_wr(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => rd_pntr_wr(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => rd_pntr_wr(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => rd_pntr_wr(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => rd_pntr_wr(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(0),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_11 is
  port (
    diff_pntr_pf_q0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i0 : out STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rst_d1 : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_11 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_11 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  Q(0) <= \^q\(0);
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BFF002BD400FFD4"
    )
        port map (
      I0 => rd_pntr_wr(1),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      I2 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I4 => rd_pntr_wr(2),
      I5 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\,
      O => diff_pntr_pf_q0(0)
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444D44444444"
    )
        port map (
      I0 => rd_pntr_wr(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => rst_d1,
      I3 => wrst_busy,
      I4 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\,
      I5 => wr_en,
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080802020FF20"
    )
        port map (
      I0 => E(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3),
      I5 => \^q\(0),
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_wr(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => rd_pntr_wr(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_pntr_wr(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => rd_pntr_wr(2),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => rd_pntr_wr(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => rd_pntr_wr(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => rd_pntr_wr(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => rd_pntr_wr(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(0),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    enb : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_13 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699999969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(0),
      I1 => enb,
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => D(1)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080802020FF20"
    )
        port map (
      I0 => enb,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I5 => \^q\(3),
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    enb : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_7 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699999969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => D(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => \^q\(0),
      I1 => enb,
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I3 => \^q\(1),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      O => D(1)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8080802020FF20"
    )
        port map (
      I0 => enb,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(3),
      I5 => \^q\(3),
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[3]_0\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gwdc.wr_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wrst_busy : in STD_LOGIC;
    \reg_out_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_1\ : label is "soft_lutpair116";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[4]\(1),
      O => D(0)
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \reg_out_i_reg_n_0_[3]\,
      I2 => \gwdc.wr_data_count_i_reg[4]\(3),
      O => D(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]\(3),
      I2 => \reg_out_i_reg_n_0_[3]\,
      I3 => \reg_out_i_reg_n_0_[4]\,
      I4 => \gwdc.wr_data_count_i_reg[4]\(4),
      O => D(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[4]\(2),
      I2 => \gwdc.wr_data_count_i_reg[4]\(0),
      I3 => \^q\(0),
      I4 => \gwdc.wr_data_count_i_reg[4]\(1),
      I5 => \^q\(1),
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_12\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gwdc.wr_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wrst_busy : in STD_LOGIC;
    \reg_out_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_12\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_1\ : label is "soft_lutpair93";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[4]\(0),
      I2 => \^q\(1),
      I3 => \gwdc.wr_data_count_i_reg[4]\(1),
      O => D(0)
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \reg_out_i_reg_n_0_[3]\,
      I2 => \gwdc.wr_data_count_i_reg[4]\(3),
      O => D(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]\(3),
      I2 => \reg_out_i_reg_n_0_[3]\,
      I3 => \reg_out_i_reg_n_0_[4]\,
      I4 => \gwdc.wr_data_count_i_reg[4]\(4),
      O => D(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[4]\(2),
      I2 => \gwdc.wr_data_count_i_reg[4]\(0),
      I3 => \^q\(0),
      I4 => \gwdc.wr_data_count_i_reg[4]\(1),
      I5 => \^q\(1),
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_0\(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_14\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[4]_0\ : in STD_LOGIC;
    \reg_out_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_14\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\grdc.rd_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[4]\(1),
      I3 => \grdc.rd_data_count_i_reg[1]\(1),
      I4 => \grdc.rd_data_count_i_reg[1]\(0),
      I5 => \grdc.rd_data_count_i_reg[4]\(0),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      O => \reg_out_i_reg[3]_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_8\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_out_i_reg[3]_0\ : out STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_out_i_reg[4]_0\ : in STD_LOGIC;
    \reg_out_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_8\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\grdc.rd_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[4]\(1),
      I3 => \grdc.rd_data_count_i_reg[1]\(1),
      I4 => \grdc.rd_data_count_i_reg[1]\(0),
      I5 => \grdc.rd_data_count_i_reg[4]\(0),
      O => D(0)
    );
\grdc.rd_data_count_i[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[4]\(2),
      O => \reg_out_i_reg[3]_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[4]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[4]_1\(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 51 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 51 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 51 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 51 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 832;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 52;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\ : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\ : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[10]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[11]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[18]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[21]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[22]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[24]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[25]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[26]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[27]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[28]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[29]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[30]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[31]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[32]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[33]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[34]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[35]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[36]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[37]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[38]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[39]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[3]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[40]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[41]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[42]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[43]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[44]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[45]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[46]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[47]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[48]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[49]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[4]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[50]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[51]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[5]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[7]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[9]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 832;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "distributed";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 832;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "distributed";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 832;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "distributed";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is 832;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is "distributed";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is 51;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(0),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(10),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(10),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(11),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(11),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(12),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(12),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(13),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(13),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(14),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(14),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(15),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(15),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(16),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(16),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(17),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(17),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(18),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(18),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(19),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(19),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(20),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(20),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(21),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(21),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(22),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(22),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(23),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(23),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(24),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(24),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(25),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(25),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(26),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(26),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(27),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(27),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(28),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(28),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(29),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(29),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(2),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(30),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(30),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(31),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(31),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(32),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(32),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(33),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(33),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(34),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(34),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(35),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(35),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(36),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(36),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(37),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(37),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(38),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(38),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(39),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(39),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(3),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(40),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(40),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(41),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(41),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(42),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(42),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(43),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(43),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(44),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(44),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(45),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(45),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(46),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(46),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(47),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(47),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(48),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(48),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(49),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(49),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(4),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(50),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(50),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(51),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(51),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(5),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(6),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(7),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(8),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(8),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(9),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(9),
      R => '0'
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(51 downto 50),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 51 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 51 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 51 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 51 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 832;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ : entity is 52;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\ : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\ : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[10]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[11]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[18]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[21]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[22]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[24]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[25]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[26]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[27]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[28]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[29]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[30]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[31]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[32]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[33]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[34]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[35]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[36]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[37]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[38]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[39]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[3]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[40]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[41]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[42]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[43]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[44]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[45]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[46]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[47]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[48]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[49]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[4]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[50]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[51]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[5]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[7]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]\ : label is "yes";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[9]\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 832;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "distributed";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is "yes";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\ : label is 13;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 832;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "distributed";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 14;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\ : label is 27;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 832;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "distributed";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 28;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is 832;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is "xpm_memory_base/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_STYLE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is "distributed";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is "RAM_SDP";
  attribute dram_emb_xdc of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is "yes";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\ : label is 51;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(0),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(10),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(10),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(11),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(11),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(12),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(12),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(13),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(13),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(14),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(14),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(15),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(15),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(16),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(16),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(17),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(17),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(18),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(18),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(19),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(19),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(20),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(20),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(21),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(21),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(22),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(22),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(23),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(23),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(24),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(24),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(25),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(25),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(26),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(26),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(27),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(27),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(28),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(28),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(29),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(29),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(2),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(30),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(30),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(31),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(31),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(32),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(32),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(33),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(33),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(34),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(34),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(35),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(35),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(36),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(36),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(37),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(37),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(38),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(38),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(39),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(39),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(3),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(40),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(40),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(41),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(41),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(42),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(42),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(43),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(43),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(44),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(44),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(45),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(45),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(46),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(46),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(47),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(47),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(48),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(48),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(49),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(49),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(4),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(50),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(50),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(51),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(51),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(5),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(6),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(7),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(8),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(8),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clkb,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(9),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(9),
      R => '0'
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1 downto 0) => dina(9 downto 8),
      DIF(1 downto 0) => dina(11 downto 10),
      DIG(1 downto 0) => dina(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(7 downto 6),
      DOE(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(9 downto 8),
      DOF(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(11 downto 10),
      DOG(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(13 downto 12),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(15 downto 14),
      DIB(1 downto 0) => dina(17 downto 16),
      DIC(1 downto 0) => dina(19 downto 18),
      DID(1 downto 0) => dina(21 downto 20),
      DIE(1 downto 0) => dina(23 downto 22),
      DIF(1 downto 0) => dina(25 downto 24),
      DIG(1 downto 0) => dina(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(15 downto 14),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(17 downto 16),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(19 downto 18),
      DOD(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(21 downto 20),
      DOE(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(23 downto 22),
      DOF(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(25 downto 24),
      DOG(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(27 downto 26),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(29 downto 28),
      DIB(1 downto 0) => dina(31 downto 30),
      DIC(1 downto 0) => dina(33 downto 32),
      DID(1 downto 0) => dina(35 downto 34),
      DIE(1 downto 0) => dina(37 downto 36),
      DIF(1 downto 0) => dina(39 downto 38),
      DIG(1 downto 0) => dina(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(29 downto 28),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(31 downto 30),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(33 downto 32),
      DOD(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(35 downto 34),
      DOE(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(37 downto 36),
      DOF(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(39 downto 38),
      DOG(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(41 downto 40),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => dina(49 downto 48),
      DIE(1 downto 0) => dina(51 downto 50),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(47 downto 46),
      DOD(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(49 downto 48),
      DOE(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(51 downto 50),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_51_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_counters is
  port (
    Q : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_1\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Sample_Metric_Ram_Data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    \Accum_i_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in_0 : in STD_LOGIC;
    \Accum_i_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in_1 : in STD_LOGIC;
    Read_Byte_Cnt : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mon_clk : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    p_0_in_3 : in STD_LOGIC;
    \Accum_i_reg[63]_2\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_3\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[63]_4\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Metrics_Cnt_En : in STD_LOGIC;
    \Accum_i_reg[63]_5\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_6\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_7\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_8\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Sample_Metric_Ram_Data_reg[0]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[12]_0\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[12]_1\ : in STD_LOGIC;
    slv_reg_addr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Sample_Metric_Ram_Data_reg[31]_1\ : in STD_LOGIC;
    \Sample_Metric_Ram_Data_reg[31]_2\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Sample_Metric_Ram_Data_reg[31]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_counters;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_counters is
  signal \Sample_Metric_Cnt[0]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Cnt[1]_1\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Cnt[2]_2\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Cnt[3]_3\ : STD_LOGIC_VECTOR ( 63 downto 7 );
  signal \Sample_Metric_Cnt[4]_4\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Cnt[5]_5\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Cnt[6]_6\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Cnt[7]_7\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Cnt_extnd[2]_8\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \Sample_Metric_Cnt_extnd[3]_9\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Cnt_extnd[4]_10\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Cnt_extnd[5]_11\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Cnt_extnd[6]_12\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \Sample_Metric_Ram_Data[0]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[0]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[0]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[0]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[0]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[0]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[0]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[0]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[0]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[10]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[10]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[10]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[10]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[10]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[10]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[10]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[10]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[10]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[11]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[11]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[11]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[11]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[11]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[11]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[11]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[11]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[11]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[12]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[12]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[12]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[12]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[12]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[12]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[12]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[12]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[12]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[13]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[13]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[13]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[13]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[13]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[13]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[13]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[13]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[13]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[14]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[14]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[14]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[14]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[14]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[14]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[14]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[14]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[14]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[15]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[15]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[15]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[15]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[15]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[15]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[15]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[15]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[15]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[16]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[16]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[16]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[16]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[16]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[16]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[16]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[16]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[16]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[17]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[17]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[17]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[17]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[17]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[17]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[17]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[17]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[17]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[18]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[18]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[18]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[18]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[18]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[18]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[18]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[18]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[18]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[19]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[19]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[19]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[19]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[19]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[19]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[19]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[19]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[19]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[1]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[1]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[1]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[1]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[1]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[1]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[1]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[1]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[1]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[20]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[20]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[20]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[20]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[20]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[20]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[20]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[20]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[20]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[21]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[21]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[21]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[21]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[21]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[21]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[21]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[21]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[21]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[22]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[22]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[22]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[22]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[22]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[22]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[22]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[22]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[22]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[23]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[23]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[23]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[23]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[23]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[23]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[23]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[23]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[23]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[24]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[24]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[24]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[24]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[24]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[24]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[24]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[24]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[24]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[25]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[25]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[25]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[25]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[25]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[25]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[25]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[25]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[25]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[26]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[26]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[26]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[26]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[26]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[26]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[26]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[26]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[26]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[27]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[27]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[27]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[27]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[27]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[27]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[27]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[27]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[27]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[28]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[28]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[28]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[28]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[28]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[28]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[28]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[28]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[28]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[29]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[29]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[29]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[29]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[29]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[29]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[29]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[29]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[29]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[2]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[2]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[2]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[2]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[2]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[2]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[2]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[2]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[2]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[30]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[30]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[30]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[30]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[30]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[30]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[30]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[30]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[30]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[31]_i_10_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[31]_i_11_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[31]_i_12_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[31]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[31]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[31]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[31]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[31]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[31]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[31]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[3]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[3]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[3]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[3]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[3]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[3]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[3]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[3]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[3]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[4]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[4]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[4]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[4]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[4]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[4]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[4]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[4]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[4]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[5]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[5]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[5]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[5]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[5]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[5]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[5]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[5]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[5]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[6]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[6]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[6]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[6]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[6]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[6]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[6]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[6]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[6]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[7]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[7]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[7]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[7]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[7]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[7]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[7]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[7]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[7]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[8]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[8]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[8]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[8]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[8]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[8]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[8]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[8]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[8]_i_9_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[9]_i_1_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[9]_i_2_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[9]_i_3_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[9]_i_4_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[9]_i_5_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[9]_i_6_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[9]_i_7_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[9]_i_8_n_0\ : STD_LOGIC;
  signal \Sample_Metric_Ram_Data[9]_i_9_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[10]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[11]_i_5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[13]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[14]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[15]_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[24]_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[25]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[26]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[27]_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[28]_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[29]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[30]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[8]_i_5\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Sample_Metric_Ram_Data[9]_i_5\ : label is "soft_lutpair15";
begin
\GEN_COUNTERS[0].acc_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample
     port map (
      \Accum_i_reg[7]_0\(7 downto 0) => \Accum_i_reg[7]\(7 downto 0),
      E(0) => E(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      Q(63 downto 0) => \Sample_Metric_Cnt[0]_0\(63 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk,
      p_0_in => p_0_in
    );
\GEN_COUNTERS[1].acc_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_22
     port map (
      D(63 downto 0) => D(63 downto 0),
      E(0) => E(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(63 downto 0) => \Sample_Metric_Cnt[1]_1\(63 downto 0),
      Q(63 downto 0) => Q(63 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk,
      p_0_in_2 => p_0_in_2
    );
\GEN_COUNTERS[2].acc_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_23
     port map (
      \Accum_i_reg[7]_0\(7 downto 0) => \Accum_i_reg[23]\(7 downto 0),
      E(0) => E(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      Q(63 downto 0) => \Sample_Metric_Cnt[2]_2\(63 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk,
      p_0_in_0 => p_0_in_0
    );
\GEN_COUNTERS[3].acc_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_24
     port map (
      E(0) => E(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      Q(56 downto 0) => \Sample_Metric_Cnt[3]_3\(63 downto 7),
      Read_Byte_Cnt(0) => Read_Byte_Cnt(0),
      SR(0) => SR(0),
      mon_clk => mon_clk,
      p_0_in_1 => p_0_in_1
    );
\GEN_COUNTERS[4].acc_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_25
     port map (
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]\(63 downto 0),
      \Accum_i_reg[63]_1\(63 downto 0) => \Accum_i_reg[63]_2\(63 downto 0),
      E(0) => E(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      Q(63 downto 0) => \Sample_Metric_Cnt[4]_4\(63 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk,
      p_0_in_3 => p_0_in_3
    );
\GEN_COUNTERS[5].acc_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_26
     port map (
      \Accum_i_reg[7]_0\(7 downto 0) => \Accum_i_reg[7]_0\(7 downto 0),
      E(0) => E(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      Q(63 downto 0) => \Sample_Metric_Cnt[5]_5\(63 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk,
      p_0_in_0 => p_0_in_0
    );
\GEN_COUNTERS[6].acc_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_27
     port map (
      \Accum_i_reg[0]_0\(0) => \Accum_i_reg[0]\(0),
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]_0\(63 downto 0),
      \Accum_i_reg[63]_1\(63 downto 0) => \Accum_i_reg[63]_3\(63 downto 0),
      E(0) => E(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      Q(63 downto 0) => \Sample_Metric_Cnt[6]_6\(63 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk
    );
\GEN_COUNTERS[7].acc_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_28
     port map (
      \Accum_i_reg[0]_0\(0) => \Accum_i_reg[0]_0\(0),
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]_1\(63 downto 0),
      \Accum_i_reg[63]_1\(63 downto 0) => \Accum_i_reg[63]_4\(63 downto 0),
      E(0) => E(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      Q(63 downto 0) => \Sample_Metric_Cnt[7]_7\(63 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk
    );
\GEN_COUNTERS_EXT[2].acc_extnd_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_29
     port map (
      D(15 downto 8) => \Accum_i_reg[23]\(7 downto 0),
      D(7 downto 0) => \Accum_i_reg[7]_0\(7 downto 0),
      E(0) => E(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(15 downto 8) => \Sample_Metric_Cnt_extnd[2]_8\(23 downto 16),
      Q(7 downto 0) => \Sample_Metric_Cnt_extnd[2]_8\(7 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk
    );
\GEN_COUNTERS_EXT[3].acc_extnd_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_30
     port map (
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]_5\(63 downto 0),
      E(0) => E(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[63]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      Q(63 downto 0) => \Sample_Metric_Cnt_extnd[3]_9\(63 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk,
      p_0_in_2 => p_0_in_2
    );
\GEN_COUNTERS_EXT[4].acc_extnd_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_31
     port map (
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]_6\(63 downto 0),
      E(0) => E(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      Q(63 downto 0) => \Sample_Metric_Cnt_extnd[4]_10\(63 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk,
      p_0_in => p_0_in
    );
\GEN_COUNTERS_EXT[5].acc_extnd_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_32
     port map (
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]_7\(63 downto 0),
      E(0) => E(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      Q(63 downto 0) => \Sample_Metric_Cnt_extnd[5]_11\(63 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk,
      p_0_in_3 => p_0_in_3
    );
\GEN_COUNTERS_EXT[6].acc_extnd_inst_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_acc_sample_33
     port map (
      \Accum_i_reg[63]_0\(63 downto 0) => \Accum_i_reg[63]_8\(63 downto 0),
      E(0) => E(0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      Q(63 downto 0) => \Sample_Metric_Cnt_extnd[6]_12\(63 downto 0),
      SR(0) => SR(0),
      mon_clk => mon_clk,
      p_0_in_1 => p_0_in_1
    );
\Sample_Metric_Ram_Data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[0]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[0]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[0]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[0]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[0]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[0]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[0]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[0]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[0]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[0]_i_9_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(32),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[7]_7\(0),
      O => \Sample_Metric_Ram_Data[0]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(32),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(0),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(32),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(0),
      O => \Sample_Metric_Ram_Data[0]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(32),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(0),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(0),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      O => \Sample_Metric_Ram_Data[0]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(32),
      I1 => \Sample_Metric_Cnt[5]_5\(0),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[4]_4\(32),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[4]_4\(0),
      O => \Sample_Metric_Ram_Data[0]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(32),
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => \Sample_Metric_Cnt[2]_2\(32),
      I3 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I4 => \Sample_Metric_Cnt[2]_2\(0),
      O => \Sample_Metric_Ram_Data[0]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(32),
      I1 => \Sample_Metric_Cnt[1]_1\(0),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[0]_0\(32),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[0]_0\(0),
      O => \Sample_Metric_Ram_Data[0]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(32),
      I1 => \Sample_Metric_Cnt[6]_6\(0),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(32),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(0),
      O => \Sample_Metric_Ram_Data[0]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[10]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[10]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[10]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[10]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[10]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[10]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[10]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[10]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[10]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[10]_i_9_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(42),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[7]_7\(10),
      O => \Sample_Metric_Ram_Data[10]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(42),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(10),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(42),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(10),
      O => \Sample_Metric_Ram_Data[10]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(10),
      I2 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(42),
      O => \Sample_Metric_Ram_Data[10]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(42),
      I1 => \Sample_Metric_Cnt[5]_5\(10),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[4]_4\(42),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[4]_4\(10),
      O => \Sample_Metric_Ram_Data[10]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(42),
      I1 => \Sample_Metric_Cnt[3]_3\(10),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[2]_2\(42),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[2]_2\(10),
      O => \Sample_Metric_Ram_Data[10]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(42),
      I1 => \Sample_Metric_Cnt[1]_1\(10),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[0]_0\(42),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[0]_0\(10),
      O => \Sample_Metric_Ram_Data[10]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(42),
      I1 => \Sample_Metric_Cnt[6]_6\(10),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(42),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(10),
      O => \Sample_Metric_Ram_Data[10]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[11]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[11]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[11]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[11]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[11]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[11]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[11]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[11]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[11]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[11]_i_9_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(43),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[7]_7\(11),
      O => \Sample_Metric_Ram_Data[11]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(43),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(11),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(43),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(11),
      O => \Sample_Metric_Ram_Data[11]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(11),
      I2 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(43),
      O => \Sample_Metric_Ram_Data[11]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(43),
      I1 => \Sample_Metric_Cnt[5]_5\(11),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[4]_4\(43),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[4]_4\(11),
      O => \Sample_Metric_Ram_Data[11]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(43),
      I1 => \Sample_Metric_Cnt[3]_3\(11),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[2]_2\(43),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[2]_2\(11),
      O => \Sample_Metric_Ram_Data[11]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(43),
      I1 => \Sample_Metric_Cnt[1]_1\(11),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[0]_0\(43),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[0]_0\(11),
      O => \Sample_Metric_Ram_Data[11]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(43),
      I1 => \Sample_Metric_Cnt[6]_6\(11),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(43),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(11),
      O => \Sample_Metric_Ram_Data[11]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[12]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[12]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[12]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[12]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[12]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[12]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[12]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[12]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[12]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[12]_i_9_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(44),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[7]_7\(12),
      O => \Sample_Metric_Ram_Data[12]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(44),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(12),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(44),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(12),
      O => \Sample_Metric_Ram_Data[12]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(12),
      I2 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(44),
      O => \Sample_Metric_Ram_Data[12]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(44),
      I1 => \Sample_Metric_Cnt[5]_5\(12),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[4]_4\(44),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[4]_4\(12),
      O => \Sample_Metric_Ram_Data[12]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(44),
      I1 => \Sample_Metric_Cnt[3]_3\(12),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[2]_2\(44),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[2]_2\(12),
      O => \Sample_Metric_Ram_Data[12]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(44),
      I1 => \Sample_Metric_Cnt[1]_1\(12),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[0]_0\(44),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[0]_0\(12),
      O => \Sample_Metric_Ram_Data[12]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(44),
      I1 => \Sample_Metric_Cnt[6]_6\(12),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(44),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(12),
      O => \Sample_Metric_Ram_Data[12]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[13]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[13]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[13]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[13]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[13]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[13]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[13]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[13]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[13]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[13]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(45),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(13),
      O => \Sample_Metric_Ram_Data[13]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(45),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(13),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(45),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(13),
      O => \Sample_Metric_Ram_Data[13]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => slv_reg_addr(0),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(13),
      I2 => slv_reg_addr(3),
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(45),
      O => \Sample_Metric_Ram_Data[13]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(45),
      I1 => \Sample_Metric_Cnt[5]_5\(13),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(45),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(13),
      O => \Sample_Metric_Ram_Data[13]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(45),
      I1 => \Sample_Metric_Cnt[3]_3\(13),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(45),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(13),
      O => \Sample_Metric_Ram_Data[13]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(45),
      I1 => \Sample_Metric_Cnt[1]_1\(13),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(45),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(13),
      O => \Sample_Metric_Ram_Data[13]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(45),
      I1 => \Sample_Metric_Cnt[6]_6\(13),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(45),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(13),
      O => \Sample_Metric_Ram_Data[13]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[14]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[14]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[14]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[14]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[14]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[14]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[14]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[14]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[14]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[14]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(46),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(14),
      O => \Sample_Metric_Ram_Data[14]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(46),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(14),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(46),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(14),
      O => \Sample_Metric_Ram_Data[14]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => slv_reg_addr(0),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(14),
      I2 => slv_reg_addr(3),
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(46),
      O => \Sample_Metric_Ram_Data[14]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(46),
      I1 => \Sample_Metric_Cnt[5]_5\(14),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(46),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(14),
      O => \Sample_Metric_Ram_Data[14]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(46),
      I1 => \Sample_Metric_Cnt[3]_3\(14),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(46),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(14),
      O => \Sample_Metric_Ram_Data[14]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(46),
      I1 => \Sample_Metric_Cnt[1]_1\(14),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(46),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(14),
      O => \Sample_Metric_Ram_Data[14]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(46),
      I1 => \Sample_Metric_Cnt[6]_6\(14),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(46),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(14),
      O => \Sample_Metric_Ram_Data[14]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[15]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[15]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[15]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[15]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[15]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[15]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[15]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[15]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[15]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[15]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(47),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(15),
      O => \Sample_Metric_Ram_Data[15]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(47),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(15),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(47),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(15),
      O => \Sample_Metric_Ram_Data[15]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => slv_reg_addr(0),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(15),
      I2 => slv_reg_addr(3),
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(47),
      O => \Sample_Metric_Ram_Data[15]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(47),
      I1 => \Sample_Metric_Cnt[5]_5\(15),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(47),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(15),
      O => \Sample_Metric_Ram_Data[15]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(47),
      I1 => \Sample_Metric_Cnt[3]_3\(15),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(47),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(15),
      O => \Sample_Metric_Ram_Data[15]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(47),
      I1 => \Sample_Metric_Cnt[1]_1\(15),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(47),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(15),
      O => \Sample_Metric_Ram_Data[15]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(47),
      I1 => \Sample_Metric_Cnt[6]_6\(15),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(47),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(15),
      O => \Sample_Metric_Ram_Data[15]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[16]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[16]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[16]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[16]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[16]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[16]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[16]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[16]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[16]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[16]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(48),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(16),
      O => \Sample_Metric_Ram_Data[16]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(48),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(16),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(48),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(16),
      O => \Sample_Metric_Ram_Data[16]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(48),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(16),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(16),
      I4 => slv_reg_addr(3),
      O => \Sample_Metric_Ram_Data[16]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(48),
      I1 => \Sample_Metric_Cnt[5]_5\(16),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(48),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(16),
      O => \Sample_Metric_Ram_Data[16]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(48),
      I1 => \Sample_Metric_Cnt[3]_3\(16),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(48),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(16),
      O => \Sample_Metric_Ram_Data[16]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(48),
      I1 => \Sample_Metric_Cnt[1]_1\(16),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(48),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(16),
      O => \Sample_Metric_Ram_Data[16]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(48),
      I1 => \Sample_Metric_Cnt[6]_6\(16),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(48),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(16),
      O => \Sample_Metric_Ram_Data[16]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[17]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[17]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[17]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[17]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[17]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[17]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[17]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[17]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[17]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[17]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(49),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(17),
      O => \Sample_Metric_Ram_Data[17]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(49),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(17),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(49),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(17),
      O => \Sample_Metric_Ram_Data[17]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(49),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(17),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(17),
      I4 => slv_reg_addr(3),
      O => \Sample_Metric_Ram_Data[17]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(49),
      I1 => \Sample_Metric_Cnt[5]_5\(17),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(49),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(17),
      O => \Sample_Metric_Ram_Data[17]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(49),
      I1 => \Sample_Metric_Cnt[3]_3\(17),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(49),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(17),
      O => \Sample_Metric_Ram_Data[17]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(49),
      I1 => \Sample_Metric_Cnt[1]_1\(17),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(49),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(17),
      O => \Sample_Metric_Ram_Data[17]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(49),
      I1 => \Sample_Metric_Cnt[6]_6\(17),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(49),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(17),
      O => \Sample_Metric_Ram_Data[17]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[18]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[18]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[18]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[18]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[18]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[18]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[18]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[18]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[18]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[18]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(50),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(18),
      O => \Sample_Metric_Ram_Data[18]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(50),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(18),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(50),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(18),
      O => \Sample_Metric_Ram_Data[18]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(50),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(18),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(18),
      I4 => slv_reg_addr(3),
      O => \Sample_Metric_Ram_Data[18]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(50),
      I1 => \Sample_Metric_Cnt[5]_5\(18),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(50),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(18),
      O => \Sample_Metric_Ram_Data[18]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(50),
      I1 => \Sample_Metric_Cnt[3]_3\(18),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(50),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(18),
      O => \Sample_Metric_Ram_Data[18]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(50),
      I1 => \Sample_Metric_Cnt[1]_1\(18),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(50),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(18),
      O => \Sample_Metric_Ram_Data[18]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(50),
      I1 => \Sample_Metric_Cnt[6]_6\(18),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(50),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(18),
      O => \Sample_Metric_Ram_Data[18]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[19]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[19]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[19]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[19]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[19]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[19]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[19]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[19]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[19]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[19]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(51),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(19),
      O => \Sample_Metric_Ram_Data[19]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(51),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(19),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(51),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(19),
      O => \Sample_Metric_Ram_Data[19]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(51),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(19),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(19),
      I4 => slv_reg_addr(3),
      O => \Sample_Metric_Ram_Data[19]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(51),
      I1 => \Sample_Metric_Cnt[5]_5\(19),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(51),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(19),
      O => \Sample_Metric_Ram_Data[19]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(51),
      I1 => \Sample_Metric_Cnt[3]_3\(19),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(51),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(19),
      O => \Sample_Metric_Ram_Data[19]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(51),
      I1 => \Sample_Metric_Cnt[1]_1\(19),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(51),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(19),
      O => \Sample_Metric_Ram_Data[19]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(51),
      I1 => \Sample_Metric_Cnt[6]_6\(19),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(51),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(19),
      O => \Sample_Metric_Ram_Data[19]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[1]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[1]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[1]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[1]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[1]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[1]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[1]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[1]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[1]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[1]_i_9_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(33),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[7]_7\(1),
      O => \Sample_Metric_Ram_Data[1]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(33),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(1),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(33),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(1),
      O => \Sample_Metric_Ram_Data[1]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(33),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(1),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(1),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      O => \Sample_Metric_Ram_Data[1]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(33),
      I1 => \Sample_Metric_Cnt[5]_5\(1),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[4]_4\(33),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[4]_4\(1),
      O => \Sample_Metric_Ram_Data[1]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(33),
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => \Sample_Metric_Cnt[2]_2\(33),
      I3 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I4 => \Sample_Metric_Cnt[2]_2\(1),
      O => \Sample_Metric_Ram_Data[1]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(33),
      I1 => \Sample_Metric_Cnt[1]_1\(1),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[0]_0\(33),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[0]_0\(1),
      O => \Sample_Metric_Ram_Data[1]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(33),
      I1 => \Sample_Metric_Cnt[6]_6\(1),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(33),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(1),
      O => \Sample_Metric_Ram_Data[1]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[20]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[20]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[20]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[20]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[20]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[20]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[20]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[20]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[20]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[20]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(52),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(20),
      O => \Sample_Metric_Ram_Data[20]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(52),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(20),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(52),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(20),
      O => \Sample_Metric_Ram_Data[20]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(52),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(20),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(20),
      I4 => slv_reg_addr(3),
      O => \Sample_Metric_Ram_Data[20]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(52),
      I1 => \Sample_Metric_Cnt[5]_5\(20),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(52),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(20),
      O => \Sample_Metric_Ram_Data[20]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(52),
      I1 => \Sample_Metric_Cnt[3]_3\(20),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(52),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(20),
      O => \Sample_Metric_Ram_Data[20]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(52),
      I1 => \Sample_Metric_Cnt[1]_1\(20),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(52),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(20),
      O => \Sample_Metric_Ram_Data[20]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(52),
      I1 => \Sample_Metric_Cnt[6]_6\(20),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(52),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(20),
      O => \Sample_Metric_Ram_Data[20]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[21]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[21]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[21]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[21]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[21]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[21]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[21]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[21]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[21]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[21]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(53),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(21),
      O => \Sample_Metric_Ram_Data[21]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(53),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(21),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(53),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(21),
      O => \Sample_Metric_Ram_Data[21]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(53),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(21),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(21),
      I4 => slv_reg_addr(3),
      O => \Sample_Metric_Ram_Data[21]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(53),
      I1 => \Sample_Metric_Cnt[5]_5\(21),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(53),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(21),
      O => \Sample_Metric_Ram_Data[21]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(53),
      I1 => \Sample_Metric_Cnt[3]_3\(21),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(53),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(21),
      O => \Sample_Metric_Ram_Data[21]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(53),
      I1 => \Sample_Metric_Cnt[1]_1\(21),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(53),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(21),
      O => \Sample_Metric_Ram_Data[21]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(53),
      I1 => \Sample_Metric_Cnt[6]_6\(21),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(53),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(21),
      O => \Sample_Metric_Ram_Data[21]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[22]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[22]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[22]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[22]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[22]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[22]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[22]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[22]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[22]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[22]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(54),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(22),
      O => \Sample_Metric_Ram_Data[22]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(54),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(22),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(54),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(22),
      O => \Sample_Metric_Ram_Data[22]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(54),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(22),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(22),
      I4 => slv_reg_addr(3),
      O => \Sample_Metric_Ram_Data[22]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(54),
      I1 => \Sample_Metric_Cnt[5]_5\(22),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(54),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(22),
      O => \Sample_Metric_Ram_Data[22]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(54),
      I1 => \Sample_Metric_Cnt[3]_3\(22),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(54),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(22),
      O => \Sample_Metric_Ram_Data[22]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(54),
      I1 => \Sample_Metric_Cnt[1]_1\(22),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(54),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(22),
      O => \Sample_Metric_Ram_Data[22]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(54),
      I1 => \Sample_Metric_Cnt[6]_6\(22),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(54),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(22),
      O => \Sample_Metric_Ram_Data[22]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[23]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[23]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[23]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[23]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[23]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[23]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[23]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[23]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[23]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[23]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(55),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(23),
      O => \Sample_Metric_Ram_Data[23]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(55),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(23),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(55),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(23),
      O => \Sample_Metric_Ram_Data[23]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(55),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(23),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(23),
      I4 => slv_reg_addr(3),
      O => \Sample_Metric_Ram_Data[23]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(55),
      I1 => \Sample_Metric_Cnt[5]_5\(23),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(55),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(23),
      O => \Sample_Metric_Ram_Data[23]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(55),
      I1 => \Sample_Metric_Cnt[3]_3\(23),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(55),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(23),
      O => \Sample_Metric_Ram_Data[23]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(55),
      I1 => \Sample_Metric_Cnt[1]_1\(23),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(55),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(23),
      O => \Sample_Metric_Ram_Data[23]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(55),
      I1 => \Sample_Metric_Cnt[6]_6\(23),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(55),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(23),
      O => \Sample_Metric_Ram_Data[23]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[24]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[24]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[24]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[24]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[24]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[24]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[24]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[24]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[24]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[24]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(56),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(24),
      O => \Sample_Metric_Ram_Data[24]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(56),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(24),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(56),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(24),
      O => \Sample_Metric_Ram_Data[24]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => slv_reg_addr(0),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(24),
      I2 => slv_reg_addr(3),
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(56),
      O => \Sample_Metric_Ram_Data[24]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(56),
      I1 => \Sample_Metric_Cnt[5]_5\(24),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(56),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(24),
      O => \Sample_Metric_Ram_Data[24]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(56),
      I1 => \Sample_Metric_Cnt[3]_3\(24),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(56),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(24),
      O => \Sample_Metric_Ram_Data[24]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(56),
      I1 => \Sample_Metric_Cnt[1]_1\(24),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(56),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(24),
      O => \Sample_Metric_Ram_Data[24]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(56),
      I1 => \Sample_Metric_Cnt[6]_6\(24),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(56),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(24),
      O => \Sample_Metric_Ram_Data[24]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[25]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[25]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[25]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[25]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[25]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[25]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[25]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[25]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[25]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[25]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(57),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(25),
      O => \Sample_Metric_Ram_Data[25]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(57),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(25),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(57),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(25),
      O => \Sample_Metric_Ram_Data[25]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => slv_reg_addr(0),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(25),
      I2 => slv_reg_addr(3),
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(57),
      O => \Sample_Metric_Ram_Data[25]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(57),
      I1 => \Sample_Metric_Cnt[5]_5\(25),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(57),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(25),
      O => \Sample_Metric_Ram_Data[25]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(57),
      I1 => \Sample_Metric_Cnt[3]_3\(25),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(57),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(25),
      O => \Sample_Metric_Ram_Data[25]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(57),
      I1 => \Sample_Metric_Cnt[1]_1\(25),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(57),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(25),
      O => \Sample_Metric_Ram_Data[25]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(57),
      I1 => \Sample_Metric_Cnt[6]_6\(25),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(57),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(25),
      O => \Sample_Metric_Ram_Data[25]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[26]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[26]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[26]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[26]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[26]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[26]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[26]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[26]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[26]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[26]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(58),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(26),
      O => \Sample_Metric_Ram_Data[26]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(58),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(26),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(58),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(26),
      O => \Sample_Metric_Ram_Data[26]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[26]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => slv_reg_addr(0),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(26),
      I2 => slv_reg_addr(3),
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(58),
      O => \Sample_Metric_Ram_Data[26]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(58),
      I1 => \Sample_Metric_Cnt[5]_5\(26),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(58),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(26),
      O => \Sample_Metric_Ram_Data[26]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(58),
      I1 => \Sample_Metric_Cnt[3]_3\(26),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(58),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(26),
      O => \Sample_Metric_Ram_Data[26]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(58),
      I1 => \Sample_Metric_Cnt[1]_1\(26),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(58),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(26),
      O => \Sample_Metric_Ram_Data[26]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(58),
      I1 => \Sample_Metric_Cnt[6]_6\(26),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(58),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(26),
      O => \Sample_Metric_Ram_Data[26]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[27]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[27]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[27]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[27]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[27]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[27]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[27]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[27]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[27]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[27]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(59),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(27),
      O => \Sample_Metric_Ram_Data[27]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(59),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(27),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(59),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(27),
      O => \Sample_Metric_Ram_Data[27]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => slv_reg_addr(0),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(27),
      I2 => slv_reg_addr(3),
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(59),
      O => \Sample_Metric_Ram_Data[27]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(59),
      I1 => \Sample_Metric_Cnt[5]_5\(27),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(59),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(27),
      O => \Sample_Metric_Ram_Data[27]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(59),
      I1 => \Sample_Metric_Cnt[3]_3\(27),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(59),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(27),
      O => \Sample_Metric_Ram_Data[27]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(59),
      I1 => \Sample_Metric_Cnt[1]_1\(27),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(59),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(27),
      O => \Sample_Metric_Ram_Data[27]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(59),
      I1 => \Sample_Metric_Cnt[6]_6\(27),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(59),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(27),
      O => \Sample_Metric_Ram_Data[27]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[28]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[28]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[28]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[28]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[28]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[28]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[28]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[28]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[28]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[28]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(60),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(28),
      O => \Sample_Metric_Ram_Data[28]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(60),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(28),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(60),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(28),
      O => \Sample_Metric_Ram_Data[28]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => slv_reg_addr(0),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(28),
      I2 => slv_reg_addr(3),
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(60),
      O => \Sample_Metric_Ram_Data[28]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(60),
      I1 => \Sample_Metric_Cnt[5]_5\(28),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(60),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(28),
      O => \Sample_Metric_Ram_Data[28]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(60),
      I1 => \Sample_Metric_Cnt[3]_3\(28),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(60),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(28),
      O => \Sample_Metric_Ram_Data[28]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(60),
      I1 => \Sample_Metric_Cnt[1]_1\(28),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(60),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(28),
      O => \Sample_Metric_Ram_Data[28]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(60),
      I1 => \Sample_Metric_Cnt[6]_6\(28),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(60),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(28),
      O => \Sample_Metric_Ram_Data[28]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[29]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[29]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[29]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[29]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[29]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[29]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[29]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[29]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[29]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[29]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(61),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(29),
      O => \Sample_Metric_Ram_Data[29]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(61),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(29),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(61),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(29),
      O => \Sample_Metric_Ram_Data[29]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => slv_reg_addr(0),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(29),
      I2 => slv_reg_addr(3),
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(61),
      O => \Sample_Metric_Ram_Data[29]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(61),
      I1 => \Sample_Metric_Cnt[5]_5\(29),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(61),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(29),
      O => \Sample_Metric_Ram_Data[29]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(61),
      I1 => \Sample_Metric_Cnt[3]_3\(29),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(61),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(29),
      O => \Sample_Metric_Ram_Data[29]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(61),
      I1 => \Sample_Metric_Cnt[1]_1\(29),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(61),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(29),
      O => \Sample_Metric_Ram_Data[29]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(61),
      I1 => \Sample_Metric_Cnt[6]_6\(29),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(61),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(29),
      O => \Sample_Metric_Ram_Data[29]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[2]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[2]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[2]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[2]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[2]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[2]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[2]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[2]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[2]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[2]_i_9_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(34),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[7]_7\(2),
      O => \Sample_Metric_Ram_Data[2]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(34),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(2),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(34),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(2),
      O => \Sample_Metric_Ram_Data[2]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(34),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(2),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(2),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      O => \Sample_Metric_Ram_Data[2]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(34),
      I1 => \Sample_Metric_Cnt[5]_5\(2),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[4]_4\(34),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[4]_4\(2),
      O => \Sample_Metric_Ram_Data[2]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(34),
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => \Sample_Metric_Cnt[2]_2\(34),
      I3 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I4 => \Sample_Metric_Cnt[2]_2\(2),
      O => \Sample_Metric_Ram_Data[2]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(34),
      I1 => \Sample_Metric_Cnt[1]_1\(2),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[0]_0\(34),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[0]_0\(2),
      O => \Sample_Metric_Ram_Data[2]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(34),
      I1 => \Sample_Metric_Cnt[6]_6\(2),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(34),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(2),
      O => \Sample_Metric_Ram_Data[2]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[30]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[30]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[30]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[30]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[30]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[30]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[30]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[30]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[30]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[30]_i_9_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(62),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(30),
      O => \Sample_Metric_Ram_Data[30]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(62),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(30),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(62),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(30),
      O => \Sample_Metric_Ram_Data[30]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => slv_reg_addr(0),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(30),
      I2 => slv_reg_addr(3),
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(62),
      O => \Sample_Metric_Ram_Data[30]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(62),
      I1 => \Sample_Metric_Cnt[5]_5\(30),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(62),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(30),
      O => \Sample_Metric_Ram_Data[30]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(62),
      I1 => \Sample_Metric_Cnt[3]_3\(30),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(62),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(30),
      O => \Sample_Metric_Ram_Data[30]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(62),
      I1 => \Sample_Metric_Cnt[1]_1\(30),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(62),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(30),
      O => \Sample_Metric_Ram_Data[30]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(62),
      I1 => \Sample_Metric_Cnt[6]_6\(30),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(62),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(30),
      O => \Sample_Metric_Ram_Data[30]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[31]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[31]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[31]_i_5_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[31]_i_7_n_0\,
      O => \Sample_Metric_Ram_Data[31]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(63),
      I1 => \Sample_Metric_Cnt[3]_3\(31),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[2]_2\(63),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[2]_2\(31),
      O => \Sample_Metric_Ram_Data[31]_i_10_n_0\
    );
\Sample_Metric_Ram_Data[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(63),
      I1 => \Sample_Metric_Cnt[1]_1\(31),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[0]_0\(63),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[0]_0\(31),
      O => \Sample_Metric_Ram_Data[31]_i_11_n_0\
    );
\Sample_Metric_Ram_Data[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(63),
      I1 => \Sample_Metric_Cnt[6]_6\(31),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(63),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(31),
      O => \Sample_Metric_Ram_Data[31]_i_12_n_0\
    );
\Sample_Metric_Ram_Data[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[31]_i_8_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[31]_i_10_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[31]_i_11_n_0\,
      O => \Sample_Metric_Ram_Data[31]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[31]_i_12_n_0\,
      I1 => slv_reg_addr(0),
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(63),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[7]_7\(31),
      O => \Sample_Metric_Ram_Data[31]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(63),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(31),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(63),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(31),
      O => \Sample_Metric_Ram_Data[31]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04260426FFFF0426"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[31]_1\,
      I1 => \Sample_Metric_Ram_Data_reg[31]_2\,
      I2 => s_axi_araddr(0),
      I3 => s_axi_awaddr(0),
      I4 => slv_reg_addr(1),
      I5 => slv_reg_addr(2),
      O => \Sample_Metric_Ram_Data[31]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => slv_reg_addr(0),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(31),
      I2 => slv_reg_addr(3),
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(63),
      O => \Sample_Metric_Ram_Data[31]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(63),
      I1 => \Sample_Metric_Cnt[5]_5\(31),
      I2 => slv_reg_addr(0),
      I3 => \Sample_Metric_Cnt[4]_4\(63),
      I4 => slv_reg_addr(3),
      I5 => \Sample_Metric_Cnt[4]_4\(31),
      O => \Sample_Metric_Ram_Data[31]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[3]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[3]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[3]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[3]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[3]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[3]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[3]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[3]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[3]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[3]_i_9_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(35),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[7]_7\(3),
      O => \Sample_Metric_Ram_Data[3]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(35),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(3),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(35),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(3),
      O => \Sample_Metric_Ram_Data[3]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(35),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(3),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(3),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      O => \Sample_Metric_Ram_Data[3]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(35),
      I1 => \Sample_Metric_Cnt[5]_5\(3),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[4]_4\(35),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[4]_4\(3),
      O => \Sample_Metric_Ram_Data[3]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(35),
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => \Sample_Metric_Cnt[2]_2\(35),
      I3 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I4 => \Sample_Metric_Cnt[2]_2\(3),
      O => \Sample_Metric_Ram_Data[3]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(35),
      I1 => \Sample_Metric_Cnt[1]_1\(3),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[0]_0\(35),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[0]_0\(3),
      O => \Sample_Metric_Ram_Data[3]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(35),
      I1 => \Sample_Metric_Cnt[6]_6\(3),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(35),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(3),
      O => \Sample_Metric_Ram_Data[3]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[4]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[4]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[4]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[4]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[4]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[4]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[4]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[4]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[4]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[4]_i_9_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(36),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[7]_7\(4),
      O => \Sample_Metric_Ram_Data[4]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(36),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(4),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(36),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(4),
      O => \Sample_Metric_Ram_Data[4]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(36),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(4),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(4),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      O => \Sample_Metric_Ram_Data[4]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(36),
      I1 => \Sample_Metric_Cnt[5]_5\(4),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[4]_4\(36),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[4]_4\(4),
      O => \Sample_Metric_Ram_Data[4]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(36),
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => \Sample_Metric_Cnt[2]_2\(36),
      I3 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I4 => \Sample_Metric_Cnt[2]_2\(4),
      O => \Sample_Metric_Ram_Data[4]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(36),
      I1 => \Sample_Metric_Cnt[1]_1\(4),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[0]_0\(36),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[0]_0\(4),
      O => \Sample_Metric_Ram_Data[4]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(36),
      I1 => \Sample_Metric_Cnt[6]_6\(4),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(36),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(4),
      O => \Sample_Metric_Ram_Data[4]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[5]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[5]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[5]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[5]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[5]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[5]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[5]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[5]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[5]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[5]_i_9_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(37),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[7]_7\(5),
      O => \Sample_Metric_Ram_Data[5]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(37),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(5),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(37),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(5),
      O => \Sample_Metric_Ram_Data[5]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(37),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(5),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(5),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      O => \Sample_Metric_Ram_Data[5]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(37),
      I1 => \Sample_Metric_Cnt[5]_5\(5),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[4]_4\(37),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[4]_4\(5),
      O => \Sample_Metric_Ram_Data[5]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(37),
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => \Sample_Metric_Cnt[2]_2\(37),
      I3 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I4 => \Sample_Metric_Cnt[2]_2\(5),
      O => \Sample_Metric_Ram_Data[5]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(37),
      I1 => \Sample_Metric_Cnt[1]_1\(5),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[0]_0\(37),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[0]_0\(5),
      O => \Sample_Metric_Ram_Data[5]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(37),
      I1 => \Sample_Metric_Cnt[6]_6\(5),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(37),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(5),
      O => \Sample_Metric_Ram_Data[5]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[6]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[6]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[6]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[6]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[6]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[6]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[6]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[6]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[6]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[6]_i_9_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(38),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[7]_7\(6),
      O => \Sample_Metric_Ram_Data[6]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(38),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(6),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(38),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(6),
      O => \Sample_Metric_Ram_Data[6]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(38),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(6),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(6),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      O => \Sample_Metric_Ram_Data[6]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(38),
      I1 => \Sample_Metric_Cnt[5]_5\(6),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[4]_4\(38),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[4]_4\(6),
      O => \Sample_Metric_Ram_Data[6]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(38),
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => \Sample_Metric_Cnt[2]_2\(38),
      I3 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I4 => \Sample_Metric_Cnt[2]_2\(6),
      O => \Sample_Metric_Ram_Data[6]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(38),
      I1 => \Sample_Metric_Cnt[1]_1\(6),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[0]_0\(38),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[0]_0\(6),
      O => \Sample_Metric_Ram_Data[6]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(38),
      I1 => \Sample_Metric_Cnt[6]_6\(6),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(38),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(6),
      O => \Sample_Metric_Ram_Data[6]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[7]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[7]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[7]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[7]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[7]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[7]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[7]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[7]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[7]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[7]_i_9_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(39),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[7]_7\(7),
      O => \Sample_Metric_Ram_Data[7]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(39),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(7),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(39),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(7),
      O => \Sample_Metric_Ram_Data[7]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[3]_9\(39),
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(7),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[2]_8\(7),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      O => \Sample_Metric_Ram_Data[7]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(39),
      I1 => \Sample_Metric_Cnt[5]_5\(7),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[4]_4\(39),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[4]_4\(7),
      O => \Sample_Metric_Ram_Data[7]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(39),
      I1 => \Sample_Metric_Cnt[3]_3\(7),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[2]_2\(39),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[2]_2\(7),
      O => \Sample_Metric_Ram_Data[7]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(39),
      I1 => \Sample_Metric_Cnt[1]_1\(7),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[0]_0\(39),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[0]_0\(7),
      O => \Sample_Metric_Ram_Data[7]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(39),
      I1 => \Sample_Metric_Cnt[6]_6\(7),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(39),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(7),
      O => \Sample_Metric_Ram_Data[7]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[8]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[8]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[8]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[8]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[8]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[8]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[8]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[8]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[8]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[8]_i_9_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(40),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[7]_7\(8),
      O => \Sample_Metric_Ram_Data[8]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(40),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(8),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(40),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(8),
      O => \Sample_Metric_Ram_Data[8]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(8),
      I2 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(40),
      O => \Sample_Metric_Ram_Data[8]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(40),
      I1 => \Sample_Metric_Cnt[5]_5\(8),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[4]_4\(40),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[4]_4\(8),
      O => \Sample_Metric_Ram_Data[8]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(40),
      I1 => \Sample_Metric_Cnt[3]_3\(8),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[2]_2\(40),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[2]_2\(8),
      O => \Sample_Metric_Ram_Data[8]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(40),
      I1 => \Sample_Metric_Cnt[1]_1\(8),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[0]_0\(40),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[0]_0\(8),
      O => \Sample_Metric_Ram_Data[8]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(40),
      I1 => \Sample_Metric_Cnt[6]_6\(8),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(40),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(8),
      O => \Sample_Metric_Ram_Data[8]_i_9_n_0\
    );
\Sample_Metric_Ram_Data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[9]_i_2_n_0\,
      I1 => \Sample_Metric_Ram_Data[9]_i_3_n_0\,
      I2 => \Sample_Metric_Ram_Data_reg[0]_0\,
      I3 => \Sample_Metric_Ram_Data[9]_i_4_n_0\,
      I4 => \Sample_Metric_Ram_Data[31]_i_6_n_0\,
      I5 => \Sample_Metric_Ram_Data[9]_i_5_n_0\,
      O => \Sample_Metric_Ram_Data[9]_i_1_n_0\
    );
\Sample_Metric_Ram_Data[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[9]_i_6_n_0\,
      I1 => slv_reg_addr(2),
      I2 => \Sample_Metric_Ram_Data[9]_i_7_n_0\,
      I3 => slv_reg_addr(1),
      I4 => \Sample_Metric_Ram_Data[9]_i_8_n_0\,
      O => \Sample_Metric_Ram_Data[9]_i_2_n_0\
    );
\Sample_Metric_Ram_Data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data[9]_i_9_n_0\,
      I1 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I2 => slv_reg_addr(1),
      I3 => \Sample_Metric_Cnt[7]_7\(41),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[7]_7\(9),
      O => \Sample_Metric_Ram_Data[9]_i_3_n_0\
    );
\Sample_Metric_Ram_Data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt_extnd[5]_11\(41),
      I1 => \Sample_Metric_Cnt_extnd[5]_11\(9),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[4]_10\(41),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[4]_10\(9),
      O => \Sample_Metric_Ram_Data[9]_i_4_n_0\
    );
\Sample_Metric_Ram_Data[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I1 => \Sample_Metric_Cnt_extnd[3]_9\(9),
      I2 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I3 => \Sample_Metric_Cnt_extnd[3]_9\(41),
      O => \Sample_Metric_Ram_Data[9]_i_5_n_0\
    );
\Sample_Metric_Ram_Data[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[5]_5\(41),
      I1 => \Sample_Metric_Cnt[5]_5\(9),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[4]_4\(41),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[4]_4\(9),
      O => \Sample_Metric_Ram_Data[9]_i_6_n_0\
    );
\Sample_Metric_Ram_Data[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[3]_3\(41),
      I1 => \Sample_Metric_Cnt[3]_3\(9),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[2]_2\(41),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[2]_2\(9),
      O => \Sample_Metric_Ram_Data[9]_i_7_n_0\
    );
\Sample_Metric_Ram_Data[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[1]_1\(41),
      I1 => \Sample_Metric_Cnt[1]_1\(9),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt[0]_0\(41),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt[0]_0\(9),
      O => \Sample_Metric_Ram_Data[9]_i_8_n_0\
    );
\Sample_Metric_Ram_Data[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[6]_6\(41),
      I1 => \Sample_Metric_Cnt[6]_6\(9),
      I2 => \Sample_Metric_Ram_Data_reg[12]_0\,
      I3 => \Sample_Metric_Cnt_extnd[6]_12\(41),
      I4 => \Sample_Metric_Ram_Data_reg[12]_1\,
      I5 => \Sample_Metric_Cnt_extnd[6]_12\(9),
      O => \Sample_Metric_Ram_Data[9]_i_9_n_0\
    );
\Sample_Metric_Ram_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[0]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(0),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[10]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(10),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[11]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(11),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[12]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(12),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[13]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(13),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[14]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(14),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[15]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(15),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[16]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(16),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[17]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(17),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[18]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(18),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[19]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(19),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[1]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(1),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[20]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(20),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[21]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(21),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[22]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(22),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[23]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(23),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[24]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(24),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[25]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(25),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[26]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(26),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[27]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(27),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[28]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(28),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[29]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(29),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[2]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(2),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[30]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(30),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[31]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(31),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[3]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(3),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[4]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(4),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[5]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(5),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[6]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(6),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[7]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(7),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[8]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(8),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
\Sample_Metric_Ram_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \Sample_Metric_Ram_Data[9]_i_1_n_0\,
      Q => \Sample_Metric_Ram_Data_reg[31]_0\(9),
      R => \Sample_Metric_Ram_Data_reg[31]_3\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_register_module is
  port (
    Metrics_Cnt_En : out STD_LOGIC;
    Reset_On_Sample_Read : out STD_LOGIC;
    slv_reg_in_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \register_select_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    p_0_in_0 : out STD_LOGIC;
    p_0_in_1 : out STD_LOGIC;
    p_0_in_2 : out STD_LOGIC;
    p_0_in_3 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    metrics_cnt_reset_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_araddr[7]\ : out STD_LOGIC;
    src_in : out STD_LOGIC;
    \trace_control_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Count_Out_i : out STD_LOGIC_VECTOR ( 30 downto 0 );
    slv_reg_in_vld_reg_1 : out STD_LOGIC;
    metrics_cnt_reset_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg_in_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    control_wr_en : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mon_clk : in STD_LOGIC;
    slv_reg_out_vld : in STD_LOGIC;
    slv_reg_addr_vld : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    Read_Latency_En : in STD_LOGIC;
    Wtrans_Cnt_En : in STD_LOGIC;
    Write_Beat_Cnt_En : in STD_LOGIC;
    Rtrans_Cnt_En : in STD_LOGIC;
    Read_Beat_Cnt_En : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \Accum_i_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mon_resetn : in STD_LOGIC;
    \Count_Out_i_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Mon_Write_Valid : in STD_LOGIC;
    \slv_reg_in_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \read_stop_select_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sample_time_diff_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \register_select_reg[5]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_register_module;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_register_module is
  signal \Accum_i[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[10]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[13]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[14]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[18]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[21]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[22]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[26]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[29]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[30]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[32]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[33]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[34]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[35]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[36]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[37]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[38]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[39]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[40]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[41]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[42]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[43]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[44]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[45]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[46]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[47]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[48]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[49]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[50]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[51]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[52]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[53]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[54]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[55]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[56]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[57]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[58]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[59]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[5]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[60]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[61]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[62]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_3__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[63]_i_4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[6]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \^metrics_cnt_en\ : STD_LOGIC;
  signal Metrics_Cnt_Reset : STD_LOGIC;
  signal \^reset_on_sample_read\ : STD_LOGIC;
  signal Trace_Control : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal data3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal event_log_en : STD_LOGIC;
  signal \^p_0_in_0\ : STD_LOGIC;
  signal \^p_0_in_2\ : STD_LOGIC;
  signal register_select : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^register_select_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sample_reg_counter_inst_n_0 : STD_LOGIC;
  signal sample_reg_counter_inst_n_1 : STD_LOGIC;
  signal sample_reg_counter_inst_n_10 : STD_LOGIC;
  signal sample_reg_counter_inst_n_11 : STD_LOGIC;
  signal sample_reg_counter_inst_n_12 : STD_LOGIC;
  signal sample_reg_counter_inst_n_13 : STD_LOGIC;
  signal sample_reg_counter_inst_n_14 : STD_LOGIC;
  signal sample_reg_counter_inst_n_15 : STD_LOGIC;
  signal sample_reg_counter_inst_n_16 : STD_LOGIC;
  signal sample_reg_counter_inst_n_17 : STD_LOGIC;
  signal sample_reg_counter_inst_n_18 : STD_LOGIC;
  signal sample_reg_counter_inst_n_19 : STD_LOGIC;
  signal sample_reg_counter_inst_n_2 : STD_LOGIC;
  signal sample_reg_counter_inst_n_20 : STD_LOGIC;
  signal sample_reg_counter_inst_n_21 : STD_LOGIC;
  signal sample_reg_counter_inst_n_22 : STD_LOGIC;
  signal sample_reg_counter_inst_n_23 : STD_LOGIC;
  signal sample_reg_counter_inst_n_24 : STD_LOGIC;
  signal sample_reg_counter_inst_n_25 : STD_LOGIC;
  signal sample_reg_counter_inst_n_26 : STD_LOGIC;
  signal sample_reg_counter_inst_n_27 : STD_LOGIC;
  signal sample_reg_counter_inst_n_28 : STD_LOGIC;
  signal sample_reg_counter_inst_n_29 : STD_LOGIC;
  signal sample_reg_counter_inst_n_3 : STD_LOGIC;
  signal sample_reg_counter_inst_n_30 : STD_LOGIC;
  signal sample_reg_counter_inst_n_31 : STD_LOGIC;
  signal sample_reg_counter_inst_n_4 : STD_LOGIC;
  signal sample_reg_counter_inst_n_5 : STD_LOGIC;
  signal sample_reg_counter_inst_n_6 : STD_LOGIC;
  signal sample_reg_counter_inst_n_7 : STD_LOGIC;
  signal sample_reg_counter_inst_n_8 : STD_LOGIC;
  signal sample_reg_counter_inst_n_9 : STD_LOGIC;
  signal sample_reg_rd_first : STD_LOGIC;
  signal sample_reg_rd_first_i_1_n_0 : STD_LOGIC;
  signal sample_time_diff_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg_addr_vld_reg : STD_LOGIC;
  signal slv_reg_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg_in1 : STD_LOGIC;
  signal \slv_reg_in[0]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[1]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[2]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg_in[31]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg_in[31]_i_4_n_0\ : STD_LOGIC;
  signal \slv_reg_in[3]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[4]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[4]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg_in[5]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in[5]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg_in[7]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg_in_inferred__0/i__n_0\ : STD_LOGIC;
  signal \^slv_reg_in_vld_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal slv_reg_out_vld_reg : STD_LOGIC;
  signal streaming_fifo_reset : STD_LOGIC;
  signal \^trace_control_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Accum_i[0]_i_1__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Accum_i[0]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Accum_i[1]_i_2__1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Accum_i[1]_i_2__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Accum_i[63]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \Accum_i[63]_i_1__5\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Accum_i[63]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \slv_reg_in[10]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \slv_reg_in[11]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \slv_reg_in[12]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \slv_reg_in[13]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \slv_reg_in[14]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \slv_reg_in[15]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \slv_reg_in[20]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \slv_reg_in[22]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \slv_reg_in[24]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \slv_reg_in[5]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \slv_reg_in[7]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \slv_reg_in[9]_i_1\ : label is "soft_lutpair78";
begin
  Metrics_Cnt_En <= \^metrics_cnt_en\;
  Reset_On_Sample_Read <= \^reset_on_sample_read\;
  p_0_in_0 <= \^p_0_in_0\;
  p_0_in_2 <= \^p_0_in_2\;
  \register_select_reg[1]_0\(0) <= \^register_select_reg[1]_0\(0);
  slv_reg_in_vld_reg_0(0) <= \^slv_reg_in_vld_reg_0\(0);
  \trace_control_reg[0]_0\(0) <= \^trace_control_reg[0]_0\(0);
\Accum_i[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => Q(0),
      O => D(0)
    );
\Accum_i[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_0\(0),
      O => \Accum_i_reg[63]\(0)
    );
\Accum_i[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      I2 => Q(0),
      O => \Accum_i[1]_i_2__1_n_0\
    );
\Accum_i[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      I2 => \Accum_i_reg[63]_0\(0),
      O => \Accum_i[1]_i_2__2_n_0\
    );
\Accum_i[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Latency_En,
      O => p_0_in
    );
\Accum_i[63]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Wtrans_Cnt_En,
      O => \^p_0_in_0\
    );
\Accum_i[63]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Rtrans_Cnt_En,
      O => \^p_0_in_2\
    );
\Accum_i[63]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Read_Beat_Cnt_En,
      O => p_0_in_3
    );
\Accum_i[63]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAFFFF"
    )
        port map (
      I0 => Metrics_Cnt_Reset,
      I1 => \^register_select_reg[1]_0\(0),
      I2 => \^reset_on_sample_read\,
      I3 => p_1_in,
      I4 => mon_resetn,
      O => metrics_cnt_reset_reg_0(0)
    );
\Accum_i[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^metrics_cnt_en\,
      I1 => Write_Beat_Cnt_En,
      O => p_0_in_1
    );
\Accum_i_reg[10]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[10]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(10),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[9]_i_1__0_n_2\,
      O51 => D(10),
      O52 => \Accum_i_reg[10]_i_1__0_n_2\,
      PROP => \Accum_i_reg[10]_i_1__0_n_3\
    );
\Accum_i_reg[10]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[10]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(10),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[9]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(10),
      O52 => \Accum_i_reg[10]_i_1__3_n_2\,
      PROP => \Accum_i_reg[10]_i_1__3_n_3\
    );
\Accum_i_reg[11]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[11]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(11),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[17]_i_2_n_0\,
      O51 => D(11),
      O52 => \Accum_i_reg[11]_i_1__0_n_2\,
      PROP => \Accum_i_reg[11]_i_1__0_n_3\
    );
\Accum_i_reg[11]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[11]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(11),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[17]_i_2__0_n_0\,
      O51 => \Accum_i_reg[63]\(11),
      O52 => \Accum_i_reg[11]_i_1__3_n_2\,
      PROP => \Accum_i_reg[11]_i_1__3_n_3\
    );
\Accum_i_reg[12]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[12]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(12),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[11]_i_1__0_n_2\,
      O51 => D(12),
      O52 => \Accum_i_reg[12]_i_1__0_n_2\,
      PROP => \Accum_i_reg[12]_i_1__0_n_3\
    );
\Accum_i_reg[12]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[12]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(12),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[11]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(12),
      O52 => \Accum_i_reg[12]_i_1__3_n_2\,
      PROP => \Accum_i_reg[12]_i_1__3_n_3\
    );
\Accum_i_reg[13]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[13]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(13),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[17]_i_2_n_1\,
      O51 => D(13),
      O52 => \Accum_i_reg[13]_i_1__0_n_2\,
      PROP => \Accum_i_reg[13]_i_1__0_n_3\
    );
\Accum_i_reg[13]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[13]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(13),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[17]_i_2__0_n_1\,
      O51 => \Accum_i_reg[63]\(13),
      O52 => \Accum_i_reg[13]_i_1__3_n_2\,
      PROP => \Accum_i_reg[13]_i_1__3_n_3\
    );
\Accum_i_reg[14]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[14]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(14),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[13]_i_1__0_n_2\,
      O51 => D(14),
      O52 => \Accum_i_reg[14]_i_1__0_n_2\,
      PROP => \Accum_i_reg[14]_i_1__0_n_3\
    );
\Accum_i_reg[14]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[14]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(14),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[13]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(14),
      O52 => \Accum_i_reg[14]_i_1__3_n_2\,
      PROP => \Accum_i_reg[14]_i_1__3_n_3\
    );
\Accum_i_reg[15]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[15]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(15),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[17]_i_2_n_2\,
      O51 => D(15),
      O52 => \Accum_i_reg[15]_i_1__0_n_2\,
      PROP => \Accum_i_reg[15]_i_1__0_n_3\
    );
\Accum_i_reg[15]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[15]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(15),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[17]_i_2__0_n_2\,
      O51 => \Accum_i_reg[63]\(15),
      O52 => \Accum_i_reg[15]_i_1__3_n_2\,
      PROP => \Accum_i_reg[15]_i_1__3_n_3\
    );
\Accum_i_reg[16]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[16]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(16),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[15]_i_1__0_n_2\,
      O51 => D(16),
      O52 => \Accum_i_reg[16]_i_1__0_n_2\,
      PROP => \Accum_i_reg[16]_i_1__0_n_3\
    );
\Accum_i_reg[16]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[16]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(16),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[15]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(16),
      O52 => \Accum_i_reg[16]_i_1__3_n_2\,
      PROP => \Accum_i_reg[16]_i_1__3_n_3\
    );
\Accum_i_reg[17]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[17]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(17),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[17]_i_2_n_3\,
      O51 => D(17),
      O52 => \Accum_i_reg[17]_i_1__0_n_2\,
      PROP => \Accum_i_reg[17]_i_1__0_n_3\
    );
\Accum_i_reg[17]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[17]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(17),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[17]_i_2__0_n_3\,
      O51 => \Accum_i_reg[63]\(17),
      O52 => \Accum_i_reg[17]_i_1__3_n_2\,
      PROP => \Accum_i_reg[17]_i_1__3_n_3\
    );
\Accum_i_reg[17]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[9]_i_2_n_3\,
      COUTB => \Accum_i_reg[17]_i_2_n_0\,
      COUTD => \Accum_i_reg[17]_i_2_n_1\,
      COUTF => \Accum_i_reg[17]_i_2_n_2\,
      COUTH => \Accum_i_reg[17]_i_2_n_3\,
      CYA => \Accum_i_reg[9]_i_1__0_n_2\,
      CYB => \Accum_i_reg[10]_i_1__0_n_2\,
      CYC => \Accum_i_reg[11]_i_1__0_n_2\,
      CYD => \Accum_i_reg[12]_i_1__0_n_2\,
      CYE => \Accum_i_reg[13]_i_1__0_n_2\,
      CYF => \Accum_i_reg[14]_i_1__0_n_2\,
      CYG => \Accum_i_reg[15]_i_1__0_n_2\,
      CYH => \Accum_i_reg[16]_i_1__0_n_2\,
      GEA => \Accum_i_reg[9]_i_1__0_n_0\,
      GEB => \Accum_i_reg[10]_i_1__0_n_0\,
      GEC => \Accum_i_reg[11]_i_1__0_n_0\,
      GED => \Accum_i_reg[12]_i_1__0_n_0\,
      GEE => \Accum_i_reg[13]_i_1__0_n_0\,
      GEF => \Accum_i_reg[14]_i_1__0_n_0\,
      GEG => \Accum_i_reg[15]_i_1__0_n_0\,
      GEH => \Accum_i_reg[16]_i_1__0_n_0\,
      PROPA => \Accum_i_reg[9]_i_1__0_n_3\,
      PROPB => \Accum_i_reg[10]_i_1__0_n_3\,
      PROPC => \Accum_i_reg[11]_i_1__0_n_3\,
      PROPD => \Accum_i_reg[12]_i_1__0_n_3\,
      PROPE => \Accum_i_reg[13]_i_1__0_n_3\,
      PROPF => \Accum_i_reg[14]_i_1__0_n_3\,
      PROPG => \Accum_i_reg[15]_i_1__0_n_3\,
      PROPH => \Accum_i_reg[16]_i_1__0_n_3\
    );
\Accum_i_reg[17]_i_2__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[9]_i_2__0_n_3\,
      COUTB => \Accum_i_reg[17]_i_2__0_n_0\,
      COUTD => \Accum_i_reg[17]_i_2__0_n_1\,
      COUTF => \Accum_i_reg[17]_i_2__0_n_2\,
      COUTH => \Accum_i_reg[17]_i_2__0_n_3\,
      CYA => \Accum_i_reg[9]_i_1__3_n_2\,
      CYB => \Accum_i_reg[10]_i_1__3_n_2\,
      CYC => \Accum_i_reg[11]_i_1__3_n_2\,
      CYD => \Accum_i_reg[12]_i_1__3_n_2\,
      CYE => \Accum_i_reg[13]_i_1__3_n_2\,
      CYF => \Accum_i_reg[14]_i_1__3_n_2\,
      CYG => \Accum_i_reg[15]_i_1__3_n_2\,
      CYH => \Accum_i_reg[16]_i_1__3_n_2\,
      GEA => \Accum_i_reg[9]_i_1__3_n_0\,
      GEB => \Accum_i_reg[10]_i_1__3_n_0\,
      GEC => \Accum_i_reg[11]_i_1__3_n_0\,
      GED => \Accum_i_reg[12]_i_1__3_n_0\,
      GEE => \Accum_i_reg[13]_i_1__3_n_0\,
      GEF => \Accum_i_reg[14]_i_1__3_n_0\,
      GEG => \Accum_i_reg[15]_i_1__3_n_0\,
      GEH => \Accum_i_reg[16]_i_1__3_n_0\,
      PROPA => \Accum_i_reg[9]_i_1__3_n_3\,
      PROPB => \Accum_i_reg[10]_i_1__3_n_3\,
      PROPC => \Accum_i_reg[11]_i_1__3_n_3\,
      PROPD => \Accum_i_reg[12]_i_1__3_n_3\,
      PROPE => \Accum_i_reg[13]_i_1__3_n_3\,
      PROPF => \Accum_i_reg[14]_i_1__3_n_3\,
      PROPG => \Accum_i_reg[15]_i_1__3_n_3\,
      PROPH => \Accum_i_reg[16]_i_1__3_n_3\
    );
\Accum_i_reg[18]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[18]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(18),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[17]_i_1__0_n_2\,
      O51 => D(18),
      O52 => \Accum_i_reg[18]_i_1__0_n_2\,
      PROP => \Accum_i_reg[18]_i_1__0_n_3\
    );
\Accum_i_reg[18]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[18]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(18),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[17]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(18),
      O52 => \Accum_i_reg[18]_i_1__3_n_2\,
      PROP => \Accum_i_reg[18]_i_1__3_n_3\
    );
\Accum_i_reg[19]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[19]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(19),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[25]_i_2_n_0\,
      O51 => D(19),
      O52 => \Accum_i_reg[19]_i_1__0_n_2\,
      PROP => \Accum_i_reg[19]_i_1__0_n_3\
    );
\Accum_i_reg[19]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[19]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(19),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[25]_i_2__0_n_0\,
      O51 => \Accum_i_reg[63]\(19),
      O52 => \Accum_i_reg[19]_i_1__3_n_2\,
      PROP => \Accum_i_reg[19]_i_1__3_n_3\
    );
\Accum_i_reg[1]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[1]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(1),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i[1]_i_2__1_n_0\,
      O51 => D(1),
      O52 => \Accum_i_reg[1]_i_1__0_n_2\,
      PROP => \Accum_i_reg[1]_i_1__0_n_3\
    );
\Accum_i_reg[1]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[1]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(1),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i[1]_i_2__2_n_0\,
      O51 => \Accum_i_reg[63]\(1),
      O52 => \Accum_i_reg[1]_i_1__2_n_2\,
      PROP => \Accum_i_reg[1]_i_1__2_n_3\
    );
\Accum_i_reg[20]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[20]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(20),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[19]_i_1__0_n_2\,
      O51 => D(20),
      O52 => \Accum_i_reg[20]_i_1__0_n_2\,
      PROP => \Accum_i_reg[20]_i_1__0_n_3\
    );
\Accum_i_reg[20]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[20]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(20),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[19]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(20),
      O52 => \Accum_i_reg[20]_i_1__3_n_2\,
      PROP => \Accum_i_reg[20]_i_1__3_n_3\
    );
\Accum_i_reg[21]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[21]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(21),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[25]_i_2_n_1\,
      O51 => D(21),
      O52 => \Accum_i_reg[21]_i_1__0_n_2\,
      PROP => \Accum_i_reg[21]_i_1__0_n_3\
    );
\Accum_i_reg[21]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[21]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(21),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[25]_i_2__0_n_1\,
      O51 => \Accum_i_reg[63]\(21),
      O52 => \Accum_i_reg[21]_i_1__3_n_2\,
      PROP => \Accum_i_reg[21]_i_1__3_n_3\
    );
\Accum_i_reg[22]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[22]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(22),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[21]_i_1__0_n_2\,
      O51 => D(22),
      O52 => \Accum_i_reg[22]_i_1__0_n_2\,
      PROP => \Accum_i_reg[22]_i_1__0_n_3\
    );
\Accum_i_reg[22]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[22]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(22),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[21]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(22),
      O52 => \Accum_i_reg[22]_i_1__3_n_2\,
      PROP => \Accum_i_reg[22]_i_1__3_n_3\
    );
\Accum_i_reg[23]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[23]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(23),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[25]_i_2_n_2\,
      O51 => D(23),
      O52 => \Accum_i_reg[23]_i_1__0_n_2\,
      PROP => \Accum_i_reg[23]_i_1__0_n_3\
    );
\Accum_i_reg[23]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[23]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(23),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[25]_i_2__0_n_2\,
      O51 => \Accum_i_reg[63]\(23),
      O52 => \Accum_i_reg[23]_i_1__3_n_2\,
      PROP => \Accum_i_reg[23]_i_1__3_n_3\
    );
\Accum_i_reg[24]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[24]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(24),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[23]_i_1__0_n_2\,
      O51 => D(24),
      O52 => \Accum_i_reg[24]_i_1__0_n_2\,
      PROP => \Accum_i_reg[24]_i_1__0_n_3\
    );
\Accum_i_reg[24]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[24]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(24),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[23]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(24),
      O52 => \Accum_i_reg[24]_i_1__3_n_2\,
      PROP => \Accum_i_reg[24]_i_1__3_n_3\
    );
\Accum_i_reg[25]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[25]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(25),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[25]_i_2_n_3\,
      O51 => D(25),
      O52 => \Accum_i_reg[25]_i_1__0_n_2\,
      PROP => \Accum_i_reg[25]_i_1__0_n_3\
    );
\Accum_i_reg[25]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[25]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(25),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[25]_i_2__0_n_3\,
      O51 => \Accum_i_reg[63]\(25),
      O52 => \Accum_i_reg[25]_i_1__3_n_2\,
      PROP => \Accum_i_reg[25]_i_1__3_n_3\
    );
\Accum_i_reg[25]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[17]_i_2_n_3\,
      COUTB => \Accum_i_reg[25]_i_2_n_0\,
      COUTD => \Accum_i_reg[25]_i_2_n_1\,
      COUTF => \Accum_i_reg[25]_i_2_n_2\,
      COUTH => \Accum_i_reg[25]_i_2_n_3\,
      CYA => \Accum_i_reg[17]_i_1__0_n_2\,
      CYB => \Accum_i_reg[18]_i_1__0_n_2\,
      CYC => \Accum_i_reg[19]_i_1__0_n_2\,
      CYD => \Accum_i_reg[20]_i_1__0_n_2\,
      CYE => \Accum_i_reg[21]_i_1__0_n_2\,
      CYF => \Accum_i_reg[22]_i_1__0_n_2\,
      CYG => \Accum_i_reg[23]_i_1__0_n_2\,
      CYH => \Accum_i_reg[24]_i_1__0_n_2\,
      GEA => \Accum_i_reg[17]_i_1__0_n_0\,
      GEB => \Accum_i_reg[18]_i_1__0_n_0\,
      GEC => \Accum_i_reg[19]_i_1__0_n_0\,
      GED => \Accum_i_reg[20]_i_1__0_n_0\,
      GEE => \Accum_i_reg[21]_i_1__0_n_0\,
      GEF => \Accum_i_reg[22]_i_1__0_n_0\,
      GEG => \Accum_i_reg[23]_i_1__0_n_0\,
      GEH => \Accum_i_reg[24]_i_1__0_n_0\,
      PROPA => \Accum_i_reg[17]_i_1__0_n_3\,
      PROPB => \Accum_i_reg[18]_i_1__0_n_3\,
      PROPC => \Accum_i_reg[19]_i_1__0_n_3\,
      PROPD => \Accum_i_reg[20]_i_1__0_n_3\,
      PROPE => \Accum_i_reg[21]_i_1__0_n_3\,
      PROPF => \Accum_i_reg[22]_i_1__0_n_3\,
      PROPG => \Accum_i_reg[23]_i_1__0_n_3\,
      PROPH => \Accum_i_reg[24]_i_1__0_n_3\
    );
\Accum_i_reg[25]_i_2__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[17]_i_2__0_n_3\,
      COUTB => \Accum_i_reg[25]_i_2__0_n_0\,
      COUTD => \Accum_i_reg[25]_i_2__0_n_1\,
      COUTF => \Accum_i_reg[25]_i_2__0_n_2\,
      COUTH => \Accum_i_reg[25]_i_2__0_n_3\,
      CYA => \Accum_i_reg[17]_i_1__3_n_2\,
      CYB => \Accum_i_reg[18]_i_1__3_n_2\,
      CYC => \Accum_i_reg[19]_i_1__3_n_2\,
      CYD => \Accum_i_reg[20]_i_1__3_n_2\,
      CYE => \Accum_i_reg[21]_i_1__3_n_2\,
      CYF => \Accum_i_reg[22]_i_1__3_n_2\,
      CYG => \Accum_i_reg[23]_i_1__3_n_2\,
      CYH => \Accum_i_reg[24]_i_1__3_n_2\,
      GEA => \Accum_i_reg[17]_i_1__3_n_0\,
      GEB => \Accum_i_reg[18]_i_1__3_n_0\,
      GEC => \Accum_i_reg[19]_i_1__3_n_0\,
      GED => \Accum_i_reg[20]_i_1__3_n_0\,
      GEE => \Accum_i_reg[21]_i_1__3_n_0\,
      GEF => \Accum_i_reg[22]_i_1__3_n_0\,
      GEG => \Accum_i_reg[23]_i_1__3_n_0\,
      GEH => \Accum_i_reg[24]_i_1__3_n_0\,
      PROPA => \Accum_i_reg[17]_i_1__3_n_3\,
      PROPB => \Accum_i_reg[18]_i_1__3_n_3\,
      PROPC => \Accum_i_reg[19]_i_1__3_n_3\,
      PROPD => \Accum_i_reg[20]_i_1__3_n_3\,
      PROPE => \Accum_i_reg[21]_i_1__3_n_3\,
      PROPF => \Accum_i_reg[22]_i_1__3_n_3\,
      PROPG => \Accum_i_reg[23]_i_1__3_n_3\,
      PROPH => \Accum_i_reg[24]_i_1__3_n_3\
    );
\Accum_i_reg[26]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[26]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(26),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[25]_i_1__0_n_2\,
      O51 => D(26),
      O52 => \Accum_i_reg[26]_i_1__0_n_2\,
      PROP => \Accum_i_reg[26]_i_1__0_n_3\
    );
\Accum_i_reg[26]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[26]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(26),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[25]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(26),
      O52 => \Accum_i_reg[26]_i_1__3_n_2\,
      PROP => \Accum_i_reg[26]_i_1__3_n_3\
    );
\Accum_i_reg[27]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[27]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(27),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[33]_i_2_n_0\,
      O51 => D(27),
      O52 => \Accum_i_reg[27]_i_1__0_n_2\,
      PROP => \Accum_i_reg[27]_i_1__0_n_3\
    );
\Accum_i_reg[27]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[27]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(27),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[33]_i_2__0_n_0\,
      O51 => \Accum_i_reg[63]\(27),
      O52 => \Accum_i_reg[27]_i_1__3_n_2\,
      PROP => \Accum_i_reg[27]_i_1__3_n_3\
    );
\Accum_i_reg[28]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[28]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(28),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[27]_i_1__0_n_2\,
      O51 => D(28),
      O52 => \Accum_i_reg[28]_i_1__0_n_2\,
      PROP => \Accum_i_reg[28]_i_1__0_n_3\
    );
\Accum_i_reg[28]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[28]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(28),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[27]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(28),
      O52 => \Accum_i_reg[28]_i_1__3_n_2\,
      PROP => \Accum_i_reg[28]_i_1__3_n_3\
    );
\Accum_i_reg[29]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[29]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(29),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[33]_i_2_n_1\,
      O51 => D(29),
      O52 => \Accum_i_reg[29]_i_1__0_n_2\,
      PROP => \Accum_i_reg[29]_i_1__0_n_3\
    );
\Accum_i_reg[29]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[29]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(29),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[33]_i_2__0_n_1\,
      O51 => \Accum_i_reg[63]\(29),
      O52 => \Accum_i_reg[29]_i_1__3_n_2\,
      PROP => \Accum_i_reg[29]_i_1__3_n_3\
    );
\Accum_i_reg[2]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[2]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(2),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[1]_i_1__0_n_2\,
      O51 => D(2),
      O52 => \Accum_i_reg[2]_i_1__0_n_2\,
      PROP => \Accum_i_reg[2]_i_1__0_n_3\
    );
\Accum_i_reg[2]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[2]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(2),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[1]_i_1__2_n_2\,
      O51 => \Accum_i_reg[63]\(2),
      O52 => \Accum_i_reg[2]_i_1__2_n_2\,
      PROP => \Accum_i_reg[2]_i_1__2_n_3\
    );
\Accum_i_reg[30]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[30]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(30),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[29]_i_1__0_n_2\,
      O51 => D(30),
      O52 => \Accum_i_reg[30]_i_1__0_n_2\,
      PROP => \Accum_i_reg[30]_i_1__0_n_3\
    );
\Accum_i_reg[30]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[30]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(30),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[29]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(30),
      O52 => \Accum_i_reg[30]_i_1__3_n_2\,
      PROP => \Accum_i_reg[30]_i_1__3_n_3\
    );
\Accum_i_reg[31]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[31]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(31),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[33]_i_2_n_2\,
      O51 => D(31),
      O52 => \Accum_i_reg[31]_i_1__0_n_2\,
      PROP => \Accum_i_reg[31]_i_1__0_n_3\
    );
\Accum_i_reg[31]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[31]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(31),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[33]_i_2__0_n_2\,
      O51 => \Accum_i_reg[63]\(31),
      O52 => \Accum_i_reg[31]_i_1__3_n_2\,
      PROP => \Accum_i_reg[31]_i_1__3_n_3\
    );
\Accum_i_reg[32]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[32]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(32),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[31]_i_1__0_n_2\,
      O51 => D(32),
      O52 => \Accum_i_reg[32]_i_1__0_n_2\,
      PROP => \Accum_i_reg[32]_i_1__0_n_3\
    );
\Accum_i_reg[32]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[32]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(32),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[31]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(32),
      O52 => \Accum_i_reg[32]_i_1__3_n_2\,
      PROP => \Accum_i_reg[32]_i_1__3_n_3\
    );
\Accum_i_reg[33]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[33]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(33),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[33]_i_2_n_3\,
      O51 => D(33),
      O52 => \Accum_i_reg[33]_i_1__0_n_2\,
      PROP => \Accum_i_reg[33]_i_1__0_n_3\
    );
\Accum_i_reg[33]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[33]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(33),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[33]_i_2__0_n_3\,
      O51 => \Accum_i_reg[63]\(33),
      O52 => \Accum_i_reg[33]_i_1__3_n_2\,
      PROP => \Accum_i_reg[33]_i_1__3_n_3\
    );
\Accum_i_reg[33]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[25]_i_2_n_3\,
      COUTB => \Accum_i_reg[33]_i_2_n_0\,
      COUTD => \Accum_i_reg[33]_i_2_n_1\,
      COUTF => \Accum_i_reg[33]_i_2_n_2\,
      COUTH => \Accum_i_reg[33]_i_2_n_3\,
      CYA => \Accum_i_reg[25]_i_1__0_n_2\,
      CYB => \Accum_i_reg[26]_i_1__0_n_2\,
      CYC => \Accum_i_reg[27]_i_1__0_n_2\,
      CYD => \Accum_i_reg[28]_i_1__0_n_2\,
      CYE => \Accum_i_reg[29]_i_1__0_n_2\,
      CYF => \Accum_i_reg[30]_i_1__0_n_2\,
      CYG => \Accum_i_reg[31]_i_1__0_n_2\,
      CYH => \Accum_i_reg[32]_i_1__0_n_2\,
      GEA => \Accum_i_reg[25]_i_1__0_n_0\,
      GEB => \Accum_i_reg[26]_i_1__0_n_0\,
      GEC => \Accum_i_reg[27]_i_1__0_n_0\,
      GED => \Accum_i_reg[28]_i_1__0_n_0\,
      GEE => \Accum_i_reg[29]_i_1__0_n_0\,
      GEF => \Accum_i_reg[30]_i_1__0_n_0\,
      GEG => \Accum_i_reg[31]_i_1__0_n_0\,
      GEH => \Accum_i_reg[32]_i_1__0_n_0\,
      PROPA => \Accum_i_reg[25]_i_1__0_n_3\,
      PROPB => \Accum_i_reg[26]_i_1__0_n_3\,
      PROPC => \Accum_i_reg[27]_i_1__0_n_3\,
      PROPD => \Accum_i_reg[28]_i_1__0_n_3\,
      PROPE => \Accum_i_reg[29]_i_1__0_n_3\,
      PROPF => \Accum_i_reg[30]_i_1__0_n_3\,
      PROPG => \Accum_i_reg[31]_i_1__0_n_3\,
      PROPH => \Accum_i_reg[32]_i_1__0_n_3\
    );
\Accum_i_reg[33]_i_2__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[25]_i_2__0_n_3\,
      COUTB => \Accum_i_reg[33]_i_2__0_n_0\,
      COUTD => \Accum_i_reg[33]_i_2__0_n_1\,
      COUTF => \Accum_i_reg[33]_i_2__0_n_2\,
      COUTH => \Accum_i_reg[33]_i_2__0_n_3\,
      CYA => \Accum_i_reg[25]_i_1__3_n_2\,
      CYB => \Accum_i_reg[26]_i_1__3_n_2\,
      CYC => \Accum_i_reg[27]_i_1__3_n_2\,
      CYD => \Accum_i_reg[28]_i_1__3_n_2\,
      CYE => \Accum_i_reg[29]_i_1__3_n_2\,
      CYF => \Accum_i_reg[30]_i_1__3_n_2\,
      CYG => \Accum_i_reg[31]_i_1__3_n_2\,
      CYH => \Accum_i_reg[32]_i_1__3_n_2\,
      GEA => \Accum_i_reg[25]_i_1__3_n_0\,
      GEB => \Accum_i_reg[26]_i_1__3_n_0\,
      GEC => \Accum_i_reg[27]_i_1__3_n_0\,
      GED => \Accum_i_reg[28]_i_1__3_n_0\,
      GEE => \Accum_i_reg[29]_i_1__3_n_0\,
      GEF => \Accum_i_reg[30]_i_1__3_n_0\,
      GEG => \Accum_i_reg[31]_i_1__3_n_0\,
      GEH => \Accum_i_reg[32]_i_1__3_n_0\,
      PROPA => \Accum_i_reg[25]_i_1__3_n_3\,
      PROPB => \Accum_i_reg[26]_i_1__3_n_3\,
      PROPC => \Accum_i_reg[27]_i_1__3_n_3\,
      PROPD => \Accum_i_reg[28]_i_1__3_n_3\,
      PROPE => \Accum_i_reg[29]_i_1__3_n_3\,
      PROPF => \Accum_i_reg[30]_i_1__3_n_3\,
      PROPG => \Accum_i_reg[31]_i_1__3_n_3\,
      PROPH => \Accum_i_reg[32]_i_1__3_n_3\
    );
\Accum_i_reg[34]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[34]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(34),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[33]_i_1__0_n_2\,
      O51 => D(34),
      O52 => \Accum_i_reg[34]_i_1__0_n_2\,
      PROP => \Accum_i_reg[34]_i_1__0_n_3\
    );
\Accum_i_reg[34]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[34]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(34),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[33]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(34),
      O52 => \Accum_i_reg[34]_i_1__3_n_2\,
      PROP => \Accum_i_reg[34]_i_1__3_n_3\
    );
\Accum_i_reg[35]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[35]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(35),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[41]_i_2_n_0\,
      O51 => D(35),
      O52 => \Accum_i_reg[35]_i_1__0_n_2\,
      PROP => \Accum_i_reg[35]_i_1__0_n_3\
    );
\Accum_i_reg[35]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[35]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(35),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[41]_i_2__0_n_0\,
      O51 => \Accum_i_reg[63]\(35),
      O52 => \Accum_i_reg[35]_i_1__3_n_2\,
      PROP => \Accum_i_reg[35]_i_1__3_n_3\
    );
\Accum_i_reg[36]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[36]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(36),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[35]_i_1__0_n_2\,
      O51 => D(36),
      O52 => \Accum_i_reg[36]_i_1__0_n_2\,
      PROP => \Accum_i_reg[36]_i_1__0_n_3\
    );
\Accum_i_reg[36]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[36]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(36),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[35]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(36),
      O52 => \Accum_i_reg[36]_i_1__3_n_2\,
      PROP => \Accum_i_reg[36]_i_1__3_n_3\
    );
\Accum_i_reg[37]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[37]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(37),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[41]_i_2_n_1\,
      O51 => D(37),
      O52 => \Accum_i_reg[37]_i_1__0_n_2\,
      PROP => \Accum_i_reg[37]_i_1__0_n_3\
    );
\Accum_i_reg[37]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[37]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(37),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[41]_i_2__0_n_1\,
      O51 => \Accum_i_reg[63]\(37),
      O52 => \Accum_i_reg[37]_i_1__3_n_2\,
      PROP => \Accum_i_reg[37]_i_1__3_n_3\
    );
\Accum_i_reg[38]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[38]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(38),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[37]_i_1__0_n_2\,
      O51 => D(38),
      O52 => \Accum_i_reg[38]_i_1__0_n_2\,
      PROP => \Accum_i_reg[38]_i_1__0_n_3\
    );
\Accum_i_reg[38]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[38]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(38),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[37]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(38),
      O52 => \Accum_i_reg[38]_i_1__3_n_2\,
      PROP => \Accum_i_reg[38]_i_1__3_n_3\
    );
\Accum_i_reg[39]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[39]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(39),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[41]_i_2_n_2\,
      O51 => D(39),
      O52 => \Accum_i_reg[39]_i_1__0_n_2\,
      PROP => \Accum_i_reg[39]_i_1__0_n_3\
    );
\Accum_i_reg[39]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[39]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(39),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[41]_i_2__0_n_2\,
      O51 => \Accum_i_reg[63]\(39),
      O52 => \Accum_i_reg[39]_i_1__3_n_2\,
      PROP => \Accum_i_reg[39]_i_1__3_n_3\
    );
\Accum_i_reg[3]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[3]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(3),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[9]_i_2_n_0\,
      O51 => D(3),
      O52 => \Accum_i_reg[3]_i_1__0_n_2\,
      PROP => \Accum_i_reg[3]_i_1__0_n_3\
    );
\Accum_i_reg[3]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[3]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(3),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[9]_i_2__0_n_0\,
      O51 => \Accum_i_reg[63]\(3),
      O52 => \Accum_i_reg[3]_i_1__2_n_2\,
      PROP => \Accum_i_reg[3]_i_1__2_n_3\
    );
\Accum_i_reg[40]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[40]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(40),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[39]_i_1__0_n_2\,
      O51 => D(40),
      O52 => \Accum_i_reg[40]_i_1__0_n_2\,
      PROP => \Accum_i_reg[40]_i_1__0_n_3\
    );
\Accum_i_reg[40]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[40]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(40),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[39]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(40),
      O52 => \Accum_i_reg[40]_i_1__3_n_2\,
      PROP => \Accum_i_reg[40]_i_1__3_n_3\
    );
\Accum_i_reg[41]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[41]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(41),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[41]_i_2_n_3\,
      O51 => D(41),
      O52 => \Accum_i_reg[41]_i_1__0_n_2\,
      PROP => \Accum_i_reg[41]_i_1__0_n_3\
    );
\Accum_i_reg[41]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[41]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(41),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[41]_i_2__0_n_3\,
      O51 => \Accum_i_reg[63]\(41),
      O52 => \Accum_i_reg[41]_i_1__3_n_2\,
      PROP => \Accum_i_reg[41]_i_1__3_n_3\
    );
\Accum_i_reg[41]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[33]_i_2_n_3\,
      COUTB => \Accum_i_reg[41]_i_2_n_0\,
      COUTD => \Accum_i_reg[41]_i_2_n_1\,
      COUTF => \Accum_i_reg[41]_i_2_n_2\,
      COUTH => \Accum_i_reg[41]_i_2_n_3\,
      CYA => \Accum_i_reg[33]_i_1__0_n_2\,
      CYB => \Accum_i_reg[34]_i_1__0_n_2\,
      CYC => \Accum_i_reg[35]_i_1__0_n_2\,
      CYD => \Accum_i_reg[36]_i_1__0_n_2\,
      CYE => \Accum_i_reg[37]_i_1__0_n_2\,
      CYF => \Accum_i_reg[38]_i_1__0_n_2\,
      CYG => \Accum_i_reg[39]_i_1__0_n_2\,
      CYH => \Accum_i_reg[40]_i_1__0_n_2\,
      GEA => \Accum_i_reg[33]_i_1__0_n_0\,
      GEB => \Accum_i_reg[34]_i_1__0_n_0\,
      GEC => \Accum_i_reg[35]_i_1__0_n_0\,
      GED => \Accum_i_reg[36]_i_1__0_n_0\,
      GEE => \Accum_i_reg[37]_i_1__0_n_0\,
      GEF => \Accum_i_reg[38]_i_1__0_n_0\,
      GEG => \Accum_i_reg[39]_i_1__0_n_0\,
      GEH => \Accum_i_reg[40]_i_1__0_n_0\,
      PROPA => \Accum_i_reg[33]_i_1__0_n_3\,
      PROPB => \Accum_i_reg[34]_i_1__0_n_3\,
      PROPC => \Accum_i_reg[35]_i_1__0_n_3\,
      PROPD => \Accum_i_reg[36]_i_1__0_n_3\,
      PROPE => \Accum_i_reg[37]_i_1__0_n_3\,
      PROPF => \Accum_i_reg[38]_i_1__0_n_3\,
      PROPG => \Accum_i_reg[39]_i_1__0_n_3\,
      PROPH => \Accum_i_reg[40]_i_1__0_n_3\
    );
\Accum_i_reg[41]_i_2__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[33]_i_2__0_n_3\,
      COUTB => \Accum_i_reg[41]_i_2__0_n_0\,
      COUTD => \Accum_i_reg[41]_i_2__0_n_1\,
      COUTF => \Accum_i_reg[41]_i_2__0_n_2\,
      COUTH => \Accum_i_reg[41]_i_2__0_n_3\,
      CYA => \Accum_i_reg[33]_i_1__3_n_2\,
      CYB => \Accum_i_reg[34]_i_1__3_n_2\,
      CYC => \Accum_i_reg[35]_i_1__3_n_2\,
      CYD => \Accum_i_reg[36]_i_1__3_n_2\,
      CYE => \Accum_i_reg[37]_i_1__3_n_2\,
      CYF => \Accum_i_reg[38]_i_1__3_n_2\,
      CYG => \Accum_i_reg[39]_i_1__3_n_2\,
      CYH => \Accum_i_reg[40]_i_1__3_n_2\,
      GEA => \Accum_i_reg[33]_i_1__3_n_0\,
      GEB => \Accum_i_reg[34]_i_1__3_n_0\,
      GEC => \Accum_i_reg[35]_i_1__3_n_0\,
      GED => \Accum_i_reg[36]_i_1__3_n_0\,
      GEE => \Accum_i_reg[37]_i_1__3_n_0\,
      GEF => \Accum_i_reg[38]_i_1__3_n_0\,
      GEG => \Accum_i_reg[39]_i_1__3_n_0\,
      GEH => \Accum_i_reg[40]_i_1__3_n_0\,
      PROPA => \Accum_i_reg[33]_i_1__3_n_3\,
      PROPB => \Accum_i_reg[34]_i_1__3_n_3\,
      PROPC => \Accum_i_reg[35]_i_1__3_n_3\,
      PROPD => \Accum_i_reg[36]_i_1__3_n_3\,
      PROPE => \Accum_i_reg[37]_i_1__3_n_3\,
      PROPF => \Accum_i_reg[38]_i_1__3_n_3\,
      PROPG => \Accum_i_reg[39]_i_1__3_n_3\,
      PROPH => \Accum_i_reg[40]_i_1__3_n_3\
    );
\Accum_i_reg[42]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[42]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(42),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[41]_i_1__0_n_2\,
      O51 => D(42),
      O52 => \Accum_i_reg[42]_i_1__0_n_2\,
      PROP => \Accum_i_reg[42]_i_1__0_n_3\
    );
\Accum_i_reg[42]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[42]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(42),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[41]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(42),
      O52 => \Accum_i_reg[42]_i_1__3_n_2\,
      PROP => \Accum_i_reg[42]_i_1__3_n_3\
    );
\Accum_i_reg[43]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[43]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(43),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[49]_i_2_n_0\,
      O51 => D(43),
      O52 => \Accum_i_reg[43]_i_1__0_n_2\,
      PROP => \Accum_i_reg[43]_i_1__0_n_3\
    );
\Accum_i_reg[43]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[43]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(43),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[49]_i_2__0_n_0\,
      O51 => \Accum_i_reg[63]\(43),
      O52 => \Accum_i_reg[43]_i_1__3_n_2\,
      PROP => \Accum_i_reg[43]_i_1__3_n_3\
    );
\Accum_i_reg[44]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[44]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(44),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[43]_i_1__0_n_2\,
      O51 => D(44),
      O52 => \Accum_i_reg[44]_i_1__0_n_2\,
      PROP => \Accum_i_reg[44]_i_1__0_n_3\
    );
\Accum_i_reg[44]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[44]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(44),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[43]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(44),
      O52 => \Accum_i_reg[44]_i_1__3_n_2\,
      PROP => \Accum_i_reg[44]_i_1__3_n_3\
    );
\Accum_i_reg[45]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[45]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(45),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[49]_i_2_n_1\,
      O51 => D(45),
      O52 => \Accum_i_reg[45]_i_1__0_n_2\,
      PROP => \Accum_i_reg[45]_i_1__0_n_3\
    );
\Accum_i_reg[45]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[45]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(45),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[49]_i_2__0_n_1\,
      O51 => \Accum_i_reg[63]\(45),
      O52 => \Accum_i_reg[45]_i_1__3_n_2\,
      PROP => \Accum_i_reg[45]_i_1__3_n_3\
    );
\Accum_i_reg[46]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[46]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(46),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[45]_i_1__0_n_2\,
      O51 => D(46),
      O52 => \Accum_i_reg[46]_i_1__0_n_2\,
      PROP => \Accum_i_reg[46]_i_1__0_n_3\
    );
\Accum_i_reg[46]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[46]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(46),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[45]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(46),
      O52 => \Accum_i_reg[46]_i_1__3_n_2\,
      PROP => \Accum_i_reg[46]_i_1__3_n_3\
    );
\Accum_i_reg[47]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[47]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(47),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[49]_i_2_n_2\,
      O51 => D(47),
      O52 => \Accum_i_reg[47]_i_1__0_n_2\,
      PROP => \Accum_i_reg[47]_i_1__0_n_3\
    );
\Accum_i_reg[47]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[47]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(47),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[49]_i_2__0_n_2\,
      O51 => \Accum_i_reg[63]\(47),
      O52 => \Accum_i_reg[47]_i_1__3_n_2\,
      PROP => \Accum_i_reg[47]_i_1__3_n_3\
    );
\Accum_i_reg[48]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[48]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(48),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[47]_i_1__0_n_2\,
      O51 => D(48),
      O52 => \Accum_i_reg[48]_i_1__0_n_2\,
      PROP => \Accum_i_reg[48]_i_1__0_n_3\
    );
\Accum_i_reg[48]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[48]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(48),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[47]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(48),
      O52 => \Accum_i_reg[48]_i_1__3_n_2\,
      PROP => \Accum_i_reg[48]_i_1__3_n_3\
    );
\Accum_i_reg[49]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[49]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(49),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[49]_i_2_n_3\,
      O51 => D(49),
      O52 => \Accum_i_reg[49]_i_1__0_n_2\,
      PROP => \Accum_i_reg[49]_i_1__0_n_3\
    );
\Accum_i_reg[49]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[49]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(49),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[49]_i_2__0_n_3\,
      O51 => \Accum_i_reg[63]\(49),
      O52 => \Accum_i_reg[49]_i_1__3_n_2\,
      PROP => \Accum_i_reg[49]_i_1__3_n_3\
    );
\Accum_i_reg[49]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[41]_i_2_n_3\,
      COUTB => \Accum_i_reg[49]_i_2_n_0\,
      COUTD => \Accum_i_reg[49]_i_2_n_1\,
      COUTF => \Accum_i_reg[49]_i_2_n_2\,
      COUTH => \Accum_i_reg[49]_i_2_n_3\,
      CYA => \Accum_i_reg[41]_i_1__0_n_2\,
      CYB => \Accum_i_reg[42]_i_1__0_n_2\,
      CYC => \Accum_i_reg[43]_i_1__0_n_2\,
      CYD => \Accum_i_reg[44]_i_1__0_n_2\,
      CYE => \Accum_i_reg[45]_i_1__0_n_2\,
      CYF => \Accum_i_reg[46]_i_1__0_n_2\,
      CYG => \Accum_i_reg[47]_i_1__0_n_2\,
      CYH => \Accum_i_reg[48]_i_1__0_n_2\,
      GEA => \Accum_i_reg[41]_i_1__0_n_0\,
      GEB => \Accum_i_reg[42]_i_1__0_n_0\,
      GEC => \Accum_i_reg[43]_i_1__0_n_0\,
      GED => \Accum_i_reg[44]_i_1__0_n_0\,
      GEE => \Accum_i_reg[45]_i_1__0_n_0\,
      GEF => \Accum_i_reg[46]_i_1__0_n_0\,
      GEG => \Accum_i_reg[47]_i_1__0_n_0\,
      GEH => \Accum_i_reg[48]_i_1__0_n_0\,
      PROPA => \Accum_i_reg[41]_i_1__0_n_3\,
      PROPB => \Accum_i_reg[42]_i_1__0_n_3\,
      PROPC => \Accum_i_reg[43]_i_1__0_n_3\,
      PROPD => \Accum_i_reg[44]_i_1__0_n_3\,
      PROPE => \Accum_i_reg[45]_i_1__0_n_3\,
      PROPF => \Accum_i_reg[46]_i_1__0_n_3\,
      PROPG => \Accum_i_reg[47]_i_1__0_n_3\,
      PROPH => \Accum_i_reg[48]_i_1__0_n_3\
    );
\Accum_i_reg[49]_i_2__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[41]_i_2__0_n_3\,
      COUTB => \Accum_i_reg[49]_i_2__0_n_0\,
      COUTD => \Accum_i_reg[49]_i_2__0_n_1\,
      COUTF => \Accum_i_reg[49]_i_2__0_n_2\,
      COUTH => \Accum_i_reg[49]_i_2__0_n_3\,
      CYA => \Accum_i_reg[41]_i_1__3_n_2\,
      CYB => \Accum_i_reg[42]_i_1__3_n_2\,
      CYC => \Accum_i_reg[43]_i_1__3_n_2\,
      CYD => \Accum_i_reg[44]_i_1__3_n_2\,
      CYE => \Accum_i_reg[45]_i_1__3_n_2\,
      CYF => \Accum_i_reg[46]_i_1__3_n_2\,
      CYG => \Accum_i_reg[47]_i_1__3_n_2\,
      CYH => \Accum_i_reg[48]_i_1__3_n_2\,
      GEA => \Accum_i_reg[41]_i_1__3_n_0\,
      GEB => \Accum_i_reg[42]_i_1__3_n_0\,
      GEC => \Accum_i_reg[43]_i_1__3_n_0\,
      GED => \Accum_i_reg[44]_i_1__3_n_0\,
      GEE => \Accum_i_reg[45]_i_1__3_n_0\,
      GEF => \Accum_i_reg[46]_i_1__3_n_0\,
      GEG => \Accum_i_reg[47]_i_1__3_n_0\,
      GEH => \Accum_i_reg[48]_i_1__3_n_0\,
      PROPA => \Accum_i_reg[41]_i_1__3_n_3\,
      PROPB => \Accum_i_reg[42]_i_1__3_n_3\,
      PROPC => \Accum_i_reg[43]_i_1__3_n_3\,
      PROPD => \Accum_i_reg[44]_i_1__3_n_3\,
      PROPE => \Accum_i_reg[45]_i_1__3_n_3\,
      PROPF => \Accum_i_reg[46]_i_1__3_n_3\,
      PROPG => \Accum_i_reg[47]_i_1__3_n_3\,
      PROPH => \Accum_i_reg[48]_i_1__3_n_3\
    );
\Accum_i_reg[4]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[4]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(4),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[3]_i_1__0_n_2\,
      O51 => D(4),
      O52 => \Accum_i_reg[4]_i_1__0_n_2\,
      PROP => \Accum_i_reg[4]_i_1__0_n_3\
    );
\Accum_i_reg[4]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[4]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(4),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[3]_i_1__2_n_2\,
      O51 => \Accum_i_reg[63]\(4),
      O52 => \Accum_i_reg[4]_i_1__2_n_2\,
      PROP => \Accum_i_reg[4]_i_1__2_n_3\
    );
\Accum_i_reg[50]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[50]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(50),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[49]_i_1__0_n_2\,
      O51 => D(50),
      O52 => \Accum_i_reg[50]_i_1__0_n_2\,
      PROP => \Accum_i_reg[50]_i_1__0_n_3\
    );
\Accum_i_reg[50]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[50]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(50),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[49]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(50),
      O52 => \Accum_i_reg[50]_i_1__3_n_2\,
      PROP => \Accum_i_reg[50]_i_1__3_n_3\
    );
\Accum_i_reg[51]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[51]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(51),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[57]_i_2_n_0\,
      O51 => D(51),
      O52 => \Accum_i_reg[51]_i_1__0_n_2\,
      PROP => \Accum_i_reg[51]_i_1__0_n_3\
    );
\Accum_i_reg[51]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[51]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(51),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[57]_i_2__0_n_0\,
      O51 => \Accum_i_reg[63]\(51),
      O52 => \Accum_i_reg[51]_i_1__3_n_2\,
      PROP => \Accum_i_reg[51]_i_1__3_n_3\
    );
\Accum_i_reg[52]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[52]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(52),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[51]_i_1__0_n_2\,
      O51 => D(52),
      O52 => \Accum_i_reg[52]_i_1__0_n_2\,
      PROP => \Accum_i_reg[52]_i_1__0_n_3\
    );
\Accum_i_reg[52]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[52]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(52),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[51]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(52),
      O52 => \Accum_i_reg[52]_i_1__3_n_2\,
      PROP => \Accum_i_reg[52]_i_1__3_n_3\
    );
\Accum_i_reg[53]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[53]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(53),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[57]_i_2_n_1\,
      O51 => D(53),
      O52 => \Accum_i_reg[53]_i_1__0_n_2\,
      PROP => \Accum_i_reg[53]_i_1__0_n_3\
    );
\Accum_i_reg[53]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[53]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(53),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[57]_i_2__0_n_1\,
      O51 => \Accum_i_reg[63]\(53),
      O52 => \Accum_i_reg[53]_i_1__3_n_2\,
      PROP => \Accum_i_reg[53]_i_1__3_n_3\
    );
\Accum_i_reg[54]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[54]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(54),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[53]_i_1__0_n_2\,
      O51 => D(54),
      O52 => \Accum_i_reg[54]_i_1__0_n_2\,
      PROP => \Accum_i_reg[54]_i_1__0_n_3\
    );
\Accum_i_reg[54]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[54]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(54),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[53]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(54),
      O52 => \Accum_i_reg[54]_i_1__3_n_2\,
      PROP => \Accum_i_reg[54]_i_1__3_n_3\
    );
\Accum_i_reg[55]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[55]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(55),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[57]_i_2_n_2\,
      O51 => D(55),
      O52 => \Accum_i_reg[55]_i_1__0_n_2\,
      PROP => \Accum_i_reg[55]_i_1__0_n_3\
    );
\Accum_i_reg[55]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[55]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(55),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[57]_i_2__0_n_2\,
      O51 => \Accum_i_reg[63]\(55),
      O52 => \Accum_i_reg[55]_i_1__3_n_2\,
      PROP => \Accum_i_reg[55]_i_1__3_n_3\
    );
\Accum_i_reg[56]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[56]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(56),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[55]_i_1__0_n_2\,
      O51 => D(56),
      O52 => \Accum_i_reg[56]_i_1__0_n_2\,
      PROP => \Accum_i_reg[56]_i_1__0_n_3\
    );
\Accum_i_reg[56]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[56]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(56),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[55]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(56),
      O52 => \Accum_i_reg[56]_i_1__3_n_2\,
      PROP => \Accum_i_reg[56]_i_1__3_n_3\
    );
\Accum_i_reg[57]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[57]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(57),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[57]_i_2_n_3\,
      O51 => D(57),
      O52 => \Accum_i_reg[57]_i_1__0_n_2\,
      PROP => \Accum_i_reg[57]_i_1__0_n_3\
    );
\Accum_i_reg[57]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[57]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(57),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[57]_i_2__0_n_3\,
      O51 => \Accum_i_reg[63]\(57),
      O52 => \Accum_i_reg[57]_i_1__3_n_2\,
      PROP => \Accum_i_reg[57]_i_1__3_n_3\
    );
\Accum_i_reg[57]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[49]_i_2_n_3\,
      COUTB => \Accum_i_reg[57]_i_2_n_0\,
      COUTD => \Accum_i_reg[57]_i_2_n_1\,
      COUTF => \Accum_i_reg[57]_i_2_n_2\,
      COUTH => \Accum_i_reg[57]_i_2_n_3\,
      CYA => \Accum_i_reg[49]_i_1__0_n_2\,
      CYB => \Accum_i_reg[50]_i_1__0_n_2\,
      CYC => \Accum_i_reg[51]_i_1__0_n_2\,
      CYD => \Accum_i_reg[52]_i_1__0_n_2\,
      CYE => \Accum_i_reg[53]_i_1__0_n_2\,
      CYF => \Accum_i_reg[54]_i_1__0_n_2\,
      CYG => \Accum_i_reg[55]_i_1__0_n_2\,
      CYH => \Accum_i_reg[56]_i_1__0_n_2\,
      GEA => \Accum_i_reg[49]_i_1__0_n_0\,
      GEB => \Accum_i_reg[50]_i_1__0_n_0\,
      GEC => \Accum_i_reg[51]_i_1__0_n_0\,
      GED => \Accum_i_reg[52]_i_1__0_n_0\,
      GEE => \Accum_i_reg[53]_i_1__0_n_0\,
      GEF => \Accum_i_reg[54]_i_1__0_n_0\,
      GEG => \Accum_i_reg[55]_i_1__0_n_0\,
      GEH => \Accum_i_reg[56]_i_1__0_n_0\,
      PROPA => \Accum_i_reg[49]_i_1__0_n_3\,
      PROPB => \Accum_i_reg[50]_i_1__0_n_3\,
      PROPC => \Accum_i_reg[51]_i_1__0_n_3\,
      PROPD => \Accum_i_reg[52]_i_1__0_n_3\,
      PROPE => \Accum_i_reg[53]_i_1__0_n_3\,
      PROPF => \Accum_i_reg[54]_i_1__0_n_3\,
      PROPG => \Accum_i_reg[55]_i_1__0_n_3\,
      PROPH => \Accum_i_reg[56]_i_1__0_n_3\
    );
\Accum_i_reg[57]_i_2__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[49]_i_2__0_n_3\,
      COUTB => \Accum_i_reg[57]_i_2__0_n_0\,
      COUTD => \Accum_i_reg[57]_i_2__0_n_1\,
      COUTF => \Accum_i_reg[57]_i_2__0_n_2\,
      COUTH => \Accum_i_reg[57]_i_2__0_n_3\,
      CYA => \Accum_i_reg[49]_i_1__3_n_2\,
      CYB => \Accum_i_reg[50]_i_1__3_n_2\,
      CYC => \Accum_i_reg[51]_i_1__3_n_2\,
      CYD => \Accum_i_reg[52]_i_1__3_n_2\,
      CYE => \Accum_i_reg[53]_i_1__3_n_2\,
      CYF => \Accum_i_reg[54]_i_1__3_n_2\,
      CYG => \Accum_i_reg[55]_i_1__3_n_2\,
      CYH => \Accum_i_reg[56]_i_1__3_n_2\,
      GEA => \Accum_i_reg[49]_i_1__3_n_0\,
      GEB => \Accum_i_reg[50]_i_1__3_n_0\,
      GEC => \Accum_i_reg[51]_i_1__3_n_0\,
      GED => \Accum_i_reg[52]_i_1__3_n_0\,
      GEE => \Accum_i_reg[53]_i_1__3_n_0\,
      GEF => \Accum_i_reg[54]_i_1__3_n_0\,
      GEG => \Accum_i_reg[55]_i_1__3_n_0\,
      GEH => \Accum_i_reg[56]_i_1__3_n_0\,
      PROPA => \Accum_i_reg[49]_i_1__3_n_3\,
      PROPB => \Accum_i_reg[50]_i_1__3_n_3\,
      PROPC => \Accum_i_reg[51]_i_1__3_n_3\,
      PROPD => \Accum_i_reg[52]_i_1__3_n_3\,
      PROPE => \Accum_i_reg[53]_i_1__3_n_3\,
      PROPF => \Accum_i_reg[54]_i_1__3_n_3\,
      PROPG => \Accum_i_reg[55]_i_1__3_n_3\,
      PROPH => \Accum_i_reg[56]_i_1__3_n_3\
    );
\Accum_i_reg[58]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[58]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(58),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[57]_i_1__0_n_2\,
      O51 => D(58),
      O52 => \Accum_i_reg[58]_i_1__0_n_2\,
      PROP => \Accum_i_reg[58]_i_1__0_n_3\
    );
\Accum_i_reg[58]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[58]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(58),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[57]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(58),
      O52 => \Accum_i_reg[58]_i_1__3_n_2\,
      PROP => \Accum_i_reg[58]_i_1__3_n_3\
    );
\Accum_i_reg[59]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[59]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(59),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[63]_i_3__0_n_0\,
      O51 => D(59),
      O52 => \Accum_i_reg[59]_i_1__0_n_2\,
      PROP => \Accum_i_reg[59]_i_1__0_n_3\
    );
\Accum_i_reg[59]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[59]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(59),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[63]_i_3__2_n_0\,
      O51 => \Accum_i_reg[63]\(59),
      O52 => \Accum_i_reg[59]_i_1__3_n_2\,
      PROP => \Accum_i_reg[59]_i_1__3_n_3\
    );
\Accum_i_reg[5]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[5]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(5),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[9]_i_2_n_1\,
      O51 => D(5),
      O52 => \Accum_i_reg[5]_i_1__0_n_2\,
      PROP => \Accum_i_reg[5]_i_1__0_n_3\
    );
\Accum_i_reg[5]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[5]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(5),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[9]_i_2__0_n_1\,
      O51 => \Accum_i_reg[63]\(5),
      O52 => \Accum_i_reg[5]_i_1__2_n_2\,
      PROP => \Accum_i_reg[5]_i_1__2_n_3\
    );
\Accum_i_reg[60]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[60]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(60),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[59]_i_1__0_n_2\,
      O51 => D(60),
      O52 => \Accum_i_reg[60]_i_1__0_n_2\,
      PROP => \Accum_i_reg[60]_i_1__0_n_3\
    );
\Accum_i_reg[60]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[60]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(60),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[59]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(60),
      O52 => \Accum_i_reg[60]_i_1__3_n_2\,
      PROP => \Accum_i_reg[60]_i_1__3_n_3\
    );
\Accum_i_reg[61]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[61]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(61),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[63]_i_3__0_n_1\,
      O51 => D(61),
      O52 => \Accum_i_reg[61]_i_1__0_n_2\,
      PROP => \Accum_i_reg[61]_i_1__0_n_3\
    );
\Accum_i_reg[61]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[61]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(61),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[63]_i_3__2_n_1\,
      O51 => \Accum_i_reg[63]\(61),
      O52 => \Accum_i_reg[61]_i_1__3_n_2\,
      PROP => \Accum_i_reg[61]_i_1__3_n_3\
    );
\Accum_i_reg[62]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[62]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(62),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[61]_i_1__0_n_2\,
      O51 => D(62),
      O52 => \Accum_i_reg[62]_i_1__0_n_2\,
      PROP => \Accum_i_reg[62]_i_1__0_n_3\
    );
\Accum_i_reg[62]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[62]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(62),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[61]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(62),
      O52 => \Accum_i_reg[62]_i_1__3_n_2\,
      PROP => \Accum_i_reg[62]_i_1__3_n_3\
    );
\Accum_i_reg[63]_i_2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F000F0000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[63]_i_2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \^p_0_in_0\,
      I3 => Q(63),
      I4 => \Accum_i_reg[63]_i_3__0_n_2\,
      O51 => D(63),
      O52 => \Accum_i_reg[63]_i_2_n_2\,
      PROP => \Accum_i_reg[63]_i_2_n_3\
    );
\Accum_i_reg[63]_i_2__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F000F0000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[63]_i_2__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \^p_0_in_2\,
      I3 => \Accum_i_reg[63]_0\(63),
      I4 => \Accum_i_reg[63]_i_3__2_n_2\,
      O51 => \Accum_i_reg[63]\(63),
      O52 => \Accum_i_reg[63]_i_2__2_n_2\,
      PROP => \Accum_i_reg[63]_i_2__2_n_3\
    );
\Accum_i_reg[63]_i_3__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[57]_i_2_n_3\,
      COUTB => \Accum_i_reg[63]_i_3__0_n_0\,
      COUTD => \Accum_i_reg[63]_i_3__0_n_1\,
      COUTF => \Accum_i_reg[63]_i_3__0_n_2\,
      COUTH => \Accum_i_reg[63]_i_3__0_n_3\,
      CYA => \Accum_i_reg[57]_i_1__0_n_2\,
      CYB => \Accum_i_reg[58]_i_1__0_n_2\,
      CYC => \Accum_i_reg[59]_i_1__0_n_2\,
      CYD => \Accum_i_reg[60]_i_1__0_n_2\,
      CYE => \Accum_i_reg[61]_i_1__0_n_2\,
      CYF => \Accum_i_reg[62]_i_1__0_n_2\,
      CYG => \Accum_i_reg[63]_i_2_n_2\,
      CYH => \Accum_i_reg[63]_i_4_n_2\,
      GEA => \Accum_i_reg[57]_i_1__0_n_0\,
      GEB => \Accum_i_reg[58]_i_1__0_n_0\,
      GEC => \Accum_i_reg[59]_i_1__0_n_0\,
      GED => \Accum_i_reg[60]_i_1__0_n_0\,
      GEE => \Accum_i_reg[61]_i_1__0_n_0\,
      GEF => \Accum_i_reg[62]_i_1__0_n_0\,
      GEG => \Accum_i_reg[63]_i_2_n_0\,
      GEH => \Accum_i_reg[63]_i_4_n_0\,
      PROPA => \Accum_i_reg[57]_i_1__0_n_3\,
      PROPB => \Accum_i_reg[58]_i_1__0_n_3\,
      PROPC => \Accum_i_reg[59]_i_1__0_n_3\,
      PROPD => \Accum_i_reg[60]_i_1__0_n_3\,
      PROPE => \Accum_i_reg[61]_i_1__0_n_3\,
      PROPF => \Accum_i_reg[62]_i_1__0_n_3\,
      PROPG => \Accum_i_reg[63]_i_2_n_3\,
      PROPH => \Accum_i_reg[63]_i_4_n_3\
    );
\Accum_i_reg[63]_i_3__2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "TRUE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i_reg[57]_i_2__0_n_3\,
      COUTB => \Accum_i_reg[63]_i_3__2_n_0\,
      COUTD => \Accum_i_reg[63]_i_3__2_n_1\,
      COUTF => \Accum_i_reg[63]_i_3__2_n_2\,
      COUTH => \Accum_i_reg[63]_i_3__2_n_3\,
      CYA => \Accum_i_reg[57]_i_1__3_n_2\,
      CYB => \Accum_i_reg[58]_i_1__3_n_2\,
      CYC => \Accum_i_reg[59]_i_1__3_n_2\,
      CYD => \Accum_i_reg[60]_i_1__3_n_2\,
      CYE => \Accum_i_reg[61]_i_1__3_n_2\,
      CYF => \Accum_i_reg[62]_i_1__3_n_2\,
      CYG => \Accum_i_reg[63]_i_2__2_n_2\,
      CYH => \Accum_i_reg[63]_i_4__0_n_2\,
      GEA => \Accum_i_reg[57]_i_1__3_n_0\,
      GEB => \Accum_i_reg[58]_i_1__3_n_0\,
      GEC => \Accum_i_reg[59]_i_1__3_n_0\,
      GED => \Accum_i_reg[60]_i_1__3_n_0\,
      GEE => \Accum_i_reg[61]_i_1__3_n_0\,
      GEF => \Accum_i_reg[62]_i_1__3_n_0\,
      GEG => \Accum_i_reg[63]_i_2__2_n_0\,
      GEH => \Accum_i_reg[63]_i_4__0_n_0\,
      PROPA => \Accum_i_reg[57]_i_1__3_n_3\,
      PROPB => \Accum_i_reg[58]_i_1__3_n_3\,
      PROPC => \Accum_i_reg[59]_i_1__3_n_3\,
      PROPD => \Accum_i_reg[60]_i_1__3_n_3\,
      PROPE => \Accum_i_reg[61]_i_1__3_n_3\,
      PROPF => \Accum_i_reg[62]_i_1__3_n_3\,
      PROPG => \Accum_i_reg[63]_i_2__2_n_3\,
      PROPH => \Accum_i_reg[63]_i_4__0_n_3\
    );
\Accum_i_reg[63]_i_4\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"00000000FF000000"
    )
        port map (
      GE => \Accum_i_reg[63]_i_4_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => '0',
      I4 => '0',
      O51 => \Accum_i_reg[63]_i_4_n_1\,
      O52 => \Accum_i_reg[63]_i_4_n_2\,
      PROP => \Accum_i_reg[63]_i_4_n_3\
    );
\Accum_i_reg[63]_i_4__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"00000000FF000000"
    )
        port map (
      GE => \Accum_i_reg[63]_i_4__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => '1',
      I3 => '0',
      I4 => '0',
      O51 => \Accum_i_reg[63]_i_4__0_n_1\,
      O52 => \Accum_i_reg[63]_i_4__0_n_2\,
      PROP => \Accum_i_reg[63]_i_4__0_n_3\
    );
\Accum_i_reg[6]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[6]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(6),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[5]_i_1__0_n_2\,
      O51 => D(6),
      O52 => \Accum_i_reg[6]_i_1__0_n_2\,
      PROP => \Accum_i_reg[6]_i_1__0_n_3\
    );
\Accum_i_reg[6]_i_1__2\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[6]_i_1__2_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(6),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[5]_i_1__2_n_2\,
      O51 => \Accum_i_reg[63]\(6),
      O52 => \Accum_i_reg[6]_i_1__2_n_2\,
      PROP => \Accum_i_reg[6]_i_1__2_n_3\
    );
\Accum_i_reg[7]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[7]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(7),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[9]_i_2_n_2\,
      O51 => D(7),
      O52 => \Accum_i_reg[7]_i_1__0_n_2\,
      PROP => \Accum_i_reg[7]_i_1__0_n_3\
    );
\Accum_i_reg[7]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[7]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(7),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[9]_i_2__0_n_2\,
      O51 => \Accum_i_reg[63]\(7),
      O52 => \Accum_i_reg[7]_i_1__3_n_2\,
      PROP => \Accum_i_reg[7]_i_1__3_n_3\
    );
\Accum_i_reg[8]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[8]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(8),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[7]_i_1__0_n_2\,
      O51 => D(8),
      O52 => \Accum_i_reg[8]_i_1__0_n_2\,
      PROP => \Accum_i_reg[8]_i_1__0_n_3\
    );
\Accum_i_reg[8]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[8]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(8),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[7]_i_1__3_n_2\,
      O51 => \Accum_i_reg[63]\(8),
      O52 => \Accum_i_reg[8]_i_1__3_n_2\,
      PROP => \Accum_i_reg[8]_i_1__3_n_3\
    );
\Accum_i_reg[9]_i_1__0\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[9]_i_1__0_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => Q(9),
      I3 => \^p_0_in_0\,
      I4 => \Accum_i_reg[9]_i_2_n_3\,
      O51 => D(9),
      O52 => \Accum_i_reg[9]_i_1__0_n_2\,
      PROP => \Accum_i_reg[9]_i_1__0_n_3\
    );
\Accum_i_reg[9]_i_1__3\: unisim.vcomponents.LUT6CY
    generic map(
      INIT => X"F00000000FFFF000"
    )
        port map (
      GE => \Accum_i_reg[9]_i_1__3_n_0\,
      I0 => '1',
      I1 => '1',
      I2 => \Accum_i_reg[63]_0\(9),
      I3 => \^p_0_in_2\,
      I4 => \Accum_i_reg[9]_i_2__0_n_3\,
      O51 => \Accum_i_reg[63]\(9),
      O52 => \Accum_i_reg[9]_i_1__3_n_2\,
      PROP => \Accum_i_reg[9]_i_1__3_n_3\
    );
\Accum_i_reg[9]_i_2\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i[1]_i_2__1_n_0\,
      COUTB => \Accum_i_reg[9]_i_2_n_0\,
      COUTD => \Accum_i_reg[9]_i_2_n_1\,
      COUTF => \Accum_i_reg[9]_i_2_n_2\,
      COUTH => \Accum_i_reg[9]_i_2_n_3\,
      CYA => \Accum_i_reg[1]_i_1__0_n_2\,
      CYB => \Accum_i_reg[2]_i_1__0_n_2\,
      CYC => \Accum_i_reg[3]_i_1__0_n_2\,
      CYD => \Accum_i_reg[4]_i_1__0_n_2\,
      CYE => \Accum_i_reg[5]_i_1__0_n_2\,
      CYF => \Accum_i_reg[6]_i_1__0_n_2\,
      CYG => \Accum_i_reg[7]_i_1__0_n_2\,
      CYH => \Accum_i_reg[8]_i_1__0_n_2\,
      GEA => \Accum_i_reg[1]_i_1__0_n_0\,
      GEB => \Accum_i_reg[2]_i_1__0_n_0\,
      GEC => \Accum_i_reg[3]_i_1__0_n_0\,
      GED => \Accum_i_reg[4]_i_1__0_n_0\,
      GEE => \Accum_i_reg[5]_i_1__0_n_0\,
      GEF => \Accum_i_reg[6]_i_1__0_n_0\,
      GEG => \Accum_i_reg[7]_i_1__0_n_0\,
      GEH => \Accum_i_reg[8]_i_1__0_n_0\,
      PROPA => \Accum_i_reg[1]_i_1__0_n_3\,
      PROPB => \Accum_i_reg[2]_i_1__0_n_3\,
      PROPC => \Accum_i_reg[3]_i_1__0_n_3\,
      PROPD => \Accum_i_reg[4]_i_1__0_n_3\,
      PROPE => \Accum_i_reg[5]_i_1__0_n_3\,
      PROPF => \Accum_i_reg[6]_i_1__0_n_3\,
      PROPG => \Accum_i_reg[7]_i_1__0_n_3\,
      PROPH => \Accum_i_reg[8]_i_1__0_n_3\
    );
\Accum_i_reg[9]_i_2__0\: unisim.vcomponents.LOOKAHEAD8
    generic map(
      LOOKB => "FALSE",
      LOOKD => "TRUE",
      LOOKF => "TRUE",
      LOOKH => "TRUE"
    )
        port map (
      CIN => \Accum_i[1]_i_2__2_n_0\,
      COUTB => \Accum_i_reg[9]_i_2__0_n_0\,
      COUTD => \Accum_i_reg[9]_i_2__0_n_1\,
      COUTF => \Accum_i_reg[9]_i_2__0_n_2\,
      COUTH => \Accum_i_reg[9]_i_2__0_n_3\,
      CYA => \Accum_i_reg[1]_i_1__2_n_2\,
      CYB => \Accum_i_reg[2]_i_1__2_n_2\,
      CYC => \Accum_i_reg[3]_i_1__2_n_2\,
      CYD => \Accum_i_reg[4]_i_1__2_n_2\,
      CYE => \Accum_i_reg[5]_i_1__2_n_2\,
      CYF => \Accum_i_reg[6]_i_1__2_n_2\,
      CYG => \Accum_i_reg[7]_i_1__3_n_2\,
      CYH => \Accum_i_reg[8]_i_1__3_n_2\,
      GEA => \Accum_i_reg[1]_i_1__2_n_0\,
      GEB => \Accum_i_reg[2]_i_1__2_n_0\,
      GEC => \Accum_i_reg[3]_i_1__2_n_0\,
      GED => \Accum_i_reg[4]_i_1__2_n_0\,
      GEE => \Accum_i_reg[5]_i_1__2_n_0\,
      GEF => \Accum_i_reg[6]_i_1__2_n_0\,
      GEG => \Accum_i_reg[7]_i_1__3_n_0\,
      GEH => \Accum_i_reg[8]_i_1__3_n_0\,
      PROPA => \Accum_i_reg[1]_i_1__2_n_3\,
      PROPB => \Accum_i_reg[2]_i_1__2_n_3\,
      PROPC => \Accum_i_reg[3]_i_1__2_n_3\,
      PROPD => \Accum_i_reg[4]_i_1__2_n_3\,
      PROPE => \Accum_i_reg[5]_i_1__2_n_3\,
      PROPF => \Accum_i_reg[6]_i_1__2_n_3\,
      PROPG => \Accum_i_reg[7]_i_1__3_n_3\,
      PROPH => \Accum_i_reg[8]_i_1__3_n_3\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Metrics_Cnt_Reset,
      I1 => mon_resetn,
      O => metrics_cnt_reset_reg_1(0)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^slv_reg_in_vld_reg_0\(0),
      I1 => s_axi_rvalid,
      I2 => s_axi_rready,
      O => slv_reg_in_vld_reg_1
    );
cdc_trace_en_wr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Trace_Control(1),
      I1 => Mon_Write_Valid,
      O => src_in
    );
event_log_en_reg: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => control_wr_en,
      D => s_axi_wdata(2),
      Q => event_log_en,
      S => SR(0)
    );
metrics_cnt_en_reg: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => control_wr_en,
      D => s_axi_wdata(0),
      Q => \^metrics_cnt_en\,
      S => SR(0)
    );
metrics_cnt_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => control_wr_en,
      D => s_axi_wdata(1),
      Q => Metrics_Cnt_Reset,
      R => SR(0)
    );
\read_start_select_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(2),
      Q => data3(2),
      R => SR(0)
    );
\read_start_select_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(3),
      Q => data3(3),
      R => SR(0)
    );
\read_stop_select_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(0),
      Q => data3(0),
      R => SR(0)
    );
\read_stop_select_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(1),
      Q => data3(1),
      R => SR(0)
    );
\register_select_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \register_select_reg[5]_0\(0),
      Q => register_select(0),
      R => SR(0)
    );
\register_select_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => p_1_in,
      Q => \^register_select_reg[1]_0\(0),
      R => SR(0)
    );
\register_select_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \register_select_reg[5]_0\(1),
      Q => register_select(2),
      R => SR(0)
    );
\register_select_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \register_select_reg[5]_0\(2),
      Q => register_select(3),
      R => SR(0)
    );
\register_select_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \register_select_reg[5]_0\(3),
      Q => register_select(4),
      R => SR(0)
    );
\register_select_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => \register_select_reg[5]_0\(4),
      Q => register_select(5),
      R => SR(0)
    );
reset_on_sample_read_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => control_wr_en,
      D => s_axi_wdata(4),
      Q => \^reset_on_sample_read\,
      R => SR(0)
    );
sample_reg_counter_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_counter
     port map (
      Count_Out_i(30 downto 0) => Count_Out_i(30 downto 0),
      \Count_Out_i_reg[0]_0\ => \^reset_on_sample_read\,
      \Count_Out_i_reg[31]_0\(30 downto 0) => \Count_Out_i_reg[31]\(30 downto 0),
      Q(31) => sample_reg_counter_inst_n_0,
      Q(30) => sample_reg_counter_inst_n_1,
      Q(29) => sample_reg_counter_inst_n_2,
      Q(28) => sample_reg_counter_inst_n_3,
      Q(27) => sample_reg_counter_inst_n_4,
      Q(26) => sample_reg_counter_inst_n_5,
      Q(25) => sample_reg_counter_inst_n_6,
      Q(24) => sample_reg_counter_inst_n_7,
      Q(23) => sample_reg_counter_inst_n_8,
      Q(22) => sample_reg_counter_inst_n_9,
      Q(21) => sample_reg_counter_inst_n_10,
      Q(20) => sample_reg_counter_inst_n_11,
      Q(19) => sample_reg_counter_inst_n_12,
      Q(18) => sample_reg_counter_inst_n_13,
      Q(17) => sample_reg_counter_inst_n_14,
      Q(16) => sample_reg_counter_inst_n_15,
      Q(15) => sample_reg_counter_inst_n_16,
      Q(14) => sample_reg_counter_inst_n_17,
      Q(13) => sample_reg_counter_inst_n_18,
      Q(12) => sample_reg_counter_inst_n_19,
      Q(11) => sample_reg_counter_inst_n_20,
      Q(10) => sample_reg_counter_inst_n_21,
      Q(9) => sample_reg_counter_inst_n_22,
      Q(8) => sample_reg_counter_inst_n_23,
      Q(7) => sample_reg_counter_inst_n_24,
      Q(6) => sample_reg_counter_inst_n_25,
      Q(5) => sample_reg_counter_inst_n_26,
      Q(4) => sample_reg_counter_inst_n_27,
      Q(3) => sample_reg_counter_inst_n_28,
      Q(2) => sample_reg_counter_inst_n_29,
      Q(1) => sample_reg_counter_inst_n_30,
      Q(0) => sample_reg_counter_inst_n_31,
      SR(0) => SR(0),
      mon_clk => mon_clk,
      p_1_in => p_1_in,
      s_axi_araddr(3 downto 0) => s_axi_araddr(3 downto 0),
      \s_axi_araddr[7]\ => \s_axi_araddr[7]\,
      sample_reg_rd_first => sample_reg_rd_first
    );
sample_reg_rd_first_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in,
      I1 => sample_reg_rd_first,
      O => sample_reg_rd_first_i_1_n_0
    );
sample_reg_rd_first_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => sample_reg_rd_first_i_1_n_0,
      Q => sample_reg_rd_first,
      R => SR(0)
    );
\sample_time_diff_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_31,
      Q => sample_time_diff_reg(0),
      R => '0'
    );
\sample_time_diff_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_21,
      Q => sample_time_diff_reg(10),
      R => '0'
    );
\sample_time_diff_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_20,
      Q => sample_time_diff_reg(11),
      R => '0'
    );
\sample_time_diff_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_19,
      Q => sample_time_diff_reg(12),
      R => '0'
    );
\sample_time_diff_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_18,
      Q => sample_time_diff_reg(13),
      R => '0'
    );
\sample_time_diff_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_17,
      Q => sample_time_diff_reg(14),
      R => '0'
    );
\sample_time_diff_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_16,
      Q => sample_time_diff_reg(15),
      R => '0'
    );
\sample_time_diff_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_15,
      Q => sample_time_diff_reg(16),
      R => '0'
    );
\sample_time_diff_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_14,
      Q => sample_time_diff_reg(17),
      R => '0'
    );
\sample_time_diff_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_13,
      Q => sample_time_diff_reg(18),
      R => '0'
    );
\sample_time_diff_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_12,
      Q => sample_time_diff_reg(19),
      R => '0'
    );
\sample_time_diff_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_30,
      Q => sample_time_diff_reg(1),
      R => '0'
    );
\sample_time_diff_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_11,
      Q => sample_time_diff_reg(20),
      R => '0'
    );
\sample_time_diff_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_10,
      Q => sample_time_diff_reg(21),
      R => '0'
    );
\sample_time_diff_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_9,
      Q => sample_time_diff_reg(22),
      R => '0'
    );
\sample_time_diff_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_8,
      Q => sample_time_diff_reg(23),
      R => '0'
    );
\sample_time_diff_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_7,
      Q => sample_time_diff_reg(24),
      R => '0'
    );
\sample_time_diff_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_6,
      Q => sample_time_diff_reg(25),
      R => '0'
    );
\sample_time_diff_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_5,
      Q => sample_time_diff_reg(26),
      R => '0'
    );
\sample_time_diff_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_4,
      Q => sample_time_diff_reg(27),
      R => '0'
    );
\sample_time_diff_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_3,
      Q => sample_time_diff_reg(28),
      R => '0'
    );
\sample_time_diff_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_2,
      Q => sample_time_diff_reg(29),
      R => '0'
    );
\sample_time_diff_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_29,
      Q => sample_time_diff_reg(2),
      R => '0'
    );
\sample_time_diff_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_1,
      Q => sample_time_diff_reg(30),
      R => '0'
    );
\sample_time_diff_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_0,
      Q => sample_time_diff_reg(31),
      R => '0'
    );
\sample_time_diff_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_28,
      Q => sample_time_diff_reg(3),
      R => '0'
    );
\sample_time_diff_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_27,
      Q => sample_time_diff_reg(4),
      R => '0'
    );
\sample_time_diff_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_26,
      Q => sample_time_diff_reg(5),
      R => '0'
    );
\sample_time_diff_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_25,
      Q => sample_time_diff_reg(6),
      R => '0'
    );
\sample_time_diff_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_24,
      Q => sample_time_diff_reg(7),
      R => '0'
    );
\sample_time_diff_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_23,
      Q => sample_time_diff_reg(8),
      R => '0'
    );
\sample_time_diff_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \sample_time_diff_reg_reg[31]_0\(0),
      D => sample_reg_counter_inst_n_22,
      Q => sample_time_diff_reg(9),
      R => '0'
    );
slv_reg_addr_vld_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_addr_vld,
      Q => slv_reg_addr_vld_reg,
      R => SR(0)
    );
\slv_reg_in[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[0]_i_2_n_0\,
      I1 => \slv_reg_in[7]_i_2_n_0\,
      I2 => data3(0),
      I3 => sample_time_diff_reg(0),
      I4 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(0)
    );
\slv_reg_in[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in[4]_i_3_n_0\,
      I1 => \^metrics_cnt_en\,
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(0),
      I4 => \^trace_control_reg[0]_0\(0),
      I5 => \slv_reg_in[5]_i_3_n_0\,
      O => \slv_reg_in[0]_i_2_n_0\
    );
\slv_reg_in[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sample_time_diff_reg(10),
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \slv_reg_in_reg[31]_1\(10),
      I3 => \slv_reg_in[31]_i_3_n_0\,
      O => slv_reg_in(10)
    );
\slv_reg_in[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sample_time_diff_reg(11),
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \slv_reg_in_reg[31]_1\(11),
      I3 => \slv_reg_in[31]_i_3_n_0\,
      O => slv_reg_in(11)
    );
\slv_reg_in[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sample_time_diff_reg(12),
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \slv_reg_in_reg[31]_1\(12),
      I3 => \slv_reg_in[31]_i_3_n_0\,
      O => slv_reg_in(12)
    );
\slv_reg_in[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sample_time_diff_reg(13),
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \slv_reg_in_reg[31]_1\(13),
      I3 => \slv_reg_in[31]_i_3_n_0\,
      O => slv_reg_in(13)
    );
\slv_reg_in[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sample_time_diff_reg(14),
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \slv_reg_in_reg[31]_1\(14),
      I3 => \slv_reg_in[31]_i_3_n_0\,
      O => slv_reg_in(14)
    );
\slv_reg_in[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sample_time_diff_reg(15),
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \slv_reg_in_reg[31]_1\(15),
      I3 => \slv_reg_in[31]_i_3_n_0\,
      O => slv_reg_in(15)
    );
\slv_reg_in[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(0),
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(16),
      I4 => sample_time_diff_reg(16),
      I5 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(16)
    );
\slv_reg_in[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(0),
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(17),
      I4 => sample_time_diff_reg(17),
      I5 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(17)
    );
\slv_reg_in[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(0),
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(18),
      I4 => sample_time_diff_reg(18),
      I5 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(18)
    );
\slv_reg_in[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(0),
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(19),
      I4 => sample_time_diff_reg(19),
      I5 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(19)
    );
\slv_reg_in[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[1]_i_2_n_0\,
      I1 => \slv_reg_in[7]_i_2_n_0\,
      I2 => data3(1),
      I3 => sample_time_diff_reg(1),
      I4 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(1)
    );
\slv_reg_in[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in[4]_i_3_n_0\,
      I1 => Metrics_Cnt_Reset,
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(1),
      I4 => Trace_Control(1),
      I5 => \slv_reg_in[5]_i_3_n_0\,
      O => \slv_reg_in[1]_i_2_n_0\
    );
\slv_reg_in[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sample_time_diff_reg(20),
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \slv_reg_in_reg[31]_1\(20),
      I3 => \slv_reg_in[31]_i_3_n_0\,
      O => slv_reg_in(20)
    );
\slv_reg_in[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(0),
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(21),
      I4 => sample_time_diff_reg(21),
      I5 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(21)
    );
\slv_reg_in[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sample_time_diff_reg(22),
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \slv_reg_in_reg[31]_1\(22),
      I3 => \slv_reg_in[31]_i_3_n_0\,
      O => slv_reg_in(22)
    );
\slv_reg_in[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(0),
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(23),
      I4 => sample_time_diff_reg(23),
      I5 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(23)
    );
\slv_reg_in[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sample_time_diff_reg(24),
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \slv_reg_in_reg[31]_1\(24),
      I3 => \slv_reg_in[31]_i_3_n_0\,
      O => slv_reg_in(24)
    );
\slv_reg_in[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(0),
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(25),
      I4 => sample_time_diff_reg(25),
      I5 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(25)
    );
\slv_reg_in[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(0),
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(26),
      I4 => sample_time_diff_reg(26),
      I5 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(26)
    );
\slv_reg_in[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(0),
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(27),
      I4 => sample_time_diff_reg(27),
      I5 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(27)
    );
\slv_reg_in[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(0),
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(28),
      I4 => sample_time_diff_reg(28),
      I5 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(28)
    );
\slv_reg_in[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sample_time_diff_reg(29),
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \slv_reg_in_reg[31]_1\(29),
      I3 => \slv_reg_in[31]_i_3_n_0\,
      O => slv_reg_in(29)
    );
\slv_reg_in[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[2]_i_2_n_0\,
      I1 => \slv_reg_in[7]_i_2_n_0\,
      I2 => data3(2),
      I3 => sample_time_diff_reg(2),
      I4 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(2)
    );
\slv_reg_in[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in[4]_i_3_n_0\,
      I1 => event_log_en,
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(2),
      I4 => Trace_Control(2),
      I5 => \slv_reg_in[5]_i_3_n_0\,
      O => \slv_reg_in[2]_i_2_n_0\
    );
\slv_reg_in[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(0),
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(30),
      I4 => sample_time_diff_reg(30),
      I5 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(30)
    );
\slv_reg_in[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => mon_resetn,
      I1 => slv_reg_out_vld_reg,
      I2 => slv_reg_addr_vld_reg,
      O => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(0),
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(31),
      I4 => sample_time_diff_reg(31),
      I5 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(31)
    );
\slv_reg_in[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(5),
      O => \slv_reg_in[31]_i_3_n_0\
    );
\slv_reg_in[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => \^register_select_reg[1]_0\(0),
      O => \slv_reg_in[31]_i_4_n_0\
    );
\slv_reg_in[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[3]_i_2_n_0\,
      I1 => \slv_reg_in[7]_i_2_n_0\,
      I2 => data3(3),
      I3 => sample_time_diff_reg(3),
      I4 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(3)
    );
\slv_reg_in[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in[4]_i_3_n_0\,
      I1 => streaming_fifo_reset,
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(3),
      I4 => Trace_Control(3),
      I5 => \slv_reg_in[5]_i_3_n_0\,
      O => \slv_reg_in[3]_i_2_n_0\
    );
\slv_reg_in[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \slv_reg_in[4]_i_2_n_0\,
      I1 => \slv_reg_in[7]_i_2_n_0\,
      I2 => data3(4),
      I3 => sample_time_diff_reg(4),
      I4 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(4)
    );
\slv_reg_in[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in[4]_i_3_n_0\,
      I1 => \^reset_on_sample_read\,
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(4),
      I4 => Trace_Control(4),
      I5 => \slv_reg_in[5]_i_3_n_0\,
      O => \slv_reg_in[4]_i_2_n_0\
    );
\slv_reg_in[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(4),
      O => \slv_reg_in[4]_i_3_n_0\
    );
\slv_reg_in[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => sample_time_diff_reg(5),
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \slv_reg_in[7]_i_2_n_0\,
      I3 => data3(5),
      I4 => \slv_reg_in[5]_i_2_n_0\,
      O => slv_reg_in(5)
    );
\slv_reg_in[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Trace_Control(5),
      I1 => \slv_reg_in[5]_i_3_n_0\,
      I2 => \slv_reg_in_reg[31]_1\(5),
      I3 => \slv_reg_in[31]_i_3_n_0\,
      O => \slv_reg_in[5]_i_2_n_0\
    );
\slv_reg_in[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(3),
      O => \slv_reg_in[5]_i_3_n_0\
    );
\slv_reg_in[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in[31]_i_3_n_0\,
      I1 => \slv_reg_in_reg[31]_1\(6),
      I2 => \slv_reg_in[7]_i_2_n_0\,
      I3 => data3(6),
      I4 => sample_time_diff_reg(6),
      I5 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(6)
    );
\slv_reg_in[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in[31]_i_3_n_0\,
      I1 => \slv_reg_in_reg[31]_1\(7),
      I2 => \slv_reg_in[7]_i_2_n_0\,
      I3 => data3(7),
      I4 => sample_time_diff_reg(7),
      I5 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(7)
    );
\slv_reg_in[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(2),
      O => \slv_reg_in[7]_i_2_n_0\
    );
\slv_reg_in[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \slv_reg_in_inferred__0/i__n_0\,
      I1 => register_select(0),
      I2 => \slv_reg_in[31]_i_3_n_0\,
      I3 => \slv_reg_in_reg[31]_1\(8),
      I4 => sample_time_diff_reg(8),
      I5 => \slv_reg_in[31]_i_4_n_0\,
      O => slv_reg_in(8)
    );
\slv_reg_in[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => sample_time_diff_reg(9),
      I1 => \slv_reg_in[31]_i_4_n_0\,
      I2 => \slv_reg_in_reg[31]_1\(9),
      I3 => \slv_reg_in[31]_i_3_n_0\,
      O => slv_reg_in(9)
    );
\slv_reg_in_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => register_select(0),
      I1 => \^register_select_reg[1]_0\(0),
      I2 => register_select(2),
      I3 => register_select(3),
      I4 => register_select(4),
      I5 => register_select(5),
      O => \slv_reg_in_inferred__0/i__n_0\
    );
\slv_reg_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(0),
      Q => \slv_reg_in_reg[31]_0\(0),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(10),
      Q => \slv_reg_in_reg[31]_0\(10),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(11),
      Q => \slv_reg_in_reg[31]_0\(11),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(12),
      Q => \slv_reg_in_reg[31]_0\(12),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(13),
      Q => \slv_reg_in_reg[31]_0\(13),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(14),
      Q => \slv_reg_in_reg[31]_0\(14),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(15),
      Q => \slv_reg_in_reg[31]_0\(15),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(16),
      Q => \slv_reg_in_reg[31]_0\(16),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(17),
      Q => \slv_reg_in_reg[31]_0\(17),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(18),
      Q => \slv_reg_in_reg[31]_0\(18),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(19),
      Q => \slv_reg_in_reg[31]_0\(19),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(1),
      Q => \slv_reg_in_reg[31]_0\(1),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(20),
      Q => \slv_reg_in_reg[31]_0\(20),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(21),
      Q => \slv_reg_in_reg[31]_0\(21),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(22),
      Q => \slv_reg_in_reg[31]_0\(22),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(23),
      Q => \slv_reg_in_reg[31]_0\(23),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(24),
      Q => \slv_reg_in_reg[31]_0\(24),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(25),
      Q => \slv_reg_in_reg[31]_0\(25),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(26),
      Q => \slv_reg_in_reg[31]_0\(26),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(27),
      Q => \slv_reg_in_reg[31]_0\(27),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(28),
      Q => \slv_reg_in_reg[31]_0\(28),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(29),
      Q => \slv_reg_in_reg[31]_0\(29),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(2),
      Q => \slv_reg_in_reg[31]_0\(2),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(30),
      Q => \slv_reg_in_reg[31]_0\(30),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(31),
      Q => \slv_reg_in_reg[31]_0\(31),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(3),
      Q => \slv_reg_in_reg[31]_0\(3),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(4),
      Q => \slv_reg_in_reg[31]_0\(4),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(5),
      Q => \slv_reg_in_reg[31]_0\(5),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(6),
      Q => \slv_reg_in_reg[31]_0\(6),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(7),
      Q => \slv_reg_in_reg[31]_0\(7),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(8),
      Q => \slv_reg_in_reg[31]_0\(8),
      R => \slv_reg_in[31]_i_1_n_0\
    );
\slv_reg_in_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in(9),
      Q => \slv_reg_in_reg[31]_0\(9),
      R => \slv_reg_in[31]_i_1_n_0\
    );
slv_reg_in_vld_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slv_reg_addr_vld_reg,
      I1 => slv_reg_out_vld_reg,
      O => slv_reg_in1
    );
slv_reg_in_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_in1,
      Q => \^slv_reg_in_vld_reg_0\(0),
      R => SR(0)
    );
slv_reg_out_vld_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => slv_reg_out_vld,
      Q => slv_reg_out_vld_reg,
      R => SR(0)
    );
streaming_fifo_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => control_wr_en,
      D => s_axi_wdata(3),
      Q => streaming_fifo_reset,
      R => SR(0)
    );
\trace_control_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => \^trace_control_reg[0]_0\(0),
      S => SR(0)
    );
\trace_control_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => Trace_Control(1),
      S => SR(0)
    );
\trace_control_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => Trace_Control(2),
      S => SR(0)
    );
\trace_control_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => Trace_Control(3),
      S => SR(0)
    );
\trace_control_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => Trace_Control(4),
      S => SR(0)
    );
\trace_control_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => mon_clk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => Trace_Control(5),
      S => SR(0)
    );
\write_start_select_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(6),
      Q => data3(6),
      R => SR(0)
    );
\write_start_select_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(7),
      Q => data3(7),
      R => SR(0)
    );
\write_stop_select_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(4),
      Q => data3(4),
      R => SR(0)
    );
\write_stop_select_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => \read_stop_select_reg[1]_0\(0),
      D => s_axi_wdata(5),
      Q => data3(5),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_ic.fifo_rd_rst_ic_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair129";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair129";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair128";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAE"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => rd_en,
      I4 => Q(0),
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_ic.fifo_rd_rst_ic_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair106";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 3;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair106";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 3;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair105";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAE"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => ram_empty_i,
      I2 => Q(1),
      I3 => rd_en,
      I4 => Q(0),
      O => SR(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[3]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      O => \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \guf.underflow_i_reg\,
      I1 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 51 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 51 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "warning";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 832;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 52;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 52;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 51 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair130";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair131";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 832;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair131";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4) => rdp_inst_n_9,
      src_in_bin(3) => rdp_inst_n_10,
      src_in_bin(2) => rdp_inst_n_11,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_12
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => rd_pntr_ext(3 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
     port map (
      D(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(0) => rd_pntr_wr(3),
      diff_pntr_pf_q0(0) => diff_pntr_pf_q0(4),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ => wrpp1_inst_n_4,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ => \^full\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp2_inst_n_3,
      ram_full_i0 => ram_full_i0,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(2 downto 1) => \gwdc.diff_wr_rd_pntr1_out\(4 downto 3),
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[4]\(4 downto 0) => wr_pntr_ext(4 downto 0),
      \reg_out_i_reg[4]_0\(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_7
     port map (
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_3,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[3]_0\(3 downto 0) => wr_pntr_rd_cdc(3 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_8\
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[1]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[4]\(2) => rd_pntr_ext(3),
      \grdc.rd_data_count_i_reg[4]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      rd_clk => rd_clk,
      \reg_out_i_reg[3]_0\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \reg_out_i_reg[4]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[4]_1\(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => wr_pntr_rd_cdc(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => wr_pntr_ext(3 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q(1 downto 0) => count_value_i(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]_0\ => \gen_fwft.rdpp1_inst_n_3\,
      \count_value_i_reg[1]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[2]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[2]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[2]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[2]_0\(2 downto 0) => rd_pntr_ext(2 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBBB"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => \p_1_in__0\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(51 downto 0) => din(51 downto 0),
      dinb(51 downto 0) => B"0000000000000000000000000000000000000000000000000000",
      douta(51 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(51 downto 0),
      doutb(51 downto 0) => dout(51 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      D(1 downto 0) => diff_pntr_pe(3 downto 2),
      E(0) => rdp_inst_n_8,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[4]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \grdc.rd_data_count_i_reg[4]\ => \gen_fwft.rdpp1_inst_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      \grdc.rd_data_count_i_reg[4]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[4]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[4]_1\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[2]\(1 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 3),
      \src_gray_ff_reg[4]\(1 downto 0) => count_value_i(1 downto 0),
      src_in_bin(3) => rdp_inst_n_9,
      src_in_bin(2) => rdp_inst_n_10,
      src_in_bin(1) => rdp_inst_n_11,
      src_in_bin(0) => rdp_inst_n_12
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      E(0) => rdp_inst_n_8,
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      \p_1_in__0\ => \p_1_in__0\,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_9\
     port map (
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => wr_pntr_ext(4 downto 0),
      \gwdc.wr_data_count_i_reg[2]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[2]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[2]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_10\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      \count_value_i_reg[3]_0\ => wrpp1_inst_n_4,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0) => rd_pntr_wr(3),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(3) => wrpp2_inst_n_0,
      Q(2) => wrpp2_inst_n_1,
      Q(1) => wrpp2_inst_n_2,
      Q(0) => wrpp2_inst_n_3,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[3]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0) => \grdc.rd_data_count_i0\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 51 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 51 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "warning";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 832;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 8;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 52;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 52;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 3 to 3 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 51 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair107";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 3;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 5;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 3;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair108";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 832;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 52;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair108";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      src_clk => rd_clk,
      src_in_bin(4) => rdp_inst_n_9,
      src_in_bin(3) => rdp_inst_n_10,
      src_in_bin(2) => rdp_inst_n_11,
      src_in_bin(1) => src_in_bin00_out(1),
      src_in_bin(0) => rdp_inst_n_12
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      src_clk => rd_clk,
      src_in_bin(3 downto 0) => rd_pntr_ext(3 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_11
     port map (
      D(3 downto 0) => rd_pntr_wr_cdc(3 downto 0),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(0) => rd_pntr_wr(3),
      diff_pntr_pf_q0(0) => diff_pntr_pf_q0(4),
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ => wrpp1_inst_n_4,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_0\ => \^full\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp2_inst_n_3,
      ram_full_i0 => ram_full_i0,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_12\
     port map (
      D(2 downto 1) => \gwdc.diff_wr_rd_pntr1_out\(4 downto 3),
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[4]\(4 downto 0) => wr_pntr_ext(4 downto 0),
      \reg_out_i_reg[4]_0\(4 downto 0) => rd_pntr_wr_cdc_dc(4 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_13
     port map (
      D(1 downto 0) => diff_pntr_pe(1 downto 0),
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      enb => rdp_inst_n_8,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg\(3 downto 0) => rd_pntr_ext(3 downto 0),
      \gen_pf_ic_rc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_0,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_1,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_2,
      \gen_pf_ic_rc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_3,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[3]_0\(3 downto 0) => wr_pntr_rd_cdc(3 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_14\
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[1]\(1 downto 0) => count_value_i(1 downto 0),
      \grdc.rd_data_count_i_reg[4]\(2) => rd_pntr_ext(3),
      \grdc.rd_data_count_i_reg[4]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      rd_clk => rd_clk,
      \reg_out_i_reg[3]_0\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \reg_out_i_reg[4]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[4]_1\(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4 downto 0) => wr_pntr_rd_cdc_dc(4 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => wr_pntr_ext(4 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(3 downto 0) => wr_pntr_rd_cdc(3 downto 0),
      src_clk => wr_clk,
      src_in_bin(3 downto 0) => wr_pntr_ext(3 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_15
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q(1 downto 0) => count_value_i(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]_0\ => \gen_fwft.rdpp1_inst_n_3\,
      \count_value_i_reg[1]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[2]\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[2]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[2]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[2]_0\(2 downto 0) => rd_pntr_ext(2 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBBB"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => \p_1_in__0\,
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__2\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(51 downto 0) => din(51 downto 0),
      dinb(51 downto 0) => B"0000000000000000000000000000000000000000000000000000",
      douta(51 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(51 downto 0),
      doutb(51 downto 0) => dout(51 downto 0),
      ena => wr_pntr_plus1_pf_carry,
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(3),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_16\
     port map (
      D(1 downto 0) => diff_pntr_pe(3 downto 2),
      E(0) => rdp_inst_n_8,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[4]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \grdc.rd_data_count_i_reg[4]\ => \gen_fwft.rdpp1_inst_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      \grdc.rd_data_count_i_reg[4]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[4]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[4]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[4]_1\ => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[2]\(1 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 3),
      \src_gray_ff_reg[4]\(1 downto 0) => count_value_i(1 downto 0),
      src_in_bin(3) => rdp_inst_n_9,
      src_in_bin(2) => rdp_inst_n_10,
      src_in_bin(1) => rdp_inst_n_11,
      src_in_bin(0) => rdp_inst_n_12
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_17\
     port map (
      E(0) => rdp_inst_n_8,
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_18
     port map (
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      \p_1_in__0\ => \p_1_in__0\,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_19\
     port map (
      D(0) => \gwdc.diff_wr_rd_pntr1_out\(2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(4 downto 0) => wr_pntr_ext(4 downto 0),
      \gwdc.wr_data_count_i_reg[2]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[2]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[2]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_20\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(3 downto 0) => wr_pntr_plus1_pf(4 downto 1),
      \count_value_i_reg[3]_0\ => wrpp1_inst_n_4,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\(0) => rd_pntr_wr(3),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_21\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(3) => wrpp2_inst_n_0,
      Q(2) => wrpp2_inst_n_1,
      Q(1) => wrpp2_inst_n_2,
      Q(0) => wrpp2_inst_n_3,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__xdcDup__1\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[3]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_1\(0) => \grdc.rd_data_count_i0\,
      \guf.underflow_i_reg\ => \^empty\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 51 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 51 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "16'b0000011100000111";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "warning";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 52;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 52;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_SIM_ASSERT_ERR of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "warning";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 832;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 52;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 52;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(51 downto 0) => din(51 downto 0),
      dout(51 downto 0) => dout(51 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => wr_data_count(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 51 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 51 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "16'b0000011100000111";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "warning";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 52;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 52;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_SIM_ASSERT_ERR of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "warning";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 832;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 16;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 52;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 52;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__xdcDup__1\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(51 downto 0) => din(51 downto 0),
      dout(51 downto 0) => dout(51 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => wr_data_count(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i is
  port (
    full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    wtrace_data : out STD_LOGIC_VECTOR ( 51 downto 0 );
    wtrace_valid : out STD_LOGIC;
    error_write_reg : out STD_LOGIC;
    rst : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    rtrace_event : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 47 downto 0 );
    wtrace_read : in STD_LOGIC;
    error_write : in STD_LOGIC;
    error : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i is
  signal \^full\ : STD_LOGIC;
  signal wtrace_empty_i : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of xpm_fifo_async_inst : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of xpm_fifo_async_inst : label is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_async_inst : label is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of xpm_fifo_async_inst : label is 0;
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of xpm_fifo_async_inst : label is "16'b0000011100000111";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of xpm_fifo_async_inst : label is "warning";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is 0;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_async_inst : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_async_inst : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_async_inst : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_async_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_async_inst : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_async_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_async_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of xpm_fifo_async_inst : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_fifo_async_inst : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_async_inst : label is 52;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_async_inst : label is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_async_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_async_inst : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_async_inst : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_async_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_async_inst : label is 52;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_async_inst : label is "TRUE";
begin
  full <= \^full\;
\error_write_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => error_write,
      I1 => \^full\,
      I2 => error,
      O => error_write_reg
    );
wtrace_valid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wtrace_empty_i,
      O => wtrace_valid
    );
xpm_fifo_async_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async
     port map (
      almost_empty => NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED,
      din(51) => '0',
      din(50 downto 49) => Q(47 downto 46),
      din(48 downto 46) => B"000",
      din(45 downto 0) => Q(45 downto 0),
      dout(51 downto 0) => wtrace_data(51 downto 0),
      empty => wtrace_empty_i,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_async_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_async_inst_prog_full_UNCONNECTED,
      rd_clk => trace_clk,
      rd_data_count(3 downto 0) => NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => wtrace_read,
      rd_rst_busy => NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_async_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED,
      wr_clk => trace_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => rtrace_event,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i__xdcDup__1\ is
  port (
    full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rtrace_data : out STD_LOGIC_VECTOR ( 51 downto 0 );
    rst : out STD_LOGIC;
    rtrace_valid : out STD_LOGIC;
    error_write_reg : out STD_LOGIC;
    trace_clk : in STD_LOGIC;
    wtrace_event : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 47 downto 0 );
    rtrace_read : in STD_LOGIC;
    trace_rst : in STD_LOGIC;
    error_write : in STD_LOGIC;
    error : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i__xdcDup__1\ : entity is "trace_fifo_i";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i__xdcDup__1\ is
  signal \^full\ : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  signal rtrace_empty_i : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of xpm_fifo_async_inst : label is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of xpm_fifo_async_inst : label is 3;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_async_inst : label is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of xpm_fifo_async_inst : label is 0;
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of xpm_fifo_async_inst : label is "16'b0000011100000111";
  attribute EN_SIM_ASSERT_ERR : string;
  attribute EN_SIM_ASSERT_ERR of xpm_fifo_async_inst : label is "warning";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is 0;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_async_inst : label is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_async_inst : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_async_inst : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_async_inst : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_async_inst : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_async_inst : label is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_async_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_async_inst : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of xpm_fifo_async_inst : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_fifo_async_inst : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_async_inst : label is 52;
  attribute READ_MODE : integer;
  attribute READ_MODE of xpm_fifo_async_inst : label is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_async_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_async_inst : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_async_inst : label is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_async_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_async_inst : label is 52;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_async_inst : label is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_async_inst : label is "TRUE";
begin
  full <= \^full\;
  rst <= \^rst\;
error_write_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => error_write,
      I1 => \^full\,
      I2 => error,
      O => error_write_reg
    );
rtrace_valid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rtrace_empty_i,
      O => rtrace_valid
    );
xpm_fifo_async_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__xdcDup__1\
     port map (
      almost_empty => NLW_xpm_fifo_async_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_async_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_async_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_async_inst_dbiterr_UNCONNECTED,
      din(51) => '0',
      din(50 downto 49) => Q(47 downto 46),
      din(48 downto 46) => B"000",
      din(45 downto 0) => Q(45 downto 0),
      dout(51 downto 0) => rtrace_data(51 downto 0),
      empty => rtrace_empty_i,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_async_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_async_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_async_inst_prog_full_UNCONNECTED,
      rd_clk => trace_clk,
      rd_data_count(3 downto 0) => NLW_xpm_fifo_async_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rtrace_read,
      rd_rst_busy => NLW_xpm_fifo_async_inst_rd_rst_busy_UNCONNECTED,
      rst => \^rst\,
      sbiterr => NLW_xpm_fifo_async_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_async_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_async_inst_wr_ack_UNCONNECTED,
      wr_clk => trace_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_async_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wtrace_event,
      wr_rst_busy => wr_rst_busy
    );
xpm_fifo_async_inst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trace_rst,
      O => \^rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timestamper is
  port (
    wtrace_data : out STD_LOGIC_VECTOR ( 51 downto 0 );
    rtrace_event : out STD_LOGIC;
    started : out STD_LOGIC;
    wtrace_valid : out STD_LOGIC;
    rst : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    wtrace_read : in STD_LOGIC;
    event_valid_i_reg_0 : in STD_LOGIC;
    started_reg_0 : in STD_LOGIC;
    trace_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timestamper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timestamper is
  signal error : STD_LOGIC;
  signal error_i_1_n_0 : STD_LOGIC;
  signal error_write : STD_LOGIC;
  signal event_buf_i : STD_LOGIC_VECTOR ( 50 downto 0 );
  signal event_valid_i : STD_LOGIC;
  signal fifo_i_n_55 : STD_LOGIC;
  signal full_i : STD_LOGIC;
  signal \^rtrace_event\ : STD_LOGIC;
  signal wr_rst_busy : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of error_i_1 : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of write : label is "soft_lutpair132";
begin
  rtrace_event <= \^rtrace_event\;
error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => event_valid_i,
      I1 => full_i,
      I2 => error,
      O => error_i_1_n_0
    );
error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => error_i_1_n_0,
      Q => error,
      R => trace_rst
    );
error_write_reg: unisim.vcomponents.FDSE
     port map (
      C => trace_clk,
      CE => '1',
      D => fifo_i_n_55,
      Q => error_write,
      S => trace_rst
    );
\event_buf_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(0),
      Q => event_buf_i(0),
      R => '0'
    );
\event_buf_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(10),
      Q => event_buf_i(10),
      R => '0'
    );
\event_buf_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(11),
      Q => event_buf_i(11),
      R => '0'
    );
\event_buf_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(12),
      Q => event_buf_i(12),
      R => '0'
    );
\event_buf_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(13),
      Q => event_buf_i(13),
      R => '0'
    );
\event_buf_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(14),
      Q => event_buf_i(14),
      R => '0'
    );
\event_buf_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(15),
      Q => event_buf_i(15),
      R => '0'
    );
\event_buf_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(16),
      Q => event_buf_i(16),
      R => '0'
    );
\event_buf_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(17),
      Q => event_buf_i(17),
      R => '0'
    );
\event_buf_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(18),
      Q => event_buf_i(18),
      R => '0'
    );
\event_buf_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(19),
      Q => event_buf_i(19),
      R => '0'
    );
\event_buf_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(1),
      Q => event_buf_i(1),
      R => '0'
    );
\event_buf_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(20),
      Q => event_buf_i(20),
      R => '0'
    );
\event_buf_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(21),
      Q => event_buf_i(21),
      R => '0'
    );
\event_buf_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(22),
      Q => event_buf_i(22),
      R => '0'
    );
\event_buf_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(23),
      Q => event_buf_i(23),
      R => '0'
    );
\event_buf_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(24),
      Q => event_buf_i(24),
      R => '0'
    );
\event_buf_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(25),
      Q => event_buf_i(25),
      R => '0'
    );
\event_buf_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(26),
      Q => event_buf_i(26),
      R => '0'
    );
\event_buf_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(27),
      Q => event_buf_i(27),
      R => '0'
    );
\event_buf_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(28),
      Q => event_buf_i(28),
      R => '0'
    );
\event_buf_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(29),
      Q => event_buf_i(29),
      R => '0'
    );
\event_buf_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(2),
      Q => event_buf_i(2),
      R => '0'
    );
\event_buf_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(30),
      Q => event_buf_i(30),
      R => '0'
    );
\event_buf_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(31),
      Q => event_buf_i(31),
      R => '0'
    );
\event_buf_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(32),
      Q => event_buf_i(32),
      R => '0'
    );
\event_buf_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(33),
      Q => event_buf_i(33),
      R => '0'
    );
\event_buf_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(34),
      Q => event_buf_i(34),
      R => '0'
    );
\event_buf_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(35),
      Q => event_buf_i(35),
      R => '0'
    );
\event_buf_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(36),
      Q => event_buf_i(36),
      R => '0'
    );
\event_buf_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(37),
      Q => event_buf_i(37),
      R => '0'
    );
\event_buf_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(38),
      Q => event_buf_i(38),
      R => '0'
    );
\event_buf_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(39),
      Q => event_buf_i(39),
      R => '0'
    );
\event_buf_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(3),
      Q => event_buf_i(3),
      R => '0'
    );
\event_buf_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(40),
      Q => event_buf_i(40),
      R => '0'
    );
\event_buf_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(41),
      Q => event_buf_i(41),
      R => '0'
    );
\event_buf_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(42),
      Q => event_buf_i(42),
      R => '0'
    );
\event_buf_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(43),
      Q => event_buf_i(43),
      R => '0'
    );
\event_buf_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(44),
      Q => event_buf_i(44),
      R => '0'
    );
\event_buf_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(45),
      Q => event_buf_i(45),
      R => '0'
    );
\event_buf_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(46),
      Q => event_buf_i(49),
      R => '0'
    );
\event_buf_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(4),
      Q => event_buf_i(4),
      R => '0'
    );
\event_buf_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(47),
      Q => event_buf_i(50),
      R => '0'
    );
\event_buf_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(5),
      Q => event_buf_i(5),
      R => '0'
    );
\event_buf_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(6),
      Q => event_buf_i(6),
      R => '0'
    );
\event_buf_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(7),
      Q => event_buf_i(7),
      R => '0'
    );
\event_buf_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(8),
      Q => event_buf_i(8),
      R => '0'
    );
\event_buf_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(9),
      Q => event_buf_i(9),
      R => '0'
    );
event_valid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => event_valid_i_reg_0,
      Q => event_valid_i,
      R => '0'
    );
fifo_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i
     port map (
      Q(47 downto 46) => event_buf_i(50 downto 49),
      Q(45 downto 0) => event_buf_i(45 downto 0),
      error => error,
      error_write => error_write,
      error_write_reg => fifo_i_n_55,
      full => full_i,
      rst => rst,
      rtrace_event => \^rtrace_event\,
      trace_clk => trace_clk,
      wr_rst_busy => wr_rst_busy,
      wtrace_data(51 downto 0) => wtrace_data(51 downto 0),
      wtrace_read => wtrace_read,
      wtrace_valid => wtrace_valid
    );
started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => started_reg_0,
      Q => started,
      R => '0'
    );
write: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => event_valid_i,
      I1 => error,
      I2 => error_write,
      I3 => wr_rst_busy,
      O => \^rtrace_event\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timestamper__xdcDup__1\ is
  port (
    rtrace_data : out STD_LOGIC_VECTOR ( 51 downto 0 );
    rst : out STD_LOGIC;
    wtrace_event : out STD_LOGIC;
    started : out STD_LOGIC;
    rtrace_valid : out STD_LOGIC;
    trace_clk : in STD_LOGIC;
    rtrace_read : in STD_LOGIC;
    event_valid_i_reg_0 : in STD_LOGIC;
    started_reg_0 : in STD_LOGIC;
    trace_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timestamper__xdcDup__1\ : entity is "timestamper";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timestamper__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timestamper__xdcDup__1\ is
  signal error : STD_LOGIC;
  signal error_i_1_n_0 : STD_LOGIC;
  signal error_write : STD_LOGIC;
  signal event_buf_i : STD_LOGIC_VECTOR ( 50 downto 0 );
  signal event_valid_i : STD_LOGIC;
  signal fifo_i_n_56 : STD_LOGIC;
  signal full_i : STD_LOGIC;
  signal wr_rst_busy : STD_LOGIC;
  signal \^wtrace_event\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of error_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of write : label is "soft_lutpair109";
begin
  wtrace_event <= \^wtrace_event\;
error_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => event_valid_i,
      I1 => full_i,
      I2 => error,
      O => error_i_1_n_0
    );
error_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => error_i_1_n_0,
      Q => error,
      R => trace_rst
    );
error_write_reg: unisim.vcomponents.FDSE
     port map (
      C => trace_clk,
      CE => '1',
      D => fifo_i_n_56,
      Q => error_write,
      S => trace_rst
    );
\event_buf_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(0),
      Q => event_buf_i(0),
      R => '0'
    );
\event_buf_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(10),
      Q => event_buf_i(10),
      R => '0'
    );
\event_buf_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(11),
      Q => event_buf_i(11),
      R => '0'
    );
\event_buf_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(12),
      Q => event_buf_i(12),
      R => '0'
    );
\event_buf_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(13),
      Q => event_buf_i(13),
      R => '0'
    );
\event_buf_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(14),
      Q => event_buf_i(14),
      R => '0'
    );
\event_buf_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(15),
      Q => event_buf_i(15),
      R => '0'
    );
\event_buf_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(16),
      Q => event_buf_i(16),
      R => '0'
    );
\event_buf_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(17),
      Q => event_buf_i(17),
      R => '0'
    );
\event_buf_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(18),
      Q => event_buf_i(18),
      R => '0'
    );
\event_buf_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(19),
      Q => event_buf_i(19),
      R => '0'
    );
\event_buf_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(1),
      Q => event_buf_i(1),
      R => '0'
    );
\event_buf_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(20),
      Q => event_buf_i(20),
      R => '0'
    );
\event_buf_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(21),
      Q => event_buf_i(21),
      R => '0'
    );
\event_buf_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(22),
      Q => event_buf_i(22),
      R => '0'
    );
\event_buf_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(23),
      Q => event_buf_i(23),
      R => '0'
    );
\event_buf_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(24),
      Q => event_buf_i(24),
      R => '0'
    );
\event_buf_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(25),
      Q => event_buf_i(25),
      R => '0'
    );
\event_buf_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(26),
      Q => event_buf_i(26),
      R => '0'
    );
\event_buf_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(27),
      Q => event_buf_i(27),
      R => '0'
    );
\event_buf_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(28),
      Q => event_buf_i(28),
      R => '0'
    );
\event_buf_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(29),
      Q => event_buf_i(29),
      R => '0'
    );
\event_buf_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(2),
      Q => event_buf_i(2),
      R => '0'
    );
\event_buf_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(30),
      Q => event_buf_i(30),
      R => '0'
    );
\event_buf_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(31),
      Q => event_buf_i(31),
      R => '0'
    );
\event_buf_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(32),
      Q => event_buf_i(32),
      R => '0'
    );
\event_buf_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(33),
      Q => event_buf_i(33),
      R => '0'
    );
\event_buf_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(34),
      Q => event_buf_i(34),
      R => '0'
    );
\event_buf_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(35),
      Q => event_buf_i(35),
      R => '0'
    );
\event_buf_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(36),
      Q => event_buf_i(36),
      R => '0'
    );
\event_buf_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(37),
      Q => event_buf_i(37),
      R => '0'
    );
\event_buf_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(38),
      Q => event_buf_i(38),
      R => '0'
    );
\event_buf_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(39),
      Q => event_buf_i(39),
      R => '0'
    );
\event_buf_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(3),
      Q => event_buf_i(3),
      R => '0'
    );
\event_buf_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(40),
      Q => event_buf_i(40),
      R => '0'
    );
\event_buf_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(41),
      Q => event_buf_i(41),
      R => '0'
    );
\event_buf_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(42),
      Q => event_buf_i(42),
      R => '0'
    );
\event_buf_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(43),
      Q => event_buf_i(43),
      R => '0'
    );
\event_buf_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(44),
      Q => event_buf_i(44),
      R => '0'
    );
\event_buf_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(45),
      Q => event_buf_i(45),
      R => '0'
    );
\event_buf_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(46),
      Q => event_buf_i(49),
      R => '0'
    );
\event_buf_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(4),
      Q => event_buf_i(4),
      R => '0'
    );
\event_buf_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(47),
      Q => event_buf_i(50),
      R => '0'
    );
\event_buf_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(5),
      Q => event_buf_i(5),
      R => '0'
    );
\event_buf_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(6),
      Q => event_buf_i(6),
      R => '0'
    );
\event_buf_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(7),
      Q => event_buf_i(7),
      R => '0'
    );
\event_buf_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(8),
      Q => event_buf_i(8),
      R => '0'
    );
\event_buf_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => trace_clk,
      CE => E(0),
      D => D(9),
      Q => event_buf_i(9),
      R => '0'
    );
event_valid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => event_valid_i_reg_0,
      Q => event_valid_i,
      R => '0'
    );
fifo_i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_trace_fifo_i__xdcDup__1\
     port map (
      Q(47 downto 46) => event_buf_i(50 downto 49),
      Q(45 downto 0) => event_buf_i(45 downto 0),
      error => error,
      error_write => error_write,
      error_write_reg => fifo_i_n_56,
      full => full_i,
      rst => rst,
      rtrace_data(51 downto 0) => rtrace_data(51 downto 0),
      rtrace_read => rtrace_read,
      rtrace_valid => rtrace_valid,
      trace_clk => trace_clk,
      trace_rst => trace_rst,
      wr_rst_busy => wr_rst_busy,
      wtrace_event => \^wtrace_event\
    );
started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => trace_clk,
      CE => '1',
      D => started_reg_0,
      Q => started,
      R => '0'
    );
write: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => event_valid_i,
      I1 => error,
      I2 => error_write,
      I3 => wr_rst_busy,
      O => \^wtrace_event\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_master_monitor is
  port (
    rtrace_data : out STD_LOGIC_VECTOR ( 51 downto 0 );
    wtrace_event : out STD_LOGIC;
    wtrace_data : out STD_LOGIC_VECTOR ( 51 downto 0 );
    rtrace_event : out STD_LOGIC;
    write_going_on : out STD_LOGIC;
    read_going_on : out STD_LOGIC;
    \reg_i_reg[3]\ : out STD_LOGIC;
    rtrace_valid : out STD_LOGIC;
    wtrace_valid : out STD_LOGIC;
    trace_clk : in STD_LOGIC;
    rtrace_read : in STD_LOGIC;
    wtrace_read : in STD_LOGIC;
    mon_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    src_ff_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    trace_rst : in STD_LOGIC;
    write_going_on_reg_0 : in STD_LOGIC;
    read_going_on_reg_0 : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    First_Write_Flag : in STD_LOGIC;
    Last_Write_Flag : in STD_LOGIC;
    First_Read_Flag : in STD_LOGIC;
    Last_Read_Flag : in STD_LOGIC;
    Single_Burst_Write_flag : in STD_LOGIC;
    Single_Burst_Read_flag : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 45 downto 0 );
    \event_buf_i_reg[50]\ : in STD_LOGIC_VECTOR ( 45 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_master_monitor;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_master_monitor is
  signal any_event : STD_LOGIC;
  signal any_event_3 : STD_LOGIC;
  signal ep3_n_2 : STD_LOGIC;
  signal ep4_n_0 : STD_LOGIC;
  signal ep5_n_2 : STD_LOGIC;
  signal ep6_n_0 : STD_LOGIC;
  signal ep7_n_3 : STD_LOGIC;
  signal ep8_n_3 : STD_LOGIC;
  signal event_i : STD_LOGIC_VECTOR ( 49 to 49 );
  signal event_i_6 : STD_LOGIC_VECTOR ( 49 to 49 );
  signal \event_valid_i3__0\ : STD_LOGIC;
  signal \event_valid_i3__0_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal p_0_in_4 : STD_LOGIC;
  signal p_0_in_7 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in_2 : STD_LOGIC;
  signal p_1_in_5 : STD_LOGIC;
  signal p_1_in_8 : STD_LOGIC;
  signal started : STD_LOGIC;
  signal started_9 : STD_LOGIC;
  signal trace_cu : STD_LOGIC;
  signal trace_done : STD_LOGIC;
  signal trace_en_rd : STD_LOGIC;
  signal trace_en_wr : STD_LOGIC;
  signal ts_0i_n_52 : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of cdc_trace_cu : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of cdc_trace_cu : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of cdc_trace_cu : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of cdc_trace_cu : label is 1;
  attribute VERSION : integer;
  attribute VERSION of cdc_trace_cu : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of cdc_trace_cu : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of cdc_trace_cu : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_trace_en_rd : label is 4;
  attribute INIT_SYNC_FF of cdc_trace_en_rd : label is 0;
  attribute SIM_ASSERT_CHK of cdc_trace_en_rd : label is 0;
  attribute SRC_INPUT_REG of cdc_trace_en_rd : label is 1;
  attribute VERSION of cdc_trace_en_rd : label is 0;
  attribute XPM_CDC of cdc_trace_en_rd : label is "SINGLE";
  attribute XPM_MODULE of cdc_trace_en_rd : label is "TRUE";
  attribute DEST_SYNC_FF of cdc_trace_en_wr : label is 4;
  attribute INIT_SYNC_FF of cdc_trace_en_wr : label is 0;
  attribute SIM_ASSERT_CHK of cdc_trace_en_wr : label is 0;
  attribute SRC_INPUT_REG of cdc_trace_en_wr : label is 1;
  attribute VERSION of cdc_trace_en_wr : label is 0;
  attribute XPM_CDC of cdc_trace_en_wr : label is "SINGLE";
  attribute XPM_MODULE of cdc_trace_en_wr : label is "TRUE";
begin
cdc_trace_cu: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
     port map (
      dest_clk => trace_clk,
      dest_out => trace_cu,
      src_clk => mon_clk,
      src_in => src_ff_reg(0)
    );
cdc_trace_en_rd: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__4\
     port map (
      dest_clk => trace_clk,
      dest_out => trace_en_rd,
      src_clk => mon_clk,
      src_in => src_in
    );
cdc_trace_en_wr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__3\
     port map (
      dest_clk => trace_clk,
      dest_out => trace_en_wr,
      src_clk => mon_clk,
      src_in => src_in
    );
ep0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i
     port map (
      ap_done_reg => ap_done_reg,
      trace_clk => trace_clk,
      trace_done => trace_done
    );
ep3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_0
     port map (
      First_Write_Flag => First_Write_Flag,
      dest_out => trace_en_wr,
      \event_valid_i3__0\ => \event_valid_i3__0\,
      p_0_in => p_0_in,
      p_0_in_1 => p_0_in_4,
      p_1_in => p_1_in,
      p_1_in_0 => p_1_in_5,
      started => started_9,
      started_reg => trace_cu,
      \syncstages_ff_reg[3]\ => ep3_n_2,
      trace_clk => trace_clk,
      trace_done => trace_done
    );
ep4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_1
     port map (
      E(0) => any_event,
      Last_Write_Flag => Last_Write_Flag,
      dest_out => trace_en_wr,
      \event_valid_i3__0\ => \event_valid_i3__0\,
      event_valid_i_reg => trace_cu,
      started => started_9,
      \syncstages_ff_reg[3]\ => ep4_n_0,
      trace_clk => trace_clk,
      trace_done => trace_done
    );
ep5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_2
     port map (
      First_Read_Flag => First_Read_Flag,
      dest_out => trace_cu,
      \event_valid_i3__0\ => \event_valid_i3__0_0\,
      p_0_in => p_0_in_1,
      p_0_in_1 => p_0_in_7,
      p_1_in => p_1_in_2,
      p_1_in_0 => p_1_in_8,
      started => started,
      started_reg => trace_en_rd,
      \syncstages_ff_reg[3]\ => ep5_n_2,
      trace_clk => trace_clk,
      trace_done => trace_done
    );
ep6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_3
     port map (
      E(0) => any_event_3,
      Last_Read_Flag => Last_Read_Flag,
      dest_out => trace_en_rd,
      \event_valid_i3__0\ => \event_valid_i3__0_0\,
      event_valid_i_reg => trace_cu,
      started => started,
      \syncstages_ff_reg[3]\ => ep6_n_0,
      trace_clk => trace_clk,
      trace_done => trace_done
    );
ep7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_4
     port map (
      D(1) => event_i(49),
      D(0) => ep7_n_3,
      Single_Burst_Write_flag => Single_Burst_Write_flag,
      dest_out => trace_cu,
      p_0_in => p_0_in_4,
      p_0_in_1 => p_0_in,
      p_1_in => p_1_in_5,
      p_1_in_0 => p_1_in,
      started => started_9,
      trace_clk => trace_clk
    );
ep8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_5
     port map (
      D(1) => event_i_6(49),
      D(0) => ep8_n_3,
      Single_Burst_Read_flag => Single_Burst_Read_flag,
      dest_out => trace_cu,
      p_0_in => p_0_in_7,
      p_0_in_1 => p_0_in_1,
      p_1_in => p_1_in_8,
      p_1_in_0 => p_1_in_2,
      started => started,
      trace_clk => trace_clk
    );
ep_rst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Event_Pulse_i_6
     port map (
      mon_clk => mon_clk,
      \reg_i_reg[3]_0\ => \reg_i_reg[3]\,
      trace_rst => trace_rst
    );
read_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => read_going_on_reg_0,
      Q => read_going_on,
      R => '0'
    );
ts_0i: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timestamper__xdcDup__1\
     port map (
      D(47) => D(45),
      D(46) => event_i_6(49),
      D(45) => ep8_n_3,
      D(44 downto 0) => D(44 downto 0),
      E(0) => any_event_3,
      event_valid_i_reg_0 => ep6_n_0,
      rst => ts_0i_n_52,
      rtrace_data(51 downto 0) => rtrace_data(51 downto 0),
      rtrace_read => rtrace_read,
      rtrace_valid => rtrace_valid,
      started => started,
      started_reg_0 => ep5_n_2,
      trace_clk => trace_clk,
      trace_rst => trace_rst,
      wtrace_event => wtrace_event
    );
ts_1i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_timestamper
     port map (
      D(47) => \event_buf_i_reg[50]\(45),
      D(46) => event_i(49),
      D(45) => ep7_n_3,
      D(44 downto 0) => \event_buf_i_reg[50]\(44 downto 0),
      E(0) => any_event,
      event_valid_i_reg_0 => ep4_n_0,
      rst => ts_0i_n_52,
      rtrace_event => rtrace_event,
      started => started_9,
      started_reg_0 => ep3_n_2,
      trace_clk => trace_clk,
      trace_rst => trace_rst,
      wtrace_data(51 downto 0) => wtrace_data(51 downto 0),
      wtrace_read => wtrace_read,
      wtrace_valid => wtrace_valid
    );
write_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => mon_clk,
      CE => '1',
      D => write_going_on_reg_0,
      Q => write_going_on,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor is
  port (
    mon_clk : in STD_LOGIC;
    mon_resetn : in STD_LOGIC;
    m_axi_AWVALID : in STD_LOGIC;
    m_axi_AWREADY : in STD_LOGIC;
    m_axi_AWADDR : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AWREGION : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AWUSER : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_WVALID : in STD_LOGIC;
    m_axi_WREADY : in STD_LOGIC;
    m_axi_WDATA : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_WSTRB : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_WLAST : in STD_LOGIC;
    m_axi_WID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_WUSER : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_ARVALID : in STD_LOGIC;
    m_axi_ARREADY : in STD_LOGIC;
    m_axi_ARADDR : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ARREGION : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ARUSER : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_RVALID : in STD_LOGIC;
    m_axi_RREADY : in STD_LOGIC;
    m_axi_RDATA : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_RLAST : in STD_LOGIC;
    m_axi_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_RUSER : in STD_LOGIC_VECTOR ( 0 to 1 );
    m_axi_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_BVALID : in STD_LOGIC;
    m_axi_BREADY : in STD_LOGIC;
    m_axi_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_BUSER : in STD_LOGIC_VECTOR ( 0 to 1 );
    ap_continue : in STD_LOGIC;
    ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    trace_rst : in STD_LOGIC;
    rtrace_counter_overflow : in STD_LOGIC;
    rtrace_counter : in STD_LOGIC_VECTOR ( 44 downto 0 );
    rtrace_event : out STD_LOGIC;
    rtrace_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rtrace_valid : out STD_LOGIC;
    rtrace_read : in STD_LOGIC;
    wtrace_counter_overflow : in STD_LOGIC;
    wtrace_counter : in STD_LOGIC_VECTOR ( 44 downto 0 );
    wtrace_event : out STD_LOGIC;
    wtrace_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wtrace_valid : out STD_LOGIC;
    wtrace_read : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_awaddr_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awprot_mon : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid_mon : in STD_LOGIC;
    s_axi_awready_mon : in STD_LOGIC;
    s_axi_wdata_mon : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb_mon : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid_mon : in STD_LOGIC;
    s_axi_wready_mon : in STD_LOGIC;
    s_axi_bresp_mon : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid_mon : in STD_LOGIC;
    s_axi_bready_mon : in STD_LOGIC;
    s_axi_araddr_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arprot_mon : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid_mon : in STD_LOGIC;
    s_axi_arready_mon : in STD_LOGIC;
    s_axi_rdata_mon : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp_mon : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid_mon : in STD_LOGIC;
    s_axi_rready_mon : in STD_LOGIC
  );
  attribute ADDR_MAX : string;
  attribute ADDR_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute ADDR_MIN : string;
  attribute ADDR_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute ADDR_WIDTH : integer;
  attribute ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 64;
  attribute CAPTURE_BURSTS : integer;
  attribute CAPTURE_BURSTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 0;
  attribute COUNT_WIDTH : integer;
  attribute COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 64;
  attribute DATA_WIDTH : integer;
  attribute DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 1024;
  attribute ENABLE_ADDR_FILTER : integer;
  attribute ENABLE_ADDR_FILTER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 0;
  attribute ENABLE_COUNTERS : integer;
  attribute ENABLE_COUNTERS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 1;
  attribute ENABLE_DEBUG : integer;
  attribute ENABLE_DEBUG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 1;
  attribute ENABLE_TRACE : integer;
  attribute ENABLE_TRACE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 1;
  attribute EXT_MON_RST : integer;
  attribute EXT_MON_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 1;
  attribute EXT_TRACE_RST : integer;
  attribute EXT_TRACE_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 1;
  attribute ID_WIDTH : integer;
  attribute ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 1;
  attribute MODE_SDACCEL : integer;
  attribute MODE_SDACCEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 1;
  attribute MON_DATA_WIDTH : integer;
  attribute MON_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 2332;
  attribute NUM_REG_STAGES : integer;
  attribute NUM_REG_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 1;
  attribute READ_START_SELECT : string;
  attribute READ_START_SELECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is "Address";
  attribute READ_STOP_SELECT : string;
  attribute READ_STOP_SELECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is "Last Data";
  attribute TRACE_READ_ID : integer;
  attribute TRACE_READ_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 0;
  attribute TRACE_WRITE_ID : integer;
  attribute TRACE_WRITE_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 1;
  attribute USER_WIDTH : integer;
  attribute USER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is 0;
  attribute WRITE_START_SELECT : string;
  attribute WRITE_START_SELECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is "Address";
  attribute WRITE_STOP_SELECT : string;
  attribute WRITE_STOP_SELECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor : entity is "Last Data";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor is
  signal \<const0>\ : STD_LOGIC;
  signal ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Count_Out_i : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal First_Read_Flag : STD_LOGIC;
  signal First_Write_Flag : STD_LOGIC;
  signal \GEN_COUNTERS[1].acc_inst_0/Accum_i1_in\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \GEN_COUNTERS[2].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_COUNTERS[4].acc_inst_0/Accum_i1_in\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \GEN_COUNTERS[6].acc_inst_0/Accum_i1_in\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \GEN_COUNTERS[6].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_COUNTERS[7].acc_inst_0/Accum_i1_in\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \GEN_COUNTERS[7].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0/Accum_i\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \GEN_COUNTERS_EXT[3].acc_extnd_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[4].acc_extnd_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[5].acc_extnd_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_COUNTERS_EXT[6].acc_extnd_inst_0/p_0_in\ : STD_LOGIC;
  signal Last_Read_Address : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Last_Read_Data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Last_Read_Flag : STD_LOGIC;
  signal Last_Write_Address : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Last_Write_Data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Last_Write_Flag : STD_LOGIC;
  signal Lat_Sample_Reg : STD_LOGIC;
  signal Metrics_Cnt_En : STD_LOGIC;
  signal Mon_Write_Valid : STD_LOGIC;
  signal RDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Read_Beat : STD_LOGIC;
  signal Read_Beat_Cnt_En : STD_LOGIC;
  signal Read_Beat_Cnt_En0 : STD_LOGIC;
  signal Read_Byte_Cnt : STD_LOGIC_VECTOR ( 7 to 7 );
  signal Read_Latency_En : STD_LOGIC;
  signal Read_Outstanding : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Read_Outstanding_Int : STD_LOGIC;
  signal Read_Start : STD_LOGIC;
  signal Reset_On_Sample_Read : STD_LOGIC;
  signal Rtrans_Cnt_En : STD_LOGIC;
  signal Rtrans_Cnt_En0 : STD_LOGIC;
  signal Sample_Metric_Ram_Data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Single_Burst_Read_flag : STD_LOGIC;
  signal Single_Burst_Write_flag : STD_LOGIC;
  signal Trace_Control : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Write_Beat : STD_LOGIC;
  signal Write_Beat_Cnt_En : STD_LOGIC;
  signal Write_Beat_Cnt_En0 : STD_LOGIC;
  signal Write_Byte_Cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Write_Outstanding : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Write_Outstanding_Int : STD_LOGIC;
  signal Write_Start : STD_LOGIC;
  signal Wtrans_Cnt_En : STD_LOGIC;
  signal Wtrans_Cnt_En0 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal axi_lite_if_i_n_10 : STD_LOGIC;
  signal axi_lite_if_i_n_11 : STD_LOGIC;
  signal axi_lite_if_i_n_55 : STD_LOGIC;
  signal axi_lite_if_i_n_56 : STD_LOGIC;
  signal axi_lite_if_i_n_57 : STD_LOGIC;
  signal control_wr_en : STD_LOGIC;
  signal count_128_return : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal event_select_wr_en : STD_LOGIC;
  signal metric_counters_i_n_0 : STD_LOGIC;
  signal metric_counters_i_n_1 : STD_LOGIC;
  signal metric_counters_i_n_10 : STD_LOGIC;
  signal metric_counters_i_n_100 : STD_LOGIC;
  signal metric_counters_i_n_101 : STD_LOGIC;
  signal metric_counters_i_n_102 : STD_LOGIC;
  signal metric_counters_i_n_103 : STD_LOGIC;
  signal metric_counters_i_n_104 : STD_LOGIC;
  signal metric_counters_i_n_105 : STD_LOGIC;
  signal metric_counters_i_n_106 : STD_LOGIC;
  signal metric_counters_i_n_107 : STD_LOGIC;
  signal metric_counters_i_n_108 : STD_LOGIC;
  signal metric_counters_i_n_109 : STD_LOGIC;
  signal metric_counters_i_n_11 : STD_LOGIC;
  signal metric_counters_i_n_110 : STD_LOGIC;
  signal metric_counters_i_n_111 : STD_LOGIC;
  signal metric_counters_i_n_112 : STD_LOGIC;
  signal metric_counters_i_n_113 : STD_LOGIC;
  signal metric_counters_i_n_114 : STD_LOGIC;
  signal metric_counters_i_n_115 : STD_LOGIC;
  signal metric_counters_i_n_116 : STD_LOGIC;
  signal metric_counters_i_n_117 : STD_LOGIC;
  signal metric_counters_i_n_118 : STD_LOGIC;
  signal metric_counters_i_n_119 : STD_LOGIC;
  signal metric_counters_i_n_12 : STD_LOGIC;
  signal metric_counters_i_n_120 : STD_LOGIC;
  signal metric_counters_i_n_121 : STD_LOGIC;
  signal metric_counters_i_n_122 : STD_LOGIC;
  signal metric_counters_i_n_123 : STD_LOGIC;
  signal metric_counters_i_n_124 : STD_LOGIC;
  signal metric_counters_i_n_125 : STD_LOGIC;
  signal metric_counters_i_n_126 : STD_LOGIC;
  signal metric_counters_i_n_127 : STD_LOGIC;
  signal metric_counters_i_n_128 : STD_LOGIC;
  signal metric_counters_i_n_129 : STD_LOGIC;
  signal metric_counters_i_n_13 : STD_LOGIC;
  signal metric_counters_i_n_130 : STD_LOGIC;
  signal metric_counters_i_n_131 : STD_LOGIC;
  signal metric_counters_i_n_132 : STD_LOGIC;
  signal metric_counters_i_n_133 : STD_LOGIC;
  signal metric_counters_i_n_134 : STD_LOGIC;
  signal metric_counters_i_n_135 : STD_LOGIC;
  signal metric_counters_i_n_136 : STD_LOGIC;
  signal metric_counters_i_n_137 : STD_LOGIC;
  signal metric_counters_i_n_138 : STD_LOGIC;
  signal metric_counters_i_n_139 : STD_LOGIC;
  signal metric_counters_i_n_14 : STD_LOGIC;
  signal metric_counters_i_n_140 : STD_LOGIC;
  signal metric_counters_i_n_141 : STD_LOGIC;
  signal metric_counters_i_n_142 : STD_LOGIC;
  signal metric_counters_i_n_143 : STD_LOGIC;
  signal metric_counters_i_n_144 : STD_LOGIC;
  signal metric_counters_i_n_145 : STD_LOGIC;
  signal metric_counters_i_n_146 : STD_LOGIC;
  signal metric_counters_i_n_147 : STD_LOGIC;
  signal metric_counters_i_n_148 : STD_LOGIC;
  signal metric_counters_i_n_149 : STD_LOGIC;
  signal metric_counters_i_n_15 : STD_LOGIC;
  signal metric_counters_i_n_150 : STD_LOGIC;
  signal metric_counters_i_n_151 : STD_LOGIC;
  signal metric_counters_i_n_152 : STD_LOGIC;
  signal metric_counters_i_n_153 : STD_LOGIC;
  signal metric_counters_i_n_154 : STD_LOGIC;
  signal metric_counters_i_n_155 : STD_LOGIC;
  signal metric_counters_i_n_156 : STD_LOGIC;
  signal metric_counters_i_n_157 : STD_LOGIC;
  signal metric_counters_i_n_158 : STD_LOGIC;
  signal metric_counters_i_n_159 : STD_LOGIC;
  signal metric_counters_i_n_16 : STD_LOGIC;
  signal metric_counters_i_n_160 : STD_LOGIC;
  signal metric_counters_i_n_161 : STD_LOGIC;
  signal metric_counters_i_n_162 : STD_LOGIC;
  signal metric_counters_i_n_163 : STD_LOGIC;
  signal metric_counters_i_n_164 : STD_LOGIC;
  signal metric_counters_i_n_165 : STD_LOGIC;
  signal metric_counters_i_n_166 : STD_LOGIC;
  signal metric_counters_i_n_167 : STD_LOGIC;
  signal metric_counters_i_n_168 : STD_LOGIC;
  signal metric_counters_i_n_169 : STD_LOGIC;
  signal metric_counters_i_n_17 : STD_LOGIC;
  signal metric_counters_i_n_170 : STD_LOGIC;
  signal metric_counters_i_n_171 : STD_LOGIC;
  signal metric_counters_i_n_172 : STD_LOGIC;
  signal metric_counters_i_n_173 : STD_LOGIC;
  signal metric_counters_i_n_174 : STD_LOGIC;
  signal metric_counters_i_n_175 : STD_LOGIC;
  signal metric_counters_i_n_176 : STD_LOGIC;
  signal metric_counters_i_n_177 : STD_LOGIC;
  signal metric_counters_i_n_178 : STD_LOGIC;
  signal metric_counters_i_n_179 : STD_LOGIC;
  signal metric_counters_i_n_18 : STD_LOGIC;
  signal metric_counters_i_n_180 : STD_LOGIC;
  signal metric_counters_i_n_181 : STD_LOGIC;
  signal metric_counters_i_n_182 : STD_LOGIC;
  signal metric_counters_i_n_183 : STD_LOGIC;
  signal metric_counters_i_n_184 : STD_LOGIC;
  signal metric_counters_i_n_185 : STD_LOGIC;
  signal metric_counters_i_n_186 : STD_LOGIC;
  signal metric_counters_i_n_187 : STD_LOGIC;
  signal metric_counters_i_n_188 : STD_LOGIC;
  signal metric_counters_i_n_189 : STD_LOGIC;
  signal metric_counters_i_n_19 : STD_LOGIC;
  signal metric_counters_i_n_190 : STD_LOGIC;
  signal metric_counters_i_n_191 : STD_LOGIC;
  signal metric_counters_i_n_192 : STD_LOGIC;
  signal metric_counters_i_n_193 : STD_LOGIC;
  signal metric_counters_i_n_194 : STD_LOGIC;
  signal metric_counters_i_n_195 : STD_LOGIC;
  signal metric_counters_i_n_196 : STD_LOGIC;
  signal metric_counters_i_n_197 : STD_LOGIC;
  signal metric_counters_i_n_198 : STD_LOGIC;
  signal metric_counters_i_n_199 : STD_LOGIC;
  signal metric_counters_i_n_2 : STD_LOGIC;
  signal metric_counters_i_n_20 : STD_LOGIC;
  signal metric_counters_i_n_200 : STD_LOGIC;
  signal metric_counters_i_n_201 : STD_LOGIC;
  signal metric_counters_i_n_202 : STD_LOGIC;
  signal metric_counters_i_n_203 : STD_LOGIC;
  signal metric_counters_i_n_204 : STD_LOGIC;
  signal metric_counters_i_n_205 : STD_LOGIC;
  signal metric_counters_i_n_206 : STD_LOGIC;
  signal metric_counters_i_n_207 : STD_LOGIC;
  signal metric_counters_i_n_208 : STD_LOGIC;
  signal metric_counters_i_n_209 : STD_LOGIC;
  signal metric_counters_i_n_21 : STD_LOGIC;
  signal metric_counters_i_n_210 : STD_LOGIC;
  signal metric_counters_i_n_211 : STD_LOGIC;
  signal metric_counters_i_n_212 : STD_LOGIC;
  signal metric_counters_i_n_213 : STD_LOGIC;
  signal metric_counters_i_n_214 : STD_LOGIC;
  signal metric_counters_i_n_215 : STD_LOGIC;
  signal metric_counters_i_n_216 : STD_LOGIC;
  signal metric_counters_i_n_217 : STD_LOGIC;
  signal metric_counters_i_n_218 : STD_LOGIC;
  signal metric_counters_i_n_219 : STD_LOGIC;
  signal metric_counters_i_n_22 : STD_LOGIC;
  signal metric_counters_i_n_220 : STD_LOGIC;
  signal metric_counters_i_n_221 : STD_LOGIC;
  signal metric_counters_i_n_222 : STD_LOGIC;
  signal metric_counters_i_n_223 : STD_LOGIC;
  signal metric_counters_i_n_224 : STD_LOGIC;
  signal metric_counters_i_n_225 : STD_LOGIC;
  signal metric_counters_i_n_226 : STD_LOGIC;
  signal metric_counters_i_n_227 : STD_LOGIC;
  signal metric_counters_i_n_228 : STD_LOGIC;
  signal metric_counters_i_n_229 : STD_LOGIC;
  signal metric_counters_i_n_23 : STD_LOGIC;
  signal metric_counters_i_n_230 : STD_LOGIC;
  signal metric_counters_i_n_231 : STD_LOGIC;
  signal metric_counters_i_n_232 : STD_LOGIC;
  signal metric_counters_i_n_233 : STD_LOGIC;
  signal metric_counters_i_n_234 : STD_LOGIC;
  signal metric_counters_i_n_235 : STD_LOGIC;
  signal metric_counters_i_n_236 : STD_LOGIC;
  signal metric_counters_i_n_237 : STD_LOGIC;
  signal metric_counters_i_n_238 : STD_LOGIC;
  signal metric_counters_i_n_239 : STD_LOGIC;
  signal metric_counters_i_n_24 : STD_LOGIC;
  signal metric_counters_i_n_240 : STD_LOGIC;
  signal metric_counters_i_n_241 : STD_LOGIC;
  signal metric_counters_i_n_242 : STD_LOGIC;
  signal metric_counters_i_n_243 : STD_LOGIC;
  signal metric_counters_i_n_244 : STD_LOGIC;
  signal metric_counters_i_n_245 : STD_LOGIC;
  signal metric_counters_i_n_246 : STD_LOGIC;
  signal metric_counters_i_n_247 : STD_LOGIC;
  signal metric_counters_i_n_248 : STD_LOGIC;
  signal metric_counters_i_n_249 : STD_LOGIC;
  signal metric_counters_i_n_25 : STD_LOGIC;
  signal metric_counters_i_n_250 : STD_LOGIC;
  signal metric_counters_i_n_251 : STD_LOGIC;
  signal metric_counters_i_n_252 : STD_LOGIC;
  signal metric_counters_i_n_253 : STD_LOGIC;
  signal metric_counters_i_n_254 : STD_LOGIC;
  signal metric_counters_i_n_255 : STD_LOGIC;
  signal metric_counters_i_n_26 : STD_LOGIC;
  signal metric_counters_i_n_27 : STD_LOGIC;
  signal metric_counters_i_n_28 : STD_LOGIC;
  signal metric_counters_i_n_29 : STD_LOGIC;
  signal metric_counters_i_n_3 : STD_LOGIC;
  signal metric_counters_i_n_30 : STD_LOGIC;
  signal metric_counters_i_n_31 : STD_LOGIC;
  signal metric_counters_i_n_32 : STD_LOGIC;
  signal metric_counters_i_n_33 : STD_LOGIC;
  signal metric_counters_i_n_34 : STD_LOGIC;
  signal metric_counters_i_n_35 : STD_LOGIC;
  signal metric_counters_i_n_36 : STD_LOGIC;
  signal metric_counters_i_n_37 : STD_LOGIC;
  signal metric_counters_i_n_38 : STD_LOGIC;
  signal metric_counters_i_n_39 : STD_LOGIC;
  signal metric_counters_i_n_4 : STD_LOGIC;
  signal metric_counters_i_n_40 : STD_LOGIC;
  signal metric_counters_i_n_41 : STD_LOGIC;
  signal metric_counters_i_n_42 : STD_LOGIC;
  signal metric_counters_i_n_43 : STD_LOGIC;
  signal metric_counters_i_n_44 : STD_LOGIC;
  signal metric_counters_i_n_45 : STD_LOGIC;
  signal metric_counters_i_n_46 : STD_LOGIC;
  signal metric_counters_i_n_47 : STD_LOGIC;
  signal metric_counters_i_n_48 : STD_LOGIC;
  signal metric_counters_i_n_49 : STD_LOGIC;
  signal metric_counters_i_n_5 : STD_LOGIC;
  signal metric_counters_i_n_50 : STD_LOGIC;
  signal metric_counters_i_n_51 : STD_LOGIC;
  signal metric_counters_i_n_52 : STD_LOGIC;
  signal metric_counters_i_n_53 : STD_LOGIC;
  signal metric_counters_i_n_54 : STD_LOGIC;
  signal metric_counters_i_n_55 : STD_LOGIC;
  signal metric_counters_i_n_56 : STD_LOGIC;
  signal metric_counters_i_n_57 : STD_LOGIC;
  signal metric_counters_i_n_58 : STD_LOGIC;
  signal metric_counters_i_n_59 : STD_LOGIC;
  signal metric_counters_i_n_6 : STD_LOGIC;
  signal metric_counters_i_n_60 : STD_LOGIC;
  signal metric_counters_i_n_61 : STD_LOGIC;
  signal metric_counters_i_n_62 : STD_LOGIC;
  signal metric_counters_i_n_63 : STD_LOGIC;
  signal metric_counters_i_n_64 : STD_LOGIC;
  signal metric_counters_i_n_65 : STD_LOGIC;
  signal metric_counters_i_n_66 : STD_LOGIC;
  signal metric_counters_i_n_67 : STD_LOGIC;
  signal metric_counters_i_n_68 : STD_LOGIC;
  signal metric_counters_i_n_69 : STD_LOGIC;
  signal metric_counters_i_n_7 : STD_LOGIC;
  signal metric_counters_i_n_70 : STD_LOGIC;
  signal metric_counters_i_n_71 : STD_LOGIC;
  signal metric_counters_i_n_72 : STD_LOGIC;
  signal metric_counters_i_n_73 : STD_LOGIC;
  signal metric_counters_i_n_74 : STD_LOGIC;
  signal metric_counters_i_n_75 : STD_LOGIC;
  signal metric_counters_i_n_76 : STD_LOGIC;
  signal metric_counters_i_n_77 : STD_LOGIC;
  signal metric_counters_i_n_78 : STD_LOGIC;
  signal metric_counters_i_n_79 : STD_LOGIC;
  signal metric_counters_i_n_8 : STD_LOGIC;
  signal metric_counters_i_n_80 : STD_LOGIC;
  signal metric_counters_i_n_81 : STD_LOGIC;
  signal metric_counters_i_n_82 : STD_LOGIC;
  signal metric_counters_i_n_83 : STD_LOGIC;
  signal metric_counters_i_n_84 : STD_LOGIC;
  signal metric_counters_i_n_85 : STD_LOGIC;
  signal metric_counters_i_n_86 : STD_LOGIC;
  signal metric_counters_i_n_87 : STD_LOGIC;
  signal metric_counters_i_n_88 : STD_LOGIC;
  signal metric_counters_i_n_89 : STD_LOGIC;
  signal metric_counters_i_n_9 : STD_LOGIC;
  signal metric_counters_i_n_90 : STD_LOGIC;
  signal metric_counters_i_n_91 : STD_LOGIC;
  signal metric_counters_i_n_92 : STD_LOGIC;
  signal metric_counters_i_n_93 : STD_LOGIC;
  signal metric_counters_i_n_94 : STD_LOGIC;
  signal metric_counters_i_n_95 : STD_LOGIC;
  signal metric_counters_i_n_96 : STD_LOGIC;
  signal metric_counters_i_n_97 : STD_LOGIC;
  signal metric_counters_i_n_98 : STD_LOGIC;
  signal metric_counters_i_n_99 : STD_LOGIC;
  signal mon_register_i_n_11 : STD_LOGIC;
  signal mon_register_i_n_20 : STD_LOGIC;
  signal mon_register_i_n_21 : STD_LOGIC;
  signal mon_register_i_n_22 : STD_LOGIC;
  signal mon_register_i_n_23 : STD_LOGIC;
  signal mon_register_i_n_24 : STD_LOGIC;
  signal mon_register_i_n_25 : STD_LOGIC;
  signal mon_register_i_n_26 : STD_LOGIC;
  signal mon_register_i_n_27 : STD_LOGIC;
  signal mon_register_i_n_28 : STD_LOGIC;
  signal mon_register_i_n_29 : STD_LOGIC;
  signal mon_register_i_n_30 : STD_LOGIC;
  signal mon_register_i_n_31 : STD_LOGIC;
  signal mon_register_i_n_32 : STD_LOGIC;
  signal mon_register_i_n_33 : STD_LOGIC;
  signal mon_register_i_n_5 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_1_in_0 : STD_LOGIC;
  signal read_going_on : STD_LOGIC;
  signal register_select : STD_LOGIC_VECTOR ( 1 to 1 );
  signal registers_i_n_138 : STD_LOGIC;
  signal registers_i_n_172 : STD_LOGIC;
  signal registers_i_n_173 : STD_LOGIC;
  signal \^rtrace_data\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal sample_time_diff_reg : STD_LOGIC;
  signal slv_reg_addr : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal slv_reg_addr_vld : STD_LOGIC;
  signal slv_reg_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal slv_reg_in_vld : STD_LOGIC;
  signal slv_reg_out_vld : STD_LOGIC;
  signal t_ctrl : STD_LOGIC_VECTOR ( 1 to 1 );
  signal trace_control_wr_en : STD_LOGIC;
  signal trace_i_n_108 : STD_LOGIC;
  signal write_going_on : STD_LOGIC;
  signal \^wtrace_data\ : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  rtrace_data(63 downto 61) <= \^rtrace_data\(63 downto 61);
  rtrace_data(60) <= \<const0>\;
  rtrace_data(59) <= \<const0>\;
  rtrace_data(58) <= \<const0>\;
  rtrace_data(57) <= \<const0>\;
  rtrace_data(56) <= \<const0>\;
  rtrace_data(55) <= \<const0>\;
  rtrace_data(54) <= \<const0>\;
  rtrace_data(53) <= \<const0>\;
  rtrace_data(52) <= \<const0>\;
  rtrace_data(51) <= \<const0>\;
  rtrace_data(50) <= \<const0>\;
  rtrace_data(49) <= \<const0>\;
  rtrace_data(48 downto 0) <= \^rtrace_data\(48 downto 0);
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \^s_axi_rvalid\;
  wtrace_data(63 downto 61) <= \^wtrace_data\(63 downto 61);
  wtrace_data(60) <= \<const0>\;
  wtrace_data(59) <= \<const0>\;
  wtrace_data(58) <= \<const0>\;
  wtrace_data(57) <= \<const0>\;
  wtrace_data(56) <= \<const0>\;
  wtrace_data(55) <= \<const0>\;
  wtrace_data(54) <= \<const0>\;
  wtrace_data(53) <= \<const0>\;
  wtrace_data(52) <= \<const0>\;
  wtrace_data(51) <= \<const0>\;
  wtrace_data(50) <= \<const0>\;
  wtrace_data(49) <= \<const0>\;
  wtrace_data(48 downto 0) <= \^wtrace_data\(48 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
axi_lite_if_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXI_LITE_IF
     port map (
      Count_Out_i(30 downto 0) => Count_Out_i(31 downto 1),
      D(4 downto 1) => p_0_out(5 downto 2),
      D(0) => p_0_out(0),
      E(0) => sample_time_diff_reg,
      Q(31 downto 0) => slv_reg_in(31 downto 0),
      Reset_On_Sample_Read => Reset_On_Sample_Read,
      SR(0) => p_0_in,
      \axi_rdata_reg[31]_0\(0) => slv_reg_in_vld,
      axi_rvalid_reg_0 => registers_i_n_172,
      axi_wready_reg_0 => axi_lite_if_i_n_10,
      control_wr_en => control_wr_en,
      mon_clk => mon_clk,
      mon_resetn => mon_resetn,
      p_1_in => p_1_in_0,
      register_select(0) => register_select(1),
      \register_select_reg[1]\(0) => Lat_Sample_Reg,
      \register_select_reg[3]\ => registers_i_n_138,
      s_axi_araddr(7 downto 0) => s_axi_araddr(7 downto 0),
      \s_axi_araddr[1]\(30 downto 0) => p_1_in(31 downto 1),
      s_axi_araddr_5_sp_1 => axi_lite_if_i_n_57,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_arvalid_0 => axi_lite_if_i_n_11,
      s_axi_awaddr(7 downto 0) => s_axi_awaddr(7 downto 0),
      \s_axi_awaddr[3]\(0) => trace_control_wr_en,
      \s_axi_awaddr[3]_0\(0) => event_select_wr_en,
      s_axi_awaddr_2_sp_1 => axi_lite_if_i_n_55,
      s_axi_awaddr_6_sp_1 => axi_lite_if_i_n_56,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rvalid => \^s_axi_rvalid\,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      slv_reg_addr(3) => slv_reg_addr(6),
      slv_reg_addr(2 downto 0) => slv_reg_addr(4 downto 2),
      slv_reg_addr_vld => slv_reg_addr_vld,
      slv_reg_out_vld => slv_reg_out_vld
    );
metric_calc_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_calc
     port map (
      \Accum_i_reg[63]\(63 downto 0) => \GEN_COUNTERS[7].acc_inst_0/Accum_i1_in\(63 downto 0),
      \Accum_i_reg[63]_0\(63) => metric_counters_i_n_192,
      \Accum_i_reg[63]_0\(62) => metric_counters_i_n_193,
      \Accum_i_reg[63]_0\(61) => metric_counters_i_n_194,
      \Accum_i_reg[63]_0\(60) => metric_counters_i_n_195,
      \Accum_i_reg[63]_0\(59) => metric_counters_i_n_196,
      \Accum_i_reg[63]_0\(58) => metric_counters_i_n_197,
      \Accum_i_reg[63]_0\(57) => metric_counters_i_n_198,
      \Accum_i_reg[63]_0\(56) => metric_counters_i_n_199,
      \Accum_i_reg[63]_0\(55) => metric_counters_i_n_200,
      \Accum_i_reg[63]_0\(54) => metric_counters_i_n_201,
      \Accum_i_reg[63]_0\(53) => metric_counters_i_n_202,
      \Accum_i_reg[63]_0\(52) => metric_counters_i_n_203,
      \Accum_i_reg[63]_0\(51) => metric_counters_i_n_204,
      \Accum_i_reg[63]_0\(50) => metric_counters_i_n_205,
      \Accum_i_reg[63]_0\(49) => metric_counters_i_n_206,
      \Accum_i_reg[63]_0\(48) => metric_counters_i_n_207,
      \Accum_i_reg[63]_0\(47) => metric_counters_i_n_208,
      \Accum_i_reg[63]_0\(46) => metric_counters_i_n_209,
      \Accum_i_reg[63]_0\(45) => metric_counters_i_n_210,
      \Accum_i_reg[63]_0\(44) => metric_counters_i_n_211,
      \Accum_i_reg[63]_0\(43) => metric_counters_i_n_212,
      \Accum_i_reg[63]_0\(42) => metric_counters_i_n_213,
      \Accum_i_reg[63]_0\(41) => metric_counters_i_n_214,
      \Accum_i_reg[63]_0\(40) => metric_counters_i_n_215,
      \Accum_i_reg[63]_0\(39) => metric_counters_i_n_216,
      \Accum_i_reg[63]_0\(38) => metric_counters_i_n_217,
      \Accum_i_reg[63]_0\(37) => metric_counters_i_n_218,
      \Accum_i_reg[63]_0\(36) => metric_counters_i_n_219,
      \Accum_i_reg[63]_0\(35) => metric_counters_i_n_220,
      \Accum_i_reg[63]_0\(34) => metric_counters_i_n_221,
      \Accum_i_reg[63]_0\(33) => metric_counters_i_n_222,
      \Accum_i_reg[63]_0\(32) => metric_counters_i_n_223,
      \Accum_i_reg[63]_0\(31) => metric_counters_i_n_224,
      \Accum_i_reg[63]_0\(30) => metric_counters_i_n_225,
      \Accum_i_reg[63]_0\(29) => metric_counters_i_n_226,
      \Accum_i_reg[63]_0\(28) => metric_counters_i_n_227,
      \Accum_i_reg[63]_0\(27) => metric_counters_i_n_228,
      \Accum_i_reg[63]_0\(26) => metric_counters_i_n_229,
      \Accum_i_reg[63]_0\(25) => metric_counters_i_n_230,
      \Accum_i_reg[63]_0\(24) => metric_counters_i_n_231,
      \Accum_i_reg[63]_0\(23) => metric_counters_i_n_232,
      \Accum_i_reg[63]_0\(22) => metric_counters_i_n_233,
      \Accum_i_reg[63]_0\(21) => metric_counters_i_n_234,
      \Accum_i_reg[63]_0\(20) => metric_counters_i_n_235,
      \Accum_i_reg[63]_0\(19) => metric_counters_i_n_236,
      \Accum_i_reg[63]_0\(18) => metric_counters_i_n_237,
      \Accum_i_reg[63]_0\(17) => metric_counters_i_n_238,
      \Accum_i_reg[63]_0\(16) => metric_counters_i_n_239,
      \Accum_i_reg[63]_0\(15) => metric_counters_i_n_240,
      \Accum_i_reg[63]_0\(14) => metric_counters_i_n_241,
      \Accum_i_reg[63]_0\(13) => metric_counters_i_n_242,
      \Accum_i_reg[63]_0\(12) => metric_counters_i_n_243,
      \Accum_i_reg[63]_0\(11) => metric_counters_i_n_244,
      \Accum_i_reg[63]_0\(10) => metric_counters_i_n_245,
      \Accum_i_reg[63]_0\(9) => metric_counters_i_n_246,
      \Accum_i_reg[63]_0\(8) => metric_counters_i_n_247,
      \Accum_i_reg[63]_0\(7) => metric_counters_i_n_248,
      \Accum_i_reg[63]_0\(6) => metric_counters_i_n_249,
      \Accum_i_reg[63]_0\(5) => metric_counters_i_n_250,
      \Accum_i_reg[63]_0\(4) => metric_counters_i_n_251,
      \Accum_i_reg[63]_0\(3) => metric_counters_i_n_252,
      \Accum_i_reg[63]_0\(2) => metric_counters_i_n_253,
      \Accum_i_reg[63]_0\(1) => metric_counters_i_n_254,
      \Accum_i_reg[63]_0\(0) => metric_counters_i_n_255,
      D(63 downto 0) => \GEN_COUNTERS[6].acc_inst_0/Accum_i1_in\(63 downto 0),
      E(0) => Write_Start,
      \GEN_DEBUG.Last_Read_Address_Int_reg[63]_0\(63 downto 0) => Last_Read_Address(63 downto 0),
      \GEN_DEBUG.Last_Read_Address_Int_reg[63]_1\(0) => Read_Start,
      \GEN_DEBUG.Last_Read_Data_Int_reg[63]_0\(63 downto 0) => Last_Read_Data(63 downto 0),
      \GEN_DEBUG.Last_Read_Data_Int_reg[63]_1\(0) => Read_Beat,
      \GEN_DEBUG.Last_Write_Address_Int_reg[63]_0\(63 downto 0) => Last_Write_Address(63 downto 0),
      \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(255 downto 192) => AWADDR(63 downto 0),
      \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(191 downto 128) => WDATA(63 downto 0),
      \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(127 downto 64) => ARADDR(63 downto 0),
      \GEN_DEBUG.Last_Write_Address_Int_reg[63]_1\(63 downto 0) => RDATA(63 downto 0),
      \GEN_DEBUG.Last_Write_Data_Int_reg[63]_0\(63 downto 0) => Last_Write_Data(63 downto 0),
      \GEN_DEBUG.Last_Write_Data_Int_reg[63]_1\(0) => Write_Beat,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_0\(7 downto 0) => Read_Outstanding(7 downto 0),
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_1\(0) => Read_Outstanding_Int,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(6) => mon_register_i_n_20,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(5) => mon_register_i_n_21,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(4) => mon_register_i_n_22,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(3) => mon_register_i_n_23,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(2) => mon_register_i_n_24,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(1) => mon_register_i_n_25,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]_2\(0) => mon_register_i_n_26,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_0\(7 downto 0) => Write_Outstanding(7 downto 0),
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_1\(0) => Write_Outstanding_Int,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(6) => mon_register_i_n_27,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(5) => mon_register_i_n_28,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(4) => mon_register_i_n_29,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(3) => mon_register_i_n_30,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(2) => mon_register_i_n_31,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(1) => mon_register_i_n_32,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]_2\(0) => mon_register_i_n_33,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(63) => metric_counters_i_n_128,
      Q(62) => metric_counters_i_n_129,
      Q(61) => metric_counters_i_n_130,
      Q(60) => metric_counters_i_n_131,
      Q(59) => metric_counters_i_n_132,
      Q(58) => metric_counters_i_n_133,
      Q(57) => metric_counters_i_n_134,
      Q(56) => metric_counters_i_n_135,
      Q(55) => metric_counters_i_n_136,
      Q(54) => metric_counters_i_n_137,
      Q(53) => metric_counters_i_n_138,
      Q(52) => metric_counters_i_n_139,
      Q(51) => metric_counters_i_n_140,
      Q(50) => metric_counters_i_n_141,
      Q(49) => metric_counters_i_n_142,
      Q(48) => metric_counters_i_n_143,
      Q(47) => metric_counters_i_n_144,
      Q(46) => metric_counters_i_n_145,
      Q(45) => metric_counters_i_n_146,
      Q(44) => metric_counters_i_n_147,
      Q(43) => metric_counters_i_n_148,
      Q(42) => metric_counters_i_n_149,
      Q(41) => metric_counters_i_n_150,
      Q(40) => metric_counters_i_n_151,
      Q(39) => metric_counters_i_n_152,
      Q(38) => metric_counters_i_n_153,
      Q(37) => metric_counters_i_n_154,
      Q(36) => metric_counters_i_n_155,
      Q(35) => metric_counters_i_n_156,
      Q(34) => metric_counters_i_n_157,
      Q(33) => metric_counters_i_n_158,
      Q(32) => metric_counters_i_n_159,
      Q(31) => metric_counters_i_n_160,
      Q(30) => metric_counters_i_n_161,
      Q(29) => metric_counters_i_n_162,
      Q(28) => metric_counters_i_n_163,
      Q(27) => metric_counters_i_n_164,
      Q(26) => metric_counters_i_n_165,
      Q(25) => metric_counters_i_n_166,
      Q(24) => metric_counters_i_n_167,
      Q(23) => metric_counters_i_n_168,
      Q(22) => metric_counters_i_n_169,
      Q(21) => metric_counters_i_n_170,
      Q(20) => metric_counters_i_n_171,
      Q(19) => metric_counters_i_n_172,
      Q(18) => metric_counters_i_n_173,
      Q(17) => metric_counters_i_n_174,
      Q(16) => metric_counters_i_n_175,
      Q(15) => metric_counters_i_n_176,
      Q(14) => metric_counters_i_n_177,
      Q(13) => metric_counters_i_n_178,
      Q(12) => metric_counters_i_n_179,
      Q(11) => metric_counters_i_n_180,
      Q(10) => metric_counters_i_n_181,
      Q(9) => metric_counters_i_n_182,
      Q(8) => metric_counters_i_n_183,
      Q(7) => metric_counters_i_n_184,
      Q(6) => metric_counters_i_n_185,
      Q(5) => metric_counters_i_n_186,
      Q(4) => metric_counters_i_n_187,
      Q(3) => metric_counters_i_n_188,
      Q(2) => metric_counters_i_n_189,
      Q(1) => metric_counters_i_n_190,
      Q(0) => metric_counters_i_n_191,
      Read_Beat_Cnt_En => Read_Beat_Cnt_En,
      Read_Beat_Cnt_En0 => Read_Beat_Cnt_En0,
      Read_Byte_Cnt(0) => Read_Byte_Cnt(7),
      Read_Latency_En => Read_Latency_En,
      Rtrans_Cnt_En => Rtrans_Cnt_En,
      Rtrans_Cnt_En0 => Rtrans_Cnt_En0,
      SR(0) => registers_i_n_173,
      Write_Beat_Cnt_En => Write_Beat_Cnt_En,
      Write_Beat_Cnt_En0 => Write_Beat_Cnt_En0,
      \Write_Byte_Cnt_reg[7]_0\(7 downto 0) => Write_Byte_Cnt(7 downto 0),
      \Write_Byte_Cnt_reg[7]_1\(7 downto 0) => count_128_return(7 downto 0),
      Wtrans_Cnt_En => Wtrans_Cnt_En,
      Wtrans_Cnt_En0 => Wtrans_Cnt_En0,
      mon_clk => mon_clk,
      p_0_in => \GEN_COUNTERS[6].acc_inst_0/p_0_in\,
      p_0_in_0 => \GEN_COUNTERS[7].acc_inst_0/p_0_in\
    );
metric_counters_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_metric_counters
     port map (
      \Accum_i_reg[0]\(0) => \GEN_COUNTERS[6].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_0\(0) => \GEN_COUNTERS[7].acc_inst_0/p_0_in\,
      \Accum_i_reg[23]\(7 downto 0) => Write_Outstanding(7 downto 0),
      \Accum_i_reg[63]\(63) => metric_counters_i_n_64,
      \Accum_i_reg[63]\(62) => metric_counters_i_n_65,
      \Accum_i_reg[63]\(61) => metric_counters_i_n_66,
      \Accum_i_reg[63]\(60) => metric_counters_i_n_67,
      \Accum_i_reg[63]\(59) => metric_counters_i_n_68,
      \Accum_i_reg[63]\(58) => metric_counters_i_n_69,
      \Accum_i_reg[63]\(57) => metric_counters_i_n_70,
      \Accum_i_reg[63]\(56) => metric_counters_i_n_71,
      \Accum_i_reg[63]\(55) => metric_counters_i_n_72,
      \Accum_i_reg[63]\(54) => metric_counters_i_n_73,
      \Accum_i_reg[63]\(53) => metric_counters_i_n_74,
      \Accum_i_reg[63]\(52) => metric_counters_i_n_75,
      \Accum_i_reg[63]\(51) => metric_counters_i_n_76,
      \Accum_i_reg[63]\(50) => metric_counters_i_n_77,
      \Accum_i_reg[63]\(49) => metric_counters_i_n_78,
      \Accum_i_reg[63]\(48) => metric_counters_i_n_79,
      \Accum_i_reg[63]\(47) => metric_counters_i_n_80,
      \Accum_i_reg[63]\(46) => metric_counters_i_n_81,
      \Accum_i_reg[63]\(45) => metric_counters_i_n_82,
      \Accum_i_reg[63]\(44) => metric_counters_i_n_83,
      \Accum_i_reg[63]\(43) => metric_counters_i_n_84,
      \Accum_i_reg[63]\(42) => metric_counters_i_n_85,
      \Accum_i_reg[63]\(41) => metric_counters_i_n_86,
      \Accum_i_reg[63]\(40) => metric_counters_i_n_87,
      \Accum_i_reg[63]\(39) => metric_counters_i_n_88,
      \Accum_i_reg[63]\(38) => metric_counters_i_n_89,
      \Accum_i_reg[63]\(37) => metric_counters_i_n_90,
      \Accum_i_reg[63]\(36) => metric_counters_i_n_91,
      \Accum_i_reg[63]\(35) => metric_counters_i_n_92,
      \Accum_i_reg[63]\(34) => metric_counters_i_n_93,
      \Accum_i_reg[63]\(33) => metric_counters_i_n_94,
      \Accum_i_reg[63]\(32) => metric_counters_i_n_95,
      \Accum_i_reg[63]\(31) => metric_counters_i_n_96,
      \Accum_i_reg[63]\(30) => metric_counters_i_n_97,
      \Accum_i_reg[63]\(29) => metric_counters_i_n_98,
      \Accum_i_reg[63]\(28) => metric_counters_i_n_99,
      \Accum_i_reg[63]\(27) => metric_counters_i_n_100,
      \Accum_i_reg[63]\(26) => metric_counters_i_n_101,
      \Accum_i_reg[63]\(25) => metric_counters_i_n_102,
      \Accum_i_reg[63]\(24) => metric_counters_i_n_103,
      \Accum_i_reg[63]\(23) => metric_counters_i_n_104,
      \Accum_i_reg[63]\(22) => metric_counters_i_n_105,
      \Accum_i_reg[63]\(21) => metric_counters_i_n_106,
      \Accum_i_reg[63]\(20) => metric_counters_i_n_107,
      \Accum_i_reg[63]\(19) => metric_counters_i_n_108,
      \Accum_i_reg[63]\(18) => metric_counters_i_n_109,
      \Accum_i_reg[63]\(17) => metric_counters_i_n_110,
      \Accum_i_reg[63]\(16) => metric_counters_i_n_111,
      \Accum_i_reg[63]\(15) => metric_counters_i_n_112,
      \Accum_i_reg[63]\(14) => metric_counters_i_n_113,
      \Accum_i_reg[63]\(13) => metric_counters_i_n_114,
      \Accum_i_reg[63]\(12) => metric_counters_i_n_115,
      \Accum_i_reg[63]\(11) => metric_counters_i_n_116,
      \Accum_i_reg[63]\(10) => metric_counters_i_n_117,
      \Accum_i_reg[63]\(9) => metric_counters_i_n_118,
      \Accum_i_reg[63]\(8) => metric_counters_i_n_119,
      \Accum_i_reg[63]\(7) => metric_counters_i_n_120,
      \Accum_i_reg[63]\(6) => metric_counters_i_n_121,
      \Accum_i_reg[63]\(5) => metric_counters_i_n_122,
      \Accum_i_reg[63]\(4) => metric_counters_i_n_123,
      \Accum_i_reg[63]\(3) => metric_counters_i_n_124,
      \Accum_i_reg[63]\(2) => metric_counters_i_n_125,
      \Accum_i_reg[63]\(1) => metric_counters_i_n_126,
      \Accum_i_reg[63]\(0) => metric_counters_i_n_127,
      \Accum_i_reg[63]_0\(63) => metric_counters_i_n_128,
      \Accum_i_reg[63]_0\(62) => metric_counters_i_n_129,
      \Accum_i_reg[63]_0\(61) => metric_counters_i_n_130,
      \Accum_i_reg[63]_0\(60) => metric_counters_i_n_131,
      \Accum_i_reg[63]_0\(59) => metric_counters_i_n_132,
      \Accum_i_reg[63]_0\(58) => metric_counters_i_n_133,
      \Accum_i_reg[63]_0\(57) => metric_counters_i_n_134,
      \Accum_i_reg[63]_0\(56) => metric_counters_i_n_135,
      \Accum_i_reg[63]_0\(55) => metric_counters_i_n_136,
      \Accum_i_reg[63]_0\(54) => metric_counters_i_n_137,
      \Accum_i_reg[63]_0\(53) => metric_counters_i_n_138,
      \Accum_i_reg[63]_0\(52) => metric_counters_i_n_139,
      \Accum_i_reg[63]_0\(51) => metric_counters_i_n_140,
      \Accum_i_reg[63]_0\(50) => metric_counters_i_n_141,
      \Accum_i_reg[63]_0\(49) => metric_counters_i_n_142,
      \Accum_i_reg[63]_0\(48) => metric_counters_i_n_143,
      \Accum_i_reg[63]_0\(47) => metric_counters_i_n_144,
      \Accum_i_reg[63]_0\(46) => metric_counters_i_n_145,
      \Accum_i_reg[63]_0\(45) => metric_counters_i_n_146,
      \Accum_i_reg[63]_0\(44) => metric_counters_i_n_147,
      \Accum_i_reg[63]_0\(43) => metric_counters_i_n_148,
      \Accum_i_reg[63]_0\(42) => metric_counters_i_n_149,
      \Accum_i_reg[63]_0\(41) => metric_counters_i_n_150,
      \Accum_i_reg[63]_0\(40) => metric_counters_i_n_151,
      \Accum_i_reg[63]_0\(39) => metric_counters_i_n_152,
      \Accum_i_reg[63]_0\(38) => metric_counters_i_n_153,
      \Accum_i_reg[63]_0\(37) => metric_counters_i_n_154,
      \Accum_i_reg[63]_0\(36) => metric_counters_i_n_155,
      \Accum_i_reg[63]_0\(35) => metric_counters_i_n_156,
      \Accum_i_reg[63]_0\(34) => metric_counters_i_n_157,
      \Accum_i_reg[63]_0\(33) => metric_counters_i_n_158,
      \Accum_i_reg[63]_0\(32) => metric_counters_i_n_159,
      \Accum_i_reg[63]_0\(31) => metric_counters_i_n_160,
      \Accum_i_reg[63]_0\(30) => metric_counters_i_n_161,
      \Accum_i_reg[63]_0\(29) => metric_counters_i_n_162,
      \Accum_i_reg[63]_0\(28) => metric_counters_i_n_163,
      \Accum_i_reg[63]_0\(27) => metric_counters_i_n_164,
      \Accum_i_reg[63]_0\(26) => metric_counters_i_n_165,
      \Accum_i_reg[63]_0\(25) => metric_counters_i_n_166,
      \Accum_i_reg[63]_0\(24) => metric_counters_i_n_167,
      \Accum_i_reg[63]_0\(23) => metric_counters_i_n_168,
      \Accum_i_reg[63]_0\(22) => metric_counters_i_n_169,
      \Accum_i_reg[63]_0\(21) => metric_counters_i_n_170,
      \Accum_i_reg[63]_0\(20) => metric_counters_i_n_171,
      \Accum_i_reg[63]_0\(19) => metric_counters_i_n_172,
      \Accum_i_reg[63]_0\(18) => metric_counters_i_n_173,
      \Accum_i_reg[63]_0\(17) => metric_counters_i_n_174,
      \Accum_i_reg[63]_0\(16) => metric_counters_i_n_175,
      \Accum_i_reg[63]_0\(15) => metric_counters_i_n_176,
      \Accum_i_reg[63]_0\(14) => metric_counters_i_n_177,
      \Accum_i_reg[63]_0\(13) => metric_counters_i_n_178,
      \Accum_i_reg[63]_0\(12) => metric_counters_i_n_179,
      \Accum_i_reg[63]_0\(11) => metric_counters_i_n_180,
      \Accum_i_reg[63]_0\(10) => metric_counters_i_n_181,
      \Accum_i_reg[63]_0\(9) => metric_counters_i_n_182,
      \Accum_i_reg[63]_0\(8) => metric_counters_i_n_183,
      \Accum_i_reg[63]_0\(7) => metric_counters_i_n_184,
      \Accum_i_reg[63]_0\(6) => metric_counters_i_n_185,
      \Accum_i_reg[63]_0\(5) => metric_counters_i_n_186,
      \Accum_i_reg[63]_0\(4) => metric_counters_i_n_187,
      \Accum_i_reg[63]_0\(3) => metric_counters_i_n_188,
      \Accum_i_reg[63]_0\(2) => metric_counters_i_n_189,
      \Accum_i_reg[63]_0\(1) => metric_counters_i_n_190,
      \Accum_i_reg[63]_0\(0) => metric_counters_i_n_191,
      \Accum_i_reg[63]_1\(63) => metric_counters_i_n_192,
      \Accum_i_reg[63]_1\(62) => metric_counters_i_n_193,
      \Accum_i_reg[63]_1\(61) => metric_counters_i_n_194,
      \Accum_i_reg[63]_1\(60) => metric_counters_i_n_195,
      \Accum_i_reg[63]_1\(59) => metric_counters_i_n_196,
      \Accum_i_reg[63]_1\(58) => metric_counters_i_n_197,
      \Accum_i_reg[63]_1\(57) => metric_counters_i_n_198,
      \Accum_i_reg[63]_1\(56) => metric_counters_i_n_199,
      \Accum_i_reg[63]_1\(55) => metric_counters_i_n_200,
      \Accum_i_reg[63]_1\(54) => metric_counters_i_n_201,
      \Accum_i_reg[63]_1\(53) => metric_counters_i_n_202,
      \Accum_i_reg[63]_1\(52) => metric_counters_i_n_203,
      \Accum_i_reg[63]_1\(51) => metric_counters_i_n_204,
      \Accum_i_reg[63]_1\(50) => metric_counters_i_n_205,
      \Accum_i_reg[63]_1\(49) => metric_counters_i_n_206,
      \Accum_i_reg[63]_1\(48) => metric_counters_i_n_207,
      \Accum_i_reg[63]_1\(47) => metric_counters_i_n_208,
      \Accum_i_reg[63]_1\(46) => metric_counters_i_n_209,
      \Accum_i_reg[63]_1\(45) => metric_counters_i_n_210,
      \Accum_i_reg[63]_1\(44) => metric_counters_i_n_211,
      \Accum_i_reg[63]_1\(43) => metric_counters_i_n_212,
      \Accum_i_reg[63]_1\(42) => metric_counters_i_n_213,
      \Accum_i_reg[63]_1\(41) => metric_counters_i_n_214,
      \Accum_i_reg[63]_1\(40) => metric_counters_i_n_215,
      \Accum_i_reg[63]_1\(39) => metric_counters_i_n_216,
      \Accum_i_reg[63]_1\(38) => metric_counters_i_n_217,
      \Accum_i_reg[63]_1\(37) => metric_counters_i_n_218,
      \Accum_i_reg[63]_1\(36) => metric_counters_i_n_219,
      \Accum_i_reg[63]_1\(35) => metric_counters_i_n_220,
      \Accum_i_reg[63]_1\(34) => metric_counters_i_n_221,
      \Accum_i_reg[63]_1\(33) => metric_counters_i_n_222,
      \Accum_i_reg[63]_1\(32) => metric_counters_i_n_223,
      \Accum_i_reg[63]_1\(31) => metric_counters_i_n_224,
      \Accum_i_reg[63]_1\(30) => metric_counters_i_n_225,
      \Accum_i_reg[63]_1\(29) => metric_counters_i_n_226,
      \Accum_i_reg[63]_1\(28) => metric_counters_i_n_227,
      \Accum_i_reg[63]_1\(27) => metric_counters_i_n_228,
      \Accum_i_reg[63]_1\(26) => metric_counters_i_n_229,
      \Accum_i_reg[63]_1\(25) => metric_counters_i_n_230,
      \Accum_i_reg[63]_1\(24) => metric_counters_i_n_231,
      \Accum_i_reg[63]_1\(23) => metric_counters_i_n_232,
      \Accum_i_reg[63]_1\(22) => metric_counters_i_n_233,
      \Accum_i_reg[63]_1\(21) => metric_counters_i_n_234,
      \Accum_i_reg[63]_1\(20) => metric_counters_i_n_235,
      \Accum_i_reg[63]_1\(19) => metric_counters_i_n_236,
      \Accum_i_reg[63]_1\(18) => metric_counters_i_n_237,
      \Accum_i_reg[63]_1\(17) => metric_counters_i_n_238,
      \Accum_i_reg[63]_1\(16) => metric_counters_i_n_239,
      \Accum_i_reg[63]_1\(15) => metric_counters_i_n_240,
      \Accum_i_reg[63]_1\(14) => metric_counters_i_n_241,
      \Accum_i_reg[63]_1\(13) => metric_counters_i_n_242,
      \Accum_i_reg[63]_1\(12) => metric_counters_i_n_243,
      \Accum_i_reg[63]_1\(11) => metric_counters_i_n_244,
      \Accum_i_reg[63]_1\(10) => metric_counters_i_n_245,
      \Accum_i_reg[63]_1\(9) => metric_counters_i_n_246,
      \Accum_i_reg[63]_1\(8) => metric_counters_i_n_247,
      \Accum_i_reg[63]_1\(7) => metric_counters_i_n_248,
      \Accum_i_reg[63]_1\(6) => metric_counters_i_n_249,
      \Accum_i_reg[63]_1\(5) => metric_counters_i_n_250,
      \Accum_i_reg[63]_1\(4) => metric_counters_i_n_251,
      \Accum_i_reg[63]_1\(3) => metric_counters_i_n_252,
      \Accum_i_reg[63]_1\(2) => metric_counters_i_n_253,
      \Accum_i_reg[63]_1\(1) => metric_counters_i_n_254,
      \Accum_i_reg[63]_1\(0) => metric_counters_i_n_255,
      \Accum_i_reg[63]_2\(63 downto 0) => \GEN_COUNTERS[4].acc_inst_0/Accum_i1_in\(63 downto 0),
      \Accum_i_reg[63]_3\(63 downto 0) => \GEN_COUNTERS[6].acc_inst_0/Accum_i1_in\(63 downto 0),
      \Accum_i_reg[63]_4\(63 downto 0) => \GEN_COUNTERS[7].acc_inst_0/Accum_i1_in\(63 downto 0),
      \Accum_i_reg[63]_5\(63 downto 0) => Last_Write_Address(63 downto 0),
      \Accum_i_reg[63]_6\(63 downto 0) => Last_Write_Data(63 downto 0),
      \Accum_i_reg[63]_7\(63 downto 0) => Last_Read_Address(63 downto 0),
      \Accum_i_reg[63]_8\(63 downto 0) => Last_Read_Data(63 downto 0),
      \Accum_i_reg[7]\(7 downto 0) => Write_Byte_Cnt(7 downto 0),
      \Accum_i_reg[7]_0\(7 downto 0) => Read_Outstanding(7 downto 0),
      D(63 downto 0) => \GEN_COUNTERS[1].acc_inst_0/Accum_i1_in\(63 downto 0),
      E(0) => Lat_Sample_Reg,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0) => registers_i_n_173,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Q(63) => metric_counters_i_n_0,
      Q(62) => metric_counters_i_n_1,
      Q(61) => metric_counters_i_n_2,
      Q(60) => metric_counters_i_n_3,
      Q(59) => metric_counters_i_n_4,
      Q(58) => metric_counters_i_n_5,
      Q(57) => metric_counters_i_n_6,
      Q(56) => metric_counters_i_n_7,
      Q(55) => metric_counters_i_n_8,
      Q(54) => metric_counters_i_n_9,
      Q(53) => metric_counters_i_n_10,
      Q(52) => metric_counters_i_n_11,
      Q(51) => metric_counters_i_n_12,
      Q(50) => metric_counters_i_n_13,
      Q(49) => metric_counters_i_n_14,
      Q(48) => metric_counters_i_n_15,
      Q(47) => metric_counters_i_n_16,
      Q(46) => metric_counters_i_n_17,
      Q(45) => metric_counters_i_n_18,
      Q(44) => metric_counters_i_n_19,
      Q(43) => metric_counters_i_n_20,
      Q(42) => metric_counters_i_n_21,
      Q(41) => metric_counters_i_n_22,
      Q(40) => metric_counters_i_n_23,
      Q(39) => metric_counters_i_n_24,
      Q(38) => metric_counters_i_n_25,
      Q(37) => metric_counters_i_n_26,
      Q(36) => metric_counters_i_n_27,
      Q(35) => metric_counters_i_n_28,
      Q(34) => metric_counters_i_n_29,
      Q(33) => metric_counters_i_n_30,
      Q(32) => metric_counters_i_n_31,
      Q(31) => metric_counters_i_n_32,
      Q(30) => metric_counters_i_n_33,
      Q(29) => metric_counters_i_n_34,
      Q(28) => metric_counters_i_n_35,
      Q(27) => metric_counters_i_n_36,
      Q(26) => metric_counters_i_n_37,
      Q(25) => metric_counters_i_n_38,
      Q(24) => metric_counters_i_n_39,
      Q(23) => metric_counters_i_n_40,
      Q(22) => metric_counters_i_n_41,
      Q(21) => metric_counters_i_n_42,
      Q(20) => metric_counters_i_n_43,
      Q(19) => metric_counters_i_n_44,
      Q(18) => metric_counters_i_n_45,
      Q(17) => metric_counters_i_n_46,
      Q(16) => metric_counters_i_n_47,
      Q(15) => metric_counters_i_n_48,
      Q(14) => metric_counters_i_n_49,
      Q(13) => metric_counters_i_n_50,
      Q(12) => metric_counters_i_n_51,
      Q(11) => metric_counters_i_n_52,
      Q(10) => metric_counters_i_n_53,
      Q(9) => metric_counters_i_n_54,
      Q(8) => metric_counters_i_n_55,
      Q(7) => metric_counters_i_n_56,
      Q(6) => metric_counters_i_n_57,
      Q(5) => metric_counters_i_n_58,
      Q(4) => metric_counters_i_n_59,
      Q(3) => metric_counters_i_n_60,
      Q(2) => metric_counters_i_n_61,
      Q(1) => metric_counters_i_n_62,
      Q(0) => metric_counters_i_n_63,
      Read_Byte_Cnt(0) => Read_Byte_Cnt(7),
      SR(0) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0/Accum_i\(31),
      \Sample_Metric_Ram_Data_reg[0]_0\ => axi_lite_if_i_n_57,
      \Sample_Metric_Ram_Data_reg[12]_0\ => axi_lite_if_i_n_55,
      \Sample_Metric_Ram_Data_reg[12]_1\ => axi_lite_if_i_n_56,
      \Sample_Metric_Ram_Data_reg[31]_0\(31 downto 0) => Sample_Metric_Ram_Data(31 downto 0),
      \Sample_Metric_Ram_Data_reg[31]_1\ => axi_lite_if_i_n_11,
      \Sample_Metric_Ram_Data_reg[31]_2\ => axi_lite_if_i_n_10,
      \Sample_Metric_Ram_Data_reg[31]_3\(0) => p_0_in,
      mon_clk => mon_clk,
      p_0_in => \GEN_COUNTERS_EXT[4].acc_extnd_inst_0/p_0_in\,
      p_0_in_0 => \GEN_COUNTERS[2].acc_inst_0/p_0_in\,
      p_0_in_1 => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0/p_0_in\,
      p_0_in_2 => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0/p_0_in\,
      p_0_in_3 => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0/p_0_in\,
      s_axi_araddr(0) => s_axi_araddr(5),
      s_axi_awaddr(0) => s_axi_awaddr(5),
      slv_reg_addr(3) => slv_reg_addr(6),
      slv_reg_addr(2 downto 0) => slv_reg_addr(4 downto 2)
    );
mon_axilite_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_monitor_axilite
     port map (
      SR(0) => p_0_in,
      ap_done_reg => ap_done_reg,
      mon_clk => mon_clk,
      s_axi_araddr_mon(7 downto 0) => s_axi_araddr_mon(7 downto 0),
      s_axi_arready_mon => s_axi_arready_mon,
      s_axi_arvalid_mon => s_axi_arvalid_mon,
      s_axi_rdata_mon(0) => s_axi_rdata_mon(1),
      s_axi_rready_mon => s_axi_rready_mon,
      s_axi_rvalid_mon => s_axi_rvalid_mon
    );
mon_register_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mon_register
     port map (
      D(395 downto 332) => m_axi_AWADDR(63 downto 0),
      D(331 downto 268) => m_axi_WDATA(63 downto 0),
      D(267 downto 204) => m_axi_ARADDR(63 downto 0),
      D(203 downto 140) => m_axi_RDATA(63 downto 0),
      D(139 downto 12) => m_axi_WSTRB(127 downto 0),
      D(11) => m_axi_AWVALID,
      D(10) => m_axi_AWREADY,
      D(9) => m_axi_WLAST,
      D(8) => m_axi_WVALID,
      D(7) => m_axi_WREADY,
      D(6) => m_axi_BVALID,
      D(5) => m_axi_BREADY,
      D(4) => m_axi_ARVALID,
      D(3) => m_axi_ARREADY,
      D(2) => m_axi_RLAST,
      D(1) => m_axi_RVALID,
      D(0) => m_axi_RREADY,
      E(0) => Write_Start,
      First_Read_Flag => First_Read_Flag,
      First_Write_Flag => First_Write_Flag,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\(6) => mon_register_i_n_20,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\(5) => mon_register_i_n_21,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\(4) => mon_register_i_n_22,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\(3) => mon_register_i_n_23,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\(2) => mon_register_i_n_24,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\(1) => mon_register_i_n_25,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[6]\(0) => mon_register_i_n_26,
      \GEN_NO_MIN_MAX.Read_Outstanding_Int_reg[7]\(7 downto 0) => Read_Outstanding(7 downto 0),
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\(6) => mon_register_i_n_27,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\(5) => mon_register_i_n_28,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\(4) => mon_register_i_n_29,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\(3) => mon_register_i_n_30,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\(2) => mon_register_i_n_31,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\(1) => mon_register_i_n_32,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[6]\(0) => mon_register_i_n_33,
      \GEN_NO_MIN_MAX.Write_Outstanding_Int_reg[7]\(7 downto 0) => Write_Outstanding(7 downto 0),
      \GEN_REG_STAGES[1].Reg_Data_Valid_reg[1]_0\(0) => Write_Beat,
      \GEN_REG_STAGES[1].Reg_Data_Valid_reg[1]_1\(0) => Read_Beat,
      \GEN_REG_STAGES[1].Reg_Data_Valid_reg[1]_2\(0) => Read_Start,
      Last_Read_Flag => Last_Read_Flag,
      Last_Write_Flag => Last_Write_Flag,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Mon_Write_Valid => Mon_Write_Valid,
      Q(255 downto 192) => AWADDR(63 downto 0),
      Q(191 downto 128) => WDATA(63 downto 0),
      Q(127 downto 64) => ARADDR(63 downto 0),
      Q(63 downto 0) => RDATA(63 downto 0),
      Read_Beat_Cnt_En0 => Read_Beat_Cnt_En0,
      Rtrans_Cnt_En0 => Rtrans_Cnt_En0,
      SR(0) => p_0_in,
      Single_Burst_Read_flag => Single_Burst_Read_flag,
      Single_Burst_Write_flag => Single_Burst_Write_flag,
      Write_Beat_Cnt_En0 => Write_Beat_Cnt_En0,
      \Write_Byte_Cnt_reg[7]_i_6_0\(7 downto 0) => count_128_return(7 downto 0),
      Wtrans_Cnt_En0 => Wtrans_Cnt_En0,
      \data_out_reg[1]_0\(0) => Read_Outstanding_Int,
      \data_out_reg[5]_0\(0) => Write_Outstanding_Int,
      mon_clk => mon_clk,
      mon_resetn => mon_resetn,
      mon_resetn_0 => mon_register_i_n_5,
      mon_resetn_1 => mon_register_i_n_11,
      read_going_on => read_going_on,
      write_going_on => write_going_on,
      write_going_on_reg => trace_i_n_108
    );
registers_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_register_module
     port map (
      \Accum_i_reg[63]\(63 downto 0) => \GEN_COUNTERS[4].acc_inst_0/Accum_i1_in\(63 downto 0),
      \Accum_i_reg[63]_0\(63) => metric_counters_i_n_64,
      \Accum_i_reg[63]_0\(62) => metric_counters_i_n_65,
      \Accum_i_reg[63]_0\(61) => metric_counters_i_n_66,
      \Accum_i_reg[63]_0\(60) => metric_counters_i_n_67,
      \Accum_i_reg[63]_0\(59) => metric_counters_i_n_68,
      \Accum_i_reg[63]_0\(58) => metric_counters_i_n_69,
      \Accum_i_reg[63]_0\(57) => metric_counters_i_n_70,
      \Accum_i_reg[63]_0\(56) => metric_counters_i_n_71,
      \Accum_i_reg[63]_0\(55) => metric_counters_i_n_72,
      \Accum_i_reg[63]_0\(54) => metric_counters_i_n_73,
      \Accum_i_reg[63]_0\(53) => metric_counters_i_n_74,
      \Accum_i_reg[63]_0\(52) => metric_counters_i_n_75,
      \Accum_i_reg[63]_0\(51) => metric_counters_i_n_76,
      \Accum_i_reg[63]_0\(50) => metric_counters_i_n_77,
      \Accum_i_reg[63]_0\(49) => metric_counters_i_n_78,
      \Accum_i_reg[63]_0\(48) => metric_counters_i_n_79,
      \Accum_i_reg[63]_0\(47) => metric_counters_i_n_80,
      \Accum_i_reg[63]_0\(46) => metric_counters_i_n_81,
      \Accum_i_reg[63]_0\(45) => metric_counters_i_n_82,
      \Accum_i_reg[63]_0\(44) => metric_counters_i_n_83,
      \Accum_i_reg[63]_0\(43) => metric_counters_i_n_84,
      \Accum_i_reg[63]_0\(42) => metric_counters_i_n_85,
      \Accum_i_reg[63]_0\(41) => metric_counters_i_n_86,
      \Accum_i_reg[63]_0\(40) => metric_counters_i_n_87,
      \Accum_i_reg[63]_0\(39) => metric_counters_i_n_88,
      \Accum_i_reg[63]_0\(38) => metric_counters_i_n_89,
      \Accum_i_reg[63]_0\(37) => metric_counters_i_n_90,
      \Accum_i_reg[63]_0\(36) => metric_counters_i_n_91,
      \Accum_i_reg[63]_0\(35) => metric_counters_i_n_92,
      \Accum_i_reg[63]_0\(34) => metric_counters_i_n_93,
      \Accum_i_reg[63]_0\(33) => metric_counters_i_n_94,
      \Accum_i_reg[63]_0\(32) => metric_counters_i_n_95,
      \Accum_i_reg[63]_0\(31) => metric_counters_i_n_96,
      \Accum_i_reg[63]_0\(30) => metric_counters_i_n_97,
      \Accum_i_reg[63]_0\(29) => metric_counters_i_n_98,
      \Accum_i_reg[63]_0\(28) => metric_counters_i_n_99,
      \Accum_i_reg[63]_0\(27) => metric_counters_i_n_100,
      \Accum_i_reg[63]_0\(26) => metric_counters_i_n_101,
      \Accum_i_reg[63]_0\(25) => metric_counters_i_n_102,
      \Accum_i_reg[63]_0\(24) => metric_counters_i_n_103,
      \Accum_i_reg[63]_0\(23) => metric_counters_i_n_104,
      \Accum_i_reg[63]_0\(22) => metric_counters_i_n_105,
      \Accum_i_reg[63]_0\(21) => metric_counters_i_n_106,
      \Accum_i_reg[63]_0\(20) => metric_counters_i_n_107,
      \Accum_i_reg[63]_0\(19) => metric_counters_i_n_108,
      \Accum_i_reg[63]_0\(18) => metric_counters_i_n_109,
      \Accum_i_reg[63]_0\(17) => metric_counters_i_n_110,
      \Accum_i_reg[63]_0\(16) => metric_counters_i_n_111,
      \Accum_i_reg[63]_0\(15) => metric_counters_i_n_112,
      \Accum_i_reg[63]_0\(14) => metric_counters_i_n_113,
      \Accum_i_reg[63]_0\(13) => metric_counters_i_n_114,
      \Accum_i_reg[63]_0\(12) => metric_counters_i_n_115,
      \Accum_i_reg[63]_0\(11) => metric_counters_i_n_116,
      \Accum_i_reg[63]_0\(10) => metric_counters_i_n_117,
      \Accum_i_reg[63]_0\(9) => metric_counters_i_n_118,
      \Accum_i_reg[63]_0\(8) => metric_counters_i_n_119,
      \Accum_i_reg[63]_0\(7) => metric_counters_i_n_120,
      \Accum_i_reg[63]_0\(6) => metric_counters_i_n_121,
      \Accum_i_reg[63]_0\(5) => metric_counters_i_n_122,
      \Accum_i_reg[63]_0\(4) => metric_counters_i_n_123,
      \Accum_i_reg[63]_0\(3) => metric_counters_i_n_124,
      \Accum_i_reg[63]_0\(2) => metric_counters_i_n_125,
      \Accum_i_reg[63]_0\(1) => metric_counters_i_n_126,
      \Accum_i_reg[63]_0\(0) => metric_counters_i_n_127,
      Count_Out_i(30 downto 0) => Count_Out_i(31 downto 1),
      \Count_Out_i_reg[31]\(30 downto 0) => p_1_in(31 downto 1),
      D(63 downto 0) => \GEN_COUNTERS[1].acc_inst_0/Accum_i1_in\(63 downto 0),
      E(0) => trace_control_wr_en,
      Metrics_Cnt_En => Metrics_Cnt_En,
      Mon_Write_Valid => Mon_Write_Valid,
      Q(63) => metric_counters_i_n_0,
      Q(62) => metric_counters_i_n_1,
      Q(61) => metric_counters_i_n_2,
      Q(60) => metric_counters_i_n_3,
      Q(59) => metric_counters_i_n_4,
      Q(58) => metric_counters_i_n_5,
      Q(57) => metric_counters_i_n_6,
      Q(56) => metric_counters_i_n_7,
      Q(55) => metric_counters_i_n_8,
      Q(54) => metric_counters_i_n_9,
      Q(53) => metric_counters_i_n_10,
      Q(52) => metric_counters_i_n_11,
      Q(51) => metric_counters_i_n_12,
      Q(50) => metric_counters_i_n_13,
      Q(49) => metric_counters_i_n_14,
      Q(48) => metric_counters_i_n_15,
      Q(47) => metric_counters_i_n_16,
      Q(46) => metric_counters_i_n_17,
      Q(45) => metric_counters_i_n_18,
      Q(44) => metric_counters_i_n_19,
      Q(43) => metric_counters_i_n_20,
      Q(42) => metric_counters_i_n_21,
      Q(41) => metric_counters_i_n_22,
      Q(40) => metric_counters_i_n_23,
      Q(39) => metric_counters_i_n_24,
      Q(38) => metric_counters_i_n_25,
      Q(37) => metric_counters_i_n_26,
      Q(36) => metric_counters_i_n_27,
      Q(35) => metric_counters_i_n_28,
      Q(34) => metric_counters_i_n_29,
      Q(33) => metric_counters_i_n_30,
      Q(32) => metric_counters_i_n_31,
      Q(31) => metric_counters_i_n_32,
      Q(30) => metric_counters_i_n_33,
      Q(29) => metric_counters_i_n_34,
      Q(28) => metric_counters_i_n_35,
      Q(27) => metric_counters_i_n_36,
      Q(26) => metric_counters_i_n_37,
      Q(25) => metric_counters_i_n_38,
      Q(24) => metric_counters_i_n_39,
      Q(23) => metric_counters_i_n_40,
      Q(22) => metric_counters_i_n_41,
      Q(21) => metric_counters_i_n_42,
      Q(20) => metric_counters_i_n_43,
      Q(19) => metric_counters_i_n_44,
      Q(18) => metric_counters_i_n_45,
      Q(17) => metric_counters_i_n_46,
      Q(16) => metric_counters_i_n_47,
      Q(15) => metric_counters_i_n_48,
      Q(14) => metric_counters_i_n_49,
      Q(13) => metric_counters_i_n_50,
      Q(12) => metric_counters_i_n_51,
      Q(11) => metric_counters_i_n_52,
      Q(10) => metric_counters_i_n_53,
      Q(9) => metric_counters_i_n_54,
      Q(8) => metric_counters_i_n_55,
      Q(7) => metric_counters_i_n_56,
      Q(6) => metric_counters_i_n_57,
      Q(5) => metric_counters_i_n_58,
      Q(4) => metric_counters_i_n_59,
      Q(3) => metric_counters_i_n_60,
      Q(2) => metric_counters_i_n_61,
      Q(1) => metric_counters_i_n_62,
      Q(0) => metric_counters_i_n_63,
      Read_Beat_Cnt_En => Read_Beat_Cnt_En,
      Read_Latency_En => Read_Latency_En,
      Reset_On_Sample_Read => Reset_On_Sample_Read,
      Rtrans_Cnt_En => Rtrans_Cnt_En,
      SR(0) => p_0_in,
      Write_Beat_Cnt_En => Write_Beat_Cnt_En,
      Wtrans_Cnt_En => Wtrans_Cnt_En,
      control_wr_en => control_wr_en,
      metrics_cnt_reset_reg_0(0) => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0/Accum_i\(31),
      metrics_cnt_reset_reg_1(0) => registers_i_n_173,
      mon_clk => mon_clk,
      mon_resetn => mon_resetn,
      p_0_in => \GEN_COUNTERS[2].acc_inst_0/p_0_in\,
      p_0_in_0 => \GEN_COUNTERS_EXT[3].acc_extnd_inst_0/p_0_in\,
      p_0_in_1 => \GEN_COUNTERS_EXT[4].acc_extnd_inst_0/p_0_in\,
      p_0_in_2 => \GEN_COUNTERS_EXT[5].acc_extnd_inst_0/p_0_in\,
      p_0_in_3 => \GEN_COUNTERS_EXT[6].acc_extnd_inst_0/p_0_in\,
      p_1_in => p_1_in_0,
      \read_stop_select_reg[1]_0\(0) => event_select_wr_en,
      \register_select_reg[1]_0\(0) => register_select(1),
      \register_select_reg[5]_0\(4 downto 1) => p_0_out(5 downto 2),
      \register_select_reg[5]_0\(0) => p_0_out(0),
      s_axi_araddr(3 downto 2) => s_axi_araddr(7 downto 6),
      s_axi_araddr(1 downto 0) => s_axi_araddr(2 downto 1),
      \s_axi_araddr[7]\ => registers_i_n_138,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => \^s_axi_rvalid\,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0),
      \sample_time_diff_reg_reg[31]_0\(0) => sample_time_diff_reg,
      slv_reg_addr_vld => slv_reg_addr_vld,
      \slv_reg_in_reg[31]_0\(31 downto 0) => slv_reg_in(31 downto 0),
      \slv_reg_in_reg[31]_1\(31 downto 0) => Sample_Metric_Ram_Data(31 downto 0),
      slv_reg_in_vld_reg_0(0) => slv_reg_in_vld,
      slv_reg_in_vld_reg_1 => registers_i_n_172,
      slv_reg_out_vld => slv_reg_out_vld,
      src_in => t_ctrl(1),
      \trace_control_reg[0]_0\(0) => Trace_Control(0)
    );
trace_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_master_monitor
     port map (
      D(45) => rtrace_counter_overflow,
      D(44 downto 0) => rtrace_counter(44 downto 0),
      First_Read_Flag => First_Read_Flag,
      First_Write_Flag => First_Write_Flag,
      Last_Read_Flag => Last_Read_Flag,
      Last_Write_Flag => Last_Write_Flag,
      Single_Burst_Read_flag => Single_Burst_Read_flag,
      Single_Burst_Write_flag => Single_Burst_Write_flag,
      ap_done_reg => ap_done_reg,
      \event_buf_i_reg[50]\(45) => wtrace_counter_overflow,
      \event_buf_i_reg[50]\(44 downto 0) => wtrace_counter(44 downto 0),
      mon_clk => mon_clk,
      read_going_on => read_going_on,
      read_going_on_reg_0 => mon_register_i_n_11,
      \reg_i_reg[3]\ => trace_i_n_108,
      rtrace_data(51 downto 49) => \^rtrace_data\(63 downto 61),
      rtrace_data(48 downto 0) => \^rtrace_data\(48 downto 0),
      rtrace_event => rtrace_event,
      rtrace_read => rtrace_read,
      rtrace_valid => rtrace_valid,
      src_ff_reg(0) => Trace_Control(0),
      src_in => t_ctrl(1),
      trace_clk => trace_clk,
      trace_rst => trace_rst,
      write_going_on => write_going_on,
      write_going_on_reg_0 => mon_register_i_n_5,
      wtrace_data(51 downto 49) => \^wtrace_data\(63 downto 61),
      wtrace_data(48 downto 0) => \^wtrace_data\(48 downto 0),
      wtrace_event => wtrace_event,
      wtrace_read => wtrace_read,
      wtrace_valid => wtrace_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    mon_clk : in STD_LOGIC;
    mon_resetn : in STD_LOGIC;
    trace_clk : in STD_LOGIC;
    trace_rst : in STD_LOGIC;
    rtrace_counter_overflow : in STD_LOGIC;
    rtrace_counter : in STD_LOGIC_VECTOR ( 44 downto 0 );
    rtrace_event : out STD_LOGIC;
    rtrace_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rtrace_valid : out STD_LOGIC;
    rtrace_read : in STD_LOGIC;
    wtrace_counter_overflow : in STD_LOGIC;
    wtrace_counter : in STD_LOGIC_VECTOR ( 44 downto 0 );
    wtrace_event : out STD_LOGIC;
    wtrace_data : out STD_LOGIC_VECTOR ( 63 downto 0 );
    wtrace_valid : out STD_LOGIC;
    wtrace_read : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_awaddr_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awprot_mon : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid_mon : in STD_LOGIC;
    s_axi_awready_mon : in STD_LOGIC;
    s_axi_wdata_mon : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb_mon : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid_mon : in STD_LOGIC;
    s_axi_wready_mon : in STD_LOGIC;
    s_axi_bresp_mon : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid_mon : in STD_LOGIC;
    s_axi_bready_mon : in STD_LOGIC;
    s_axi_araddr_mon : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arprot_mon : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid_mon : in STD_LOGIC;
    s_axi_arready_mon : in STD_LOGIC;
    s_axi_rdata_mon : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp_mon : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid_mon : in STD_LOGIC;
    s_axi_rready_mon : in STD_LOGIC;
    m_axi_AWVALID : in STD_LOGIC;
    m_axi_AWREADY : in STD_LOGIC;
    m_axi_AWADDR : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AWLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AWREGION : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_AWUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_WVALID : in STD_LOGIC;
    m_axi_WREADY : in STD_LOGIC;
    m_axi_WDATA : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_WSTRB : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_WLAST : in STD_LOGIC;
    m_axi_WID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_WUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ARVALID : in STD_LOGIC;
    m_axi_ARREADY : in STD_LOGIC;
    m_axi_ARADDR : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ARLOCK : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ARREGION : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ARUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_RVALID : in STD_LOGIC;
    m_axi_RREADY : in STD_LOGIC;
    m_axi_RDATA : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_RLAST : in STD_LOGIC;
    m_axi_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_RRESP : in STD_LOGIC;
    m_axi_BVALID : in STD_LOGIC;
    m_axi_BREADY : in STD_LOGIC;
    m_axi_BRESP : in STD_LOGIC;
    m_axi_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "vitis_design_dpa_mon1_0,axi_interface_monitor,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_interface_monitor,Vivado 2024.2.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^rtrace_data\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^wtrace_data\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_rtrace_data_UNCONNECTED : STD_LOGIC_VECTOR ( 60 downto 49 );
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_wtrace_data_UNCONNECTED : STD_LOGIC_VECTOR ( 60 downto 49 );
  attribute ADDR_MAX : string;
  attribute ADDR_MAX of inst : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute ADDR_MIN : string;
  attribute ADDR_MIN of inst : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute ADDR_WIDTH : integer;
  attribute ADDR_WIDTH of inst : label is 64;
  attribute CAPTURE_BURSTS : integer;
  attribute CAPTURE_BURSTS of inst : label is 0;
  attribute COUNT_WIDTH : integer;
  attribute COUNT_WIDTH of inst : label is 64;
  attribute DATA_WIDTH : integer;
  attribute DATA_WIDTH of inst : label is 1024;
  attribute ENABLE_ADDR_FILTER : integer;
  attribute ENABLE_ADDR_FILTER of inst : label is 0;
  attribute ENABLE_COUNTERS : integer;
  attribute ENABLE_COUNTERS of inst : label is 1;
  attribute ENABLE_DEBUG : integer;
  attribute ENABLE_DEBUG of inst : label is 1;
  attribute ENABLE_TRACE : integer;
  attribute ENABLE_TRACE of inst : label is 1;
  attribute EXT_MON_RST : integer;
  attribute EXT_MON_RST of inst : label is 1;
  attribute EXT_TRACE_RST : integer;
  attribute EXT_TRACE_RST of inst : label is 1;
  attribute ID_WIDTH : integer;
  attribute ID_WIDTH of inst : label is 1;
  attribute MODE_SDACCEL : integer;
  attribute MODE_SDACCEL of inst : label is 1;
  attribute MON_DATA_WIDTH : integer;
  attribute MON_DATA_WIDTH of inst : label is 2332;
  attribute NUM_REG_STAGES : integer;
  attribute NUM_REG_STAGES of inst : label is 1;
  attribute READ_START_SELECT : string;
  attribute READ_START_SELECT of inst : label is "Address";
  attribute READ_STOP_SELECT : string;
  attribute READ_STOP_SELECT of inst : label is "Last Data";
  attribute TRACE_READ_ID : integer;
  attribute TRACE_READ_ID of inst : label is 0;
  attribute TRACE_WRITE_ID : integer;
  attribute TRACE_WRITE_ID of inst : label is 1;
  attribute USER_WIDTH : integer;
  attribute USER_WIDTH of inst : label is 0;
  attribute WRITE_START_SELECT : string;
  attribute WRITE_START_SELECT of inst : label is "Address";
  attribute WRITE_STOP_SELECT : string;
  attribute WRITE_STOP_SELECT of inst : label is "Last Data";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axi_ARREADY : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARREADY";
  attribute X_INTERFACE_INFO of m_axi_ARVALID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARVALID";
  attribute X_INTERFACE_INFO of m_axi_AWREADY : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_AWVALID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWVALID";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of m_axi_AWVALID : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_axi_AWVALID : signal is "XIL_INTERFACENAME MON_M_AXI, DATA_WIDTH 1024, PROTOCOL AXI4, FREQ_HZ 127999999, ID_WIDTH 1, ADDR_WIDTH 64, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 1, RUSER_WIDTH 1, BUSER_WIDTH 1, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_BREADY : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI BREADY";
  attribute X_INTERFACE_INFO of m_axi_BRESP : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_BVALID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_RLAST : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RLAST";
  attribute X_INTERFACE_INFO of m_axi_RREADY : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RREADY";
  attribute X_INTERFACE_INFO of m_axi_RRESP : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RRESP";
  attribute X_INTERFACE_INFO of m_axi_RVALID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RVALID";
  attribute X_INTERFACE_INFO of m_axi_WLAST : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_WREADY : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_WVALID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WVALID";
  attribute X_INTERFACE_INFO of mon_clk : signal is "xilinx.com:signal:clock:1.0 mon_clk CLK";
  attribute X_INTERFACE_MODE of mon_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER of mon_clk : signal is "XIL_INTERFACENAME mon_clk, ASSOCIATED_RESET mon_resetn, ASSOCIATED_BUSIF MON_AP_CTRL:MON_S_AXI:MON_M_AXI:S_AXI, FREQ_HZ 127999999, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of mon_resetn : signal is "xilinx.com:signal:reset:1.0 mon_resetn RST";
  attribute X_INTERFACE_MODE of mon_resetn : signal is "slave";
  attribute X_INTERFACE_PARAMETER of mon_resetn : signal is "XIL_INTERFACENAME mon_resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rtrace_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_0 counter_overflow";
  attribute X_INTERFACE_MODE of rtrace_counter_overflow : signal is "master";
  attribute X_INTERFACE_INFO of rtrace_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_0 event";
  attribute X_INTERFACE_INFO of rtrace_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_0 read";
  attribute X_INTERFACE_INFO of rtrace_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_0 valid";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arready_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_arvalid_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awready_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_awvalid_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bready_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_bvalid_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of s_axi_rready_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_rvalid_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wready_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_wvalid_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI WVALID";
  attribute X_INTERFACE_INFO of trace_clk : signal is "xilinx.com:signal:clock:1.0 trace_clk CLK";
  attribute X_INTERFACE_MODE of trace_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER of trace_clk : signal is "XIL_INTERFACENAME trace_clk, ASSOCIATED_RESET trace_rst, ASSOCIATED_BUSIF TRACE_OUT_0:TRACE_OUT_1, FREQ_HZ 127999999, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of trace_rst : signal is "xilinx.com:signal:reset:1.0 trace_rst RST";
  attribute X_INTERFACE_MODE of trace_rst : signal is "slave";
  attribute X_INTERFACE_PARAMETER of trace_rst : signal is "XIL_INTERFACENAME trace_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of wtrace_counter_overflow : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_1 counter_overflow";
  attribute X_INTERFACE_MODE of wtrace_counter_overflow : signal is "master";
  attribute X_INTERFACE_INFO of wtrace_event : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_1 event";
  attribute X_INTERFACE_INFO of wtrace_read : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_1 read";
  attribute X_INTERFACE_INFO of wtrace_valid : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_1 valid";
  attribute X_INTERFACE_INFO of m_axi_ARADDR : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARADDR";
  attribute X_INTERFACE_INFO of m_axi_ARBURST : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARBURST";
  attribute X_INTERFACE_INFO of m_axi_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_ARID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARID";
  attribute X_INTERFACE_INFO of m_axi_ARLEN : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARLEN";
  attribute X_INTERFACE_INFO of m_axi_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_ARPROT : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARPROT";
  attribute X_INTERFACE_INFO of m_axi_ARQOS : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARQOS";
  attribute X_INTERFACE_INFO of m_axi_ARREGION : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARREGION";
  attribute X_INTERFACE_INFO of m_axi_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_ARUSER : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI ARUSER";
  attribute X_INTERFACE_INFO of m_axi_AWADDR : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_AWBURST : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWBURST";
  attribute X_INTERFACE_INFO of m_axi_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_AWID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWID";
  attribute X_INTERFACE_INFO of m_axi_AWLEN : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_AWPROT : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_AWQOS : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWQOS";
  attribute X_INTERFACE_INFO of m_axi_AWREGION : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWREGION";
  attribute X_INTERFACE_INFO of m_axi_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_AWUSER : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI AWUSER";
  attribute X_INTERFACE_INFO of m_axi_BID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI BID";
  attribute X_INTERFACE_INFO of m_axi_BUSER : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI BUSER";
  attribute X_INTERFACE_INFO of m_axi_RDATA : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RDATA";
  attribute X_INTERFACE_INFO of m_axi_RID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RID";
  attribute X_INTERFACE_INFO of m_axi_RUSER : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI RUSER";
  attribute X_INTERFACE_INFO of m_axi_WDATA : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_WID : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WID";
  attribute X_INTERFACE_INFO of m_axi_WSTRB : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WSTRB";
  attribute X_INTERFACE_INFO of m_axi_WUSER : signal is "xilinx.com:interface:aximm:1.0 MON_M_AXI WUSER";
  attribute X_INTERFACE_INFO of rtrace_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_0 counter";
  attribute X_INTERFACE_INFO of rtrace_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_0 data";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_araddr_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_arprot_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_MODE of s_axi_awaddr : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 127999999, ID_WIDTH 0, ADDR_WIDTH 8, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_awaddr_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI AWADDR";
  attribute X_INTERFACE_MODE of s_axi_awaddr_mon : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr_mon : signal is "XIL_INTERFACENAME MON_S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 127999999, ID_WIDTH 0, ADDR_WIDTH 8, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN vitis_design_clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_awprot_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_bresp_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rdata_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_rresp_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wdata_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_wstrb_mon : signal is "xilinx.com:interface:aximm:1.0 MON_S_AXI WSTRB";
  attribute X_INTERFACE_INFO of wtrace_counter : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_1 counter";
  attribute X_INTERFACE_INFO of wtrace_data : signal is "xilinx.com:interface:sdsoc_trace:2.0 TRACE_OUT_1 data";
begin
  rtrace_data(63 downto 61) <= \^rtrace_data\(63 downto 61);
  rtrace_data(60) <= \<const0>\;
  rtrace_data(59) <= \<const0>\;
  rtrace_data(58) <= \<const0>\;
  rtrace_data(57) <= \<const0>\;
  rtrace_data(56) <= \<const0>\;
  rtrace_data(55) <= \<const0>\;
  rtrace_data(54) <= \<const0>\;
  rtrace_data(53) <= \<const0>\;
  rtrace_data(52) <= \<const0>\;
  rtrace_data(51) <= \<const0>\;
  rtrace_data(50) <= \<const0>\;
  rtrace_data(49) <= \<const0>\;
  rtrace_data(48 downto 0) <= \^rtrace_data\(48 downto 0);
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  wtrace_data(63 downto 61) <= \^wtrace_data\(63 downto 61);
  wtrace_data(60) <= \<const0>\;
  wtrace_data(59) <= \<const0>\;
  wtrace_data(58) <= \<const0>\;
  wtrace_data(57) <= \<const0>\;
  wtrace_data(56) <= \<const0>\;
  wtrace_data(55) <= \<const0>\;
  wtrace_data(54) <= \<const0>\;
  wtrace_data(53) <= \<const0>\;
  wtrace_data(52) <= \<const0>\;
  wtrace_data(51) <= \<const0>\;
  wtrace_data(50) <= \<const0>\;
  wtrace_data(49) <= \<const1>\;
  wtrace_data(48 downto 0) <= \^wtrace_data\(48 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_interface_monitor
     port map (
      ap_continue => '0',
      ap_done => '0',
      ap_idle => '0',
      ap_ready => '0',
      ap_start => '0',
      m_axi_ARADDR(63 downto 0) => m_axi_ARADDR(63 downto 0),
      m_axi_ARBURST(1 downto 0) => B"00",
      m_axi_ARCACHE(3 downto 0) => B"0000",
      m_axi_ARID(0) => '0',
      m_axi_ARLEN(7 downto 0) => B"00000000",
      m_axi_ARLOCK(1 downto 0) => B"00",
      m_axi_ARPROT(2 downto 0) => B"000",
      m_axi_ARQOS(3 downto 0) => B"0000",
      m_axi_ARREADY => m_axi_ARREADY,
      m_axi_ARREGION(3 downto 0) => B"0000",
      m_axi_ARSIZE(2 downto 0) => B"000",
      m_axi_ARUSER(0 to 1) => B"00",
      m_axi_ARVALID => m_axi_ARVALID,
      m_axi_AWADDR(63 downto 0) => m_axi_AWADDR(63 downto 0),
      m_axi_AWBURST(1 downto 0) => B"00",
      m_axi_AWCACHE(3 downto 0) => B"0000",
      m_axi_AWID(0) => '0',
      m_axi_AWLEN(7 downto 0) => B"00000000",
      m_axi_AWLOCK(1 downto 0) => B"00",
      m_axi_AWPROT(2 downto 0) => B"000",
      m_axi_AWQOS(3 downto 0) => B"0000",
      m_axi_AWREADY => m_axi_AWREADY,
      m_axi_AWREGION(3 downto 0) => B"0000",
      m_axi_AWSIZE(2 downto 0) => B"000",
      m_axi_AWUSER(0 to 1) => B"00",
      m_axi_AWVALID => m_axi_AWVALID,
      m_axi_BID(0) => '0',
      m_axi_BREADY => m_axi_BREADY,
      m_axi_BRESP(1 downto 0) => B"00",
      m_axi_BUSER(0 to 1) => B"00",
      m_axi_BVALID => m_axi_BVALID,
      m_axi_RDATA(1023 downto 64) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      m_axi_RDATA(63 downto 0) => m_axi_RDATA(63 downto 0),
      m_axi_RID(0) => '0',
      m_axi_RLAST => m_axi_RLAST,
      m_axi_RREADY => m_axi_RREADY,
      m_axi_RRESP(1 downto 0) => B"00",
      m_axi_RUSER(0 to 1) => B"00",
      m_axi_RVALID => m_axi_RVALID,
      m_axi_WDATA(1023 downto 64) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      m_axi_WDATA(63 downto 0) => m_axi_WDATA(63 downto 0),
      m_axi_WID(0) => '0',
      m_axi_WLAST => m_axi_WLAST,
      m_axi_WREADY => m_axi_WREADY,
      m_axi_WSTRB(127 downto 0) => m_axi_WSTRB(127 downto 0),
      m_axi_WUSER(0 to 1) => B"00",
      m_axi_WVALID => m_axi_WVALID,
      mon_clk => mon_clk,
      mon_resetn => mon_resetn,
      rtrace_counter(44 downto 0) => rtrace_counter(44 downto 0),
      rtrace_counter_overflow => rtrace_counter_overflow,
      rtrace_data(63 downto 61) => \^rtrace_data\(63 downto 61),
      rtrace_data(60 downto 49) => NLW_inst_rtrace_data_UNCONNECTED(60 downto 49),
      rtrace_data(48 downto 0) => \^rtrace_data\(48 downto 0),
      rtrace_event => rtrace_event,
      rtrace_read => rtrace_read,
      rtrace_valid => rtrace_valid,
      s_axi_araddr(7 downto 0) => s_axi_araddr(7 downto 0),
      s_axi_araddr_mon(7 downto 0) => s_axi_araddr_mon(7 downto 0),
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arprot_mon(2 downto 0) => B"000",
      s_axi_arready => s_axi_arready,
      s_axi_arready_mon => s_axi_arready_mon,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_arvalid_mon => s_axi_arvalid_mon,
      s_axi_awaddr(7 downto 0) => s_axi_awaddr(7 downto 0),
      s_axi_awaddr_mon(7 downto 0) => B"00000000",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awprot_mon(2 downto 0) => B"000",
      s_axi_awready => s_axi_awready,
      s_axi_awready_mon => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_awvalid_mon => '0',
      s_axi_bready => s_axi_bready,
      s_axi_bready_mon => '0',
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bresp_mon(1 downto 0) => B"00",
      s_axi_bvalid => s_axi_bvalid,
      s_axi_bvalid_mon => '0',
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rdata_mon(31 downto 2) => B"000000000000000000000000000000",
      s_axi_rdata_mon(1) => s_axi_rdata_mon(1),
      s_axi_rdata_mon(0) => '0',
      s_axi_rready => s_axi_rready,
      s_axi_rready_mon => s_axi_rready_mon,
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rresp_mon(1 downto 0) => B"00",
      s_axi_rvalid => s_axi_rvalid,
      s_axi_rvalid_mon => s_axi_rvalid_mon,
      s_axi_wdata(31 downto 8) => B"000000000000000000000000",
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0),
      s_axi_wdata_mon(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => s_axi_wready,
      s_axi_wready_mon => '0',
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wstrb_mon(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      s_axi_wvalid_mon => '0',
      trace_clk => trace_clk,
      trace_rst => trace_rst,
      wtrace_counter(44 downto 0) => wtrace_counter(44 downto 0),
      wtrace_counter_overflow => wtrace_counter_overflow,
      wtrace_data(63 downto 61) => \^wtrace_data\(63 downto 61),
      wtrace_data(60 downto 49) => NLW_inst_wtrace_data_UNCONNECTED(60 downto 49),
      wtrace_data(48 downto 0) => \^wtrace_data\(48 downto 0),
      wtrace_event => wtrace_event,
      wtrace_read => wtrace_read,
      wtrace_valid => wtrace_valid
    );
end STRUCTURE;
