; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-p6:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define ptx_kernel void @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_9(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5, i32 %6, ptr addrspace(1) readnone captures(none) %7) local_unnamed_addr !dbg !6 {
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.ctaid.x(), !dbg !9
  %10 = shl i32 %9, 2, !dbg !10
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !11
  %.lobit2 = lshr i32 %11, 4, !dbg !11
  %12 = and i32 %.lobit2, 3, !dbg !11
  %13 = or disjoint i32 %12, %10, !dbg !12
  %14 = icmp slt i32 %13, %5, !dbg !13
  %15 = shl i32 %11, 2, !dbg !14
  %16 = and i32 %15, 60, !dbg !14
  %17 = shl i32 %13, 12, !dbg !15
  %18 = or disjoint i32 %17, %16
  br label %19, !dbg !16

19:                                               ; preds = %8, %19
  %20 = phi float [ 0.000000e+00, %8 ], [ %48, %19 ]
  %21 = phi float [ 0.000000e+00, %8 ], [ %49, %19 ]
  %22 = phi float [ 0.000000e+00, %8 ], [ %60, %19 ]
  %23 = phi float [ 0.000000e+00, %8 ], [ %61, %19 ]
  %24 = phi i32 [ 0, %8 ], [ %65, %19 ]
  %25 = or i32 %18, %24, !dbg !17
  %26 = sext i32 %25 to i64, !dbg !18
  %27 = getelementptr half, ptr addrspace(1) %2, i64 %26, !dbg !18
  %28 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %27, i1 %14) #5, !dbg !19
  %29 = extractvalue { i32, i32 } %28, 0, !dbg !19
  %30 = bitcast i32 %29 to <2 x half>, !dbg !19
  %31 = extractvalue { i32, i32 } %28, 1, !dbg !19
  %32 = bitcast i32 %31 to <2 x half>, !dbg !19
  %33 = getelementptr half, ptr addrspace(1) %0, i64 %26, !dbg !20
  %34 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %33, i1 %14) #5, !dbg !21
  %35 = extractvalue { i32, i32 } %34, 0, !dbg !21
  %36 = bitcast i32 %35 to <2 x half>, !dbg !21
  %37 = extractvalue { i32, i32 } %34, 1, !dbg !21
  %38 = bitcast i32 %37 to <2 x half>, !dbg !21
  %39 = fpext <2 x half> %30 to <2 x float>, !dbg !22
  %40 = fpext <2 x half> %36 to <2 x float>, !dbg !23
  %41 = fadd <2 x float> %39, %40, !dbg !24
  %42 = fmul <2 x float> %41, %41, !dbg !25
  %43 = extractelement <2 x float> %42, i64 0, !dbg !25
  %44 = fmul <2 x float> %41, %41, !dbg !25
  %45 = extractelement <2 x float> %44, i64 1, !dbg !25
  %46 = fadd float %20, %43, !dbg !26
  %47 = fadd float %21, %45, !dbg !26
  %48 = select i1 %14, float %46, float %20, !dbg !27
  %49 = select i1 %14, float %47, float %21, !dbg !27
  %50 = fptrunc <2 x float> %41 to <2 x half>, !dbg !28
  %51 = fpext <2 x half> %32 to <2 x float>, !dbg !22
  %52 = fpext <2 x half> %38 to <2 x float>, !dbg !23
  %53 = fadd <2 x float> %51, %52, !dbg !24
  %54 = fmul <2 x float> %53, %53, !dbg !25
  %55 = extractelement <2 x float> %54, i64 0, !dbg !25
  %56 = fmul <2 x float> %53, %53, !dbg !25
  %57 = extractelement <2 x float> %56, i64 1, !dbg !25
  %58 = fadd float %22, %55, !dbg !26
  %59 = fadd float %23, %57, !dbg !26
  %60 = select i1 %14, float %58, float %22, !dbg !27
  %61 = select i1 %14, float %59, float %23, !dbg !27
  %62 = fptrunc <2 x float> %53 to <2 x half>, !dbg !28
  %63 = bitcast <2 x half> %50 to i32, !dbg !28
  %64 = bitcast <2 x half> %62 to i32, !dbg !28
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %63, i32 %64, ptr addrspace(1) %33, i1 %14) #5, !dbg !28
  %65 = add nuw nsw i32 %24, 64, !dbg !16
  %66 = icmp samesign ult i32 %24, 4032, !dbg !16
  br i1 %66, label %19, label %67, !dbg !16

67:                                               ; preds = %19
  %68 = and i32 %11, 3, !dbg !11
  %69 = or disjoint i32 %10, %68, !dbg !12
  %70 = icmp slt i32 %69, %5, !dbg !13
  %71 = and i32 %11, 63, !dbg !14
  %72 = fadd float %48, %49, !dbg !29
  %73 = fadd float %60, %72, !dbg !29
  %74 = fadd float %61, %73, !dbg !29
  %75 = bitcast float %74 to i32, !dbg !34
  %76 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %75, i32 8, i32 31), !dbg !34
  %77 = bitcast i32 %76 to float, !dbg !34
  %78 = fadd float %74, %77, !dbg !29
  %79 = bitcast float %78 to i32, !dbg !34
  %80 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %79, i32 4, i32 31), !dbg !34
  %81 = bitcast i32 %80 to float, !dbg !34
  %82 = fadd float %78, %81, !dbg !29
  %83 = bitcast float %82 to i32, !dbg !34
  %84 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %83, i32 2, i32 31), !dbg !34
  %85 = bitcast i32 %84 to float, !dbg !34
  %86 = fadd float %82, %85, !dbg !29
  %87 = bitcast float %86 to i32, !dbg !34
  %88 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %87, i32 1, i32 31), !dbg !34
  %89 = bitcast i32 %88 to float, !dbg !34
  %90 = fadd float %86, %89, !dbg !29
  %91 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %12, !dbg !35
  %92 = bitcast float %90 to <1 x i32>, !dbg !35
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %91, <1 x i32> %92, i1 true) #5, !dbg !35
  tail call void @llvm.nvvm.barrier0(), !dbg !35
  %93 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %68, !dbg !35
  %94 = load float, ptr addrspace(3) %93, align 4, !dbg !35
  %95 = tail call float @llvm.nvvm.div.full(float %94, float 4.096000e+03), !dbg !36
  %96 = tail call float @llvm.nvvm.div.full(float %90, float 4.096000e+03), !dbg !36
  %97 = fadd float %95, 0x3EE4F8B580000000, !dbg !37
  %98 = fadd float %96, 0x3EE4F8B580000000, !dbg !37
  %99 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !35
  %.not.i = icmp eq i32 %99, 0, !dbg !35
  br i1 %.not.i, label %102, label %100, !dbg !35

100:                                              ; preds = %67
  %101 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %97), !dbg !35
  br label %__nv_rsqrtf.exit, !dbg !35

102:                                              ; preds = %67
  %103 = tail call float @llvm.nvvm.rsqrt.approx.f(float %97), !dbg !35
  br label %__nv_rsqrtf.exit, !dbg !35

__nv_rsqrtf.exit:                                 ; preds = %100, %102
  %.0.i = phi float [ %101, %100 ], [ %103, %102 ], !dbg !35
  %104 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !35
  %105 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !35
  %106 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !35
  %107 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #5, !dbg !35
  %.not.i16 = icmp eq i32 %107, 0, !dbg !35
  br i1 %.not.i16, label %110, label %108, !dbg !35

108:                                              ; preds = %__nv_rsqrtf.exit
  %109 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %98), !dbg !35
  br label %__nv_rsqrtf.exit18, !dbg !35

110:                                              ; preds = %__nv_rsqrtf.exit
  %111 = tail call float @llvm.nvvm.rsqrt.approx.f(float %98), !dbg !35
  br label %__nv_rsqrtf.exit18, !dbg !35

__nv_rsqrtf.exit18:                               ; preds = %108, %110
  %.0.i17 = phi float [ %109, %108 ], [ %111, %110 ], !dbg !35
  tail call void @llvm.nvvm.barrier0(), !dbg !38
  %112 = sext i32 %69 to i64, !dbg !39
  %113 = getelementptr float, ptr addrspace(1) %1, i64 %112, !dbg !39
  %114 = and i32 %11, 60, !dbg !40
  %115 = icmp eq i32 %114, 0, !dbg !40
  %116 = bitcast float %.0.i to i32, !dbg !40
  %117 = and i1 %115, %70, !dbg !40
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %116, ptr addrspace(1) %113, i1 %117) #5, !dbg !40
  %118 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %71
  %119 = getelementptr inbounds nuw float, ptr addrspace(3) @global_smem, i32 %16
  %120 = zext nneg i32 %71 to i64, !dbg !41
  %121 = getelementptr inbounds nuw i8, ptr addrspace(3) %119, i32 8
  %122 = insertelement <2 x float> poison, float %.0.i17, i64 0, !dbg !42
  %123 = shufflevector <2 x float> %122, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !42
  br label %124, !dbg !41

124:                                              ; preds = %__nv_rsqrtf.exit18, %124
  %indvars.iv = phi i64 [ 0, %__nv_rsqrtf.exit18 ], [ %indvars.iv.next, %124 ]
  %125 = or disjoint i64 %indvars.iv, %120, !dbg !43
  %126 = getelementptr half, ptr addrspace(1) %3, i64 %125, !dbg !44
  %127 = tail call i16 asm sideeffect "mov.u16 $0, $1;\0A\09@$3 ld.global.L1::evict_last.b16 { $0 }, [ $2 + 0 ];", "=c,c,l,b"(i16 0, ptr addrspace(1) %126, i1 true) #5, !dbg !45
  %128 = bitcast i16 %127 to half, !dbg !45
  %129 = fpext half %128 to float, !dbg !46
  %130 = trunc nuw nsw i64 %indvars.iv to i32, !dbg !47
  %131 = or i32 %18, %130, !dbg !47
  %132 = sext i32 %131 to i64, !dbg !48
  %133 = getelementptr half, ptr addrspace(1) %0, i64 %132, !dbg !48
  %134 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, $2;\0A\09mov.u32 $1, $3;\0A\09@$5 ld.global.L1::evict_first.v2.b32 { $0, $1 }, [ $4 + 0 ];", "=r,=r,r,r,l,b"(i32 0, i32 0, ptr addrspace(1) %133, i1 %14) #5, !dbg !49
  %135 = extractvalue { i32, i32 } %134, 0, !dbg !49
  %136 = bitcast i32 %135 to <2 x half>, !dbg !49
  %137 = extractvalue { i32, i32 } %134, 1, !dbg !49
  %138 = bitcast i32 %137 to <2 x half>, !dbg !49
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %139 = bitcast float %129 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %118, <1 x i32> %139, i1 true) #5, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %140 = getelementptr half, ptr addrspace(1) %4, i64 %132, !dbg !51
  %141 = fpext <2 x half> %136 to <2 x float>, !dbg !52
  %142 = fmul <2 x float> %123, %141, !dbg !42
  %143 = load <2 x float>, ptr addrspace(3) %119, align 16, !dbg !50
  %144 = fmul <2 x float> %143, %142, !dbg !50
  %145 = fptrunc <2 x float> %144 to <2 x half>, !dbg !53
  %146 = fpext <2 x half> %138 to <2 x float>, !dbg !52
  %147 = fmul <2 x float> %123, %146, !dbg !42
  %148 = load <2 x float>, ptr addrspace(3) %121, align 8, !dbg !50
  %149 = fmul <2 x float> %148, %147, !dbg !50
  %150 = fptrunc <2 x float> %149 to <2 x half>, !dbg !53
  %151 = bitcast <2 x half> %145 to i32, !dbg !53
  %152 = bitcast <2 x half> %150 to i32, !dbg !53
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %151, i32 %152, ptr addrspace(1) %140, i1 %14) #5, !dbg !53
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 64, !dbg !41
  %153 = icmp samesign ult i64 %indvars.iv, 4032, !dbg !41
  br i1 %153, label %124, label %154, !dbg !41

154:                                              ; preds = %124
  ret void, !dbg !54
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.ctaid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.div.full(float, float) #3

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #4

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #5 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4}
!llvm.ident = !{!5}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ccpmvf6lgmnpforavvbrvwi4t5zoiosfy62jj2u37b4g5lsm5yib.py", directory: "./local_cache/cp")
!4 = !{ptr @triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_9, !"reqntidx", i32 64}
!5 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!6 = distinct !DISubprogram(name: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_9", linkageName: "triton_red_fused__to_copy_add_mean_mul_pow_rsqrt_9", scope: !3, file: !3, line: 18, type: !7, scopeLine: 18, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!7 = !DISubroutineType(cc: DW_CC_normal, types: !8)
!8 = !{}
!9 = !DILocation(line: 22, column: 28, scope: !6)
!10 = !DILocation(line: 22, column: 33, scope: !6)
!11 = !DILocation(line: 23, column: 44, scope: !6)
!12 = !DILocation(line: 23, column: 23, scope: !6)
!13 = !DILocation(line: 24, column: 21, scope: !6)
!14 = !DILocation(line: 25, column: 37, scope: !6)
!15 = !DILocation(line: 35, column: 46, scope: !6)
!16 = !DILocation(line: 29, column: 40, scope: !6)
!17 = !DILocation(line: 35, column: 41, scope: !6)
!18 = !DILocation(line: 35, column: 34, scope: !6)
!19 = !DILocation(line: 35, column: 51, scope: !6)
!20 = !DILocation(line: 36, column: 38, scope: !6)
!21 = !DILocation(line: 36, column: 55, scope: !6)
!22 = !DILocation(line: 35, column: 113, scope: !6)
!23 = !DILocation(line: 36, column: 117, scope: !6)
!24 = !DILocation(line: 37, column: 22, scope: !6)
!25 = !DILocation(line: 39, column: 22, scope: !6)
!26 = !DILocation(line: 41, column: 23, scope: !6)
!27 = !DILocation(line: 42, column: 48, scope: !6)
!28 = !DILocation(line: 43, column: 55, scope: !6)
!29 = !DILocation(line: 256, column: 15, scope: !30, inlinedAt: !33)
!30 = distinct !DILexicalBlockFile(scope: !32, file: !31, discriminator: 0)
!31 = !DIFile(filename: "standard.py", directory: "/workspace/torch-compile-caching/.venv/lib/python3.11/site-packages/triton/language")
!32 = distinct !DILexicalBlockFile(scope: !6, file: !31, discriminator: 0)
!33 = !DILocation(line: 44, column: 25, scope: !6)
!34 = !DILocation(line: 286, column: 36, scope: !32, inlinedAt: !33)
!35 = !DILocation(line: 49, column: 28, scope: !6)
!36 = !DILocation(line: 46, column: 19, scope: !6)
!37 = !DILocation(line: 48, column: 19, scope: !6)
!38 = !DILocation(line: 50, column: 4, scope: !6)
!39 = !DILocation(line: 51, column: 28, scope: !6)
!40 = !DILocation(line: 51, column: 40, scope: !6)
!41 = !DILocation(line: 52, column: 40, scope: !6)
!42 = !DILocation(line: 61, column: 24, scope: !6)
!43 = !DILocation(line: 53, column: 31, scope: !6)
!44 = !DILocation(line: 58, column: 35, scope: !6)
!45 = !DILocation(line: 58, column: 42, scope: !6)
!46 = !DILocation(line: 58, column: 95, scope: !6)
!47 = !DILocation(line: 59, column: 46, scope: !6)
!48 = !DILocation(line: 59, column: 39, scope: !6)
!49 = !DILocation(line: 59, column: 56, scope: !6)
!50 = !DILocation(line: 63, column: 24, scope: !6)
!51 = !DILocation(line: 64, column: 29, scope: !6)
!52 = !DILocation(line: 59, column: 118, scope: !6)
!53 = !DILocation(line: 64, column: 53, scope: !6)
!54 = !DILocation(line: 52, column: 4, scope: !6)
