library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity Buffer_160bits is
	port (
		CLK : in std_logic;
		RSTb : in std_logic;
		MODE_RUN : in std_logic;
                STREAM_IN : in std_logic;
		ACK : out std_logic;
		STREAM_OUT : out std_logic_vector (159 downto 0)

	);
end entity Buffer_160bits;

architecture Behavior of Buffer_160bits is

signal nb_loops : unsigned(7 downto 0); --:= "00000000"
constant NB_LOOPS_RUN : unsigned(7 downto 0) := "10100000"; -- initialized at 160
signal s_out,s_out_prec : std_logic_vector (159 downto 0);

begin
	STACK_BITS: process(CLK, rstb)
	begin
        
            if (RSTb ='0') then
                s_out <= (others => '0');
                ACK <= '0';
		nb_loops <= "00000000";

            elsif (CLK'event and CLK='1') then
		ACK <= '0';
            	if(MODE_RUN = '1') then
			s_out <= s_out (158 downto 0) & STREAM_IN ;	
                        nb_loops <= nb_loops + "00000001";
                        if (nb_loops >= NB_LOOPS_RUN) then
                		nb_loops <= "00000000";
                        	ACK <= '1';
			
                	end if;
		
              
		end if;
		
	    end if;
        end process;
STREAM_OUT <= s_out;
end architecture;

