#Build: Fabric Compiler 2022.2-SP4.2, Build 132111, Aug 13 06:22 2023
#Install: C:\pango\PDS_2022.2-SP4.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-1TBTET2
Generated by Fabric Compiler (version 2022.2-SP4.2 build 132111) at Fri Oct 27 09:53:23 2023
#Build: Fabric Compiler 2022.2-SP4.2, Build 132111, Aug 13 06:22 2023
#Install: C:\pango\PDS_2022.2-SP4.2-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-1TBTET2
Generated by Fabric Compiler (version 2022.2-SP4.2 build 132111) at Fri Oct 27 09:53:16 2023
# pvf -action compile

pvf_reg_constant u_clock_gen/u_rst_ctrl/pll_hs_rstodiv_cnt[13] 0

pvf_reg_constant u_lcm_init/u_lcm_reg_cfg/u0_ecc/data_out[6] 0

pvf_reg_constant u_lcm_init/u_lcm_reg_cfg/u0_ecc/data_out[7] 0

pvf_reg_constant u_lp_hs_delay_ctrl/u_sync_fifo_256x32b/U_ipml_fifo_sync_fifo_256x32b/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant u_lp_hs_delay_ctrl/u_sync_fifo_256x32b/U_ipml_fifo_sync_fifo_256x32b/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_lp_hs_delay_ctrl/u_sync_fifo_256x32b/U_ipml_fifo_sync_fifo_256x32b/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_lp_hs_delay_ctrl/u_sync_fifo_256x32b/U_ipml_fifo_sync_fifo_256x32b/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant u_lp_hs_delay_ctrl/u_sync_fifo_256x32b/U_ipml_fifo_sync_fifo_256x32b/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_lp_hs_delay_ctrl/u_sync_fifo_256x32b/U_ipml_fifo_sync_fifo_256x32b/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_lcm_init/u_lcm_reg_cfg/u_rom_1024x8b_lcm_para/U_ipml_rom_rom_1024x8b_lcm_para/U_ipml_spram_rom_1024x8b_lcm_para/cs_bit0_ff 0

pvf_reg_constant u_lcm_init/u_lcm_reg_cfg/u_rom_1024x8b_lcm_para/U_ipml_rom_rom_1024x8b_lcm_para/U_ipml_spram_rom_1024x8b_lcm_para/cs_bit1_bus_ff[0] 0

pvf_reg_constant u_lcm_init/u_lcm_reg_cfg/u_rom_1024x8b_lcm_para/U_ipml_rom_rom_1024x8b_lcm_para/U_ipml_spram_rom_1024x8b_lcm_para/cs_bit2_bus_ff[0] 0

# pvf -action synthesize

pvf_reg_merging  -survived u_mipi_display/pixel_data[0] -deleted u_mipi_display/pixel_data[1]

pvf_reg_merging  -survived u_mipi_display/pixel_data[0] -deleted u_mipi_display/pixel_data[2]

pvf_reg_merging  -survived u_mipi_display/pixel_data[0] -deleted u_mipi_display/pixel_data[3]

pvf_reg_merging  -survived u_mipi_display/pixel_data[0] -deleted u_mipi_display/pixel_data[4]

pvf_reg_merging  -survived u_mipi_display/pixel_data[0] -deleted u_mipi_display/pixel_data[5]

pvf_reg_merging  -survived u_mipi_display/pixel_data[0] -deleted u_mipi_display/pixel_data[6]

pvf_reg_merging  -survived u_mipi_display/pixel_data[0] -deleted u_mipi_display/pixel_data[7]

pvf_reg_merging  -survived u_mipi_display/pixel_data[8] -deleted u_mipi_display/pixel_data[9]

pvf_reg_merging  -survived u_mipi_display/pixel_data[8] -deleted u_mipi_display/pixel_data[10]

pvf_reg_merging  -survived u_mipi_display/pixel_data[8] -deleted u_mipi_display/pixel_data[11]

pvf_reg_merging  -survived u_mipi_display/pixel_data[8] -deleted u_mipi_display/pixel_data[12]

pvf_reg_merging  -survived u_mipi_display/pixel_data[8] -deleted u_mipi_display/pixel_data[13]

pvf_reg_merging  -survived u_mipi_display/pixel_data[8] -deleted u_mipi_display/pixel_data[14]

pvf_reg_merging  -survived u_mipi_display/pixel_data[8] -deleted u_mipi_display/pixel_data[15]

pvf_reg_merging  -survived u_mipi_display/pixel_data[16] -deleted u_mipi_display/pixel_data[17]

pvf_reg_merging  -survived u_mipi_display/pixel_data[16] -deleted u_mipi_display/pixel_data[18]

pvf_reg_merging  -survived u_mipi_display/pixel_data[16] -deleted u_mipi_display/pixel_data[19]

pvf_reg_merging  -survived u_mipi_display/pixel_data[16] -deleted u_mipi_display/pixel_data[20]

pvf_reg_merging  -survived u_mipi_display/pixel_data[16] -deleted u_mipi_display/pixel_data[21]

pvf_reg_merging  -survived u_mipi_display/pixel_data[16] -deleted u_mipi_display/pixel_data[22]

pvf_reg_merging  -survived u_mipi_display/pixel_data[16] -deleted u_mipi_display/pixel_data[23]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[1]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[2]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[8]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hback_porch[0]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hback_porch[1]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hback_porch[3]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hback_porch[6]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hback_porch[7]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hback_porch[8]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hback_porch[9]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hback_porch[10]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hfront_porch[0]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hfront_porch[1]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hfront_porch[2]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hfront_porch[3]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hfront_porch[6]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hfront_porch[7]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hfront_porch[8]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hfront_porch[9]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hfront_porch[10]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hsync_len[0]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hsync_len[1]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hsync_len[2]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hsync_len[4]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hsync_len[5]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hsync_len[6]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hsync_len[7]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hsync_len[8]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hsync_len[9]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hsync_len[10]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/v_active[0]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/v_active[1]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/v_active[2]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/v_active[3]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/v_active[4]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/v_active[5]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/v_active[6]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vback_porch[5]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vback_porch[6]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vback_porch[7]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vfront_porch[0]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vfront_porch[1]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vfront_porch[2]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vfront_porch[3]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vfront_porch[5]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vfront_porch[6]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vfront_porch[7]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vsync_len[0]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vsync_len[3]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vsync_len[4]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vsync_len[5]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vsync_len[6]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vsync_len[7]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[4] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hback_porch[2]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[4] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hback_porch[4]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[4] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hback_porch[5]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[4] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hfront_porch[4]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[4] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hfront_porch[5]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[4] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/hsync_len[3]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[4] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/para_update_vname

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[4] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/v_active[8]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[4] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/v_active[10]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[4] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vfront_porch[4]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[4] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vsync_len[1]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[4] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vsync_len[2]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[6] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[7]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[6] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[9]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[6] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vback_porch[0]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[6] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vback_porch[1]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[6] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vback_porch[2]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[6] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vback_porch[3]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[3] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[5]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[3] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[10]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[3] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/v_active[7]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[3] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/v_active[9]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[3] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/vback_porch[4]

pvf_reg_merging  -survived u_lcm_init/u_lcm_reg_cfg/rom_end_addr[0] -deleted u_lcm_init/u_lcm_reg_cfg/rom_end_addr[1]

pvf_reg_merging  -survived u_lcm_init/u_lcm_reg_cfg/rom_end_addr[3] -deleted u_lcm_init/u_lcm_reg_cfg/rom_end_addr[4]

pvf_reg_merging  -survived u_lcm_init/u_lcm_reg_cfg/rom_end_addr[0] -deleted u_lcm_init/u_lcm_reg_cfg/rom_end_addr[5]

pvf_reg_merging  -survived u_lcm_init/u_lcm_reg_cfg/rom_end_addr[2] -deleted u_lcm_init/u_lcm_reg_cfg/rom_end_addr[6]

pvf_reg_merging  -survived u_lcm_init/u_lcm_reg_cfg/rom_end_addr[0] -deleted u_lcm_init/u_lcm_reg_cfg/rom_end_addr[7]

pvf_reg_merging  -survived u_lcm_init/u_lcm_reg_cfg/rom_end_addr[2] -deleted u_lcm_init/u_lcm_reg_cfg/rom_end_addr[8]

pvf_reg_merging  -survived u_lcm_init/u_lcm_reg_cfg/rom_end_addr[0] -deleted u_lcm_init/u_lcm_reg_cfg/rom_end_addr[9]

.fromstates u_lp_hs_delay_ctrl/cur_state[4] u_lp_hs_delay_ctrl/cur_state[3] u_lp_hs_delay_ctrl/cur_state[2] u_lp_hs_delay_ctrl/cur_state[1] u_lp_hs_delay_ctrl/cur_state[0]
.tostates u_lp_hs_delay_ctrl/cur_state_reg[4] u_lp_hs_delay_ctrl/cur_state_reg[3] u_lp_hs_delay_ctrl/cur_state_reg[2] u_lp_hs_delay_ctrl/cur_state_reg[1] u_lp_hs_delay_ctrl/cur_state_reg[0]
.begin
00001 00001
00010 00010
00100 00100
01000 01000
10000 10000
.end


.fromstates u_lcm_init/u_lcm_reg_cfg/cur_state[6] u_lcm_init/u_lcm_reg_cfg/cur_state[5] u_lcm_init/u_lcm_reg_cfg/cur_state[4] u_lcm_init/u_lcm_reg_cfg/cur_state[3] u_lcm_init/u_lcm_reg_cfg/cur_state[2] u_lcm_init/u_lcm_reg_cfg/cur_state[1] u_lcm_init/u_lcm_reg_cfg/cur_state[0]
.tostates u_lcm_init/u_lcm_reg_cfg/cur_state_reg[6] u_lcm_init/u_lcm_reg_cfg/cur_state_reg[5] u_lcm_init/u_lcm_reg_cfg/cur_state_reg[4] u_lcm_init/u_lcm_reg_cfg/cur_state_reg[3] u_lcm_init/u_lcm_reg_cfg/cur_state_reg[2] u_lcm_init/u_lcm_reg_cfg/cur_state_reg[1] u_lcm_init/u_lcm_reg_cfg/cur_state_reg[0]
.begin
0000001 0000001
0000010 0000010
0000100 0000100
0001000 0001000
0010000 0010000
0100000 0100000
1000000 1000000
.end


.fromstates u_lcm_init/u_lcm_reg_cfg/flow_cnt[3] u_lcm_init/u_lcm_reg_cfg/flow_cnt[2] u_lcm_init/u_lcm_reg_cfg/flow_cnt[1] u_lcm_init/u_lcm_reg_cfg/flow_cnt[0]
.tostates u_lcm_init/u_lcm_reg_cfg/flow_cnt_reg[8] u_lcm_init/u_lcm_reg_cfg/flow_cnt_reg[7] u_lcm_init/u_lcm_reg_cfg/flow_cnt_reg[6] u_lcm_init/u_lcm_reg_cfg/flow_cnt_reg[5] u_lcm_init/u_lcm_reg_cfg/flow_cnt_reg[4] u_lcm_init/u_lcm_reg_cfg/flow_cnt_reg[3] u_lcm_init/u_lcm_reg_cfg/flow_cnt_reg[2] u_lcm_init/u_lcm_reg_cfg/flow_cnt_reg[1] u_lcm_init/u_lcm_reg_cfg/flow_cnt_reg[0]
.begin
0000 000000001
0001 000000010
0010 000000100
0011 000001000
0100 000010000
0101 000100000
0110 001000000
0111 010000000
1000 100000000
.end


.fromstates u_lcm_init/u_mipi_dsi_rst_ctrl/flow_cnt[1] u_lcm_init/u_mipi_dsi_rst_ctrl/flow_cnt[0]
.tostates u_lcm_init/u_mipi_dsi_rst_ctrl/flow_cnt_reg[3] u_lcm_init/u_mipi_dsi_rst_ctrl/flow_cnt_reg[2] u_lcm_init/u_mipi_dsi_rst_ctrl/flow_cnt_reg[1] u_lcm_init/u_mipi_dsi_rst_ctrl/flow_cnt_reg[0]
.begin
00 0001
01 0010
10 0100
11 1000
.end


pvf_reg_constant u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[0] 0

pvf_reg_constant u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/h_active_t[0] 0

pvf_reg_constant u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/h_active_t[1] 0

pvf_reg_constant u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/h_active_t[2] 0

pvf_reg_constant u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/h_active_t[8] 0

pvf_reg_constant u_mipi_dsi_hs_pkt/u_timing_para_gen/dsi_id_d0[0] 0

pvf_reg_constant u_mipi_dsi_hs_pkt/u_timing_para_gen/dsi_id_d1[0] 0

pvf_reg_constant u_mipi_dsi_hs_pkt/u_timing_para_gen/dsi_id_d2[0] 0

pvf_reg_constant u_lcm_init/u_lcm_reg_cfg/rom_end_addr[2] 0

pvf_reg_constant u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[6] 0

pvf_reg_constant u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/h_active_t[6] 0

pvf_reg_constant u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/h_active_t[7] 0

pvf_reg_constant u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/h_active_t[9] 0

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[0] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[1]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[0] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[2]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[0] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[3]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[0] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[4]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[0] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[5]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[0] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[6]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[0] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[7]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[8] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[9]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[8] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[10]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[8] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[11]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[8] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[12]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[8] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[13]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[8] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[14]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[8] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[15]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[16] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[17]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[16] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[18]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[16] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[19]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[16] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[20]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[16] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[21]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[16] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[22]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[16] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/rgb_data_d0[23]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[3] -deleted u_mipi_dsi_hs_pkt/u_timing_para_gen/h_active[4]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/h_active_t[3] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/h_active_t[5]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/h_active_t[3] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/h_active_t[10]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/h_active_t[3] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/h_active_t[4]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[24] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[25]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[24] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[26]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[24] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[27]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[24] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[28]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[24] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[29]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[24] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[30]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[24] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[31]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[0] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[1]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[0] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[2]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[0] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[3]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[0] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[4]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[0] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[5]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[0] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[6]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[0] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[7]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[8] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[9]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[8] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[10]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[8] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[11]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[8] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[12]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[8] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[13]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[8] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[14]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[8] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[15]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[16] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[17]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[16] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[18]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[16] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[19]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[16] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[20]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[16] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[21]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[16] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[22]

pvf_reg_merging  -survived u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[16] -deleted u_mipi_dsi_hs_pkt/u_rgb2byte_4lane/wr_fifo_data[23]

pvf_reg_merging  -survived u_lcm_init/u_lcm_reg_cfg/rom_end_addr[0] -deleted u_lcm_init/u_lcm_reg_cfg/rom_end_addr[3]

pvf_reg_merging  -survived u_lcm_init/u_mipi_dsi_rst_ctrl/delay_cnt[14] -deleted u_lcm_init/u_mipi_dsi_rst_ctrl/delay_cnt[15]

pvf_reg_constant u_lcm_init/u_mipi_dsi_rst_ctrl/delay_cnt[14] 0
