// Seed: 1673470124
module module_0 (
    input wire id_0,
    input wand id_1,
    input wor id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wand id_5
);
  generate
    assign id_5 = id_1 == id_2 ? id_4 : {id_3++, -1'b0};
  endgenerate
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0
    , id_11,
    output tri1 id_1,
    input tri1 id_2,
    input tri id_3,
    output wand id_4,
    input supply0 id_5,
    input wand id_6,
    output wor id_7,
    input wire id_8,
    input wire id_9
);
  assign id_11 = id_8 < 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_7,
      id_9,
      id_1
  );
endmodule
