-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_stream_a_TVALID : IN STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    sub47 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    in_stream_a_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_stream_a_TREADY : OUT STD_LOGIC;
    sub : IN STD_LOGIC_VECTOR (31 downto 0);
    empty : IN STD_LOGIC_VECTOR (31 downto 0);
    mul_ln101_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0 : OUT STD_LOGIC;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0 : OUT STD_LOGIC;
    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of FC_CIF_0_2_FC_CIF_0_2_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv10_280 : STD_LOGIC_VECTOR (9 downto 0) := "1010000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv64_20 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln104_fu_425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_fu_523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op39_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal or_ln108_reg_652 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal in_stream_a_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln104_1_fu_463_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln104_1_reg_628 : STD_LOGIC_VECTOR (3 downto 0);
    signal cmp45_fu_475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp45_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln105_fu_493_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln105_reg_638 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln105_fu_497_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln105_reg_643 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln_reg_648 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_stream_a_read_reg_656 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln110_fu_529_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln110_reg_661 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln110_fu_560_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_134 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln105_fu_533_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_2_fu_138 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ap_sig_allocacmp_i_2_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_fu_142 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln104_1_fu_431_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln105_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln104_fu_443_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln104_fu_471_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ult_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln104_fu_455_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln108_fu_511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln108_fu_517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_554_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln112_fu_580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal valOut_last_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_558 : BOOLEAN;
    signal ap_condition_561 : BOOLEAN;
    signal ap_condition_564 : BOOLEAN;
    signal ap_condition_567 : BOOLEAN;
    signal ap_condition_570 : BOOLEAN;
    signal ap_condition_573 : BOOLEAN;
    signal ap_condition_576 : BOOLEAN;
    signal ap_condition_579 : BOOLEAN;
    signal ap_condition_582 : BOOLEAN;
    signal ap_condition_585 : BOOLEAN;
    signal ap_condition_589 : BOOLEAN;
    signal ap_condition_592 : BOOLEAN;
    signal ap_condition_595 : BOOLEAN;
    signal ap_condition_598 : BOOLEAN;
    signal ap_condition_601 : BOOLEAN;
    signal ap_condition_604 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component FC_CIF_0_2_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component FC_CIF_0_2_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    i_2_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln104_fu_425_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    i_2_fu_138 <= select_ln104_1_fu_463_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_2_fu_138 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln104_fu_425_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    indvar_flatten_fu_142 <= add_ln104_1_fu_431_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_142 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln104_fu_425_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    j_fu_134 <= add_ln105_fu_533_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_134 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cmp45_reg_633 <= cmp45_fu_475_p2;
                in_stream_a_read_reg_656 <= in_stream_a_TDATA;
                or_ln108_reg_652 <= or_ln108_fu_523_p2;
                select_ln104_1_reg_628 <= select_ln104_1_fu_463_p3;
                trunc_ln105_reg_643 <= trunc_ln105_fu_497_p1;
                trunc_ln110_reg_661 <= trunc_ln110_fu_529_p1;
                trunc_ln_reg_648 <= select_ln104_fu_455_p3(5 downto 2);
                    zext_ln105_reg_638(6 downto 0) <= zext_ln105_fu_493_p1(6 downto 0);
            end if;
        end if;
    end process;
    zext_ln105_reg_638(31 downto 7) <= "0000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_558)
    begin
        if ((ap_const_boolean_1 = ap_condition_558)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 <= trunc_ln110_reg_661;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_561)
    begin
        if ((ap_const_boolean_1 = ap_condition_561)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 <= trunc_ln110_reg_661;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_564)
    begin
        if ((ap_const_boolean_1 = ap_condition_564)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 <= trunc_ln110_reg_661;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_567)
    begin
        if ((ap_const_boolean_1 = ap_condition_567)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 <= trunc_ln110_reg_661;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_570)
    begin
        if ((ap_const_boolean_1 = ap_condition_570)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 <= trunc_ln110_reg_661;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_573)
    begin
        if ((ap_const_boolean_1 = ap_condition_573)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 <= trunc_ln110_reg_661;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_576)
    begin
        if ((ap_const_boolean_1 = ap_condition_576)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 <= trunc_ln110_reg_661;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_579)
    begin
        if ((ap_const_boolean_1 = ap_condition_579)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 <= trunc_ln110_reg_661;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_582)
    begin
        if ((ap_const_boolean_1 = ap_condition_582)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 <= trunc_ln110_reg_661;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_585)
    begin
        if ((ap_const_boolean_1 = ap_condition_585)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 <= trunc_ln110_reg_661;
            else 
                FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0 <= ap_const_logic_1;
        else 
            FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln104_1_fu_431_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv10_1));
    add_ln104_fu_443_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_2_load) + unsigned(ap_const_lv4_1));
    add_ln105_fu_533_p2 <= std_logic_vector(unsigned(select_ln104_fu_455_p3) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state2_io, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1))) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state1_pp0_stage0_iter0, ap_block_state2_pp0_stage0_iter1, ap_block_state2_io, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state2_io) or (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1))) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(in_stream_a_TVALID, ap_predicate_op39_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_predicate_op39_read_state1 = ap_const_boolean_1) and (in_stream_a_TVALID = ap_const_logic_0));
    end process;


    ap_block_state2_io_assign_proc : process(out_stream_TREADY, or_ln108_reg_652)
    begin
                ap_block_state2_io <= ((or_ln108_reg_652 = ap_const_lv1_0) and (out_stream_TREADY = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(out_stream_TREADY, or_ln108_reg_652)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((or_ln108_reg_652 = ap_const_lv1_0) and (out_stream_TREADY = ap_const_logic_0));
    end process;


    ap_condition_558_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_558 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_561_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_561 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_564_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_564 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_567_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_567 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_570_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_570 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_573_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_573 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_576_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_576 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_579_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_579 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_582_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_582 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_585_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_585 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_589_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_589 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_592_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_592 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_595_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_595 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_598_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_598 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_601_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_601 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_604_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, trunc_ln_reg_648)
    begin
                ap_condition_604 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln104_fu_425_p2, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln104_fu_425_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_predicate_op39_read_state1_assign_proc : process(icmp_ln104_fu_425_p2, or_ln108_fu_523_p2)
    begin
                ap_predicate_op39_read_state1 <= ((or_ln108_fu_523_p2 = ap_const_lv1_0) and (icmp_ln104_fu_425_p2 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_2_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_2_fu_138)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_2_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_i_2_load <= i_2_fu_138;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_142)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_142;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_134, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_134;
        end if; 
    end process;

    cmp45_fu_475_p2 <= "1" when (zext_ln104_fu_471_p1 = sub) else "0";
    icmp_ln104_fu_425_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv10_280) else "0";
    icmp_ln105_fu_449_p2 <= "1" when (ap_sig_allocacmp_j_load = ap_const_lv7_40) else "0";
    icmp_ln108_fu_511_p2 <= "1" when (unsigned(zext_ln105_fu_493_p1) < unsigned(mul_ln101_1)) else "0";
    icmp_ln112_fu_580_p2 <= "1" when (zext_ln105_reg_638 = sub47) else "0";

    in_stream_a_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, in_stream_a_TVALID, ap_predicate_op39_read_state1, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op39_read_state1 = ap_const_boolean_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_stream_a_TDATA_blk_n <= in_stream_a_TVALID;
        else 
            in_stream_a_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream_a_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_predicate_op39_read_state1, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op39_read_state1 = ap_const_boolean_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_stream_a_TREADY <= ap_const_logic_1;
        else 
            in_stream_a_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    or_ln108_fu_523_p2 <= (xor_ln108_fu_517_p2 or rev_fu_487_p2);
    
    out_stream_TDATA_proc : process(in_stream_a_read_reg_656, valOut_last_fu_584_p2)
    begin
        out_stream_TDATA <= in_stream_a_read_reg_656;
        out_stream_TDATA(32) <= valOut_last_fu_584_p2(0);
    end process;


    out_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, out_stream_TREADY, or_ln108_reg_652, ap_block_pp0_stage0)
    begin
        if (((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001)
    begin
        if (((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_stream_TVALID <= ap_const_logic_1;
        else 
            out_stream_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_589)
    begin
        if ((ap_const_boolean_1 = ap_condition_589)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 <= trunc_ln110_reg_661;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_592)
    begin
        if ((ap_const_boolean_1 = ap_condition_592)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 <= trunc_ln110_reg_661;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_595)
    begin
        if ((ap_const_boolean_1 = ap_condition_595)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 <= trunc_ln110_reg_661;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_598)
    begin
        if ((ap_const_boolean_1 = ap_condition_598)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 <= trunc_ln110_reg_661;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_601)
    begin
        if ((ap_const_boolean_1 = ap_condition_601)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 <= trunc_ln110_reg_661;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 <= zext_ln110_fu_560_p1(6 - 1 downto 0);

    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0_assign_proc : process(or_ln108_reg_652, trunc_ln110_reg_661, ap_condition_604)
    begin
        if ((ap_const_boolean_1 = ap_condition_604)) then
            if ((or_ln108_reg_652 = ap_const_lv1_1)) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 <= ap_const_lv16_0;
            elsif ((or_ln108_reg_652 = ap_const_lv1_0)) then 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 <= trunc_ln110_reg_661;
            else 
                p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_ln108_reg_652, ap_block_pp0_stage0_11001, trunc_ln_reg_648)
    begin
        if ((((or_ln108_reg_652 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_ln108_reg_652 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (trunc_ln_reg_648 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0 <= ap_const_logic_1;
        else 
            p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0 <= ap_const_logic_0;
        end if; 
    end process;

    rev_fu_487_p2 <= (ult_fu_481_p2 xor ap_const_lv1_1);
    select_ln104_1_fu_463_p3 <= 
        add_ln104_fu_443_p2 when (icmp_ln105_fu_449_p2(0) = '1') else 
        ap_sig_allocacmp_i_2_load;
    select_ln104_fu_455_p3 <= 
        ap_const_lv7_0 when (icmp_ln105_fu_449_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    tmp_s_fu_554_p3 <= (select_ln104_1_reg_628 & trunc_ln105_reg_643);
    trunc_ln105_fu_497_p1 <= select_ln104_fu_455_p3(2 - 1 downto 0);
    trunc_ln110_fu_529_p1 <= in_stream_a_TDATA(16 - 1 downto 0);
    ult_fu_481_p2 <= "1" when (unsigned(zext_ln104_fu_471_p1) < unsigned(empty)) else "0";
    valOut_last_fu_584_p2 <= (icmp_ln112_fu_580_p2 and cmp45_reg_633);
    xor_ln108_fu_517_p2 <= (icmp_ln108_fu_511_p2 xor ap_const_lv1_1);
    zext_ln104_fu_471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln104_1_fu_463_p3),32));
    zext_ln105_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln104_fu_455_p3),32));
    zext_ln110_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_554_p3),64));
end behav;
