#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "Y:\iverilog\lib\ivl\system.vpi";
:vpi_module "Y:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "Y:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "Y:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "Y:\iverilog\lib\ivl\va_math.vpi";
S_000001d1a785a6f0 .scope module, "adder_8bits_tb" "adder_8bits_tb" 2 4;
 .timescale -3 -12;
v000001d1a78b5df0_0 .var "full_a", 7 0;
v000001d1a78b69d0_0 .var "full_b", 7 0;
v000001d1a78b5490_0 .var "full_c_in", 7 0;
v000001d1a78b5990_0 .net "full_c_out", 7 0, L_000001d1a78b52b0;  1 drivers
v000001d1a78b6070_0 .net "full_s", 7 0, L_000001d1a78b5350;  1 drivers
S_000001d1a7825780 .scope module, "uut" "adder_8bits" 2 9, 3 4 0, S_000001d1a785a6f0;
 .timescale -3 -12;
    .port_info 0 /INPUT 8 "first_byte";
    .port_info 1 /INPUT 8 "second_byte";
    .port_info 2 /INPUT 8 "carry_in";
    .port_info 3 /OUTPUT 8 "sum_bytes";
    .port_info 4 /OUTPUT 8 "carry_out";
v000001d1a78b61b0_0 .net *"_ivl_101", 0 0, L_000001d1a78bc560;  1 drivers
v000001d1a78b6a70_0 .net *"_ivl_105", 0 0, L_000001d1a78bb660;  1 drivers
v000001d1a78b5670_0 .net *"_ivl_109", 0 0, L_000001d1a78bbe80;  1 drivers
v000001d1a78b5850_0 .net *"_ivl_85", 0 0, L_000001d1a78bc4c0;  1 drivers
v000001d1a78b6750_0 .net *"_ivl_89", 0 0, L_000001d1a78bc920;  1 drivers
v000001d1a78b5a30_0 .net *"_ivl_93", 0 0, L_000001d1a78bba20;  1 drivers
v000001d1a78b5ad0_0 .net *"_ivl_97", 0 0, L_000001d1a78bbb60;  1 drivers
RS_000001d1a785e5a8 .resolv tri, L_000001d1a78bc100, L_000001d1a78bc1a0, L_000001d1a78bcce0, L_000001d1a78bcec0, L_000001d1a78bcba0, L_000001d1a78bb980, L_000001d1a78bbc00, v000001d1a78b5490_0;
v000001d1a78b6570_0 .net8 "carry_in", 7 0, RS_000001d1a785e5a8;  8 drivers
v000001d1a78b5f30_0 .net "carry_out", 7 0, L_000001d1a78b52b0;  alias, 1 drivers
v000001d1a78b6610_0 .net "first_byte", 7 0, v000001d1a78b5df0_0;  1 drivers
v000001d1a78b58f0_0 .net "second_byte", 7 0, v000001d1a78b69d0_0;  1 drivers
v000001d1a78b6250_0 .net "sum_bytes", 7 0, L_000001d1a78b5350;  alias, 1 drivers
L_000001d1a78b66b0 .part v000001d1a78b5df0_0, 0, 1;
L_000001d1a78b6430 .part v000001d1a78b69d0_0, 0, 1;
L_000001d1a78b5b70 .part RS_000001d1a785e5a8, 0, 1;
L_000001d1a78b6e30 .part v000001d1a78b5df0_0, 1, 1;
L_000001d1a78b6cf0 .part v000001d1a78b69d0_0, 1, 1;
L_000001d1a78b62f0 .part RS_000001d1a785e5a8, 1, 1;
L_000001d1a78b53f0 .part v000001d1a78b5df0_0, 2, 1;
L_000001d1a78b5e90 .part v000001d1a78b69d0_0, 2, 1;
L_000001d1a78b6ed0 .part RS_000001d1a785e5a8, 2, 1;
L_000001d1a78b67f0 .part v000001d1a78b5df0_0, 3, 1;
L_000001d1a78b55d0 .part v000001d1a78b69d0_0, 3, 1;
L_000001d1a78b5c10 .part RS_000001d1a785e5a8, 3, 1;
L_000001d1a78b6390 .part v000001d1a78b5df0_0, 4, 1;
L_000001d1a78b5cb0 .part v000001d1a78b69d0_0, 4, 1;
L_000001d1a78b6890 .part RS_000001d1a785e5a8, 4, 1;
L_000001d1a78b5fd0 .part v000001d1a78b5df0_0, 5, 1;
L_000001d1a78b5210 .part v000001d1a78b69d0_0, 5, 1;
L_000001d1a78b5170 .part RS_000001d1a785e5a8, 5, 1;
L_000001d1a78b6bb0 .part v000001d1a78b5df0_0, 6, 1;
L_000001d1a78b64d0 .part v000001d1a78b69d0_0, 6, 1;
L_000001d1a78b6930 .part RS_000001d1a785e5a8, 6, 1;
L_000001d1a78b6b10 .part v000001d1a78b5df0_0, 7, 1;
L_000001d1a78b6c50 .part v000001d1a78b69d0_0, 7, 1;
L_000001d1a78b5030 .part RS_000001d1a785e5a8, 7, 1;
LS_000001d1a78b5350_0_0 .concat8 [ 1 1 1 1], L_000001d1a784cfc0, L_000001d1a78b7ad0, L_000001d1a78b8080, L_000001d1a78b8240;
LS_000001d1a78b5350_0_4 .concat8 [ 1 1 1 1], L_000001d1a78b7c90, L_000001d1a78b9850, L_000001d1a78ba1f0, L_000001d1a78b9540;
L_000001d1a78b5350 .concat8 [ 4 4 0 0], LS_000001d1a78b5350_0_0, LS_000001d1a78b5350_0_4;
LS_000001d1a78b52b0_0_0 .concat8 [ 1 1 1 1], L_000001d1a784c930, L_000001d1a78b7ec0, L_000001d1a78b7fa0, L_000001d1a78b7600;
LS_000001d1a78b52b0_0_4 .concat8 [ 1 1 1 1], L_000001d1a78b7d70, L_000001d1a78b9a80, L_000001d1a78ba0a0, L_000001d1a78b9a10;
L_000001d1a78b52b0 .concat8 [ 4 4 0 0], LS_000001d1a78b52b0_0_0, LS_000001d1a78b52b0_0_4;
L_000001d1a78bc100 .part/pv L_000001d1a78bc4c0, 1, 1, 8;
L_000001d1a78bc4c0 .part L_000001d1a78b52b0, 0, 1;
L_000001d1a78bc1a0 .part/pv L_000001d1a78bc920, 2, 1, 8;
L_000001d1a78bc920 .part L_000001d1a78b52b0, 1, 1;
L_000001d1a78bcce0 .part/pv L_000001d1a78bba20, 3, 1, 8;
L_000001d1a78bba20 .part L_000001d1a78b52b0, 2, 1;
L_000001d1a78bcec0 .part/pv L_000001d1a78bbb60, 4, 1, 8;
L_000001d1a78bbb60 .part L_000001d1a78b52b0, 3, 1;
L_000001d1a78bcba0 .part/pv L_000001d1a78bc560, 5, 1, 8;
L_000001d1a78bc560 .part L_000001d1a78b52b0, 4, 1;
L_000001d1a78bb980 .part/pv L_000001d1a78bb660, 6, 1, 8;
L_000001d1a78bb660 .part L_000001d1a78b52b0, 5, 1;
L_000001d1a78bbc00 .part/pv L_000001d1a78bbe80, 7, 1, 8;
L_000001d1a78bbe80 .part L_000001d1a78b52b0, 6, 1;
S_000001d1a7825910 .scope module, "FA_block0" "full_adder" 3 11, 4 28 0, S_000001d1a7825780;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "C_out";
L_000001d1a784c8c0 .functor BUFZ 1, L_000001d1a78b66b0, C4<0>, C4<0>, C4<0>;
L_000001d1a784d570 .functor BUFZ 1, L_000001d1a78b6430, C4<0>, C4<0>, C4<0>;
L_000001d1a784cf50 .functor BUFZ 1, L_000001d1a78b5b70, C4<0>, C4<0>, C4<0>;
L_000001d1a784cbd0 .functor BUFZ 1, L_000001d1a784caf0, C4<0>, C4<0>, C4<0>;
L_000001d1a784cfc0 .functor BUFZ 1, L_000001d1a784d500, C4<0>, C4<0>, C4<0>;
L_000001d1a784c930 .functor OR 1, L_000001d1a784d340, L_000001d1a784cb60, C4<0>, C4<0>;
v000001d1a78435e0_0 .net "A", 0 0, L_000001d1a78b66b0;  1 drivers
v000001d1a78434a0_0 .net "B", 0 0, L_000001d1a78b6430;  1 drivers
v000001d1a78437c0_0 .net "C_in", 0 0, L_000001d1a78b5b70;  1 drivers
v000001d1a78ab5c0_0 .net "C_out", 0 0, L_000001d1a784c930;  1 drivers
v000001d1a78abf20_0 .net "Sum", 0 0, L_000001d1a784cfc0;  1 drivers
v000001d1a78ab020_0 .net "st1_c_out", 0 0, L_000001d1a784d340;  1 drivers
v000001d1a78ab3e0_0 .net "st1_in1", 0 0, L_000001d1a784c8c0;  1 drivers
v000001d1a78ab7a0_0 .net "st1_in2", 0 0, L_000001d1a784d570;  1 drivers
v000001d1a78abb60_0 .net "st1_sum", 0 0, L_000001d1a784caf0;  1 drivers
v000001d1a78ab700_0 .net "st2_c_out", 0 0, L_000001d1a784cb60;  1 drivers
v000001d1a78ab480_0 .net "st2_in1", 0 0, L_000001d1a784cf50;  1 drivers
v000001d1a78ab160_0 .net "st2_in2", 0 0, L_000001d1a784cbd0;  1 drivers
v000001d1a78ab660_0 .net "st2_sum", 0 0, L_000001d1a784d500;  1 drivers
S_000001d1a782f4e0 .scope module, "half_adder_st1" "half_adder" 4 33, 4 18 0, S_000001d1a7825910;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a784caf0 .functor XOR 1, L_000001d1a784c8c0, L_000001d1a784d570, C4<0>, C4<0>;
L_000001d1a784d340 .functor AND 1, L_000001d1a784c8c0, L_000001d1a784d570, C4<1>, C4<1>;
v000001d1a784b660_0 .net "c", 0 0, L_000001d1a784d340;  alias, 1 drivers
v000001d1a784bb60_0 .net "in1", 0 0, L_000001d1a784c8c0;  alias, 1 drivers
v000001d1a784b700_0 .net "in2", 0 0, L_000001d1a784d570;  alias, 1 drivers
v000001d1a784bde0_0 .net "sum", 0 0, L_000001d1a784caf0;  alias, 1 drivers
S_000001d1a782f670 .scope module, "half_adder_st2" "half_adder" 4 35, 4 18 0, S_000001d1a7825910;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a784d500 .functor XOR 1, L_000001d1a784cf50, L_000001d1a784cbd0, C4<0>, C4<0>;
L_000001d1a784cb60 .functor AND 1, L_000001d1a784cf50, L_000001d1a784cbd0, C4<1>, C4<1>;
v000001d1a784bfc0_0 .net "c", 0 0, L_000001d1a784cb60;  alias, 1 drivers
v000001d1a7842dc0_0 .net "in1", 0 0, L_000001d1a784cf50;  alias, 1 drivers
v000001d1a7842fa0_0 .net "in2", 0 0, L_000001d1a784cbd0;  alias, 1 drivers
v000001d1a78432c0_0 .net "sum", 0 0, L_000001d1a784d500;  alias, 1 drivers
S_000001d1a78ace00 .scope module, "FA_block1" "full_adder" 3 12, 4 28 0, S_000001d1a7825780;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "C_out";
L_000001d1a784d260 .functor BUFZ 1, L_000001d1a78b6e30, C4<0>, C4<0>, C4<0>;
L_000001d1a784d2d0 .functor BUFZ 1, L_000001d1a78b6cf0, C4<0>, C4<0>, C4<0>;
L_000001d1a784d3b0 .functor BUFZ 1, L_000001d1a78b62f0, C4<0>, C4<0>, C4<0>;
L_000001d1a784d420 .functor BUFZ 1, L_000001d1a784cd90, C4<0>, C4<0>, C4<0>;
L_000001d1a78b7ad0 .functor BUFZ 1, L_000001d1a784d0a0, C4<0>, C4<0>, C4<0>;
L_000001d1a78b7ec0 .functor OR 1, L_000001d1a784d030, L_000001d1a784d180, C4<0>, C4<0>;
v000001d1a78ac7e0_0 .net "A", 0 0, L_000001d1a78b6e30;  1 drivers
v000001d1a78ac600_0 .net "B", 0 0, L_000001d1a78b6cf0;  1 drivers
v000001d1a78ac880_0 .net "C_in", 0 0, L_000001d1a78b62f0;  1 drivers
v000001d1a78ab200_0 .net "C_out", 0 0, L_000001d1a78b7ec0;  1 drivers
v000001d1a78acc40_0 .net "Sum", 0 0, L_000001d1a78b7ad0;  1 drivers
v000001d1a78acb00_0 .net "st1_c_out", 0 0, L_000001d1a784d030;  1 drivers
v000001d1a78ab2a0_0 .net "st1_in1", 0 0, L_000001d1a784d260;  1 drivers
v000001d1a78ab340_0 .net "st1_in2", 0 0, L_000001d1a784d2d0;  1 drivers
v000001d1a78aca60_0 .net "st1_sum", 0 0, L_000001d1a784cd90;  1 drivers
v000001d1a78ab980_0 .net "st2_c_out", 0 0, L_000001d1a784d180;  1 drivers
v000001d1a78ac920_0 .net "st2_in1", 0 0, L_000001d1a784d3b0;  1 drivers
v000001d1a78ac9c0_0 .net "st2_in2", 0 0, L_000001d1a784d420;  1 drivers
v000001d1a78ab520_0 .net "st2_sum", 0 0, L_000001d1a784d0a0;  1 drivers
S_000001d1a77d6b60 .scope module, "half_adder_st1" "half_adder" 4 33, 4 18 0, S_000001d1a78ace00;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a784cd90 .functor XOR 1, L_000001d1a784d260, L_000001d1a784d2d0, C4<0>, C4<0>;
L_000001d1a784d030 .functor AND 1, L_000001d1a784d260, L_000001d1a784d2d0, C4<1>, C4<1>;
v000001d1a78ab0c0_0 .net "c", 0 0, L_000001d1a784d030;  alias, 1 drivers
v000001d1a78ab840_0 .net "in1", 0 0, L_000001d1a784d260;  alias, 1 drivers
v000001d1a78abc00_0 .net "in2", 0 0, L_000001d1a784d2d0;  alias, 1 drivers
v000001d1a78ab8e0_0 .net "sum", 0 0, L_000001d1a784cd90;  alias, 1 drivers
S_000001d1a77d6cf0 .scope module, "half_adder_st2" "half_adder" 4 35, 4 18 0, S_000001d1a78ace00;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a784d0a0 .functor XOR 1, L_000001d1a784d3b0, L_000001d1a784d420, C4<0>, C4<0>;
L_000001d1a784d180 .functor AND 1, L_000001d1a784d3b0, L_000001d1a784d420, C4<1>, C4<1>;
v000001d1a78ac2e0_0 .net "c", 0 0, L_000001d1a784d180;  alias, 1 drivers
v000001d1a78ac6a0_0 .net "in1", 0 0, L_000001d1a784d3b0;  alias, 1 drivers
v000001d1a78ac740_0 .net "in2", 0 0, L_000001d1a784d420;  alias, 1 drivers
v000001d1a78ac560_0 .net "sum", 0 0, L_000001d1a784d0a0;  alias, 1 drivers
S_000001d1a77d6e80 .scope module, "FA_block2" "full_adder" 3 13, 4 28 0, S_000001d1a7825780;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "C_out";
L_000001d1a78b7520 .functor BUFZ 1, L_000001d1a78b53f0, C4<0>, C4<0>, C4<0>;
L_000001d1a78b74b0 .functor BUFZ 1, L_000001d1a78b5e90, C4<0>, C4<0>, C4<0>;
L_000001d1a78b82b0 .functor BUFZ 1, L_000001d1a78b6ed0, C4<0>, C4<0>, C4<0>;
L_000001d1a78b7590 .functor BUFZ 1, L_000001d1a78b7bb0, C4<0>, C4<0>, C4<0>;
L_000001d1a78b8080 .functor BUFZ 1, L_000001d1a78b78a0, C4<0>, C4<0>, C4<0>;
L_000001d1a78b7fa0 .functor OR 1, L_000001d1a78b7f30, L_000001d1a78b7750, C4<0>, C4<0>;
v000001d1a78abca0_0 .net "A", 0 0, L_000001d1a78b53f0;  1 drivers
v000001d1a78abd40_0 .net "B", 0 0, L_000001d1a78b5e90;  1 drivers
v000001d1a78abde0_0 .net "C_in", 0 0, L_000001d1a78b6ed0;  1 drivers
v000001d1a78abe80_0 .net "C_out", 0 0, L_000001d1a78b7fa0;  1 drivers
v000001d1a78abfc0_0 .net "Sum", 0 0, L_000001d1a78b8080;  1 drivers
v000001d1a78ac060_0 .net "st1_c_out", 0 0, L_000001d1a78b7f30;  1 drivers
v000001d1a78ac100_0 .net "st1_in1", 0 0, L_000001d1a78b7520;  1 drivers
v000001d1a78ac1a0_0 .net "st1_in2", 0 0, L_000001d1a78b74b0;  1 drivers
v000001d1a78ac380_0 .net "st1_sum", 0 0, L_000001d1a78b7bb0;  1 drivers
v000001d1a78ac420_0 .net "st2_c_out", 0 0, L_000001d1a78b7750;  1 drivers
v000001d1a78ac4c0_0 .net "st2_in1", 0 0, L_000001d1a78b82b0;  1 drivers
v000001d1a78ae700_0 .net "st2_in2", 0 0, L_000001d1a78b7590;  1 drivers
v000001d1a78aec00_0 .net "st2_sum", 0 0, L_000001d1a78b78a0;  1 drivers
S_000001d1a78457e0 .scope module, "half_adder_st1" "half_adder" 4 33, 4 18 0, S_000001d1a77d6e80;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a78b7bb0 .functor XOR 1, L_000001d1a78b7520, L_000001d1a78b74b0, C4<0>, C4<0>;
L_000001d1a78b7f30 .functor AND 1, L_000001d1a78b7520, L_000001d1a78b74b0, C4<1>, C4<1>;
v000001d1a78acba0_0 .net "c", 0 0, L_000001d1a78b7f30;  alias, 1 drivers
v000001d1a78aba20_0 .net "in1", 0 0, L_000001d1a78b7520;  alias, 1 drivers
v000001d1a78aae40_0 .net "in2", 0 0, L_000001d1a78b74b0;  alias, 1 drivers
v000001d1a78acce0_0 .net "sum", 0 0, L_000001d1a78b7bb0;  alias, 1 drivers
S_000001d1a7845970 .scope module, "half_adder_st2" "half_adder" 4 35, 4 18 0, S_000001d1a77d6e80;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a78b78a0 .functor XOR 1, L_000001d1a78b82b0, L_000001d1a78b7590, C4<0>, C4<0>;
L_000001d1a78b7750 .functor AND 1, L_000001d1a78b82b0, L_000001d1a78b7590, C4<1>, C4<1>;
v000001d1a78aaee0_0 .net "c", 0 0, L_000001d1a78b7750;  alias, 1 drivers
v000001d1a78aaf80_0 .net "in1", 0 0, L_000001d1a78b82b0;  alias, 1 drivers
v000001d1a78abac0_0 .net "in2", 0 0, L_000001d1a78b7590;  alias, 1 drivers
v000001d1a78ac240_0 .net "sum", 0 0, L_000001d1a78b78a0;  alias, 1 drivers
S_000001d1a7845b00 .scope module, "FA_block3" "full_adder" 3 14, 4 28 0, S_000001d1a7825780;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "C_out";
L_000001d1a78b8160 .functor BUFZ 1, L_000001d1a78b67f0, C4<0>, C4<0>, C4<0>;
L_000001d1a78b80f0 .functor BUFZ 1, L_000001d1a78b55d0, C4<0>, C4<0>, C4<0>;
L_000001d1a78b76e0 .functor BUFZ 1, L_000001d1a78b5c10, C4<0>, C4<0>, C4<0>;
L_000001d1a78b77c0 .functor BUFZ 1, L_000001d1a78b8010, C4<0>, C4<0>, C4<0>;
L_000001d1a78b8240 .functor BUFZ 1, L_000001d1a78b7980, C4<0>, C4<0>, C4<0>;
L_000001d1a78b7600 .functor OR 1, L_000001d1a78b7910, L_000001d1a78b7d00, C4<0>, C4<0>;
v000001d1a78ada80_0 .net "A", 0 0, L_000001d1a78b67f0;  1 drivers
v000001d1a78aeb60_0 .net "B", 0 0, L_000001d1a78b55d0;  1 drivers
v000001d1a78ad300_0 .net "C_in", 0 0, L_000001d1a78b5c10;  1 drivers
v000001d1a78ad080_0 .net "C_out", 0 0, L_000001d1a78b7600;  1 drivers
v000001d1a78ae200_0 .net "Sum", 0 0, L_000001d1a78b8240;  1 drivers
v000001d1a78ad4e0_0 .net "st1_c_out", 0 0, L_000001d1a78b7910;  1 drivers
v000001d1a78ae020_0 .net "st1_in1", 0 0, L_000001d1a78b8160;  1 drivers
v000001d1a78adb20_0 .net "st1_in2", 0 0, L_000001d1a78b80f0;  1 drivers
v000001d1a78ae8e0_0 .net "st1_sum", 0 0, L_000001d1a78b8010;  1 drivers
v000001d1a78ad3a0_0 .net "st2_c_out", 0 0, L_000001d1a78b7d00;  1 drivers
v000001d1a78aed40_0 .net "st2_in1", 0 0, L_000001d1a78b76e0;  1 drivers
v000001d1a78adc60_0 .net "st2_in2", 0 0, L_000001d1a78b77c0;  1 drivers
v000001d1a78ae7a0_0 .net "st2_sum", 0 0, L_000001d1a78b7980;  1 drivers
S_000001d1a7845c90 .scope module, "half_adder_st1" "half_adder" 4 33, 4 18 0, S_000001d1a7845b00;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a78b8010 .functor XOR 1, L_000001d1a78b8160, L_000001d1a78b80f0, C4<0>, C4<0>;
L_000001d1a78b7910 .functor AND 1, L_000001d1a78b8160, L_000001d1a78b80f0, C4<1>, C4<1>;
v000001d1a78ae5c0_0 .net "c", 0 0, L_000001d1a78b7910;  alias, 1 drivers
v000001d1a78ad6c0_0 .net "in1", 0 0, L_000001d1a78b8160;  alias, 1 drivers
v000001d1a78ae160_0 .net "in2", 0 0, L_000001d1a78b80f0;  alias, 1 drivers
v000001d1a78adbc0_0 .net "sum", 0 0, L_000001d1a78b8010;  alias, 1 drivers
S_000001d1a7845e20 .scope module, "half_adder_st2" "half_adder" 4 35, 4 18 0, S_000001d1a7845b00;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a78b7980 .functor XOR 1, L_000001d1a78b76e0, L_000001d1a78b77c0, C4<0>, C4<0>;
L_000001d1a78b7d00 .functor AND 1, L_000001d1a78b76e0, L_000001d1a78b77c0, C4<1>, C4<1>;
v000001d1a78ae0c0_0 .net "c", 0 0, L_000001d1a78b7d00;  alias, 1 drivers
v000001d1a78ad440_0 .net "in1", 0 0, L_000001d1a78b76e0;  alias, 1 drivers
v000001d1a78aeca0_0 .net "in2", 0 0, L_000001d1a78b77c0;  alias, 1 drivers
v000001d1a78ad9e0_0 .net "sum", 0 0, L_000001d1a78b7980;  alias, 1 drivers
S_000001d1a7850040 .scope module, "FA_block4" "full_adder" 3 15, 4 28 0, S_000001d1a7825780;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "C_out";
L_000001d1a78b7a60 .functor BUFZ 1, L_000001d1a78b6390, C4<0>, C4<0>, C4<0>;
L_000001d1a78b7b40 .functor BUFZ 1, L_000001d1a78b5cb0, C4<0>, C4<0>, C4<0>;
L_000001d1a78b7440 .functor BUFZ 1, L_000001d1a78b6890, C4<0>, C4<0>, C4<0>;
L_000001d1a78b7c20 .functor BUFZ 1, L_000001d1a78b7830, C4<0>, C4<0>, C4<0>;
L_000001d1a78b7c90 .functor BUFZ 1, L_000001d1a78b8320, C4<0>, C4<0>, C4<0>;
L_000001d1a78b7d70 .functor OR 1, L_000001d1a78b81d0, L_000001d1a78b7670, C4<0>, C4<0>;
v000001d1a78ad120_0 .net "A", 0 0, L_000001d1a78b6390;  1 drivers
v000001d1a78aee80_0 .net "B", 0 0, L_000001d1a78b5cb0;  1 drivers
v000001d1a78ae340_0 .net "C_in", 0 0, L_000001d1a78b6890;  1 drivers
v000001d1a78ad1c0_0 .net "C_out", 0 0, L_000001d1a78b7d70;  1 drivers
v000001d1a78ae840_0 .net "Sum", 0 0, L_000001d1a78b7c90;  1 drivers
v000001d1a78ae480_0 .net "st1_c_out", 0 0, L_000001d1a78b81d0;  1 drivers
v000001d1a78ade40_0 .net "st1_in1", 0 0, L_000001d1a78b7a60;  1 drivers
v000001d1a78ad580_0 .net "st1_in2", 0 0, L_000001d1a78b7b40;  1 drivers
v000001d1a78adee0_0 .net "st1_sum", 0 0, L_000001d1a78b7830;  1 drivers
v000001d1a78ad620_0 .net "st2_c_out", 0 0, L_000001d1a78b7670;  1 drivers
v000001d1a78adf80_0 .net "st2_in1", 0 0, L_000001d1a78b7440;  1 drivers
v000001d1a78ae2a0_0 .net "st2_in2", 0 0, L_000001d1a78b7c20;  1 drivers
v000001d1a78ae520_0 .net "st2_sum", 0 0, L_000001d1a78b8320;  1 drivers
S_000001d1a78501d0 .scope module, "half_adder_st1" "half_adder" 4 33, 4 18 0, S_000001d1a7850040;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a78b7830 .functor XOR 1, L_000001d1a78b7a60, L_000001d1a78b7b40, C4<0>, C4<0>;
L_000001d1a78b81d0 .functor AND 1, L_000001d1a78b7a60, L_000001d1a78b7b40, C4<1>, C4<1>;
v000001d1a78ad260_0 .net "c", 0 0, L_000001d1a78b81d0;  alias, 1 drivers
v000001d1a78ae3e0_0 .net "in1", 0 0, L_000001d1a78b7a60;  alias, 1 drivers
v000001d1a78acfe0_0 .net "in2", 0 0, L_000001d1a78b7b40;  alias, 1 drivers
v000001d1a78adda0_0 .net "sum", 0 0, L_000001d1a78b7830;  alias, 1 drivers
S_000001d1a7850360 .scope module, "half_adder_st2" "half_adder" 4 35, 4 18 0, S_000001d1a7850040;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a78b8320 .functor XOR 1, L_000001d1a78b7440, L_000001d1a78b7c20, C4<0>, C4<0>;
L_000001d1a78b7670 .functor AND 1, L_000001d1a78b7440, L_000001d1a78b7c20, C4<1>, C4<1>;
v000001d1a78aede0_0 .net "c", 0 0, L_000001d1a78b7670;  alias, 1 drivers
v000001d1a78add00_0 .net "in1", 0 0, L_000001d1a78b7440;  alias, 1 drivers
v000001d1a78ad8a0_0 .net "in2", 0 0, L_000001d1a78b7c20;  alias, 1 drivers
v000001d1a78ae660_0 .net "sum", 0 0, L_000001d1a78b8320;  alias, 1 drivers
S_000001d1a78b1190 .scope module, "FA_block5" "full_adder" 3 16, 4 28 0, S_000001d1a7825780;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "C_out";
L_000001d1a78b99a0 .functor BUFZ 1, L_000001d1a78b5fd0, C4<0>, C4<0>, C4<0>;
L_000001d1a78b9930 .functor BUFZ 1, L_000001d1a78b5210, C4<0>, C4<0>, C4<0>;
L_000001d1a78b9ee0 .functor BUFZ 1, L_000001d1a78b5170, C4<0>, C4<0>, C4<0>;
L_000001d1a78b9f50 .functor BUFZ 1, L_000001d1a78b7e50, C4<0>, C4<0>, C4<0>;
L_000001d1a78b9850 .functor BUFZ 1, L_000001d1a78b7de0, C4<0>, C4<0>, C4<0>;
L_000001d1a78b9a80 .functor OR 1, L_000001d1a78b79f0, L_000001d1a78b9c40, C4<0>, C4<0>;
v000001d1a78b4a60_0 .net "A", 0 0, L_000001d1a78b5fd0;  1 drivers
v000001d1a78b4ec0_0 .net "B", 0 0, L_000001d1a78b5210;  1 drivers
v000001d1a78b3020_0 .net "C_in", 0 0, L_000001d1a78b5170;  1 drivers
v000001d1a78b47e0_0 .net "C_out", 0 0, L_000001d1a78b9a80;  1 drivers
v000001d1a78b4880_0 .net "Sum", 0 0, L_000001d1a78b9850;  1 drivers
v000001d1a78b33e0_0 .net "st1_c_out", 0 0, L_000001d1a78b79f0;  1 drivers
v000001d1a78b4420_0 .net "st1_in1", 0 0, L_000001d1a78b99a0;  1 drivers
v000001d1a78b3b60_0 .net "st1_in2", 0 0, L_000001d1a78b9930;  1 drivers
v000001d1a78b4600_0 .net "st1_sum", 0 0, L_000001d1a78b7e50;  1 drivers
v000001d1a78b4920_0 .net "st2_c_out", 0 0, L_000001d1a78b9c40;  1 drivers
v000001d1a78b46a0_0 .net "st2_in1", 0 0, L_000001d1a78b9ee0;  1 drivers
v000001d1a78b3c00_0 .net "st2_in2", 0 0, L_000001d1a78b9f50;  1 drivers
v000001d1a78b38e0_0 .net "st2_sum", 0 0, L_000001d1a78b7de0;  1 drivers
S_000001d1a78b1e10 .scope module, "half_adder_st1" "half_adder" 4 33, 4 18 0, S_000001d1a78b1190;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a78b7e50 .functor XOR 1, L_000001d1a78b99a0, L_000001d1a78b9930, C4<0>, C4<0>;
L_000001d1a78b79f0 .functor AND 1, L_000001d1a78b99a0, L_000001d1a78b9930, C4<1>, C4<1>;
v000001d1a78ae980_0 .net "c", 0 0, L_000001d1a78b79f0;  alias, 1 drivers
v000001d1a78ad760_0 .net "in1", 0 0, L_000001d1a78b99a0;  alias, 1 drivers
v000001d1a78aea20_0 .net "in2", 0 0, L_000001d1a78b9930;  alias, 1 drivers
v000001d1a78aeac0_0 .net "sum", 0 0, L_000001d1a78b7e50;  alias, 1 drivers
S_000001d1a78b14b0 .scope module, "half_adder_st2" "half_adder" 4 35, 4 18 0, S_000001d1a78b1190;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a78b7de0 .functor XOR 1, L_000001d1a78b9ee0, L_000001d1a78b9f50, C4<0>, C4<0>;
L_000001d1a78b9c40 .functor AND 1, L_000001d1a78b9ee0, L_000001d1a78b9f50, C4<1>, C4<1>;
v000001d1a78ad800_0 .net "c", 0 0, L_000001d1a78b9c40;  alias, 1 drivers
v000001d1a78ad940_0 .net "in1", 0 0, L_000001d1a78b9ee0;  alias, 1 drivers
v000001d1a78b3200_0 .net "in2", 0 0, L_000001d1a78b9f50;  alias, 1 drivers
v000001d1a78b3340_0 .net "sum", 0 0, L_000001d1a78b7de0;  alias, 1 drivers
S_000001d1a78b1640 .scope module, "FA_block6" "full_adder" 3 17, 4 28 0, S_000001d1a7825780;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "C_out";
L_000001d1a78b9bd0 .functor BUFZ 1, L_000001d1a78b6bb0, C4<0>, C4<0>, C4<0>;
L_000001d1a78ba030 .functor BUFZ 1, L_000001d1a78b64d0, C4<0>, C4<0>, C4<0>;
L_000001d1a78b94d0 .functor BUFZ 1, L_000001d1a78b6930, C4<0>, C4<0>, C4<0>;
L_000001d1a78b9690 .functor BUFZ 1, L_000001d1a78b9af0, C4<0>, C4<0>, C4<0>;
L_000001d1a78ba1f0 .functor BUFZ 1, L_000001d1a78b9fc0, C4<0>, C4<0>, C4<0>;
L_000001d1a78ba0a0 .functor OR 1, L_000001d1a78b9b60, L_000001d1a78b9620, C4<0>, C4<0>;
v000001d1a78b3a20_0 .net "A", 0 0, L_000001d1a78b6bb0;  1 drivers
v000001d1a78b4b00_0 .net "B", 0 0, L_000001d1a78b64d0;  1 drivers
v000001d1a78b3ca0_0 .net "C_in", 0 0, L_000001d1a78b6930;  1 drivers
v000001d1a78b3d40_0 .net "C_out", 0 0, L_000001d1a78ba0a0;  1 drivers
v000001d1a78b4ba0_0 .net "Sum", 0 0, L_000001d1a78ba1f0;  1 drivers
v000001d1a78b3520_0 .net "st1_c_out", 0 0, L_000001d1a78b9b60;  1 drivers
v000001d1a78b4e20_0 .net "st1_in1", 0 0, L_000001d1a78b9bd0;  1 drivers
v000001d1a78b3ac0_0 .net "st1_in2", 0 0, L_000001d1a78ba030;  1 drivers
v000001d1a78b35c0_0 .net "st1_sum", 0 0, L_000001d1a78b9af0;  1 drivers
v000001d1a78b4ce0_0 .net "st2_c_out", 0 0, L_000001d1a78b9620;  1 drivers
v000001d1a78b4d80_0 .net "st2_in1", 0 0, L_000001d1a78b94d0;  1 drivers
v000001d1a78b3660_0 .net "st2_in2", 0 0, L_000001d1a78b9690;  1 drivers
v000001d1a78b3980_0 .net "st2_sum", 0 0, L_000001d1a78b9fc0;  1 drivers
S_000001d1a78b1000 .scope module, "half_adder_st1" "half_adder" 4 33, 4 18 0, S_000001d1a78b1640;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a78b9af0 .functor XOR 1, L_000001d1a78b9bd0, L_000001d1a78ba030, C4<0>, C4<0>;
L_000001d1a78b9b60 .functor AND 1, L_000001d1a78b9bd0, L_000001d1a78ba030, C4<1>, C4<1>;
v000001d1a78b49c0_0 .net "c", 0 0, L_000001d1a78b9b60;  alias, 1 drivers
v000001d1a78b3fc0_0 .net "in1", 0 0, L_000001d1a78b9bd0;  alias, 1 drivers
v000001d1a78b32a0_0 .net "in2", 0 0, L_000001d1a78ba030;  alias, 1 drivers
v000001d1a78b3840_0 .net "sum", 0 0, L_000001d1a78b9af0;  alias, 1 drivers
S_000001d1a78b17d0 .scope module, "half_adder_st2" "half_adder" 4 35, 4 18 0, S_000001d1a78b1640;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a78b9fc0 .functor XOR 1, L_000001d1a78b94d0, L_000001d1a78b9690, C4<0>, C4<0>;
L_000001d1a78b9620 .functor AND 1, L_000001d1a78b94d0, L_000001d1a78b9690, C4<1>, C4<1>;
v000001d1a78b4c40_0 .net "c", 0 0, L_000001d1a78b9620;  alias, 1 drivers
v000001d1a78b3480_0 .net "in1", 0 0, L_000001d1a78b94d0;  alias, 1 drivers
v000001d1a78b3160_0 .net "in2", 0 0, L_000001d1a78b9690;  alias, 1 drivers
v000001d1a78b37a0_0 .net "sum", 0 0, L_000001d1a78b9fc0;  alias, 1 drivers
S_000001d1a78b1320 .scope module, "FA_block7" "full_adder" 3 18, 4 28 0, S_000001d1a7825780;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "C_out";
L_000001d1a78b9cb0 .functor BUFZ 1, L_000001d1a78b6b10, C4<0>, C4<0>, C4<0>;
L_000001d1a78b9d20 .functor BUFZ 1, L_000001d1a78b6c50, C4<0>, C4<0>, C4<0>;
L_000001d1a78b9d90 .functor BUFZ 1, L_000001d1a78b5030, C4<0>, C4<0>, C4<0>;
L_000001d1a78b9770 .functor BUFZ 1, L_000001d1a78b9700, C4<0>, C4<0>, C4<0>;
L_000001d1a78b9540 .functor BUFZ 1, L_000001d1a78ba110, C4<0>, C4<0>, C4<0>;
L_000001d1a78b9a10 .functor OR 1, L_000001d1a78ba260, L_000001d1a78ba180, C4<0>, C4<0>;
v000001d1a78b4740_0 .net "A", 0 0, L_000001d1a78b6b10;  1 drivers
v000001d1a78b41a0_0 .net "B", 0 0, L_000001d1a78b6c50;  1 drivers
v000001d1a78b4240_0 .net "C_in", 0 0, L_000001d1a78b5030;  1 drivers
v000001d1a78b42e0_0 .net "C_out", 0 0, L_000001d1a78b9a10;  1 drivers
v000001d1a78b4380_0 .net "Sum", 0 0, L_000001d1a78b9540;  1 drivers
v000001d1a78b44c0_0 .net "st1_c_out", 0 0, L_000001d1a78ba260;  1 drivers
v000001d1a78b5d50_0 .net "st1_in1", 0 0, L_000001d1a78b9cb0;  1 drivers
v000001d1a78b50d0_0 .net "st1_in2", 0 0, L_000001d1a78b9d20;  1 drivers
v000001d1a78b6d90_0 .net "st1_sum", 0 0, L_000001d1a78b9700;  1 drivers
v000001d1a78b6110_0 .net "st2_c_out", 0 0, L_000001d1a78ba180;  1 drivers
v000001d1a78b5530_0 .net "st2_in1", 0 0, L_000001d1a78b9d90;  1 drivers
v000001d1a78b5710_0 .net "st2_in2", 0 0, L_000001d1a78b9770;  1 drivers
v000001d1a78b57b0_0 .net "st2_sum", 0 0, L_000001d1a78ba110;  1 drivers
S_000001d1a78b1960 .scope module, "half_adder_st1" "half_adder" 4 33, 4 18 0, S_000001d1a78b1320;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a78b9700 .functor XOR 1, L_000001d1a78b9cb0, L_000001d1a78b9d20, C4<0>, C4<0>;
L_000001d1a78ba260 .functor AND 1, L_000001d1a78b9cb0, L_000001d1a78b9d20, C4<1>, C4<1>;
v000001d1a78b3700_0 .net "c", 0 0, L_000001d1a78ba260;  alias, 1 drivers
v000001d1a78b30c0_0 .net "in1", 0 0, L_000001d1a78b9cb0;  alias, 1 drivers
v000001d1a78b3de0_0 .net "in2", 0 0, L_000001d1a78b9d20;  alias, 1 drivers
v000001d1a78b4560_0 .net "sum", 0 0, L_000001d1a78b9700;  alias, 1 drivers
S_000001d1a78b1af0 .scope module, "half_adder_st2" "half_adder" 4 35, 4 18 0, S_000001d1a78b1320;
 .timescale -3 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "c";
L_000001d1a78ba110 .functor XOR 1, L_000001d1a78b9d90, L_000001d1a78b9770, C4<0>, C4<0>;
L_000001d1a78ba180 .functor AND 1, L_000001d1a78b9d90, L_000001d1a78b9770, C4<1>, C4<1>;
v000001d1a78b3e80_0 .net "c", 0 0, L_000001d1a78ba180;  alias, 1 drivers
v000001d1a78b3f20_0 .net "in1", 0 0, L_000001d1a78b9d90;  alias, 1 drivers
v000001d1a78b4060_0 .net "in2", 0 0, L_000001d1a78b9770;  alias, 1 drivers
v000001d1a78b4100_0 .net "sum", 0 0, L_000001d1a78ba110;  alias, 1 drivers
    .scope S_000001d1a785a6f0;
T_0 ;
    %vpi_call 2 22 "$dumpfile", "adder_8bits_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d1a785a6f0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001d1a78b5df0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d1a78b69d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d1a78b5490_0, 0, 8;
    %delay 1000000000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d1a78b5df0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001d1a78b69d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d1a78b5490_0, 0, 8;
    %delay 1000000000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001d1a78b5df0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001d1a78b69d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d1a78b5490_0, 0, 8;
    %delay 1000000000, 0;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v000001d1a78b5df0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001d1a78b69d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001d1a78b5490_0, 0, 8;
    %delay 1000000000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001d1a78b5df0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001d1a78b69d0_0, 0, 8;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v000001d1a78b5490_0, 0, 8;
    %vpi_call 2 47 "$display", "Test complete" {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001d1a785a6f0;
T_1 ;
    %delay 3410065408, 2;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "adder_8bits_tb.v";
    "./adder_8bits.v";
    "./full_adder.v";
