0.6
2018.2
Jun 14 2018
20:41:02
G:/Vivado/CPU/CPU.sim/sim_1/synth/func/xsim/Test_ALU_func_synth.v,1553958560,verilog,,G:/Vivado/CPU/CPU.srcs/sim_1/new/Test_ALU.v,,ALU;glbl,,,,,,,,
G:/Vivado/CPU/CPU.srcs/sim_1/new/Test_ALU.v,1553958519,verilog,,,,Test_ALU,,,,,,,,
