Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Wed Dec 22 17:30:06 2021
| Host         : DESKTOP-I4R5UOI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ESCOMIPS_timing_summary_routed.rpt -pb ESCOMIPS_timing_summary_routed.pb -rpx ESCOMIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : ESCOMIPS
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    35          
TIMING-18  Warning           Missing input or output delay  1           
TIMING-20  Warning           Non-clocked latch              13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (139)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (103)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (139)
--------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: FREC/CLK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PILA/Q_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PILA/Q_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PILA/Q_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PILA/Q_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PILA/Q_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PILA/Q_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PILA/Q_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PILA/Q_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (103)
--------------------------------------------------
 There are 103 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.930        0.000                      0                   27        0.274        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.930        0.000                      0                   27        0.274        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.930ns  (required time - arrival time)
  Source:                 FREC/CLK_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CLK_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.565ns (18.434%)  route 2.500ns (81.566%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.372     4.582    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FREC/CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.379     4.961 r  FREC/CLK_reg/Q
                         net (fo=1, routed)           0.587     5.548    FREC/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.629 r  FREC/CLK_BUFG_inst/O
                         net (fo=36, routed)          1.913     7.542    FREC/CLK_BUFG
    SLICE_X53Y96         LUT3 (Prop_lut3_I2_O)        0.105     7.647 r  FREC/CLK_i_1/O
                         net (fo=1, routed)           0.000     7.647    FREC/CLK_i_1_n_0
    SLICE_X53Y96         FDCE                                         r  FREC/CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000    10.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.260    14.312    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X53Y96         FDCE                                         r  FREC/CLK_reg/C
                         clock pessimism              0.271    14.582    
                         clock uncertainty           -0.035    14.547    
    SLICE_X53Y96         FDCE (Setup_fdce_C_D)        0.030    14.577    FREC/CLK_reg
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  6.930    

Slack (MET) :             7.881ns  (required time - arrival time)
  Source:                 FREC/CONT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 1.696ns (80.174%)  route 0.419ns (19.826%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.371     4.581    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  FREC/CONT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     4.960 r  FREC/CONT_reg[1]/Q
                         net (fo=2, routed)           0.419     5.380    FREC/CONT_reg[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.942 r  FREC/CONT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.942    FREC/CONT_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.040 r  FREC/CONT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.040    FREC/CONT_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.138 r  FREC/CONT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    FREC/CONT_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.236 r  FREC/CONT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    FREC/CONT_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.334 r  FREC/CONT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.334    FREC/CONT_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.432 r  FREC/CONT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.432    FREC/CONT_reg[20]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.697 r  FREC/CONT_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.697    FREC/CONT_reg[24]_i_1_n_6
    SLICE_X52Y99         FDCE                                         r  FREC/CONT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000    10.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.260    14.312    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  FREC/CONT_reg[25]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.059    14.578    FREC/CONT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  7.881    

Slack (MET) :             7.965ns  (required time - arrival time)
  Source:                 FREC/CONT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 1.612ns (79.355%)  route 0.419ns (20.646%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.371     4.581    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  FREC/CONT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     4.960 r  FREC/CONT_reg[1]/Q
                         net (fo=2, routed)           0.419     5.380    FREC/CONT_reg[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.942 r  FREC/CONT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.942    FREC/CONT_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.040 r  FREC/CONT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.040    FREC/CONT_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.138 r  FREC/CONT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    FREC/CONT_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.236 r  FREC/CONT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    FREC/CONT_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.334 r  FREC/CONT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.334    FREC/CONT_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.432 r  FREC/CONT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.432    FREC/CONT_reg[20]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.613 r  FREC/CONT_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.613    FREC/CONT_reg[24]_i_1_n_7
    SLICE_X52Y99         FDCE                                         r  FREC/CONT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000    10.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.260    14.312    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  FREC/CONT_reg[24]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.059    14.578    FREC/CONT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -6.613    
  -------------------------------------------------------------------
                         slack                                  7.965    

Slack (MET) :             7.979ns  (required time - arrival time)
  Source:                 FREC/CONT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 1.598ns (79.211%)  route 0.419ns (20.789%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.371     4.581    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  FREC/CONT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     4.960 r  FREC/CONT_reg[1]/Q
                         net (fo=2, routed)           0.419     5.380    FREC/CONT_reg[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.942 r  FREC/CONT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.942    FREC/CONT_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.040 r  FREC/CONT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.040    FREC/CONT_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.138 r  FREC/CONT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    FREC/CONT_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.236 r  FREC/CONT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    FREC/CONT_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.334 r  FREC/CONT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.334    FREC/CONT_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.599 r  FREC/CONT_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.599    FREC/CONT_reg[20]_i_1_n_6
    SLICE_X52Y98         FDCE                                         r  FREC/CONT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000    10.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.260    14.312    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  FREC/CONT_reg[21]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.059    14.578    FREC/CONT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  7.979    

Slack (MET) :             7.984ns  (required time - arrival time)
  Source:                 FREC/CONT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 1.593ns (79.160%)  route 0.419ns (20.840%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.371     4.581    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  FREC/CONT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     4.960 r  FREC/CONT_reg[1]/Q
                         net (fo=2, routed)           0.419     5.380    FREC/CONT_reg[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.942 r  FREC/CONT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.942    FREC/CONT_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.040 r  FREC/CONT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.040    FREC/CONT_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.138 r  FREC/CONT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    FREC/CONT_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.236 r  FREC/CONT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    FREC/CONT_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.334 r  FREC/CONT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.334    FREC/CONT_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.594 r  FREC/CONT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.594    FREC/CONT_reg[20]_i_1_n_4
    SLICE_X52Y98         FDCE                                         r  FREC/CONT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000    10.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.260    14.312    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  FREC/CONT_reg[23]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.059    14.578    FREC/CONT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -6.594    
  -------------------------------------------------------------------
                         slack                                  7.984    

Slack (MET) :             8.044ns  (required time - arrival time)
  Source:                 FREC/CONT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 1.533ns (78.519%)  route 0.419ns (21.481%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.371     4.581    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  FREC/CONT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     4.960 r  FREC/CONT_reg[1]/Q
                         net (fo=2, routed)           0.419     5.380    FREC/CONT_reg[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.942 r  FREC/CONT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.942    FREC/CONT_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.040 r  FREC/CONT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.040    FREC/CONT_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.138 r  FREC/CONT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    FREC/CONT_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.236 r  FREC/CONT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    FREC/CONT_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.334 r  FREC/CONT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.334    FREC/CONT_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.534 r  FREC/CONT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.534    FREC/CONT_reg[20]_i_1_n_5
    SLICE_X52Y98         FDCE                                         r  FREC/CONT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000    10.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.260    14.312    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  FREC/CONT_reg[22]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.059    14.578    FREC/CONT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                  8.044    

Slack (MET) :             8.063ns  (required time - arrival time)
  Source:                 FREC/CONT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 1.514ns (78.308%)  route 0.419ns (21.692%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.371     4.581    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  FREC/CONT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     4.960 r  FREC/CONT_reg[1]/Q
                         net (fo=2, routed)           0.419     5.380    FREC/CONT_reg[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.942 r  FREC/CONT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.942    FREC/CONT_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.040 r  FREC/CONT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.040    FREC/CONT_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.138 r  FREC/CONT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    FREC/CONT_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.236 r  FREC/CONT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    FREC/CONT_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.334 r  FREC/CONT_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.334    FREC/CONT_reg[16]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.515 r  FREC/CONT_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.515    FREC/CONT_reg[20]_i_1_n_7
    SLICE_X52Y98         FDCE                                         r  FREC/CONT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000    10.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.260    14.312    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  FREC/CONT_reg[20]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.059    14.578    FREC/CONT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                  8.063    

Slack (MET) :             8.077ns  (required time - arrival time)
  Source:                 FREC/CONT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 1.500ns (78.150%)  route 0.419ns (21.850%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.371     4.581    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  FREC/CONT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     4.960 r  FREC/CONT_reg[1]/Q
                         net (fo=2, routed)           0.419     5.380    FREC/CONT_reg[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.942 r  FREC/CONT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.942    FREC/CONT_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.040 r  FREC/CONT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.040    FREC/CONT_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.138 r  FREC/CONT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    FREC/CONT_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.236 r  FREC/CONT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    FREC/CONT_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.501 r  FREC/CONT_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.501    FREC/CONT_reg[16]_i_1_n_6
    SLICE_X52Y97         FDCE                                         r  FREC/CONT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000    10.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.260    14.312    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y97         FDCE                                         r  FREC/CONT_reg[17]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.059    14.578    FREC/CONT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -6.501    
  -------------------------------------------------------------------
                         slack                                  8.077    

Slack (MET) :             8.082ns  (required time - arrival time)
  Source:                 FREC/CONT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 1.495ns (78.093%)  route 0.419ns (21.907%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.371     4.581    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  FREC/CONT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     4.960 r  FREC/CONT_reg[1]/Q
                         net (fo=2, routed)           0.419     5.380    FREC/CONT_reg[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.942 r  FREC/CONT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.942    FREC/CONT_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.040 r  FREC/CONT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.040    FREC/CONT_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.138 r  FREC/CONT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    FREC/CONT_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.236 r  FREC/CONT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    FREC/CONT_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.496 r  FREC/CONT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.496    FREC/CONT_reg[16]_i_1_n_4
    SLICE_X52Y97         FDCE                                         r  FREC/CONT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000    10.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.260    14.312    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y97         FDCE                                         r  FREC/CONT_reg[19]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.059    14.578    FREC/CONT_reg[19]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -6.496    
  -------------------------------------------------------------------
                         slack                                  8.082    

Slack (MET) :             8.142ns  (required time - arrival time)
  Source:                 FREC/CONT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 1.435ns (77.384%)  route 0.419ns (22.616%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.130    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.211 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.371     4.581    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y93         FDCE                                         r  FREC/CONT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.379     4.960 r  FREC/CONT_reg[1]/Q
                         net (fo=2, routed)           0.419     5.380    FREC/CONT_reg[1]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     5.942 r  FREC/CONT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.942    FREC/CONT_reg[0]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.040 r  FREC/CONT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.040    FREC/CONT_reg[4]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.138 r  FREC/CONT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.138    FREC/CONT_reg[8]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.236 r  FREC/CONT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.236    FREC/CONT_reg[12]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.436 r  FREC/CONT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.436    FREC/CONT_reg[16]_i_1_n_5
    SLICE_X52Y97         FDCE                                         r  FREC/CONT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000    10.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.628    12.975    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    13.052 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.260    14.312    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y97         FDCE                                         r  FREC/CONT_reg[18]/C
                         clock pessimism              0.243    14.554    
                         clock uncertainty           -0.035    14.519    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.059    14.578    FREC/CONT_reg[18]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -6.436    
  -------------------------------------------------------------------
                         slack                                  8.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FREC/CONT_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.252ns (66.407%)  route 0.127ns (33.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.483    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  FREC/CONT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  FREC/CONT_reg[10]/Q
                         net (fo=2, routed)           0.127     1.752    FREC/CONT_reg[10]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  FREC/CONT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    FREC/CONT_reg[8]_i_1_n_5
    SLICE_X52Y95         FDCE                                         r  FREC/CONT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.834     1.999    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  FREC/CONT_reg[10]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    FREC/CONT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FREC/CONT_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.252ns (66.407%)  route 0.127ns (33.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.483    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  FREC/CONT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  FREC/CONT_reg[14]/Q
                         net (fo=2, routed)           0.127     1.752    FREC/CONT_reg[14]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.863 r  FREC/CONT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    FREC/CONT_reg[12]_i_1_n_5
    SLICE_X52Y96         FDCE                                         r  FREC/CONT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.834     1.999    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  FREC/CONT_reg[14]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    FREC/CONT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 FREC/CONT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.252ns (66.297%)  route 0.128ns (33.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.484    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y97         FDCE                                         r  FREC/CONT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  FREC/CONT_reg[18]/Q
                         net (fo=2, routed)           0.128     1.753    FREC/CONT_reg[18]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.864 r  FREC/CONT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    FREC/CONT_reg[16]_i_1_n_5
    SLICE_X52Y97         FDCE                                         r  FREC/CONT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     2.000    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y97         FDCE                                         r  FREC/CONT_reg[18]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105     1.589    FREC/CONT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 FREC/CONT_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.483    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  FREC/CONT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  FREC/CONT_reg[6]/Q
                         net (fo=2, routed)           0.129     1.754    FREC/CONT_reg[6]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.865 r  FREC/CONT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    FREC/CONT_reg[4]_i_1_n_5
    SLICE_X52Y94         FDCE                                         r  FREC/CONT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.834     1.999    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  FREC/CONT_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    FREC/CONT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 FREC/CONT_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.484    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  FREC/CONT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  FREC/CONT_reg[22]/Q
                         net (fo=2, routed)           0.129     1.755    FREC/CONT_reg[22]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.866 r  FREC/CONT_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    FREC/CONT_reg[20]_i_1_n_5
    SLICE_X52Y98         FDCE                                         r  FREC/CONT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     2.000    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  FREC/CONT_reg[22]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105     1.589    FREC/CONT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FREC/CONT_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.285ns (69.094%)  route 0.127ns (30.906%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.483    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  FREC/CONT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  FREC/CONT_reg[10]/Q
                         net (fo=2, routed)           0.127     1.752    FREC/CONT_reg[10]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.896 r  FREC/CONT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    FREC/CONT_reg[8]_i_1_n_4
    SLICE_X52Y95         FDCE                                         r  FREC/CONT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.834     1.999    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y95         FDCE                                         r  FREC/CONT_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    FREC/CONT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FREC/CONT_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.285ns (69.094%)  route 0.127ns (30.906%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.483    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  FREC/CONT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  FREC/CONT_reg[14]/Q
                         net (fo=2, routed)           0.127     1.752    FREC/CONT_reg[14]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.896 r  FREC/CONT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    FREC/CONT_reg[12]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  FREC/CONT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.834     1.999    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y96         FDCE                                         r  FREC/CONT_reg[15]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    FREC/CONT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 FREC/CONT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.285ns (68.989%)  route 0.128ns (31.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.484    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y97         FDCE                                         r  FREC/CONT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  FREC/CONT_reg[18]/Q
                         net (fo=2, routed)           0.128     1.753    FREC/CONT_reg[18]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.897 r  FREC/CONT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    FREC/CONT_reg[16]_i_1_n_4
    SLICE_X52Y97         FDCE                                         r  FREC/CONT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     2.000    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y97         FDCE                                         r  FREC/CONT_reg[19]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105     1.589    FREC/CONT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FREC/CONT_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.285ns (68.800%)  route 0.129ns (31.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.483    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  FREC/CONT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  FREC/CONT_reg[6]/Q
                         net (fo=2, routed)           0.129     1.754    FREC/CONT_reg[6]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.898 r  FREC/CONT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    FREC/CONT_reg[4]_i_1_n_4
    SLICE_X52Y94         FDCE                                         r  FREC/CONT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.834     1.999    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  FREC/CONT_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.105     1.588    FREC/CONT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 FREC/CONT_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FREC/CONT_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.285ns (68.786%)  route 0.129ns (31.214%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.484    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  FREC/CONT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  FREC/CONT_reg[22]/Q
                         net (fo=2, routed)           0.129     1.755    FREC/CONT_reg[22]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.899 r  FREC/CONT_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    FREC/CONT_reg[20]_i_1_n_4
    SLICE_X52Y98         FDCE                                         r  FREC/CONT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  OSC_CLK (IN)
                         net (fo=0)                   0.000     0.000    OSC_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  OSC_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    OSC_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  OSC_CLK_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     2.000    FREC/OSC_CLK_IBUF_BUFG
    SLICE_X52Y98         FDCE                                         r  FREC/CONT_reg[23]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105     1.589    FREC/CONT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { OSC_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  OSC_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    FREC/CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y93    FREC/CONT_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    FREC/CONT_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    FREC/CONT_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    FREC/CONT_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    FREC/CONT_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    FREC/CONT_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    FREC/CONT_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    FREC/CONT_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    FREC/CLK_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    FREC/CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    FREC/CONT_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    FREC/CONT_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    FREC/CONT_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    FREC/CONT_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    FREC/CONT_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    FREC/CONT_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    FREC/CONT_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    FREC/CONT_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    FREC/CLK_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    FREC/CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    FREC/CONT_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    FREC/CONT_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    FREC/CONT_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    FREC/CONT_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    FREC/CONT_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    FREC/CONT_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    FREC/CONT_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    FREC/CONT_reg[12]/C



