
---------- Begin Simulation Statistics ----------
final_tick                                27468094375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    216                       # Simulator instruction rate (inst/s)
host_mem_usage                                8740672                       # Number of bytes of host memory used
host_op_rate                                      222                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32413.16                       # Real time elapsed on the host
host_tick_rate                                 677773                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6997839                       # Number of instructions simulated
sim_ops                                       7199345                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021969                       # Number of seconds simulated
sim_ticks                                 21968751875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.121688                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   24104                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                36454                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                470                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3480                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             29241                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4506                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5762                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1256                       # Number of indirect misses.
system.cpu.branchPred.lookups                   54521                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9174                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          876                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      284613                       # Number of instructions committed
system.cpu.committedOps                        320625                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.359130                       # CPI: cycles per instruction
system.cpu.discardedOps                          9885                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             162252                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             79552                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            38439                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          817650                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.229404                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      470                       # number of quiesce instructions executed
system.cpu.numCycles                          1240665                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       470                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  180431     56.27%     56.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1108      0.35%     56.62% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                  82707     25.80%     82.42% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 56379     17.58%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   320625                       # Class of committed instruction
system.cpu.quiesceCycles                     33909338                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          423015                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1040                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              184349                       # Transaction distribution
system.membus.trans_dist::ReadResp             184858                       # Transaction distribution
system.membus.trans_dist::WriteReq             110138                       # Transaction distribution
system.membus.trans_dist::WriteResp            110138                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          192                       # Transaction distribution
system.membus.trans_dist::CleanEvict              173                       # Transaction distribution
system.membus.trans_dist::ReadExReq               161                       # Transaction distribution
system.membus.trans_dist::ReadExResp              161                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            241                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           268                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       579166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       579166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 590679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        38336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10915                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        54611                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     18532712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     18532712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18602747                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            295606                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000068                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008225                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  295586     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              295606                       # Request fanout histogram
system.membus.reqLayer6.occupancy           786400720                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9893750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              508484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1928250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7835955                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1141859119                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1208750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2983146                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3728933                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745787                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2983146                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3728933                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3728933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3728933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7457866                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       278016                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       278016                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       438183                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       438183                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1183746                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1265666                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1432398                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         6380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10915                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     18939908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     20250628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22803467                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2309622375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          1585319                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          813                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.06                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1909324084                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1273767000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8949439                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14915731                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4474719                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5966293                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34306182                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5966293                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4474719                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10441012                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8949439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14915731                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10441012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10441012                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44747194                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4474719                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10441012                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14915731                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4474719                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1538549                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6013268                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4474719                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14915731                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1538549                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20929000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       183855                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       183855                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       105728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       105728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       550914                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       579166                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     17629188                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     18532712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       358661                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       358661    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       358661                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    853257345                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1024979000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2009135897                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17898878                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44747194                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2071781968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44747194                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44809646                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89556840                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2053883091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62708524                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44747194                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2161338808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      6225920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     23199748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     12713988                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21889028                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       194560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4323329                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       397313                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2691073                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20882024                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    748769893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    283398895                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2983146                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1056033958                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    417640476                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    578730557                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    996371033                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20882024                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1166410370                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    862129451                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2983146                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2052404991                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15424                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15424                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15424                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          241                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          263                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       702088                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        64091                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         766179                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       702088                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       702088                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       702088                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        64091                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        766179                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       329052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11403268                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11792168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        12288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      6225920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6778880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       178177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              184262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        97280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             105920                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14978184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    519067631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1538549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1185684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             536770048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         559340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17898878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    283398895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5966293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            308569191                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         559340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32877061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    802466526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5966293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1538549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1185684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            845339239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    275282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370548250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          447                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          447                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              334958                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112342                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      184262                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105920                       # Number of write requests accepted
system.mem_ctrls.readBursts                    184262                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6609                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6345668205                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  920420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11177873205                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34471.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60721.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       444                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   171550                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98635                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                184259                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105920                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  158186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.103697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   860.998843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.467032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          451      2.27%      2.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          466      2.35%      4.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          314      1.58%      6.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          264      1.33%      7.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          680      3.43%     10.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          272      1.37%     12.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          212      1.07%     13.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          347      1.75%     15.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16821     84.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19827                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     411.832215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    875.968789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           349     78.08%     78.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.22%     78.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.22%     78.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.67%     79.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33      7.38%     86.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.22%     86.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           42      9.40%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.22%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            9      2.01%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.22%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      1.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           447                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     236.966443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     48.915094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    407.213418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            319     71.36%     71.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      3.58%     74.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      1.12%     76.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.45%     76.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.45%     76.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.67%     77.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.45%     78.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.45%     78.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.45%     78.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.22%     79.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.22%     79.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.22%     79.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      1.79%     81.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           83     18.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           447                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11781376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6779136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11792168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6778880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       536.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       308.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    536.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    308.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21968807500                       # Total gap between requests
system.mem_ctrls.avgGap                      75707.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       329052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11392068                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        13632                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      6224832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14978183.643398266286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 518557816.339304387569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1538548.944078326225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1176944.423020390561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 620517.727978572249                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17898877.561973463744                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 283349369.842159032822                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5966292.520657821558                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745786.565082227695                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       178177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        97280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    407153620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10696927285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     55547415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18244885                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12795437625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32967905230                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 378067326365                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2048639640                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21168459750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     79089.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     60035.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    104806.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44827.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66642904.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5365869.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3886382.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1000312.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82689295.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         9786591.450000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         6829452.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        334822781.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          147230115                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210309378.299983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     115605553.049986                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     335478619.200002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1160062490.250005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         52.805116                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17559098820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1188390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3223465555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 940                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           470                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     45092609.308511                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    226816669.836940                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          470    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       199500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545294750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             470                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6274568000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21193526375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       115298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           115298                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       115298                       # number of overall hits
system.cpu.icache.overall_hits::total          115298                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          241                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            241                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          241                       # number of overall misses
system.cpu.icache.overall_misses::total           241                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10468125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10468125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10468125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10468125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       115539                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       115539                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       115539                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       115539                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43436.203320                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43436.203320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43436.203320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43436.203320                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          241                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          241                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          241                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          241                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10087750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10087750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10087750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10087750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41857.883817                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41857.883817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41857.883817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41857.883817                       # average overall mshr miss latency
system.cpu.icache.replacements                     56                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       115298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          115298                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          241                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           241                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10468125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10468125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       115539                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       115539                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43436.203320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43436.203320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10087750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10087750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41857.883817                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41857.883817                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           429.094614                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               34544                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                56                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            616.857143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   429.094614                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.838075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.838075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            231319                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           231319                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       135392                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           135392                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       135392                       # number of overall hits
system.cpu.dcache.overall_hits::total          135392                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          563                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            563                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          563                       # number of overall misses
system.cpu.dcache.overall_misses::total           563                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     44061625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     44061625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     44061625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     44061625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       135955                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       135955                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       135955                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       135955                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004141                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004141                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004141                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004141                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78262.211368                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78262.211368                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78262.211368                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78262.211368                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          192                       # number of writebacks
system.cpu.dcache.writebacks::total               192                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          134                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          429                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          429                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          429                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          429                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4904                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4904                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     32424500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32424500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10734750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10734750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003155                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003155                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003155                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003155                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75581.585082                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75581.585082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75581.585082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75581.585082                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2188.978385                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2188.978385                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    309                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        83978                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           83978                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20099625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20099625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        84247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        84247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003193                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003193                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74719.795539                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74719.795539                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          268                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          268                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          494                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          494                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19652250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19652250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10734750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10734750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003181                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003181                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73329.291045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73329.291045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21730.263158                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21730.263158                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        51414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23962000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23962000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        51708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        51708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81503.401361                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81503.401361                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          161                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4410                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4410                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12772250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12772250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79330.745342                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79330.745342                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           493.865989                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              137715                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               309                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            445.679612                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   493.865989                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.964582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.964582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            544249                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           544249                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27468094375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27468180000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    216                       # Simulator instruction rate (inst/s)
host_mem_usage                                8740672                       # Number of bytes of host memory used
host_op_rate                                      222                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32413.35                       # Real time elapsed on the host
host_tick_rate                                 677771                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6997848                       # Number of instructions simulated
sim_ops                                       7199360                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021969                       # Number of seconds simulated
sim_ticks                                 21968837500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.119919                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   24106                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                36458                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                471                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3482                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             29241                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4506                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5762                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1256                       # Number of indirect misses.
system.cpu.branchPred.lookups                   54527                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9176                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          876                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      284622                       # Number of instructions committed
system.cpu.committedOps                        320640                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.359473                       # CPI: cycles per instruction
system.cpu.discardedOps                          9892                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             162269                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             79552                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            38442                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          817743                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.229386                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      470                       # number of quiesce instructions executed
system.cpu.numCycles                          1240802                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       470                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  180439     56.27%     56.27% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1108      0.35%     56.62% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.62% # Class of committed instruction
system.cpu.op_class_0::MemRead                  82713     25.80%     82.42% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 56379     17.58%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   320640                       # Class of committed instruction
system.cpu.quiesceCycles                     33909338                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          423059                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          377                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1042                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              184349                       # Transaction distribution
system.membus.trans_dist::ReadResp             184859                       # Transaction distribution
system.membus.trans_dist::WriteReq             110138                       # Transaction distribution
system.membus.trans_dist::WriteResp            110138                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          193                       # Transaction distribution
system.membus.trans_dist::CleanEvict              173                       # Transaction distribution
system.membus.trans_dist::ReadExReq               161                       # Transaction distribution
system.membus.trans_dist::ReadExResp              161                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            241                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           269                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          538                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       579166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       579166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 590682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        38464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10915                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        54739                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     18532712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     18532712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18602875                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            295607                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000068                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.008225                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  295587     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              295607                       # Request fanout histogram
system.membus.reqLayer6.occupancy           786407970                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             9893750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              508484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1928250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7841705                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1141859119                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1208750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2983135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       745784                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3728918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       745784                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2983135                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3728918                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3728918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3728918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7457837                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       278016                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       278016                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       438183                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       438183                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        86128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1183746                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1265666                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1432398                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         6380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        10915                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1377628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     18939908                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     20250628                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     22803467                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2309622375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             10.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          1585319                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          813                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.06                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1909324084                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1273767000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8949404                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14915673                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4474702                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5966269                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34306048                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5966269                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4474702                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10440971                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8949404                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14915673                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10440971                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10440971                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44747019                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4474702                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10440971                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14915673                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4474702                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1538543                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6013245                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4474702                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14915673                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1538543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20928918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       183855                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       183855                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       105728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       105728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        22584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       550914                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       579166                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       722268                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     17629188                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     18532712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       358661                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       358661    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       358661                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    853257345                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          3.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1024979000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          4.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2009128066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     17898808                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     44747019                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2071773893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44747019                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44809472                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89556491                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2053875086                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62708279                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     44747019                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2161330384                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      6225920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     23199748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     12713988                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     21889028                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       194560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4323329                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       397313                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2691073                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20881942                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    748766975                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    283397790                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2983135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1056029842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    417638849                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    578728301                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    996367150                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20881942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1166405824                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    862126091                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2983135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2052396992                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15424                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15424                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15424                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          241                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          263                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       702085                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        64091                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         766176                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       702085                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       702085                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       702085                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        64091                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        766176                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       329052                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     11403268                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11792232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        12352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      6225920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6778944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         5148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       178177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              184263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          193                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        97280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             105921                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     14978125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    519065608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1538543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1188593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             536770869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         562251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     17898808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    283397790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5966269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       745784                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            308570902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         562251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32876933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    802463398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5966269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       745784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1538543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1188593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            845341771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     11292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    275282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006370548250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          447                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          447                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              334961                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112342                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      184263                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     105921                       # Number of write requests accepted
system.mem_ctrls.readBursts                    184263                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   105921                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6609                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6345668205                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  920425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11177899455                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34471.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60721.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       444                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   171551                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98635                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                184260                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               105921                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  158186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    936.103697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   860.998843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.467032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          451      2.27%      2.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          466      2.35%      4.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          314      1.58%      6.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          264      1.33%      7.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          680      3.43%     10.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          272      1.37%     12.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          212      1.07%     13.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          347      1.75%     15.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16821     84.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19827                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     411.832215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    875.968789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           349     78.08%     78.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.22%     78.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.22%     78.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.67%     79.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           33      7.38%     86.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.22%     86.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           42      9.40%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.22%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            9      2.01%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.22%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      1.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           447                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     236.966443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     48.915094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    407.213418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            319     71.36%     71.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            16      3.58%     74.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      1.12%     76.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.45%     76.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.45%     76.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.67%     77.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.45%     78.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.45%     78.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.45%     78.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.22%     79.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.22%     79.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.22%     79.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      1.79%     81.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           83     18.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           447                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11781440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6779136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11792232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6778944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       536.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       308.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    536.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    308.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21969070000                       # Total gap between requests
system.mem_ctrls.avgGap                      75707.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       329052                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     11392068                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        13632                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      6224832                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 14978125.264934932813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 518555795.225851118565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1538542.947481859243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1179853.053216857603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 620515.309469606611                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 17898807.799912031740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 283348265.469212889671                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5966269.266637344845                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 745783.658329668106                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         5148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       178177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          408                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          193                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        97280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    407153620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  10696927285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     55547415                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18271135                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12795437625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32967905230                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 378067326365                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2048639640                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  21168459750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     79089.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     60035.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    104806.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44782.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66297604.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   5365869.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3886382.88                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1000312.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  82689295.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         9786591.450000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         6829452.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           334824600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          147230115                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210309378.299983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     115607850.599986                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     335478619.200002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1160066606.550005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         52.805098                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17559098820                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1188390000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3223551180                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 940                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           470                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     45092609.308511                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    226816669.836940                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          470    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       199500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545294750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             470                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6274653625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21193526375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       115310                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           115310                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       115310                       # number of overall hits
system.cpu.icache.overall_hits::total          115310                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          241                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            241                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          241                       # number of overall misses
system.cpu.icache.overall_misses::total           241                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10468125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10468125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10468125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10468125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       115551                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       115551                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       115551                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       115551                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43436.203320                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43436.203320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43436.203320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43436.203320                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          241                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          241                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          241                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          241                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10087750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10087750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10087750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10087750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41857.883817                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41857.883817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41857.883817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41857.883817                       # average overall mshr miss latency
system.cpu.icache.replacements                     56                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       115310                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          115310                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          241                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           241                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10468125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10468125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       115551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       115551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43436.203320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43436.203320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10087750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10087750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41857.883817                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41857.883817                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           429.094645                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2102311                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               493                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4264.322515                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   429.094645                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.838075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.838075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          428                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            231343                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           231343                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       135396                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           135396                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       135396                       # number of overall hits
system.cpu.dcache.overall_hits::total          135396                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          564                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            564                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          564                       # number of overall misses
system.cpu.dcache.overall_misses::total           564                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     44121625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     44121625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     44121625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     44121625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       135960                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       135960                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       135960                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       135960                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004148                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004148                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004148                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78229.831560                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78229.831560                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78229.831560                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78229.831560                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          193                       # number of writebacks
system.cpu.dcache.writebacks::total               193                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          134                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          430                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          430                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4904                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4904                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     32483250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     32483250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     32483250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     32483250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     10734750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     10734750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003163                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003163                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003163                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003163                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75542.441860                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75542.441860                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75542.441860                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75542.441860                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2188.978385                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2188.978385                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    310                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        83982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           83982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20159625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20159625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        84252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        84252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74665.277778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74665.277778                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          269                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          269                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          494                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          494                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19711000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19711000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     10734750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     10734750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003193                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003193                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73275.092937                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73275.092937                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21730.263158                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21730.263158                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        51414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          51414                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23962000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23962000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        51708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        51708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005686                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81503.401361                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81503.401361                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          161                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         4410                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         4410                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12772250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12772250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003114                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79330.745342                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79330.745342                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           493.866025                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              270478                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               813                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            332.691267                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   493.866025                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.964582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.964582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            544270                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           544270                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27468180000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
