; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused__to_copy__unsafe_index_add_clamp_mul_sub_1(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %5 = shl i32 %4, 8, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = shl i32 %6, 1, !dbg !12
  %8 = and i32 %7, 254, !dbg !12
  %9 = or disjoint i32 %5, %8, !dbg !13
  %10 = or disjoint i32 %9, 1, !dbg !13
  %.frozen = freeze i32 %9, !dbg !14
  %11 = sdiv i32 %.frozen, 64, !dbg !14
  %12 = srem i32 %11, 64, !dbg !15
  %13 = mul i32 %11, 64, !dbg !16
  %.decomposed = sub i32 %.frozen, %13, !dbg !16
  %14 = srem i32 %10, 64, !dbg !16
  %15 = sdiv i32 %9, 4096, !dbg !17
  %16 = sitofp i32 %12 to float, !dbg !18
  %17 = fadd float %16, 5.000000e-01, !dbg !19
  %18 = fadd float %17, -5.000000e-01, !dbg !20
  %19 = fcmp ogt float %18, 0.000000e+00, !dbg !21
  %20 = select i1 %19, float %18, float 0.000000e+00, !dbg !25
  %21 = fptosi float %20 to i32, !dbg !26
  %22 = tail call i32 @llvm.smin.i32(i32 %21, i32 62), !dbg !27
  %narrow = add nsw i32 %22, 1, !dbg !27
  %23 = sext i32 %narrow to i64, !dbg !27
  %24 = sitofp i32 %.decomposed to float, !dbg !29
  %25 = sitofp i32 %14 to float, !dbg !29
  %26 = fadd float %24, 5.000000e-01, !dbg !30
  %27 = fadd float %25, 5.000000e-01, !dbg !30
  %28 = fadd float %26, -5.000000e-01, !dbg !31
  %29 = fadd float %27, -5.000000e-01, !dbg !31
  %30 = fcmp ogt float %28, 0.000000e+00, !dbg !32
  %31 = fcmp ogt float %29, 0.000000e+00, !dbg !32
  %32 = select i1 %30, float %28, float 0.000000e+00, !dbg !34
  %33 = select i1 %31, float %29, float 0.000000e+00, !dbg !34
  %34 = fptosi float %32 to i32, !dbg !35
  %35 = fptosi float %33 to i32, !dbg !35
  %36 = sext i32 %34 to i64, !dbg !36
  %37 = sext i32 %35 to i64, !dbg !36
  %38 = tail call i64 @llvm.smin.i64(i64 %36, i64 62), !dbg !37
  %39 = tail call i64 @llvm.smin.i64(i64 %37, i64 62), !dbg !37
  %40 = shl nsw i64 %23, 6, !dbg !39
  %41 = shl nsw i32 %15, 12, !dbg !40
  %42 = sext i32 %41 to i64, !dbg !41
  %43 = getelementptr float, ptr addrspace(1) %1, i64 %38, !dbg !42
  %44 = getelementptr i8, ptr addrspace(1) %43, i64 4, !dbg !42
  %45 = getelementptr float, ptr addrspace(1) %44, i64 %40, !dbg !42
  %46 = getelementptr float, ptr addrspace(1) %45, i64 %42, !dbg !42
  %47 = getelementptr float, ptr addrspace(1) %1, i64 %39, !dbg !42
  %48 = getelementptr i8, ptr addrspace(1) %47, i64 4, !dbg !42
  %49 = getelementptr float, ptr addrspace(1) %48, i64 %40, !dbg !42
  %50 = getelementptr float, ptr addrspace(1) %49, i64 %42, !dbg !42
  %51 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %46, i1 true) #2, !dbg !43
  %52 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %50, i1 true) #2, !dbg !43
  %53 = getelementptr float, ptr addrspace(1) %1, i64 %40, !dbg !44
  %54 = getelementptr float, ptr addrspace(1) %53, i64 %36, !dbg !44
  %55 = getelementptr float, ptr addrspace(1) %54, i64 %42, !dbg !44
  %56 = getelementptr float, ptr addrspace(1) %53, i64 %37, !dbg !44
  %57 = getelementptr float, ptr addrspace(1) %56, i64 %42, !dbg !44
  %58 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %55, i1 true) #2, !dbg !45
  %59 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %57, i1 true) #2, !dbg !45
  %60 = sitofp i32 %34 to float, !dbg !46
  %61 = sitofp i32 %35 to float, !dbg !46
  %62 = fsub float %32, %60, !dbg !47
  %63 = fsub float %33, %61, !dbg !47
  %64 = fcmp ogt float %62, 0.000000e+00, !dbg !48
  %65 = fcmp ogt float %63, 0.000000e+00, !dbg !48
  %66 = select i1 %64, float %62, float 0.000000e+00, !dbg !50
  %67 = select i1 %65, float %63, float 0.000000e+00, !dbg !50
  %68 = fcmp olt float %66, 1.000000e+00, !dbg !51
  %69 = fcmp olt float %67, 1.000000e+00, !dbg !51
  %70 = select i1 %68, float %66, float 1.000000e+00, !dbg !53
  %71 = select i1 %69, float %67, float 1.000000e+00, !dbg !53
  %72 = shl i32 %21, 6, !dbg !54
  %73 = add i32 %72, %41, !dbg !55
  %74 = add i32 %73, %34, !dbg !56
  %75 = add i32 %73, %35, !dbg !56
  %76 = sext i32 %74 to i64, !dbg !57
  %77 = getelementptr float, ptr addrspace(1) %1, i64 %76, !dbg !57
  %78 = sext i32 %75 to i64, !dbg !57
  %79 = getelementptr float, ptr addrspace(1) %1, i64 %78, !dbg !57
  %80 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %77, i1 true) #2, !dbg !58
  %81 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %79, i1 true) #2, !dbg !58
  %82 = sext i32 %72 to i64, !dbg !59
  %83 = getelementptr float, ptr addrspace(1) %44, i64 %82, !dbg !60
  %84 = getelementptr float, ptr addrspace(1) %83, i64 %42, !dbg !60
  %85 = getelementptr float, ptr addrspace(1) %48, i64 %82, !dbg !60
  %86 = getelementptr float, ptr addrspace(1) %85, i64 %42, !dbg !60
  %87 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %84, i1 true) #2, !dbg !61
  %88 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %86, i1 true) #2, !dbg !61
  %89 = insertelement <2 x i32> poison, i32 %58, i64 0, !dbg !45
  %90 = insertelement <2 x i32> %89, i32 %80, i64 1, !dbg !45
  %91 = bitcast <2 x i32> %90 to <2 x float>, !dbg !45
  %92 = insertelement <2 x i32> poison, i32 %51, i64 0, !dbg !43
  %93 = insertelement <2 x i32> %92, i32 %87, i64 1, !dbg !43
  %94 = bitcast <2 x i32> %93 to <2 x float>, !dbg !43
  %95 = fsub <2 x float> %94, %91, !dbg !62
  %96 = insertelement <2 x float> poison, float %70, i64 0, !dbg !63
  %97 = shufflevector <2 x float> %96, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !63
  %98 = fmul <2 x float> %95, %97, !dbg !63
  %99 = fadd <2 x float> %98, %91, !dbg !64
  %100 = insertelement <2 x i32> poison, i32 %59, i64 0, !dbg !45
  %101 = insertelement <2 x i32> %100, i32 %81, i64 1, !dbg !45
  %102 = bitcast <2 x i32> %101 to <2 x float>, !dbg !45
  %103 = insertelement <2 x i32> poison, i32 %52, i64 0, !dbg !43
  %104 = insertelement <2 x i32> %103, i32 %88, i64 1, !dbg !43
  %105 = bitcast <2 x i32> %104 to <2 x float>, !dbg !43
  %106 = fsub <2 x float> %105, %102, !dbg !62
  %107 = insertelement <2 x float> poison, float %71, i64 0, !dbg !63
  %108 = shufflevector <2 x float> %107, <2 x float> poison, <2 x i32> zeroinitializer, !dbg !63
  %109 = fmul <2 x float> %108, %106, !dbg !63
  %110 = fadd <2 x float> %109, %102, !dbg !64
  %111 = extractelement <2 x float> %99, i64 0, !dbg !65
  %112 = extractelement <2 x float> %99, i64 1, !dbg !66
  %113 = fsub float %111, %112, !dbg !65
  %114 = extractelement <2 x float> %110, i64 0, !dbg !65
  %115 = extractelement <2 x float> %110, i64 1, !dbg !66
  %116 = fsub float %114, %115, !dbg !65
  %117 = sitofp i32 %21 to float, !dbg !67
  %118 = fsub float %20, %117, !dbg !68
  %119 = fcmp ogt float %118, 0.000000e+00, !dbg !69
  %120 = select i1 %119, float %118, float 0.000000e+00, !dbg !71
  %121 = fcmp olt float %120, 1.000000e+00, !dbg !72
  %122 = select i1 %121, float %120, float 1.000000e+00, !dbg !74
  %123 = fmul float %122, %113, !dbg !75
  %124 = fmul float %116, %122, !dbg !75
  %125 = fadd float %112, %123, !dbg !66
  %126 = fadd float %115, %124, !dbg !66
  %127 = sext i32 %9 to i64, !dbg !76
  %128 = getelementptr float, ptr addrspace(1) %0, i64 %127, !dbg !76
  %129 = bitcast float %125 to i32, !dbg !77
  %130 = bitcast float %126 to i32, !dbg !77
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %129, i32 %130, ptr addrspace(1) %128, i1 true) #2, !dbg !77
  ret void, !dbg !78
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i64 @llvm.smin.i64(i64, i64) #1

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare i32 @llvm.smin.i32(i32, i32) #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ciaslww3ryrort4sgrxrlpu72psz7zreadeijopmikma6ib6msyu.py", directory: "inductor_cache/ia")
!4 = !{ptr @triton_poi_fused__to_copy__unsafe_index_add_clamp_mul_sub_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__to_copy__unsafe_index_add_clamp_mul_sub_1, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__to_copy__unsafe_index_add_clamp_mul_sub_1", linkageName: "triton_poi_fused__to_copy__unsafe_index_add_clamp_mul_sub_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 27, scope: !7)
!16 = !DILocation(line: 25, column: 19, scope: !7)
!17 = !DILocation(line: 26, column: 19, scope: !7)
!18 = !DILocation(line: 29, column: 19, scope: !7)
!19 = !DILocation(line: 31, column: 18, scope: !7)
!20 = !DILocation(line: 34, column: 18, scope: !7)
!21 = !DILocation(line: 118, column: 15, scope: !22, inlinedAt: !24)
!22 = distinct !DILexicalBlockFile(scope: !7, file: !23, discriminator: 0)
!23 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!24 = !DILocation(line: 36, column: 40, scope: !7)
!25 = !DILocation(line: 121, column: 29, scope: !22, inlinedAt: !24)
!26 = !DILocation(line: 37, column: 19, scope: !7)
!27 = !DILocation(line: 113, column: 29, scope: !22, inlinedAt: !28)
!28 = !DILocation(line: 41, column: 42, scope: !7)
!29 = !DILocation(line: 43, column: 21, scope: !7)
!30 = !DILocation(line: 44, column: 20, scope: !7)
!31 = !DILocation(line: 46, column: 20, scope: !7)
!32 = !DILocation(line: 118, column: 15, scope: !22, inlinedAt: !33)
!33 = !DILocation(line: 47, column: 42, scope: !7)
!34 = !DILocation(line: 121, column: 29, scope: !22, inlinedAt: !33)
!35 = !DILocation(line: 48, column: 21, scope: !7)
!36 = !DILocation(line: 49, column: 20, scope: !7)
!37 = !DILocation(line: 113, column: 29, scope: !22, inlinedAt: !38)
!38 = !DILocation(line: 50, column: 42, scope: !7)
!39 = !DILocation(line: 51, column: 42, scope: !7)
!40 = !DILocation(line: 51, column: 55, scope: !7)
!41 = !DILocation(line: 51, column: 50, scope: !7)
!42 = !DILocation(line: 51, column: 31, scope: !7)
!43 = !DILocation(line: 51, column: 60, scope: !7)
!44 = !DILocation(line: 52, column: 31, scope: !7)
!45 = !DILocation(line: 52, column: 60, scope: !7)
!46 = !DILocation(line: 54, column: 21, scope: !7)
!47 = !DILocation(line: 55, column: 20, scope: !7)
!48 = !DILocation(line: 118, column: 15, scope: !22, inlinedAt: !49)
!49 = !DILocation(line: 56, column: 42, scope: !7)
!50 = !DILocation(line: 121, column: 29, scope: !22, inlinedAt: !49)
!51 = !DILocation(line: 110, column: 15, scope: !22, inlinedAt: !52)
!52 = !DILocation(line: 57, column: 42, scope: !7)
!53 = !DILocation(line: 113, column: 29, scope: !22, inlinedAt: !52)
!54 = !DILocation(line: 60, column: 42, scope: !7)
!55 = !DILocation(line: 60, column: 39, scope: !7)
!56 = !DILocation(line: 60, column: 49, scope: !7)
!57 = !DILocation(line: 60, column: 31, scope: !7)
!58 = !DILocation(line: 60, column: 59, scope: !7)
!59 = !DILocation(line: 61, column: 39, scope: !7)
!60 = !DILocation(line: 61, column: 31, scope: !7)
!61 = !DILocation(line: 61, column: 59, scope: !7)
!62 = !DILocation(line: 53, column: 20, scope: !7)
!63 = !DILocation(line: 58, column: 20, scope: !7)
!64 = !DILocation(line: 59, column: 20, scope: !7)
!65 = !DILocation(line: 65, column: 20, scope: !7)
!66 = !DILocation(line: 71, column: 20, scope: !7)
!67 = !DILocation(line: 66, column: 20, scope: !7)
!68 = !DILocation(line: 67, column: 19, scope: !7)
!69 = !DILocation(line: 118, column: 15, scope: !22, inlinedAt: !70)
!70 = !DILocation(line: 68, column: 42, scope: !7)
!71 = !DILocation(line: 121, column: 29, scope: !22, inlinedAt: !70)
!72 = !DILocation(line: 110, column: 15, scope: !22, inlinedAt: !73)
!73 = !DILocation(line: 69, column: 42, scope: !7)
!74 = !DILocation(line: 113, column: 29, scope: !22, inlinedAt: !73)
!75 = !DILocation(line: 70, column: 20, scope: !7)
!76 = !DILocation(line: 72, column: 28, scope: !7)
!77 = !DILocation(line: 72, column: 40, scope: !7)
!78 = !DILocation(line: 72, column: 4, scope: !7)
