#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_003CB640 .scope module, "ram1x4" "ram1x4" 2 10;
 .timescale 0 0;
L_005B8ED8 .functor AND 1, C4<z>, C4<z>, C4<z>, C4<1>;
L_003C30F0 .functor NOT 1, L_005ECD48, C4<0>, C4<0>, C4<0>;
L_005ED490 .functor NOT 1, L_005ECEA8, C4<0>, C4<0>, C4<0>;
L_005ED500 .functor NOT 1, L_005ED008, C4<0>, C4<0>, C4<0>;
L_005ED458 .functor NOT 1, L_005ED168, C4<0>, C4<0>, C4<0>;
v005EC7C8_0 .net *"_s18", 0 0, L_005ECEA8; 1 drivers
v005EC820_0 .net *"_s28", 0 0, L_005ED008; 1 drivers
v005EC878_0 .net *"_s38", 0 0, L_005ED168; 1 drivers
v005EC8D0_0 .net *"_s8", 0 0, L_005ECD48; 1 drivers
v005EC928_0 .net "adr", 0 0, C4<z>; 0 drivers
v005EC980_0 .net "clk", 0 0, C4<z>; 0 drivers
v005EC9D8_0 .net "clock", 0 0, L_005B8ED8; 1 drivers
v005ECA30_0 .net "clr", 0 0, C4<z>; 0 drivers
v005ECA88_0 .net "data", 3 0, C4<zzzz>; 0 drivers
RS_005BB8D4 .resolv tri, L_005ECC40, L_005ECDA0, L_005ECF00, L_005ED060;
v005ECAE0_0 .net8 "q", 3 0, RS_005BB8D4; 4 drivers
RS_005BB8EC .resolv tri, L_005ECC98, L_005ECDF8, L_005ECF58, L_005ED0B8;
v005ECB38_0 .net8 "qnot", 3 0, RS_005BB8EC; 4 drivers
v005ECB90_0 .net "rw", 0 0, C4<z>; 0 drivers
v005ECBE8_0 .var "s", 3 0;
E_003CA780 .event edge, v003CCB68_0;
L_005ECC40 .part/pv v005EC718_0, 0, 1, 4;
L_005ECC98 .part/pv v005EC770_0, 0, 1, 4;
L_005ECCF0 .part C4<zzzz>, 0, 1;
L_005ECD48 .part C4<zzzz>, 0, 1;
L_005ECDA0 .part/pv v005EC508_0, 1, 1, 4;
L_005ECDF8 .part/pv v005EC560_0, 1, 1, 4;
L_005ECE50 .part C4<zzzz>, 1, 1;
L_005ECEA8 .part C4<zzzz>, 1, 1;
L_005ECF00 .part/pv v005EC2E0_0, 2, 1, 4;
L_005ECF58 .part/pv v005EC350_0, 2, 1, 4;
L_005ECFB0 .part C4<zzzz>, 2, 1;
L_005ED008 .part C4<zzzz>, 2, 1;
L_005ED060 .part/pv v003CDA38_0, 3, 1, 4;
L_005ED0B8 .part/pv v003CDA90_0, 3, 1, 4;
L_005ED110 .part C4<zzzz>, 3, 1;
L_005ED168 .part C4<zzzz>, 3, 1;
S_003CBD28 .scope module, "j1" "jkff" 2 17, 3 1, S_003CB640;
 .timescale 0 0;
v005EC5B8_0 .alias "clk", 0 0, v005EC9D8_0;
v005EC610_0 .alias "clr", 0 0, v005ECA30_0;
v005EC668_0 .net "j", 0 0, L_005ECCF0; 1 drivers
v005EC6C0_0 .net "k", 0 0, L_003C30F0; 1 drivers
v005EC718_0 .var "q", 0 0;
v005EC770_0 .var "qnot", 0 0;
S_003CBDB0 .scope module, "j2" "jkff" 2 18, 3 1, S_003CB640;
 .timescale 0 0;
v005EC3A8_0 .alias "clk", 0 0, v005EC9D8_0;
v005EC400_0 .alias "clr", 0 0, v005ECA30_0;
v005EC458_0 .net "j", 0 0, L_005ECE50; 1 drivers
v005EC4B0_0 .net "k", 0 0, L_005ED490; 1 drivers
v005EC508_0 .var "q", 0 0;
v005EC560_0 .var "qnot", 0 0;
S_003CBE38 .scope module, "j3" "jkff" 2 19, 3 1, S_003CB640;
 .timescale 0 0;
v003C2FE8_0 .alias "clk", 0 0, v005EC9D8_0;
v003C3040_0 .alias "clr", 0 0, v005ECA30_0;
v003C3098_0 .net "j", 0 0, L_005ECFB0; 1 drivers
v005EC288_0 .net "k", 0 0, L_005ED500; 1 drivers
v005EC2E0_0 .var "q", 0 0;
v005EC350_0 .var "qnot", 0 0;
S_003CBF48 .scope module, "j4" "jkff" 2 20, 3 1, S_003CB640;
 .timescale 0 0;
v003CCB68_0 .alias "clk", 0 0, v005EC9D8_0;
v003CD808_0 .alias "clr", 0 0, v005ECA30_0;
v005B8E80_0 .net "j", 0 0, L_005ED110; 1 drivers
v003CD9E0_0 .net "k", 0 0, L_005ED458; 1 drivers
v003CDA38_0 .var "q", 0 0;
v003CDA90_0 .var "qnot", 0 0;
E_003CA920 .event posedge, v003CCB68_0;
    .scope S_003CBD28;
T_0 ;
    %wait E_003CA920;
    %load/v 8, v005EC610_0, 1;
    %load/v 9, v005EC668_0, 1;
    %inv 9, 1;
    %load/v 10, v005EC6C0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC718_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC770_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v005EC668_0, 1;
    %load/v 9, v005EC6C0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC718_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC770_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v005EC668_0, 1;
    %load/v 9, v005EC6C0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v005EC718_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC718_0, 0, 8;
    %load/v 8, v005EC770_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC770_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_003CBDB0;
T_1 ;
    %wait E_003CA920;
    %load/v 8, v005EC400_0, 1;
    %load/v 9, v005EC458_0, 1;
    %inv 9, 1;
    %load/v 10, v005EC4B0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC508_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC560_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v005EC458_0, 1;
    %load/v 9, v005EC4B0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC508_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC560_0, 0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v005EC458_0, 1;
    %load/v 9, v005EC4B0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v005EC508_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC508_0, 0, 8;
    %load/v 8, v005EC560_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC560_0, 0, 8;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_003CBE38;
T_2 ;
    %wait E_003CA920;
    %load/v 8, v003C3040_0, 1;
    %load/v 9, v003C3098_0, 1;
    %inv 9, 1;
    %load/v 10, v005EC288_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC2E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC350_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v003C3098_0, 1;
    %load/v 9, v005EC288_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC2E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC350_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v003C3098_0, 1;
    %load/v 9, v005EC288_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v005EC2E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC2E0_0, 0, 8;
    %load/v 8, v005EC350_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EC350_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_003CBF48;
T_3 ;
    %wait E_003CA920;
    %load/v 8, v003CD808_0, 1;
    %load/v 9, v005B8E80_0, 1;
    %inv 9, 1;
    %load/v 10, v003CD9E0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003CDA38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003CDA90_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005B8E80_0, 1;
    %load/v 9, v003CD9E0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003CDA38_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003CDA90_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005B8E80_0, 1;
    %load/v 9, v003CD9E0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v003CDA38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003CDA38_0, 0, 8;
    %load/v 8, v003CDA90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003CDA90_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_003CB640;
T_4 ;
    %wait E_003CA780;
    %load/v 8, v005ECA30_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v005ECBE8_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005ECAE0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v005ECBE8_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Ram1x4.v";
    "./FlipFlopJK.v";
