[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenerateAssigns/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/GenerateAssigns/top.v".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/GenerateAssigns/top.v".
AST_DEBUG_BEGIN
Count: 257
LIB: work
FILE: ${SURELOG_DIR}/tests/GenerateAssigns/top.v
n<> u<256> t<Top_level_rule> c<1> l<1:1> el<44:1>
  n<> u<1> t<Null_rule> p<256> s<255> l<1:1>
  n<> u<255> t<Source_text> p<256> c<254> l<1:1> el<43:10>
    n<> u<254> t<Description> p<255> c<253> l<1:1> el<43:10>
      n<> u<253> t<Module_declaration> p<254> c<23> l<1:1> el<43:10>
        n<> u<23> t<Module_ansi_header> p<253> c<2> s<47> l<1:1> el<1:40>
          n<module> u<2> t<Module_keyword> p<23> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<23> s<22> l<1:8> el<1:11>
          n<> u<22> t<List_of_port_declarations> p<23> c<9> l<1:11> el<1:39>
            n<> u<9> t<Ansi_port_declaration> p<22> c<7> s<15> l<1:12> el<1:19>
              n<> u<7> t<Net_port_header> p<9> c<4> s<8> l<1:12> el<1:17>
                n<> u<4> t<PortDir_Inp> p<7> s<6> l<1:12> el<1:17>
                n<> u<6> t<Net_port_type> p<7> c<5> l<1:18> el<1:18>
                  n<> u<5> t<Data_type_or_implicit> p<6> l<1:18> el<1:18>
              n<a> u<8> t<STRING_CONST> p<9> l<1:18> el<1:19>
            n<> u<15> t<Ansi_port_declaration> p<22> c<13> s<21> l<1:21> el<1:28>
              n<> u<13> t<Net_port_header> p<15> c<10> s<14> l<1:21> el<1:26>
                n<> u<10> t<PortDir_Inp> p<13> s<12> l<1:21> el<1:26>
                n<> u<12> t<Net_port_type> p<13> c<11> l<1:27> el<1:27>
                  n<> u<11> t<Data_type_or_implicit> p<12> l<1:27> el<1:27>
              n<b> u<14> t<STRING_CONST> p<15> l<1:27> el<1:28>
            n<> u<21> t<Ansi_port_declaration> p<22> c<19> l<1:30> el<1:38>
              n<> u<19> t<Net_port_header> p<21> c<16> s<20> l<1:30> el<1:36>
                n<> u<16> t<PortDir_Out> p<19> s<18> l<1:30> el<1:36>
                n<> u<18> t<Net_port_type> p<19> c<17> l<1:37> el<1:37>
                  n<> u<17> t<Data_type_or_implicit> p<18> l<1:37> el<1:37>
              n<y> u<20> t<STRING_CONST> p<21> l<1:37> el<1:38>
        n<> u<47> t<Non_port_module_item> p<253> c<46> s<251> l<2:3> el<2:26>
          n<> u<46> t<Module_or_generate_item> p<47> c<45> l<2:3> el<2:26>
            n<> u<45> t<Module_common_item> p<46> c<44> l<2:3> el<2:26>
              n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<2:3> el<2:26>
                n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<2:3> el<2:26>
                  n<> u<42> t<Parameter_declaration> p<43> c<24> l<2:3> el<2:25>
                    n<> u<24> t<Data_type_or_implicit> p<42> s<41> l<2:13> el<2:13>
                    n<> u<41> t<List_of_param_assignments> p<42> c<32> l<2:13> el<2:25>
                      n<> u<32> t<Param_assignment> p<41> c<25> s<40> l<2:13> el<2:18>
                        n<p> u<25> t<STRING_CONST> p<32> s<31> l<2:13> el<2:14>
                        n<> u<31> t<Constant_param_expression> p<32> c<30> l<2:17> el<2:18>
                          n<> u<30> t<Constant_mintypmax_expression> p<31> c<29> l<2:17> el<2:18>
                            n<> u<29> t<Constant_expression> p<30> c<28> l<2:17> el<2:18>
                              n<> u<28> t<Constant_primary> p<29> c<27> l<2:17> el<2:18>
                                n<> u<27> t<Primary_literal> p<28> c<26> l<2:17> el<2:18>
                                  n<2> u<26> t<INT_CONST> p<27> l<2:17> el<2:18>
                      n<> u<40> t<Param_assignment> p<41> c<33> l<2:20> el<2:25>
                        n<q> u<33> t<STRING_CONST> p<40> s<39> l<2:20> el<2:21>
                        n<> u<39> t<Constant_param_expression> p<40> c<38> l<2:24> el<2:25>
                          n<> u<38> t<Constant_mintypmax_expression> p<39> c<37> l<2:24> el<2:25>
                            n<> u<37> t<Constant_expression> p<38> c<36> l<2:24> el<2:25>
                              n<> u<36> t<Constant_primary> p<37> c<35> l<2:24> el<2:25>
                                n<> u<35> t<Primary_literal> p<36> c<34> l<2:24> el<2:25>
                                  n<4> u<34> t<INT_CONST> p<35> l<2:24> el<2:25>
        n<> u<251> t<Non_port_module_item> p<253> c<250> s<252> l<10:3> el<41:8>
          n<> u<250> t<Module_or_generate_item> p<251> c<249> l<10:3> el<41:8>
            n<> u<249> t<Module_common_item> p<250> c<248> l<10:3> el<41:8>
              n<> u<248> t<Conditional_generate_construct> p<249> c<247> l<10:3> el<41:8>
                n<> u<247> t<If_generate_construct> p<248> c<245> l<10:3> el<41:8>
                  n<> u<245> t<IF> p<247> s<57> l<10:3> el<10:5>
                  n<> u<57> t<Constant_expression> p<247> c<51> s<166> l<10:7> el<10:13>
                    n<> u<51> t<Constant_expression> p<57> c<50> s<56> l<10:7> el<10:8>
                      n<> u<50> t<Constant_primary> p<51> c<49> l<10:7> el<10:8>
                        n<> u<49> t<Primary_literal> p<50> c<48> l<10:7> el<10:8>
                          n<p> u<48> t<STRING_CONST> p<49> l<10:7> el<10:8>
                    n<> u<56> t<BinOp_Equiv> p<57> s<55> l<10:9> el<10:11>
                    n<> u<55> t<Constant_expression> p<57> c<54> l<10:12> el<10:13>
                      n<> u<54> t<Constant_primary> p<55> c<53> l<10:12> el<10:13>
                        n<> u<53> t<Primary_literal> p<54> c<52> l<10:12> el<10:13>
                          n<1> u<52> t<INT_CONST> p<53> l<10:12> el<10:13>
                  n<> u<166> t<Generate_item> p<247> c<165> s<246> l<11:5> el<26:10>
                    n<> u<165> t<Module_or_generate_item> p<166> c<164> l<11:5> el<26:10>
                      n<> u<164> t<Module_common_item> p<165> c<163> l<11:5> el<26:10>
                        n<> u<163> t<Conditional_generate_construct> p<164> c<162> l<11:5> el<26:10>
                          n<> u<162> t<If_generate_construct> p<163> c<160> l<11:5> el<26:10>
                            n<> u<160> t<IF> p<162> s<67> l<11:5> el<11:7>
                            n<> u<67> t<Constant_expression> p<162> c<61> s<92> l<11:9> el<11:15>
                              n<> u<61> t<Constant_expression> p<67> c<60> s<66> l<11:9> el<11:10>
                                n<> u<60> t<Constant_primary> p<61> c<59> l<11:9> el<11:10>
                                  n<> u<59> t<Primary_literal> p<60> c<58> l<11:9> el<11:10>
                                    n<q> u<58> t<STRING_CONST> p<59> l<11:9> el<11:10>
                              n<> u<66> t<BinOp_Equiv> p<67> s<65> l<11:11> el<11:13>
                              n<> u<65> t<Constant_expression> p<67> c<64> l<11:14> el<11:15>
                                n<> u<64> t<Constant_primary> p<65> c<63> l<11:14> el<11:15>
                                  n<> u<63> t<Primary_literal> p<64> c<62> l<11:14> el<11:15>
                                    n<0> u<62> t<INT_CONST> p<63> l<11:14> el<11:15>
                            n<> u<92> t<Generate_item> p<162> c<91> s<161> l<12:7> el<16:10>
                              n<> u<91> t<Generate_begin_end_block> p<92> c<68> l<12:7> el<16:10>
                                n<u1> u<68> t<STRING_CONST> p<91> s<89> l<12:15> el<12:17>
                                n<> u<89> t<Generate_item> p<91> c<88> s<90> l<14:9> el<14:26>
                                  n<> u<88> t<Module_or_generate_item> p<89> c<87> l<14:9> el<14:26>
                                    n<> u<87> t<Module_common_item> p<88> c<86> l<14:9> el<14:26>
                                      n<> u<86> t<Continuous_assign> p<87> c<85> l<14:9> el<14:26>
                                        n<> u<85> t<List_of_net_assignments> p<86> c<84> l<14:16> el<14:25>
                                          n<> u<84> t<Net_assignment> p<85> c<73> l<14:16> el<14:25>
                                            n<> u<73> t<Net_lvalue> p<84> c<70> s<83> l<14:16> el<14:17>
                                              n<> u<70> t<Ps_or_hierarchical_identifier> p<73> c<69> s<72> l<14:16> el<14:17>
                                                n<y> u<69> t<STRING_CONST> p<70> l<14:16> el<14:17>
                                              n<> u<72> t<Constant_select> p<73> c<71> l<14:18> el<14:18>
                                                n<> u<71> t<Constant_bit_select> p<72> l<14:18> el<14:18>
                                            n<> u<83> t<Expression> p<84> c<77> l<14:20> el<14:25>
                                              n<> u<77> t<Expression> p<83> c<76> s<82> l<14:20> el<14:21>
                                                n<> u<76> t<Primary> p<77> c<75> l<14:20> el<14:21>
                                                  n<> u<75> t<Primary_literal> p<76> c<74> l<14:20> el<14:21>
                                                    n<a> u<74> t<STRING_CONST> p<75> l<14:20> el<14:21>
                                              n<> u<82> t<BinOp_BitwAnd> p<83> s<81> l<14:22> el<14:23>
                                              n<> u<81> t<Expression> p<83> c<80> l<14:24> el<14:25>
                                                n<> u<80> t<Primary> p<81> c<79> l<14:24> el<14:25>
                                                  n<> u<79> t<Primary_literal> p<80> c<78> l<14:24> el<14:25>
                                                    n<b> u<78> t<STRING_CONST> p<79> l<14:24> el<14:25>
                                n<> u<90> t<END> p<91> l<16:7> el<16:10>
                            n<> u<161> t<ELSE> p<162> s<159> l<17:5> el<17:9>
                            n<> u<159> t<Generate_item> p<162> c<158> l<17:10> el<26:10>
                              n<> u<158> t<Module_or_generate_item> p<159> c<157> l<17:10> el<26:10>
                                n<> u<157> t<Module_common_item> p<158> c<156> l<17:10> el<26:10>
                                  n<> u<156> t<Conditional_generate_construct> p<157> c<155> l<17:10> el<26:10>
                                    n<> u<155> t<If_generate_construct> p<156> c<153> l<17:10> el<26:10>
                                      n<> u<153> t<IF> p<155> s<102> l<17:10> el<17:12>
                                      n<> u<102> t<Constant_expression> p<155> c<96> s<127> l<17:14> el<17:20>
                                        n<> u<96> t<Constant_expression> p<102> c<95> s<101> l<17:14> el<17:15>
                                          n<> u<95> t<Constant_primary> p<96> c<94> l<17:14> el<17:15>
                                            n<> u<94> t<Primary_literal> p<95> c<93> l<17:14> el<17:15>
                                              n<q> u<93> t<STRING_CONST> p<94> l<17:14> el<17:15>
                                        n<> u<101> t<BinOp_Equiv> p<102> s<100> l<17:16> el<17:18>
                                        n<> u<100> t<Constant_expression> p<102> c<99> l<17:19> el<17:20>
                                          n<> u<99> t<Constant_primary> p<100> c<98> l<17:19> el<17:20>
                                            n<> u<98> t<Primary_literal> p<99> c<97> l<17:19> el<17:20>
                                              n<2> u<97> t<INT_CONST> p<98> l<17:19> el<17:20>
                                      n<> u<127> t<Generate_item> p<155> c<126> s<154> l<18:7> el<22:10>
                                        n<> u<126> t<Generate_begin_end_block> p<127> c<103> l<18:7> el<22:10>
                                          n<u1> u<103> t<STRING_CONST> p<126> s<124> l<18:15> el<18:17>
                                          n<> u<124> t<Generate_item> p<126> c<123> s<125> l<20:9> el<20:26>
                                            n<> u<123> t<Module_or_generate_item> p<124> c<122> l<20:9> el<20:26>
                                              n<> u<122> t<Module_common_item> p<123> c<121> l<20:9> el<20:26>
                                                n<> u<121> t<Continuous_assign> p<122> c<120> l<20:9> el<20:26>
                                                  n<> u<120> t<List_of_net_assignments> p<121> c<119> l<20:16> el<20:25>
                                                    n<> u<119> t<Net_assignment> p<120> c<108> l<20:16> el<20:25>
                                                      n<> u<108> t<Net_lvalue> p<119> c<105> s<118> l<20:16> el<20:17>
                                                        n<> u<105> t<Ps_or_hierarchical_identifier> p<108> c<104> s<107> l<20:16> el<20:17>
                                                          n<y> u<104> t<STRING_CONST> p<105> l<20:16> el<20:17>
                                                        n<> u<107> t<Constant_select> p<108> c<106> l<20:18> el<20:18>
                                                          n<> u<106> t<Constant_bit_select> p<107> l<20:18> el<20:18>
                                                      n<> u<118> t<Expression> p<119> c<112> l<20:20> el<20:25>
                                                        n<> u<112> t<Expression> p<118> c<111> s<117> l<20:20> el<20:21>
                                                          n<> u<111> t<Primary> p<112> c<110> l<20:20> el<20:21>
                                                            n<> u<110> t<Primary_literal> p<111> c<109> l<20:20> el<20:21>
                                                              n<a> u<109> t<STRING_CONST> p<110> l<20:20> el<20:21>
                                                        n<> u<117> t<BinOp_BitwOr> p<118> s<116> l<20:22> el<20:23>
                                                        n<> u<116> t<Expression> p<118> c<115> l<20:24> el<20:25>
                                                          n<> u<115> t<Primary> p<116> c<114> l<20:24> el<20:25>
                                                            n<> u<114> t<Primary_literal> p<115> c<113> l<20:24> el<20:25>
                                                              n<b> u<113> t<STRING_CONST> p<114> l<20:24> el<20:25>
                                          n<> u<125> t<END> p<126> l<22:7> el<22:10>
                                      n<> u<154> t<ELSE> p<155> s<152> l<23:5> el<23:9>
                                      n<> u<152> t<Generate_item> p<155> c<151> l<24:7> el<26:10>
                                        n<> u<151> t<Generate_begin_end_block> p<152> c<128> l<24:7> el<26:10>
                                          n<u1> u<128> t<STRING_CONST> p<151> s<149> l<24:14> el<24:16>
                                          n<> u<149> t<Generate_item> p<151> c<148> s<150> l<25:9> el<25:27>
                                            n<> u<148> t<Module_or_generate_item> p<149> c<147> l<25:9> el<25:27>
                                              n<> u<147> t<Module_common_item> p<148> c<146> l<25:9> el<25:27>
                                                n<> u<146> t<Continuous_assign> p<147> c<145> l<25:9> el<25:27>
                                                  n<> u<145> t<List_of_net_assignments> p<146> c<144> l<25:16> el<25:26>
                                                    n<> u<144> t<Net_assignment> p<145> c<133> l<25:16> el<25:26>
                                                      n<> u<133> t<Net_lvalue> p<144> c<130> s<143> l<25:16> el<25:17>
                                                        n<> u<130> t<Ps_or_hierarchical_identifier> p<133> c<129> s<132> l<25:16> el<25:17>
                                                          n<y> u<129> t<STRING_CONST> p<130> l<25:16> el<25:17>
                                                        n<> u<132> t<Constant_select> p<133> c<131> l<25:18> el<25:18>
                                                          n<> u<131> t<Constant_bit_select> p<132> l<25:18> el<25:18>
                                                      n<> u<143> t<Expression> p<144> c<137> l<25:20> el<25:26>
                                                        n<> u<137> t<Expression> p<143> c<136> s<142> l<25:20> el<25:21>
                                                          n<> u<136> t<Primary> p<137> c<135> l<25:20> el<25:21>
                                                            n<> u<135> t<Primary_literal> p<136> c<134> l<25:20> el<25:21>
                                                              n<a> u<134> t<STRING_CONST> p<135> l<25:20> el<25:21>
                                                        n<> u<142> t<BinOp_ReductNand> p<143> s<141> l<25:22> el<25:24>
                                                        n<> u<141> t<Expression> p<143> c<140> l<25:25> el<25:26>
                                                          n<> u<140> t<Primary> p<141> c<139> l<25:25> el<25:26>
                                                            n<> u<139> t<Primary_literal> p<140> c<138> l<25:25> el<25:26>
                                                              n<b> u<138> t<STRING_CONST> p<139> l<25:25> el<25:26>
                                          n<> u<150> t<END> p<151> l<26:7> el<26:10>
                  n<> u<246> t<ELSE> p<247> s<244> l<27:3> el<27:7>
                  n<> u<244> t<Generate_item> p<247> c<243> l<28:5> el<41:8>
                    n<> u<243> t<Generate_begin_end_block> p<244> c<167> l<28:5> el<41:8>
                      n<u2> u<167> t<STRING_CONST> p<243> s<241> l<28:13> el<28:15>
                      n<> u<241> t<Generate_item> p<243> c<240> s<242> l<29:7> el<40:14>
                        n<> u<240> t<Module_or_generate_item> p<241> c<239> l<29:7> el<40:14>
                          n<> u<239> t<Module_common_item> p<240> c<238> l<29:7> el<40:14>
                            n<> u<238> t<Conditional_generate_construct> p<239> c<237> l<29:7> el<40:14>
                              n<> u<237> t<Case_generate_construct> p<238> c<171> l<29:7> el<40:14>
                                n<> u<171> t<Constant_expression> p<237> c<170> s<209> l<29:13> el<29:14>
                                  n<> u<170> t<Constant_primary> p<171> c<169> l<29:13> el<29:14>
                                    n<> u<169> t<Primary_literal> p<170> c<168> l<29:13> el<29:14>
                                      n<q> u<168> t<STRING_CONST> p<169> l<29:13> el<29:14>
                                n<> u<209> t<Case_generate_item> p<237> c<175> s<235> l<30:9> el<34:14>
                                  n<> u<175> t<Constant_expression> p<209> c<174> s<179> l<30:9> el<30:10>
                                    n<> u<174> t<Constant_primary> p<175> c<173> l<30:9> el<30:10>
                                      n<> u<173> t<Primary_literal> p<174> c<172> l<30:9> el<30:10>
                                        n<0> u<172> t<INT_CONST> p<173> l<30:9> el<30:10>
                                  n<> u<179> t<Constant_expression> p<209> c<178> s<183> l<30:12> el<30:13>
                                    n<> u<178> t<Constant_primary> p<179> c<177> l<30:12> el<30:13>
                                      n<> u<177> t<Primary_literal> p<178> c<176> l<30:12> el<30:13>
                                        n<1> u<176> t<INT_CONST> p<177> l<30:12> el<30:13>
                                  n<> u<183> t<Constant_expression> p<209> c<182> s<208> l<30:15> el<30:16>
                                    n<> u<182> t<Constant_primary> p<183> c<181> l<30:15> el<30:16>
                                      n<> u<181> t<Primary_literal> p<182> c<180> l<30:15> el<30:16>
                                        n<2> u<180> t<INT_CONST> p<181> l<30:15> el<30:16>
                                  n<> u<208> t<Generate_item> p<209> c<207> l<31:11> el<34:14>
                                    n<> u<207> t<Generate_begin_end_block> p<208> c<184> l<31:11> el<34:14>
                                      n<u1> u<184> t<STRING_CONST> p<207> s<205> l<31:19> el<31:21>
                                      n<> u<205> t<Generate_item> p<207> c<204> s<206> l<33:13> el<33:30>
                                        n<> u<204> t<Module_or_generate_item> p<205> c<203> l<33:13> el<33:30>
                                          n<> u<203> t<Module_common_item> p<204> c<202> l<33:13> el<33:30>
                                            n<> u<202> t<Continuous_assign> p<203> c<201> l<33:13> el<33:30>
                                              n<> u<201> t<List_of_net_assignments> p<202> c<200> l<33:20> el<33:29>
                                                n<> u<200> t<Net_assignment> p<201> c<189> l<33:20> el<33:29>
                                                  n<> u<189> t<Net_lvalue> p<200> c<186> s<199> l<33:20> el<33:21>
                                                    n<> u<186> t<Ps_or_hierarchical_identifier> p<189> c<185> s<188> l<33:20> el<33:21>
                                                      n<y> u<185> t<STRING_CONST> p<186> l<33:20> el<33:21>
                                                    n<> u<188> t<Constant_select> p<189> c<187> l<33:22> el<33:22>
                                                      n<> u<187> t<Constant_bit_select> p<188> l<33:22> el<33:22>
                                                  n<> u<199> t<Expression> p<200> c<193> l<33:24> el<33:29>
                                                    n<> u<193> t<Expression> p<199> c<192> s<198> l<33:24> el<33:25>
                                                      n<> u<192> t<Primary> p<193> c<191> l<33:24> el<33:25>
                                                        n<> u<191> t<Primary_literal> p<192> c<190> l<33:24> el<33:25>
                                                          n<a> u<190> t<STRING_CONST> p<191> l<33:24> el<33:25>
                                                    n<> u<198> t<BinOp_BitwXor> p<199> s<197> l<33:26> el<33:27>
                                                    n<> u<197> t<Expression> p<199> c<196> l<33:28> el<33:29>
                                                      n<> u<196> t<Primary> p<197> c<195> l<33:28> el<33:29>
                                                        n<> u<195> t<Primary_literal> p<196> c<194> l<33:28> el<33:29>
                                                          n<b> u<194> t<STRING_CONST> p<195> l<33:28> el<33:29>
                                      n<> u<206> t<END> p<207> l<34:11> el<34:14>
                                n<> u<235> t<Case_generate_item> p<237> c<234> s<236> l<35:9> el<39:14>
                                  n<> u<234> t<Generate_item> p<235> c<233> l<36:11> el<39:14>
                                    n<> u<233> t<Generate_begin_end_block> p<234> c<210> l<36:11> el<39:14>
                                      n<u1> u<210> t<STRING_CONST> p<233> s<231> l<36:19> el<36:21>
                                      n<> u<231> t<Generate_item> p<233> c<230> s<232> l<38:13> el<38:31>
                                        n<> u<230> t<Module_or_generate_item> p<231> c<229> l<38:13> el<38:31>
                                          n<> u<229> t<Module_common_item> p<230> c<228> l<38:13> el<38:31>
                                            n<> u<228> t<Continuous_assign> p<229> c<227> l<38:13> el<38:31>
                                              n<> u<227> t<List_of_net_assignments> p<228> c<226> l<38:20> el<38:30>
                                                n<> u<226> t<Net_assignment> p<227> c<215> l<38:20> el<38:30>
                                                  n<> u<215> t<Net_lvalue> p<226> c<212> s<225> l<38:20> el<38:21>
                                                    n<> u<212> t<Ps_or_hierarchical_identifier> p<215> c<211> s<214> l<38:20> el<38:21>
                                                      n<y> u<211> t<STRING_CONST> p<212> l<38:20> el<38:21>
                                                    n<> u<214> t<Constant_select> p<215> c<213> l<38:22> el<38:22>
                                                      n<> u<213> t<Constant_bit_select> p<214> l<38:22> el<38:22>
                                                  n<> u<225> t<Expression> p<226> c<219> l<38:24> el<38:30>
                                                    n<> u<219> t<Expression> p<225> c<218> s<224> l<38:24> el<38:25>
                                                      n<> u<218> t<Primary> p<219> c<217> l<38:24> el<38:25>
                                                        n<> u<217> t<Primary_literal> p<218> c<216> l<38:24> el<38:25>
                                                          n<a> u<216> t<STRING_CONST> p<217> l<38:24> el<38:25>
                                                    n<> u<224> t<BinOp_ReductXnor2> p<225> s<223> l<38:26> el<38:28>
                                                    n<> u<223> t<Expression> p<225> c<222> l<38:29> el<38:30>
                                                      n<> u<222> t<Primary> p<223> c<221> l<38:29> el<38:30>
                                                        n<> u<221> t<Primary_literal> p<222> c<220> l<38:29> el<38:30>
                                                          n<b> u<220> t<STRING_CONST> p<221> l<38:29> el<38:30>
                                      n<> u<232> t<END> p<233> l<39:11> el<39:14>
                                n<> u<236> t<ENDCASE> p<237> l<40:7> el<40:14>
                      n<> u<242> t<END> p<243> l<41:5> el<41:8>
        n<> u<252> t<ENDMODULE> p<253> l<43:1> el<43:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenerateAssigns/top.v:1:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GenerateAssigns/top.v:1:1: Compile module "work@dut".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/GenerateAssigns/top.v:1:37: Implicit port type (wire) for "y".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  8
CaseItem                                               2
ClassDefn                                              8
ClassTypespec                                          1
Constant                                              11
ContAssign                                             4
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                               9
GenCase                                                1
GenIfElse                                              3
IODecl                                                11
IntTypespec                                            9
LogicNet                                               3
LogicTypespec                                          1
Module                                                 1
Operation                                              7
Package                                                1
ParamAssign                                            2
Parameter                                              2
Port                                                   3
RefObj                                                16
RefTypespec                                           13
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenerateAssigns/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:1:3, endln:27:11
      |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: , line:3:19, endln:3:22
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: , line:3:19, endln:3:22
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:55:3, endln:69:11
      |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: , line:57:18, endln:57:21
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: , line:57:18, endln:57:21
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/GenerateAssigns/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.p), line:2:13, endln:2:18
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |UINT:2
    |vpiName:p
    |vpiFullName:work@dut.p
  |vpiParameter:
  \_Parameter: (work@dut.q), line:2:20, endln:2:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |UINT:4
    |vpiName:q
    |vpiFullName:work@dut.q
  |vpiParamAssign:
  \_ParamAssign: , line:2:13, endln:2:18
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiRhs:
    \_Constant: , line:2:17, endln:2:18
      |vpiParent:
      \_ParamAssign: , line:2:13, endln:2:18
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@dut.p), line:2:13, endln:2:18
  |vpiParamAssign:
  \_ParamAssign: , line:2:20, endln:2:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiRhs:
    \_Constant: , line:2:24, endln:2:25
      |vpiParent:
      \_ParamAssign: , line:2:20, endln:2:25
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@dut.q), line:2:20, endln:2:25
  |vpiInternalScope:
  \_Begin: (work@dut), line:11:5, endln:26:10
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiFullName:work@dut
    |vpiInternalScope:
    \_Begin: (work@dut.u1), line:12:7, endln:16:10
      |vpiParent:
      \_Begin: (work@dut), line:11:5, endln:26:10
      |vpiName:u1
      |vpiFullName:work@dut.u1
      |vpiStmt:
      \_ContAssign: , line:14:16, endln:14:25
        |vpiParent:
        \_Begin: (work@dut.u1), line:12:7, endln:16:10
        |vpiRhs:
        \_Operation: , line:14:20, endln:14:25
          |vpiParent:
          \_ContAssign: , line:14:16, endln:14:25
          |vpiOpType:28
          |vpiOperand:
          \_RefObj: (work@dut.u1.a), line:14:20, endln:14:21
            |vpiParent:
            \_Operation: , line:14:20, endln:14:25
            |vpiName:a
            |vpiFullName:work@dut.u1.a
            |vpiActual:
            \_LogicNet: (work@dut.a), line:1:18, endln:1:19
          |vpiOperand:
          \_RefObj: (work@dut.u1.b), line:14:24, endln:14:25
            |vpiParent:
            \_Operation: , line:14:20, endln:14:25
            |vpiName:b
            |vpiFullName:work@dut.u1.b
            |vpiActual:
            \_LogicNet: (work@dut.b), line:1:27, endln:1:28
        |vpiLhs:
        \_RefObj: (work@dut.u1.y), line:14:16, endln:14:17
          |vpiParent:
          \_ContAssign: , line:14:16, endln:14:25
          |vpiName:y
          |vpiFullName:work@dut.u1.y
          |vpiActual:
          \_LogicNet: (work@dut.y), line:1:37, endln:1:38
    |vpiInternalScope:
    \_Begin: (work@dut), line:17:10, endln:26:10
      |vpiParent:
      \_Begin: (work@dut), line:11:5, endln:26:10
      |vpiFullName:work@dut
      |vpiInternalScope:
      \_Begin: (work@dut.u1), line:18:7, endln:22:10
        |vpiParent:
        \_Begin: (work@dut), line:17:10, endln:26:10
        |vpiName:u1
        |vpiFullName:work@dut.u1
        |vpiStmt:
        \_ContAssign: , line:20:16, endln:20:25
          |vpiParent:
          \_Begin: (work@dut.u1), line:18:7, endln:22:10
          |vpiRhs:
          \_Operation: , line:20:20, endln:20:25
            |vpiParent:
            \_ContAssign: , line:20:16, endln:20:25
            |vpiOpType:29
            |vpiOperand:
            \_RefObj: (work@dut.u1.a), line:20:20, endln:20:21
              |vpiParent:
              \_Operation: , line:20:20, endln:20:25
              |vpiName:a
              |vpiFullName:work@dut.u1.a
              |vpiActual:
              \_LogicNet: (work@dut.a), line:1:18, endln:1:19
            |vpiOperand:
            \_RefObj: (work@dut.u1.b), line:20:24, endln:20:25
              |vpiParent:
              \_Operation: , line:20:20, endln:20:25
              |vpiName:b
              |vpiFullName:work@dut.u1.b
              |vpiActual:
              \_LogicNet: (work@dut.b), line:1:27, endln:1:28
          |vpiLhs:
          \_RefObj: (work@dut.u1.y), line:20:16, endln:20:17
            |vpiParent:
            \_ContAssign: , line:20:16, endln:20:25
            |vpiName:y
            |vpiFullName:work@dut.u1.y
            |vpiActual:
            \_LogicNet: (work@dut.y), line:1:37, endln:1:38
      |vpiInternalScope:
      \_Begin: (work@dut.u1), line:24:7, endln:26:10
        |vpiParent:
        \_Begin: (work@dut), line:17:10, endln:26:10
        |vpiName:u1
        |vpiFullName:work@dut.u1
        |vpiStmt:
        \_ContAssign: , line:25:16, endln:25:26
          |vpiParent:
          \_Begin: (work@dut.u1), line:24:7, endln:26:10
          |vpiRhs:
          \_Operation: , line:25:20, endln:25:26
            |vpiParent:
            \_ContAssign: , line:25:16, endln:25:26
            |vpiOpType:6
            |vpiOperand:
            \_RefObj: (work@dut.u1.a), line:25:20, endln:25:21
              |vpiParent:
              \_Operation: , line:25:20, endln:25:26
              |vpiName:a
              |vpiFullName:work@dut.u1.a
              |vpiActual:
              \_LogicNet: (work@dut.a), line:1:18, endln:1:19
            |vpiOperand:
            \_RefObj: (work@dut.u1.b), line:25:25, endln:25:26
              |vpiParent:
              \_Operation: , line:25:20, endln:25:26
              |vpiName:b
              |vpiFullName:work@dut.u1.b
              |vpiActual:
              \_LogicNet: (work@dut.b), line:1:27, endln:1:28
          |vpiLhs:
          \_RefObj: (work@dut.u1.y), line:25:16, endln:25:17
            |vpiParent:
            \_ContAssign: , line:25:16, endln:25:26
            |vpiName:y
            |vpiFullName:work@dut.u1.y
            |vpiActual:
            \_LogicNet: (work@dut.y), line:1:37, endln:1:38
      |vpiStmt:
      \_GenIfElse: , line:17:10, endln:26:10
        |vpiParent:
        \_Begin: (work@dut), line:17:10, endln:26:10
        |vpiCondition:
        \_Operation: , line:17:14, endln:17:20
          |vpiParent:
          \_GenIfElse: , line:17:10, endln:26:10
          |vpiOpType:14
          |vpiOperand:
          \_RefObj: (work@dut.q), line:17:14, endln:17:15
            |vpiParent:
            \_Operation: , line:17:14, endln:17:20
            |vpiName:q
            |vpiFullName:work@dut.q
            |vpiActual:
            \_Parameter: (work@dut.q), line:2:20, endln:2:25
          |vpiOperand:
          \_Constant: , line:17:19, endln:17:20
            |vpiParent:
            \_Operation: , line:17:14, endln:17:20
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@dut.u1), line:18:7, endln:22:10
        |vpiElseStmt:
        \_Begin: (work@dut.u1), line:24:7, endln:26:10
    |vpiStmt:
    \_GenIfElse: , line:11:5, endln:26:10
      |vpiParent:
      \_Begin: (work@dut), line:11:5, endln:26:10
      |vpiCondition:
      \_Operation: , line:11:9, endln:11:15
        |vpiParent:
        \_GenIfElse: , line:11:5, endln:26:10
        |vpiOpType:14
        |vpiOperand:
        \_RefObj: (work@dut.q), line:11:9, endln:11:10
          |vpiParent:
          \_Operation: , line:11:9, endln:11:15
          |vpiName:q
          |vpiFullName:work@dut.q
          |vpiActual:
          \_Parameter: (work@dut.q), line:2:20, endln:2:25
        |vpiOperand:
        \_Constant: , line:11:14, endln:11:15
          |vpiParent:
          \_Operation: , line:11:9, endln:11:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiStmt:
      \_Begin: (work@dut.u1), line:12:7, endln:16:10
      |vpiElseStmt:
      \_Begin: (work@dut), line:17:10, endln:26:10
  |vpiInternalScope:
  \_Begin: (work@dut.u2), line:28:5, endln:41:8
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:u2
    |vpiFullName:work@dut.u2
    |vpiInternalScope:
    \_Begin: (work@dut.u2), line:30:12, endln:30:13
      |vpiParent:
      \_Begin: (work@dut.u2), line:28:5, endln:41:8
      |vpiFullName:work@dut.u2
    |vpiInternalScope:
    \_Begin: (work@dut.u2.u1), line:36:11, endln:39:14
      |vpiParent:
      \_Begin: (work@dut.u2), line:28:5, endln:41:8
      |vpiName:u1
      |vpiFullName:work@dut.u2.u1
      |vpiStmt:
      \_ContAssign: , line:38:20, endln:38:30
        |vpiParent:
        \_Begin: (work@dut.u2.u1), line:36:11, endln:39:14
        |vpiRhs:
        \_Operation: , line:38:24, endln:38:30
          |vpiParent:
          \_ContAssign: , line:38:20, endln:38:30
          |vpiOpType:31
          |vpiOperand:
          \_RefObj: (work@dut.u2.u1.a), line:38:24, endln:38:25
            |vpiParent:
            \_Operation: , line:38:24, endln:38:30
            |vpiName:a
            |vpiFullName:work@dut.u2.u1.a
            |vpiActual:
            \_LogicNet: (work@dut.a), line:1:18, endln:1:19
          |vpiOperand:
          \_RefObj: (work@dut.u2.u1.b), line:38:29, endln:38:30
            |vpiParent:
            \_Operation: , line:38:24, endln:38:30
            |vpiName:b
            |vpiFullName:work@dut.u2.u1.b
            |vpiActual:
            \_LogicNet: (work@dut.b), line:1:27, endln:1:28
        |vpiLhs:
        \_RefObj: (work@dut.u2.u1.y), line:38:20, endln:38:21
          |vpiParent:
          \_ContAssign: , line:38:20, endln:38:30
          |vpiName:y
          |vpiFullName:work@dut.u2.u1.y
          |vpiActual:
          \_LogicNet: (work@dut.y), line:1:37, endln:1:38
    |vpiStmt:
    \_GenCase: , line:29:7, endln:40:14
      |vpiParent:
      \_Begin: (work@dut.u2), line:28:5, endln:41:8
      |vpiCondition:
      \_RefObj: (work@dut.u2.q), line:29:13, endln:29:14
        |vpiParent:
        \_GenCase: , line:29:7, endln:40:14
        |vpiName:q
        |vpiFullName:work@dut.u2.q
        |vpiActual:
        \_Parameter: (work@dut.q), line:2:20, endln:2:25
      |vpiCaseItem:
      \_CaseItem: , line:30:9, endln:34:14
        |vpiParent:
        \_GenCase: , line:29:7, endln:40:14
        |vpiExpr:
        \_Constant: , line:30:9, endln:30:10
          |vpiParent:
          \_CaseItem: , line:30:9, endln:34:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@dut.u2), line:30:12, endln:30:13
      |vpiCaseItem:
      \_CaseItem: , line:35:9, endln:39:14
        |vpiParent:
        \_GenCase: , line:29:7, endln:40:14
        |vpiStmt:
        \_Begin: (work@dut.u2.u1), line:36:11, endln:39:14
  |vpiImportTypespec:
  \_LogicNet: (work@dut.a), line:1:18, endln:1:19
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:a
    |vpiFullName:work@dut.a
  |vpiImportTypespec:
  \_LogicNet: (work@dut.b), line:1:27, endln:1:28
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:b
    |vpiFullName:work@dut.b
  |vpiImportTypespec:
  \_LogicNet: (work@dut.y), line:1:37, endln:1:38
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:y
    |vpiFullName:work@dut.y
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.a), line:1:18, endln:1:19
  |vpiNet:
  \_LogicNet: (work@dut.b), line:1:27, endln:1:28
  |vpiNet:
  \_LogicNet: (work@dut.y), line:1:37, endln:1:38
  |vpiPort:
  \_Port: (a), line:1:18, endln:1:19
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:a
    |vpiDirection:1
  |vpiPort:
  \_Port: (b), line:1:27, endln:1:28
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:b
    |vpiDirection:1
  |vpiPort:
  \_Port: (y), line:1:37, endln:1:38
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiName:y
    |vpiDirection:2
  |vpiGenStmt:
  \_GenIfElse: , line:10:3, endln:41:8
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/GenerateAssigns/top.v, line:1:1, endln:43:10
    |vpiCondition:
    \_Operation: , line:10:7, endln:10:13
      |vpiParent:
      \_GenIfElse: , line:10:3, endln:41:8
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@dut.p), line:10:7, endln:10:8
        |vpiParent:
        \_Operation: , line:10:7, endln:10:13
        |vpiName:p
        |vpiFullName:work@dut.p
        |vpiActual:
        \_Parameter: (work@dut.p), line:2:13, endln:2:18
      |vpiOperand:
      \_Constant: , line:10:12, endln:10:13
        |vpiParent:
        \_Operation: , line:10:7, endln:10:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@dut), line:11:5, endln:26:10
    |vpiElseStmt:
    \_Begin: (work@dut.u2), line:28:5, endln:41:8
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 1
