// Seed: 2401712706
module module_0 ();
  wire  id_1;
  logic id_2;
  ;
  wire id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd3
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  inout wire id_16;
  output logic [7:0] id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  module_0 modCall_1 ();
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_15[-1] = -1;
  assign id_6 = id_8;
  assign id_2[-1 : id_3] = -1;
endmodule
