#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 23 19:00:45 2018
# Process ID: 10320
# Current directory: C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hatic/Masaüstü/Library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hatic/check_password'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 448.250 ; gain = 99.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:38]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:63]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:42]
INFO: [Synth 8-3491] module 'design_1_bin2bcd_0_0' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_bin2bcd_0_0_stub.vhdl:5' bound to instance 'bin2bcd_0' of component 'design_1_bin2bcd_0_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:255]
INFO: [Synth 8-638] synthesizing module 'design_1_bin2bcd_0_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_bin2bcd_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_bin2bcd_0_1' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_bin2bcd_0_1_stub.vhdl:5' bound to instance 'bin2bcd_1' of component 'design_1_bin2bcd_0_1' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:261]
INFO: [Synth 8-638] synthesizing module 'design_1_bin2bcd_0_1' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_bin2bcd_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_bin2bcd_0_2' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_bin2bcd_0_2_stub.vhdl:5' bound to instance 'bin2bcd_2' of component 'design_1_bin2bcd_0_2' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:267]
INFO: [Synth 8-638] synthesizing module 'design_1_bin2bcd_0_2' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_bin2bcd_0_2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_seg7display_0_0' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_seg7display_0_0_stub.vhdl:5' bound to instance 'seg7display_0' of component 'design_1_seg7display_0_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:273]
INFO: [Synth 8-638] synthesizing module 'design_1_seg7display_0_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_seg7display_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_0' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'design_1_xlconcat_0_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:282]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlconcat_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_1' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlconcat_0_1_stub.vhdl:5' bound to instance 'xlconcat_1' of component 'design_1_xlconcat_0_1' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:290]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_1' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlconcat_0_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_2' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlconcat_0_2_stub.vhdl:5' bound to instance 'xlconcat_2' of component 'design_1_xlconcat_0_2' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:298]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_2' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlconcat_0_2_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_xlconcat_3_0' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlconcat_3_0_stub.vhdl:5' bound to instance 'xlconcat_3' of component 'design_1_xlconcat_3_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:306]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_3_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlconcat_3_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_xlconcat_3_1' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlconcat_3_1_stub.vhdl:5' bound to instance 'xlconcat_4' of component 'design_1_xlconcat_3_1' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:314]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_3_1' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlconcat_3_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:321]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlconstant_1_0' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlconstant_1_0_stub.vhdl:5' bound to instance 'xlconstant_1' of component 'design_1_xlconstant_1_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:325]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlconstant_1_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_0' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'design_1_xlslice_0_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:329]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_1' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlslice_0_1_stub.vhdl:5' bound to instance 'xlslice_1' of component 'design_1_xlslice_0_1' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:334]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_1' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlslice_0_1_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_2' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlslice_0_2_stub.vhdl:5' bound to instance 'xlslice_2' of component 'design_1_xlslice_0_2' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:339]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_2' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xlslice_0_2_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xup_2_to_1_mux_vector_0_1' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xup_2_to_1_mux_vector_0_1_stub.vhdl:5' bound to instance 'xup_2_to_1_mux_vector_0' of component 'design_1_xup_2_to_1_mux_vector_0_1' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:344]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_2_to_1_mux_vector_0_1' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xup_2_to_1_mux_vector_0_1_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_xup_2_to_1_mux_vector_0_2' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xup_2_to_1_mux_vector_0_2_stub.vhdl:5' bound to instance 'xup_2_to_1_mux_vector_1' of component 'design_1_xup_2_to_1_mux_vector_0_2' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:351]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_2_to_1_mux_vector_0_2' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xup_2_to_1_mux_vector_0_2_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_xup_2_to_1_mux_vector_0_3' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xup_2_to_1_mux_vector_0_3_stub.vhdl:5' bound to instance 'xup_2_to_1_mux_vector_2' of component 'design_1_xup_2_to_1_mux_vector_0_3' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:358]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_2_to_1_mux_vector_0_3' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xup_2_to_1_mux_vector_0_3_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_xup_dff_vector_0_0' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xup_dff_vector_0_0_stub.vhdl:5' bound to instance 'xup_dff_vector_0' of component 'design_1_xup_dff_vector_0_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:365]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_dff_vector_0_0' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xup_dff_vector_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xup_dff_vector_0_1' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xup_dff_vector_0_1_stub.vhdl:5' bound to instance 'xup_dff_vector_1' of component 'design_1_xup_dff_vector_0_1' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:371]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_dff_vector_0_1' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xup_dff_vector_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xup_dff_vector_0_2' declared at 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xup_dff_vector_0_2_stub.vhdl:5' bound to instance 'xup_dff_vector_2' of component 'design_1_xup_dff_vector_0_2' [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:377]
INFO: [Synth 8-638] synthesizing module 'design_1_xup_dff_vector_0_2' [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/.Xil/Vivado-10320-DESKTOP-7HPB0KE/realtime/design_1_xup_dff_vector_0_2_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/synth/design_1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 502.980 ; gain = 154.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 502.980 ; gain = 154.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 502.980 ; gain = 154.254
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_bin2bcd_0_0/design_1_bin2bcd_0_0/design_1_bin2bcd_0_2_in_context.xdc] for cell 'design_1_i/bin2bcd_0'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_bin2bcd_0_0/design_1_bin2bcd_0_0/design_1_bin2bcd_0_2_in_context.xdc] for cell 'design_1_i/bin2bcd_0'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_bin2bcd_0_1/design_1_bin2bcd_0_1/design_1_bin2bcd_0_2_in_context.xdc] for cell 'design_1_i/bin2bcd_1'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_bin2bcd_0_1/design_1_bin2bcd_0_1/design_1_bin2bcd_0_2_in_context.xdc] for cell 'design_1_i/bin2bcd_1'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_bin2bcd_0_2/design_1_bin2bcd_0_2/design_1_bin2bcd_0_2_in_context.xdc] for cell 'design_1_i/bin2bcd_2'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_bin2bcd_0_2/design_1_bin2bcd_0_2/design_1_bin2bcd_0_2_in_context.xdc] for cell 'design_1_i/bin2bcd_2'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_1/design_1_xlconcat_0_1/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_1'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_1/design_1_xlconcat_0_1/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_1'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_2/design_1_xlconcat_0_2/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_2'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_2/design_1_xlconcat_0_2/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_2'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_3_0/design_1_xlconcat_3_0/design_1_xlconcat_3_0_in_context.xdc] for cell 'design_1_i/xlconcat_3'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_3_0/design_1_xlconcat_3_0/design_1_xlconcat_3_0_in_context.xdc] for cell 'design_1_i/xlconcat_3'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_seg7display_0_0/design_1_seg7display_0_0/design_1_seg7display_0_0_in_context.xdc] for cell 'design_1_i/seg7display_0'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_seg7display_0_0/design_1_seg7display_0_0/design_1_seg7display_0_0_in_context.xdc] for cell 'design_1_i/seg7display_0'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_i/xlslice_0'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_i/xlslice_0'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xup_2_to_1_mux_vector_0_1/design_1_xup_2_to_1_mux_vector_0_1/design_1_xup_2_to_1_mux_vector_0_1_in_context.xdc] for cell 'design_1_i/xup_2_to_1_mux_vector_0'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xup_2_to_1_mux_vector_0_1/design_1_xup_2_to_1_mux_vector_0_1/design_1_xup_2_to_1_mux_vector_0_1_in_context.xdc] for cell 'design_1_i/xup_2_to_1_mux_vector_0'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/design_1_xlslice_0_1/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_i/xlslice_1'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_1/design_1_xlslice_0_1/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_i/xlslice_1'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/design_1_xlslice_0_2/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_i/xlslice_2'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_2/design_1_xlslice_0_2/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_i/xlslice_2'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xup_2_to_1_mux_vector_0_2/design_1_xup_2_to_1_mux_vector_0_2/design_1_xup_2_to_1_mux_vector_0_1_in_context.xdc] for cell 'design_1_i/xup_2_to_1_mux_vector_1'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xup_2_to_1_mux_vector_0_2/design_1_xup_2_to_1_mux_vector_0_2/design_1_xup_2_to_1_mux_vector_0_1_in_context.xdc] for cell 'design_1_i/xup_2_to_1_mux_vector_1'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xup_2_to_1_mux_vector_0_3/design_1_xup_2_to_1_mux_vector_0_3/design_1_xup_2_to_1_mux_vector_0_1_in_context.xdc] for cell 'design_1_i/xup_2_to_1_mux_vector_2'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xup_2_to_1_mux_vector_0_3/design_1_xup_2_to_1_mux_vector_0_3/design_1_xup_2_to_1_mux_vector_0_1_in_context.xdc] for cell 'design_1_i/xup_2_to_1_mux_vector_2'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xup_dff_vector_0_0/design_1_xup_dff_vector_0_0/design_1_xup_dff_vector_0_2_in_context.xdc] for cell 'design_1_i/xup_dff_vector_0'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xup_dff_vector_0_0/design_1_xup_dff_vector_0_0/design_1_xup_dff_vector_0_2_in_context.xdc] for cell 'design_1_i/xup_dff_vector_0'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xup_dff_vector_0_1/design_1_xup_dff_vector_0_1/design_1_xup_dff_vector_0_2_in_context.xdc] for cell 'design_1_i/xup_dff_vector_1'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xup_dff_vector_0_1/design_1_xup_dff_vector_0_1/design_1_xup_dff_vector_0_2_in_context.xdc] for cell 'design_1_i/xup_dff_vector_1'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xup_dff_vector_0_2/design_1_xup_dff_vector_0_2/design_1_xup_dff_vector_0_2_in_context.xdc] for cell 'design_1_i/xup_dff_vector_2'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xup_dff_vector_0_2/design_1_xup_dff_vector_0_2/design_1_xup_dff_vector_0_2_in_context.xdc] for cell 'design_1_i/xup_dff_vector_2'
Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_3_1/design_1_xlconcat_3_1/design_1_xlconcat_3_1_in_context.xdc] for cell 'design_1_i/xlconcat_4'
Finished Parsing XDC File [c:/Users/hatic/try_sevenseg/try_sevenseg.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_3_1/design_1_xlconcat_3_1/design_1_xlconcat_3_1_in_context.xdc] for cell 'design_1_i/xlconcat_4'
Parsing XDC File [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 790.258 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 790.258 ; gain = 441.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 790.258 ; gain = 441.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bin2bcd_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bin2bcd_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/bin2bcd_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/seg7display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_2_to_1_mux_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_2_to_1_mux_vector_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_2_to_1_mux_vector_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_dff_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_dff_vector_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xup_dff_vector_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 790.258 ; gain = 441.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 790.258 ; gain = 441.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 790.258 ; gain = 441.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 799.805 ; gain = 451.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 799.805 ; gain = 451.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 799.879 ; gain = 451.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 801.383 ; gain = 452.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 801.383 ; gain = 452.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 801.383 ; gain = 452.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 801.383 ; gain = 452.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 801.383 ; gain = 452.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 801.383 ; gain = 452.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_bin2bcd_0_0               |         1|
|2     |design_1_bin2bcd_0_1               |         1|
|3     |design_1_bin2bcd_0_2               |         1|
|4     |design_1_seg7display_0_0           |         1|
|5     |design_1_xlconcat_0_0              |         1|
|6     |design_1_xlconcat_0_1              |         1|
|7     |design_1_xlconcat_0_2              |         1|
|8     |design_1_xlconcat_3_0              |         1|
|9     |design_1_xlconcat_3_1              |         1|
|10    |design_1_xlconstant_0_0            |         1|
|11    |design_1_xlconstant_1_0            |         1|
|12    |design_1_xlslice_0_0               |         1|
|13    |design_1_xlslice_0_1               |         1|
|14    |design_1_xlslice_0_2               |         1|
|15    |design_1_xup_2_to_1_mux_vector_0_1 |         1|
|16    |design_1_xup_2_to_1_mux_vector_0_2 |         1|
|17    |design_1_xup_2_to_1_mux_vector_0_3 |         1|
|18    |design_1_xup_dff_vector_0_0        |         1|
|19    |design_1_xup_dff_vector_0_1        |         1|
|20    |design_1_xup_dff_vector_0_2        |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------+------+
|      |Cell                                       |Count |
+------+-------------------------------------------+------+
|1     |design_1_bin2bcd_0_0_bbox_0                |     1|
|2     |design_1_bin2bcd_0_1_bbox_1                |     1|
|3     |design_1_bin2bcd_0_2_bbox_2                |     1|
|4     |design_1_seg7display_0_0_bbox_3            |     1|
|5     |design_1_xlconcat_0_0_bbox_4               |     1|
|6     |design_1_xlconcat_0_1_bbox_5               |     1|
|7     |design_1_xlconcat_0_2_bbox_6               |     1|
|8     |design_1_xlconcat_3_0_bbox_7               |     1|
|9     |design_1_xlconcat_3_1_bbox_8               |     1|
|10    |design_1_xlconstant_0_0_bbox_9             |     1|
|11    |design_1_xlconstant_1_0_bbox_10            |     1|
|12    |design_1_xlslice_0_0_bbox_11               |     1|
|13    |design_1_xlslice_0_1_bbox_12               |     1|
|14    |design_1_xlslice_0_2_bbox_13               |     1|
|15    |design_1_xup_2_to_1_mux_vector_0_1_bbox_14 |     1|
|16    |design_1_xup_2_to_1_mux_vector_0_2_bbox_15 |     1|
|17    |design_1_xup_2_to_1_mux_vector_0_3_bbox_16 |     1|
|18    |design_1_xup_dff_vector_0_0_bbox_17        |     1|
|19    |design_1_xup_dff_vector_0_1_bbox_18        |     1|
|20    |design_1_xup_dff_vector_0_2_bbox_19        |     1|
|21    |IBUF                                       |    15|
|22    |OBUF                                       |    24|
+------+-------------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   150|
|2     |  design_1_i |design_1 |   111|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 801.383 ; gain = 452.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 801.383 ; gain = 165.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 801.383 ; gain = 452.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 823.109 ; gain = 485.855
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hatic/try_sevenseg/try_sevenseg.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 823.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 23 19:01:29 2018...
