{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699041978629 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699041978632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  3 15:06:18 2023 " "Processing started: Fri Nov  3 15:06:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699041978632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699041978632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699041978632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699041979782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699041979782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combination.bdf 1 1 " "Found 1 design units, including 1 entities, in source file combination.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 combination " "Found entity 1: combination" {  } { { "combination.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab5/combination.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699041999389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699041999389 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.bdf " "Entity \"MUX\" obtained from \"MUX.bdf\" instead of from Quartus Prime megafunction library" {  } { { "MUX.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab5/MUX.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1699041999392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab5/MUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699041999393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699041999393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "combination " "Elaborating entity \"combination\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699041999552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst10 " "Elaborating entity \"7447\" for hierarchy \"7447:inst10\"" {  } { { "combination.bdf" "inst10" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab5/combination.bdf" { { 120 1096 1216 280 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699041999596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst10 " "Elaborated megafunction instantiation \"7447:inst10\"" {  } { { "combination.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab5/combination.bdf" { { 120 1096 1216 280 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699041999598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 74283:inst5 " "Elaborating entity \"74283\" for hierarchy \"74283:inst5\"" {  } { { "combination.bdf" "inst5" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab5/combination.bdf" { { 144 816 920 320 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699041999654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74283:inst5 " "Elaborated megafunction instantiation \"74283:inst5\"" {  } { { "combination.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab5/combination.bdf" { { 144 816 920 320 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699041999656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 74283:inst5\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"74283:inst5\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699041999697 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74283:inst5\|f74283:sub 74283:inst5 " "Elaborated megafunction instantiation \"74283:inst5\|f74283:sub\", which is child of megafunction instantiation \"74283:inst5\"" {  } { { "74283.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "combination.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab5/combination.bdf" { { 144 816 920 320 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699041999702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst\"" {  } { { "combination.bdf" "inst" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab5/combination.bdf" { { 80 464 576 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699041999703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157M MUX:inst\|74157M:inst " "Elaborating entity \"74157M\" for hierarchy \"MUX:inst\|74157M:inst\"" {  } { { "MUX.bdf" "inst" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab5/MUX.bdf" { { 32 448 552 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699041999745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX:inst\|74157M:inst " "Elaborated megafunction instantiation \"MUX:inst\|74157M:inst\"" {  } { { "MUX.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab5/MUX.bdf" { { 32 448 552 128 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699041999747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst11 " "Elaborating entity \"7485\" for hierarchy \"7485:inst11\"" {  } { { "combination.bdf" "inst11" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab5/combination.bdf" { { 304 552 672 512 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699041999812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst11 " "Elaborated megafunction instantiation \"7485:inst11\"" {  } { { "combination.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab5/combination.bdf" { { 304 552 672 512 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699041999815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 7485:inst11\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"7485:inst11\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699041999861 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "7485:inst11\|f7485:sub 7485:inst11 " "Elaborated megafunction instantiation \"7485:inst11\|f7485:sub\", which is child of megafunction instantiation \"7485:inst11\"" {  } { { "7485.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "combination.bdf" "" { Schematic "D:/Digital-Electronics-Fall-2023/Labs/Lab5/combination.bdf" { { 304 552 672 512 "inst11" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699041999870 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "10 " "Ignored 10 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "3 " "Ignored 3 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1699042000546 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "1 " "Ignored 1 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1699042000546 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "6 " "Ignored 6 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1699042000546 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1699042000546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699042001474 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699042002774 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699042002774 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699042003093 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699042003093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699042003093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699042003093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699042003290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  3 15:06:43 2023 " "Processing ended: Fri Nov  3 15:06:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699042003290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699042003290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699042003290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699042003290 ""}
