{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 3186, "design__instance__area": 72713.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 3, "power__internal__total": 0.12425600737333298, "power__switching__total": 0.09010078758001328, "power__leakage__total": 7.388936751340225e-07, "power__total": 0.21435754001140594, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5285793063970275, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5195447552563233, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5852344330351755, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.267568419438718, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7505979383823983, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7321309321577107, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.4946585503440082, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.179881448161631, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -375.2448200600431, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.179881448161631, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.179882, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 146, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 3, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4295383892373201, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4245996174837483, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2649833760750706, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.568555441042215, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 4, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 3, "clock__skew__worst_hold": -0.42754193062682416, "clock__skew__worst_setup": 0.42186441645177375, "timing__hold__ws": 0.26373326491398713, "timing__setup__ws": -4.624764702101063, "timing__hold__tns": 0, "timing__setup__tns": -416.0708446654726, "timing__hold__wns": 0, "timing__setup__wns": -4.624764702101063, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 438, "timing__setup_r2r__ws": -4.624765, "timing__setup_r2r_vio__count": 438, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__instance__count__macros": 0, "design__instance__count__stdcell__type:physical__class:welltap": 672, "design__instance__count__stdcell__type:physical__class:antennacell": 0, "design__instance__count__stdcell__type:physical__class:spacer": 2555, "design__instance__count__stdcell__type:physical__class:misc": 164, "design__instance__count__stdcell__type:logical__class:sequential": 280, "design__instance__count__stdcell__type:logical__class:buffer": 481, "design__instance__count__stdcell__type:logical__class:clock_gate": 0, "design__instance__count__stdcell__type:logical__class:misc": 1589, "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 5741, "design__instance__area__stdcell": 72713.8, "design__instance__area__macros": 0, "design__instance__utilization": 0.697671, "design__instance__utilization__stdcell": 0.697671, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__stdcell__type:physical": 3391, "design__instance__count__stdcell__type:logical": 2350, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19895634, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 100824, "design__violations": 0, "design__instance__count__setup_buffer": 41, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2350, "route__net__special": 2, "route__drc_errors__iter:1": 668, "route__wirelength__iter:1": 111702, "route__drc_errors__iter:2": 198, "route__wirelength__iter:2": 110874, "route__drc_errors__iter:3": 199, "route__wirelength__iter:3": 110612, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 110537, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 110544, "route__drc_errors": 0, "route__wirelength": 110544, "route__vias": 16189, "route__vias__singlecut": 16189, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 637.6, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 61, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 61, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 61, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 2, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.525534408643575, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5155656048012263, "timing__hold__ws__corner:min_tt_025C_5v00": 0.583314968393615, "timing__setup__ws__corner:min_tt_025C_5v00": 2.5409941536764094, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 61, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7451928174341436, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7254084205311774, "timing__hold__ws__corner:min_ss_125C_4v50": 0.5172347141436533, "timing__setup__ws__corner:min_ss_125C_4v50": -3.8066439966520114, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -342.4673690455823, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.8066439966520114, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.806644, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 61, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 2, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.42754193062682416, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.42186441645177375, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26373326491398713, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.66888807497203, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 61, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 3, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5322444857718809, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5242756377426545, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5875435859694007, "timing__setup__ws__corner:max_tt_025C_5v00": 1.9386768295004917, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 61, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7570675411967693, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7401042210791612, "timing__hold__ws__corner:max_ss_125C_4v50": 0.46871419183699614, "timing__setup__ws__corner:max_ss_125C_4v50": -4.624764702101063, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -416.0708446654726, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.624764702101063, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.624765, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 61, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 3, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.43191715315715795, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4278347519578506, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2664878393382893, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.448331162662222, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 61, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 61, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99692, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99861, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00308054, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0058457, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.0022329, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0058457, "design_powergrid__voltage__worst": 0.0058457, "design_powergrid__voltage__worst__net:VDD": 4.99692, "design_powergrid__drop__worst": 0.0058457, "design_powergrid__drop__worst__net:VDD": 0.00308054, "design_powergrid__voltage__worst__net:VSS": 0.0058457, "design_powergrid__drop__worst__net:VSS": 0.0058457, "ir__voltage__worst": 5, "ir__drop__avg": 0.00139, "ir__drop__worst": 0.00308, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}