;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -4, @-20
	SUB #121, 2
	SUB #121, 2
	ADD @13, 0
	SUB @0, @22
	SUB @0, @22
	SUB <0, @2
	SUB <0, @2
	SUB #121, 2
	SLT 210, 20
	SUB -7, <-420
	SUB @121, 106
	SUB #121, 2
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	SUB #12, @200
	JMZ <121, 106
	SLT @240, 60
	ADD @240, 60
	ADD 1, <-10
	MOV -4, <-20
	SUB 130, 9
	MOV -4, <-20
	SPL 0, <-2
	SUB @0, @22
	MOV -4, <-20
	SPL -6, #-28
	MOV -1, <-20
	ADD 210, 60
	DAT #0, <-2
	ADD 130, 9
	ADD 210, 60
	DAT #0, <-2
	SLT 130, 9
	SPL 300, 92
	DJN -1, @-20
	SUB @121, 103
	CMP 12, @100
	MOV -4, <-20
	MOV -4, <-20
	MOV -1, <-20
