
---------- Begin Simulation Statistics ----------
final_tick                                 1099354000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 185706                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402748                       # Number of bytes of host memory used
host_op_rate                                   322294                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.39                       # Real time elapsed on the host
host_tick_rate                               96525670                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2115037                       # Number of instructions simulated
sim_ops                                       3670676                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001099                       # Number of seconds simulated
sim_ticks                                  1099354000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               437438                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23673                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            464104                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             242613                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          437438                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           194825                       # Number of indirect misses.
system.cpu.branchPred.lookups                  492493                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12400                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11626                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2393850                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1988098                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23721                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     350268                       # Number of branches committed
system.cpu.commit.bw_lim_events                609001                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          876792                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2115037                       # Number of instructions committed
system.cpu.commit.committedOps                3670676                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2361084                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.554657                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722912                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1154904     48.91%     48.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       190520      8.07%     56.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       175825      7.45%     64.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       230834      9.78%     74.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       609001     25.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2361084                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73106                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10612                       # Number of function calls committed.
system.cpu.commit.int_insts                   3616211                       # Number of committed integer instructions.
system.cpu.commit.loads                        497686                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20277      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2894193     78.85%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3323      0.09%     79.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37861      1.03%     80.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2852      0.08%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6206      0.17%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11160      0.30%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12094      0.33%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6501      0.18%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1091      0.03%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          478588     13.04%     94.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         164163      4.47%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19098      0.52%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3670676                       # Class of committed instruction
system.cpu.commit.refs                         673918                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2115037                       # Number of Instructions Simulated
system.cpu.committedOps                       3670676                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.299451                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.299451                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8248                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34894                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49599                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4581                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1032528                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4758951                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   297267                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1155422                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23788                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 91206                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      580691                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2066                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      195414                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           158                       # TLB misses on write requests
system.cpu.fetch.Branches                      492493                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    249106                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2241391                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4497                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2875576                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           389                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   47576                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179194                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             334566                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             255013                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.046278                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2600211                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.934627                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.928950                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1235012     47.50%     47.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75314      2.90%     50.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    62221      2.39%     52.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    79974      3.08%     55.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1147690     44.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2600211                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118656                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    65240                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    221416400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    221416400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    221416400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    221416000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    221416000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    221416000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9002400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9002000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       559200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       559200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       559200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       558800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4467600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4526400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4422000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4365200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     79040800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     79058400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     79093600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     79065200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1682777200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27996                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   380494                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.527944                       # Inst execution rate
system.cpu.iew.exec_refs                       777908                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     195403                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  684514                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                612421                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                932                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               566                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               205230                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4547408                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                582505                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33942                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4199380                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3296                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8013                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23788                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14131                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           628                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            42047                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114733                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        28997                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             81                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19769                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8227                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5905233                       # num instructions consuming a value
system.cpu.iew.wb_count                       4177477                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566169                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3343360                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.519975                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4184363                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6516369                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3614631                       # number of integer regfile writes
system.cpu.ipc                               0.769556                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.769556                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26379      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3321244     78.45%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3366      0.08%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41645      0.98%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4367      0.10%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1224      0.03%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6826      0.16%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14629      0.35%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13824      0.33%     81.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7074      0.17%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2100      0.05%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               567963     13.42%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              184732      4.36%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24781      0.59%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13171      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4233325                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   89002                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179316                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85711                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             128590                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4117944                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10905335                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4091766                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5295618                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4546283                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4233325                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1125                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          876721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17793                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            393                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1297295                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2600211                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.628070                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.667004                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1165240     44.81%     44.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              182283      7.01%     51.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              305277     11.74%     63.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              349156     13.43%     76.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              598255     23.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2600211                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.540295                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      249170                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           303                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10292                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3219                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               612421                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              205230                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1576862                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2748386                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  836132                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5046832                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                9                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  50288                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   348768                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15763                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5738                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12209509                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4685589                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6422835                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1186544                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  81547                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23788                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                185384                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1375980                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            152835                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7438914                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19595                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                868                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    215667                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            915                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6299551                       # The number of ROB reads
system.cpu.rob.rob_writes                     9334931                       # The number of ROB writes
system.cpu.timesIdled                            1494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18299                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          430                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37878                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              430                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          705                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            705                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               83                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9398                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22921                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1099354000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1326                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8072                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1423                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1423                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12100                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       950336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       950336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  950336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13523                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13523    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13523                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11321824                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29351676                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1099354000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17428                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4093                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23689                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                994                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2151                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2151                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17428                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7578                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49877                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57455                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       167040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1262976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1430016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10479                       # Total snoops (count)
system.l2bus.snoopTraffic                       84992                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30056                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014639                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120106                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29616     98.54%     98.54% # Request fanout histogram
system.l2bus.snoop_fanout::1                      440      1.46%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30056                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20361198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18815741                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3134400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1099354000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1099354000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       245820                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           245820                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       245820                       # number of overall hits
system.cpu.icache.overall_hits::total          245820                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3285                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3285                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3285                       # number of overall misses
system.cpu.icache.overall_misses::total          3285                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164342800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164342800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164342800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164342800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       249105                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       249105                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       249105                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       249105                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013187                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013187                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013187                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013187                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50028.249619                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50028.249619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50028.249619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50028.249619                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          673                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          673                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          673                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          673                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2612                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2612                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2612                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2612                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131476400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131476400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131476400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131476400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010486                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010486                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010486                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010486                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50335.528331                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50335.528331                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50335.528331                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50335.528331                       # average overall mshr miss latency
system.cpu.icache.replacements                   2356                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       245820                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          245820                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3285                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3285                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164342800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164342800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       249105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       249105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013187                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013187                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50028.249619                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50028.249619                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          673                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          673                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131476400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131476400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010486                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010486                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50335.528331                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50335.528331                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1099354000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1099354000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.479663                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              209104                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.753820                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.479663                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990155                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990155                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            500822                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           500822                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1099354000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1099354000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1099354000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       678964                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           678964                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       678964                       # number of overall hits
system.cpu.dcache.overall_hits::total          678964                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34742                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34742                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34742                       # number of overall misses
system.cpu.dcache.overall_misses::total         34742                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1690572399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1690572399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1690572399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1690572399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       713706                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       713706                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       713706                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       713706                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048678                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048678                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048678                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048678                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48660.767918                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48660.767918                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48660.767918                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48660.767918                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31232                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          154                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               773                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.403622                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           77                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1787                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2767                       # number of writebacks
system.cpu.dcache.writebacks::total              2767                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22184                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22184                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12558                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4409                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16967                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    582941199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    582941199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    582941199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    250776404                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    833717603                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017595                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017595                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017595                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023773                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46419.907549                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46419.907549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46419.907549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56878.295305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49137.596688                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15943                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       504922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          504922                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1579470800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1579470800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       537468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       537468                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.060554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.060554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48530.412339                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48530.412339                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    475597200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    475597200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45699.740559                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45699.740559                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       174042                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         174042                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    111101599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    111101599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       176238                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       176238                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012460                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012460                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50592.713570                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50592.713570                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           45                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    107343999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    107343999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49904.230126                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49904.230126                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4409                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4409                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    250776404                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    250776404                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56878.295305                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56878.295305                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1099354000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1099354000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           977.887996                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              636371                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15943                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.915386                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   741.268248                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   236.619747                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.723895                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.231074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          259                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          765                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.252930                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.747070                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1444379                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1444379                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1099354000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             801                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4841                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          967                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6609                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            801                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4841                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          967                       # number of overall hits
system.l2cache.overall_hits::total               6609                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1809                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7717                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3442                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12968                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1809                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7717                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3442                       # number of overall misses
system.l2cache.overall_misses::total            12968                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    121588800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    526897600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    240175547                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    888661947                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    121588800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    526897600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    240175547                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    888661947                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2610                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12558                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4409                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19577                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2610                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12558                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4409                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19577                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.693103                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.614509                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.780676                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.662410                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.693103                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.614509                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.780676                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.662410                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67213.266998                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68277.517170                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69777.904416                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68527.293877                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67213.266998                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68277.517170                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69777.904416                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68527.293877                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1326                       # number of writebacks
system.l2cache.writebacks::total                 1326                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           20                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             32                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           20                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            32                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1809                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7705                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3422                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12936                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1809                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7705                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3422                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          587                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13523                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107116800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    464883200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212025168                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    784025168                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107116800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    464883200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212025168                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35162237                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    819187405                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.693103                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.613553                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.776140                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.660775                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.693103                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.613553                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.776140                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.690760                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59213.266998                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60335.262816                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61959.429573                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60608.006184                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59213.266998                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60335.262816                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61959.429573                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59901.596252                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60577.342675                       # average overall mshr miss latency
system.l2cache.replacements                      9483                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2767                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2767                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2767                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2767                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          345                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          345                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          587                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          587                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35162237                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35162237                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59901.596252                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59901.596252                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          725                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              725                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1426                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1426                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     98600400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     98600400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2151                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2151                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.662947                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.662947                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69144.740533                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69144.740533                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1423                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1423                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     87179200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     87179200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.661553                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.661553                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61264.371047                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61264.371047                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          801                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4116                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          967                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5884                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1809                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6291                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3442                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11542                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    121588800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    428297200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    240175547                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    790061547                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2610                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10407                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4409                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17426                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.693103                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.604497                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.780676                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.662344                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67213.266998                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68080.941027                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69777.904416                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68451.009097                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           29                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1809                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6282                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3422                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11513                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107116800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    377704000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212025168                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    696845968                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.693103                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.603632                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.776140                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.660679                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59213.266998                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60124.801019                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61959.429573                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60526.879875                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1099354000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1099354000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3717.087640                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25685                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9483                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.708531                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.545278                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   289.440094                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2390.215216                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   895.087150                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   129.799903                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003063                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.070664                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.583549                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.218527                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031689                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.907492                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1230                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2866                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          180                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1032                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          783                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1975                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.300293                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.699707                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               316515                       # Number of tag accesses
system.l2cache.tags.data_accesses              316515                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1099354000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          493120                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              865472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        84864                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            84864                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1809                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7705                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3422                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          587                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13523                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1326                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1326                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          105312756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          448554333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    199215175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     34172796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              787255061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     105312756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         105312756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77194425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77194425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77194425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         105312756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         448554333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    199215175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     34172796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             864449486                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1882611200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 554196                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403772                       # Number of bytes of host memory used
host_op_rate                                   864122                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.98                       # Real time elapsed on the host
host_tick_rate                               98137539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4423117                       # Number of instructions simulated
sim_ops                                       6896735                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000783                       # Number of seconds simulated
sim_ticks                                   783257200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                71690                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               295                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             71659                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              71035                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           71690                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              655                       # Number of indirect misses.
system.cpu.branchPred.lookups                   71783                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      44                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7296899                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1956375                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               295                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      71177                       # Number of branches committed
system.cpu.commit.bw_lim_events                285281                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            4414                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2308080                       # Number of instructions committed
system.cpu.commit.committedOps                3226059                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1955205                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.649985                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.262583                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       203624     10.41%     10.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1124199     57.50%     67.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        65567      3.35%     71.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       276534     14.14%     85.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       285281     14.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1955205                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        390                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                   3225697                       # Number of committed integer instructions.
system.cpu.commit.loads                        211079                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          225      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2874402     89.10%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              35      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            21      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     89.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          210963      6.54%     95.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         140030      4.34%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3226059                       # Class of committed instruction
system.cpu.commit.refs                         351181                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2308080                       # Number of Instructions Simulated
system.cpu.committedOps                       3226059                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.848386                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.848386                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                982734                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                3233483                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   162762                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    426199                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    301                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                384451                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      211319                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      140172                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       71783                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    211708                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1743862                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    74                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2316149                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     602                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.036659                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             212284                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              71079                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.182829                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1956447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.655418                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.838594                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1006316     51.44%     51.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71000      3.63%     55.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   139750      7.14%     62.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    69286      3.54%     65.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   670095     34.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1956447                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       767                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      462                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    191735600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    191735600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    191735600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    191736000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    191735600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    191735600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        28800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        28000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        27200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     35157600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     35156800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     35153200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     35154800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1291200800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  329                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    71269                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.648576                       # Inst execution rate
system.cpu.iew.exec_refs                       351486                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     140172                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2094                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                211703                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               104                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               140228                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3230474                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                211314                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               185                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3228147                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    301                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    13                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             6946                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          624                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          127                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          152                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            177                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8559471                       # num instructions consuming a value
system.cpu.iew.wb_count                       3228066                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.338474                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2897162                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.648534                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3228095                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7014196                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3016002                       # number of integer regfile writes
system.cpu.ipc                               1.178709                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.178709                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               330      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2876037     89.09%     89.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     89.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    53      0.00%     89.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  43      0.00%     89.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     89.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   36      0.00%     89.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   93      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   79      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  36      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 39      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               211166      6.54%     95.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              140103      4.34%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             205      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             80      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3228332                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     649                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1311                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          601                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1340                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3227353                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8411917                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3227465                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3233554                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3230453                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3228332                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            4414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               117                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         8438                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1956447                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.650099                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.986879                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              255154     13.04%     13.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              574475     29.36%     42.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              801426     40.96%     83.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              250563     12.81%     96.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               74829      3.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1956447                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.648670                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      211708                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            138419                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           138228                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               211703                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              140228                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  494084                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          1958143                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  233660                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4970318                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 686924                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   359977                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              14820942                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3232362                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             4978806                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    604795                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    279                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    301                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                757359                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     8486                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1367                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7022182                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            355                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1230430                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      4900397                       # The number of ROB reads
system.cpu.rob.rob_writes                     6462190                       # The number of ROB writes
system.cpu.timesIdled                              14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           59                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            118                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           33                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            65                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    783257200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 32                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            32                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           97                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           97                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     97                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                32                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      32    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  32                       # Request fanout histogram
system.membus.reqLayer2.occupancy               32400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              68200                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    783257200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  59                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            18                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                74                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             59                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           75                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     177                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                33                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 92                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.010870                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.104257                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       91     98.91%     98.91% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      1.09%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   92                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               40800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                58400                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               30000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       783257200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    783257200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       211680                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           211680                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       211680                       # number of overall hits
system.cpu.icache.overall_hits::total          211680                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           28                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           28                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1424800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1424800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1424800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1424800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       211708                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       211708                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       211708                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       211708                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000132                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000132                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000132                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000132                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50885.714286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50885.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50885.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50885.714286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           26                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1315200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1315200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1315200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1315200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50584.615385                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50584.615385                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50584.615385                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50584.615385                       # average overall mshr miss latency
system.cpu.icache.replacements                     25                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       211680                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          211680                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           28                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1424800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1424800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       211708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       211708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50885.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50885.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1315200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1315200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50584.615385                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50584.615385                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    783257200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    783257200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 834                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                25                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             33.360000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            423441                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           423441                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    783257200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    783257200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    783257200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       344410                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           344410                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       344410                       # number of overall hits
system.cpu.dcache.overall_hits::total          344410                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           62                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             62                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           62                       # number of overall misses
system.cpu.dcache.overall_misses::total            62                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2154800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2154800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2154800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2154800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       344472                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       344472                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       344472                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       344472                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000180                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000180                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000180                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000180                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34754.838710                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34754.838710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34754.838710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34754.838710                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           14                       # number of writebacks
system.cpu.dcache.writebacks::total                14                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           28                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           28                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1058000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1058000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1058000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1058000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000099                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000099                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000099                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000099                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31117.647059                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31117.647059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31117.647059                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31117.647059                       # average overall mshr miss latency
system.cpu.dcache.replacements                     34                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       204308                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          204308                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           62                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            62                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2154800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2154800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       204370                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       204370                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000303                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34754.838710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34754.838710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1058000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1058000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31117.647059                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31117.647059                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       140102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         140102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       140102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       140102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    783257200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    783257200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1257                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.970588                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   771.993469                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   252.006531                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.753900                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.246100                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          252                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          772                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          772                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.246094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            688978                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           688978                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    783257200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               6                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              21                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  27                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              6                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             21                       # number of overall hits
system.l2cache.overall_hits::total                 27                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            19                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                32                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           19                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           13                       # number of overall misses
system.l2cache.overall_misses::total               32                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1234800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       840800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2075600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1234800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       840800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2075600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              59                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             59                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.760000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.382353                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.542373                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.760000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.382353                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.542373                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64989.473684                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64676.923077                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64862.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64989.473684                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64676.923077                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64862.500000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           19                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           19                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1082800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       736800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1819600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1082800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       736800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1819600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.760000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.382353                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.542373                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.760000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.382353                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.542373                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56989.473684                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56676.923077                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 56862.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56989.473684                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56676.923077                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 56862.500000                       # average overall mshr miss latency
system.l2cache.replacements                        33                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           14                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           14                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           27                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           19                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1234800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       840800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2075600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.760000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.382353                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.542373                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64989.473684                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64676.923077                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64862.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           19                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1082800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       736800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1819600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.760000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.382353                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.542373                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56989.473684                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56676.923077                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56862.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    783257200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    783257200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    164                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   33                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.969697                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.661973                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   914.284469                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1925.041126                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1020.012432                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          202                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008462                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.223214                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.469981                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.249026                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.049316                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1223                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2873                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          859                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          364                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2125                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          748                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.298584                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.701416                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  977                       # Number of tag accesses
system.l2cache.tags.data_accesses                 977                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    783257200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   32                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1552491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1062231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                2614722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1552491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1552491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          326840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                326840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          326840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1552491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1062231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               2941562                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2260884800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1020710                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412988                       # Number of bytes of host memory used
host_op_rate                                  1672960                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.33                       # Real time elapsed on the host
host_tick_rate                               70941412                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5442554                       # Number of instructions simulated
sim_ops                                       8920527                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000378                       # Number of seconds simulated
sim_ticks                                   378273600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               212461                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8928                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            209933                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              97664                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          212461                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           114797                       # Number of indirect misses.
system.cpu.branchPred.lookups                  243476                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16707                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6846                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1170158                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   631439                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              8993                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     210004                       # Number of branches committed
system.cpu.commit.bw_lim_events                323588                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          157742                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1019437                       # Number of instructions committed
system.cpu.commit.committedOps                2023792                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       862326                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.346899                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.557979                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       157030     18.21%     18.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       154198     17.88%     36.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       107288     12.44%     48.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       120222     13.94%     62.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       323588     37.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       862326                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      80634                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                15707                       # Number of function calls committed.
system.cpu.commit.int_insts                   1959263                       # Number of committed integer instructions.
system.cpu.commit.loads                        263496                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8107      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1513319     74.78%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            7573      0.37%     75.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.02%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3278      0.16%     75.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.02%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             168      0.01%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12560      0.62%     76.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12668      0.63%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27923      1.38%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           134      0.01%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          253086     12.51%     90.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         170001      8.40%     99.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        10410      0.51%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3894      0.19%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2023792                       # Class of committed instruction
system.cpu.commit.refs                         437391                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1019437                       # Number of Instructions Simulated
system.cpu.committedOps                       2023792                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.927653                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.927653                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           97                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          209                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          384                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            36                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 58256                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2254588                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   209334                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    621382                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   9035                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  9367                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      278804                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           126                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      178736                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             6                       # TLB misses on write requests
system.cpu.fetch.Branches                      243476                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    184680                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        691442                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1536                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1152309                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           405                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   18070                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.257460                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             206416                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             114371                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.218493                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             907374                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.514835                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.802526                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   263843     29.08%     29.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    61477      6.78%     35.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    33488      3.69%     39.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    40821      4.50%     44.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   507745     55.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               907374                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    134372                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    70838                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    106035200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    106035200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    106035200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    106034800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    106035200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    106035200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1598000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1597600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       377200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       377200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       377600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       377600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5086400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5498000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5496800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5497600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     46447600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     46366400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     46407600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     46371200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      848087600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           38310                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11515                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   217906                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.237697                       # Inst execution rate
system.cpu.iew.exec_refs                       457320                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     178532                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   43361                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                288714                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                295                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                62                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               185189                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2181523                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                278788                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14620                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2116154                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     46                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   166                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   9035                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   241                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             8                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            21080                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          385                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          107                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        25220                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        11294                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             47                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10479                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1036                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2366889                       # num instructions consuming a value
system.cpu.iew.wb_count                       2109206                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.623735                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1476312                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.230350                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2112244                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3147516                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1645298                       # number of integer regfile writes
system.cpu.ipc                               1.077989                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.077989                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             10555      0.50%      0.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1590524     74.65%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 7577      0.36%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   412      0.02%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3398      0.16%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 376      0.02%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  219      0.01%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                12742      0.60%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12795      0.60%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               27969      1.31%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                222      0.01%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               272907     12.81%     91.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              176061      8.26%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10939      0.51%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4075      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2130771                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   82010                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              164085                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        81609                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              84656                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2038206                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5009390                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2027597                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2254655                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2181082                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2130771                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 441                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          157742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4556                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            247                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       218754                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        907374                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.348283                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.457013                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              159932     17.63%     17.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              106909     11.78%     29.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              171179     18.87%     48.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              195912     21.59%     69.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              273442     30.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          907374                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.253153                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      184750                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           119                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10701                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7747                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               288714                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              185189                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  910333                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           945684                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   46158                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2261297                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1912                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   217138                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    630                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    83                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5695702                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2232408                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2482135                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    622440                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4524                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   9035                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  8907                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   220863                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            136452                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          3336991                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3696                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                225                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      9856                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            246                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      2720272                       # The number of ROB reads
system.cpu.rob.rob_writes                     4408693                       # The number of ROB writes
system.cpu.timesIdled                             496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           64                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2922                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               64                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           13                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             13                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          711                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1449                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    378273600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                640                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           51                       # Transaction distribution
system.membus.trans_dist::CleanEvict              660                       # Transaction distribution
system.membus.trans_dist::ReadExReq                98                       # Transaction distribution
system.membus.trans_dist::ReadExResp               98                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           640                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        50496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        50496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   50496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               738                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     738    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 738                       # Request fanout histogram
system.membus.reqLayer2.occupancy              662435                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1590465                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    378273600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1349                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           306                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1912                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 15                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                111                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               111                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1350                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2652                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1730                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4382                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        56512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        53184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   109696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               774                       # Total snoops (count)
system.l2bus.snoopTraffic                        3328                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2235                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032215                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.176610                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2163     96.78%     96.78% # Request fanout histogram
system.l2bus.snoop_fanout::1                       72      3.22%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2235                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              691999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1391542                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1060800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       378273600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    378273600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       183629                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           183629                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       183629                       # number of overall hits
system.cpu.icache.overall_hits::total          183629                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1051                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1051                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1051                       # number of overall misses
system.cpu.icache.overall_misses::total          1051                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40530000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40530000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40530000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40530000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       184680                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       184680                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       184680                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       184680                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005691                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005691                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005691                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005691                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38563.273073                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38563.273073                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38563.273073                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38563.273073                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          167                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          167                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          884                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          884                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          884                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          884                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32916400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32916400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32916400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32916400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004787                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004787                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004787                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004787                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37235.746606                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37235.746606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37235.746606                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37235.746606                       # average overall mshr miss latency
system.cpu.icache.replacements                    884                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       183629                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          183629                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1051                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1051                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40530000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40530000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       184680                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       184680                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38563.273073                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38563.273073                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          884                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          884                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32916400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32916400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004787                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37235.746606                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37235.746606                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    378273600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    378273600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              434712                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1140                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            381.326316                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            370244                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           370244                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    378273600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    378273600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    378273600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       430766                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           430766                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       430766                       # number of overall hits
system.cpu.dcache.overall_hits::total          430766                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          904                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            904                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          904                       # number of overall misses
system.cpu.dcache.overall_misses::total           904                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     37104400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     37104400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     37104400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     37104400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       431670                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       431670                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       431670                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       431670                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002094                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002094                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002094                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002094                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41044.690265                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41044.690265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41044.690265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41044.690265                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.777778                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                37                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          255                       # number of writebacks
system.cpu.dcache.writebacks::total               255                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          390                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          390                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          390                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          390                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          514                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           63                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          577                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     20735200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     20735200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     20735200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3408342                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24143542                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001191                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001191                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001191                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001337                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40340.856031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40340.856031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40340.856031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54100.666667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41843.227036                       # average overall mshr miss latency
system.cpu.dcache.replacements                    576                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       256780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          256780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          791                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           791                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30142000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30142000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       257571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       257571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38106.194690                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38106.194690                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          389                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          389                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13871600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13871600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34506.467662                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34506.467662                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       173986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         173986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6962400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6962400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       174099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       174099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000649                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61614.159292                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61614.159292                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          112                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          112                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6863600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6863600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000643                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000643                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61282.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61282.142857                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           63                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           63                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3408342                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3408342                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 54100.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 54100.666667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    378273600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    378273600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              834091                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1600                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            521.306875                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   808.810408                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   215.189592                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.789854                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.210146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          181                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          843                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          453                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.176758                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.823242                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            863916                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           863916                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    378273600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             463                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             247                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 729                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            463                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            247                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           19                       # number of overall hits
system.l2cache.overall_hits::total                729                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           421                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           266                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               731                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          421                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          266                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           44                       # number of overall misses
system.l2cache.overall_misses::total              731                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27956400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     18009600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3209162                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     49175162                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27956400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     18009600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3209162                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     49175162                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          884                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          513                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           63                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1460                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          884                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          513                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           63                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1460                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.476244                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.518519                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.698413                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.500685                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.476244                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.518519                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.698413                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.500685                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66404.750594                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67705.263158                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 72935.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67271.083447                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66404.750594                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67705.263158                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 72935.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67271.083447                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             51                       # number of writebacks
system.l2cache.writebacks::total                   51                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          421                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          265                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           44                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          730                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          421                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          265                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           44                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            9                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          739                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24596400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     15833200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2857162                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     43286762                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24596400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     15833200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2857162                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       529988                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     43816750                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.476244                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.516569                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.698413                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.500000                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.476244                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.516569                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.698413                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.506164                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58423.752969                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59747.924528                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64935.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59296.934247                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58423.752969                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59747.924528                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64935.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58887.555556                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59291.948579                       # average overall mshr miss latency
system.l2cache.replacements                       758                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          255                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          255                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          255                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          255                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           17                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           17                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            9                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            9                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       529988                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       529988                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58887.555556                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58887.555556                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           13                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               13                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           98                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             98                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      6607200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      6607200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          111                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          111                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.882883                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.882883                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67420.408163                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67420.408163                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           98                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           98                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      5823200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      5823200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.882883                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.882883                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 59420.408163                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59420.408163                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          463                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          234                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          716                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          421                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          168                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          633                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27956400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     11402400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3209162                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     42567962                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          884                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          402                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           63                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1349                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.476244                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.417910                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.698413                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.469236                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66404.750594                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67871.428571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 72935.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67247.965245                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          421                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          167                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           44                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          632                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24596400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10010000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2857162                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37463562                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.476244                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.415423                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.698413                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.468495                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58423.752969                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59940.119760                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 64935.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59277.787975                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    378273600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    378273600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15251                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4854                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.141945                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    45.655921                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1103.591822                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1836.077259                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   911.799205                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   198.875793                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.011146                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.269432                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.448261                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222607                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.048554                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1023                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3073                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           49                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          966                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          435                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2372                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.249756                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.750244                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                24086                       # Number of tag accesses
system.l2cache.tags.data_accesses               24086                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    378273600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           16960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               47232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26880                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26880                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3264                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3264                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              420                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              265                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           44                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            9                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  738                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            51                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  51                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           71059677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           44835273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      7444347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1522707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              124862005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      71059677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          71059677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         8628675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               8628675                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         8628675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          71059677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          44835273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      7444347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1522707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             133490680                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
