
*** Running vivado
    with args -log fp_32_adder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fp_32_adder.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source fp_32_adder.tcl -notrace
Command: synth_design -top fp_32_adder -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 118667 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1396.129 ; gain = 85.887 ; free physical = 734796 ; free virtual = 1129788
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fp_32_adder' [/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/new/fp_synth.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fp_32_adder' (1#1) [/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/new/fp_synth.sv:23]
WARNING: [Synth 8-3331] design fp_32_adder has unconnected port rounding_mode[2]
WARNING: [Synth 8-3331] design fp_32_adder has unconnected port rounding_mode[1]
WARNING: [Synth 8-3331] design fp_32_adder has unconnected port rounding_mode[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1440.762 ; gain = 130.520 ; free physical = 734797 ; free virtual = 1129790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1440.762 ; gain = 130.520 ; free physical = 734796 ; free virtual = 1129789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1448.762 ; gain = 138.520 ; free physical = 734796 ; free virtual = 1129789
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5544] ROM "significand1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'significandfinale_reg' [/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/new/fp_synth.sv:505]
WARNING: [Synth 8-327] inferring latch for variable 'exponentfinale_reg' [/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/new/fp_synth.sv:506]
WARNING: [Synth 8-327] inferring latch for variable 'sel_reg' [/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/new/fp_synth.sv:226]
WARNING: [Synth 8-327] inferring latch for variable 'op_reg' [/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/new/fp_synth.sv:264]
WARNING: [Synth 8-327] inferring latch for variable 'significandini_reg' [/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/new/fp_synth.sv:399]
WARNING: [Synth 8-327] inferring latch for variable 'exponent_abs_reg' [/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/new/fp_synth.sv:313]
WARNING: [Synth 8-327] inferring latch for variable 'significand_small_reg' [/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/new/fp_synth.sv:357]
WARNING: [Synth 8-327] inferring latch for variable 'significandx_reg' [/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/new/fp_synth.sv:356]
WARNING: [Synth 8-327] inferring latch for variable 'exponentx_reg' [/home/in_ankith/project/fp_adder_proj/fp_adder_proj.srcs/sources_1/new/fp_synth.sv:355]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1464.777 ; gain = 154.535 ; free physical = 734797 ; free virtual = 1129790
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 14    
	   3 Input      8 Bit       Adders := 13    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               28 Bit    Registers := 6     
	                8 Bit    Registers := 7     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 87    
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fp_32_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 14    
	   3 Input      8 Bit       Adders := 13    
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               28 Bit    Registers := 6     
	                8 Bit    Registers := 7     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 87    
	   3 Input     28 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design fp_32_adder has unconnected port rounding_mode[2]
WARNING: [Synth 8-3331] design fp_32_adder has unconnected port rounding_mode[1]
WARNING: [Synth 8-3331] design fp_32_adder has unconnected port rounding_mode[0]
INFO: [Synth 8-3886] merging instance 'significand1_reg[0]' (FDRE) to 'significand1_reg[1]'
INFO: [Synth 8-3886] merging instance 'significand2_reg[0]' (FDRE) to 'significand1_reg[1]'
INFO: [Synth 8-3886] merging instance 'significand1_reg[1]' (FDRE) to 'significand1_reg[2]'
INFO: [Synth 8-3886] merging instance 'significand2_reg[1]' (FDRE) to 'significand1_reg[2]'
INFO: [Synth 8-3886] merging instance 'significand1_reg[2]' (FDRE) to 'significand1_reg[27]'
INFO: [Synth 8-3886] merging instance 'significand2_reg[2]' (FDRE) to 'significand1_reg[27]'
INFO: [Synth 8-3886] merging instance 'significand1_reg[26]' (FDSE) to 'significand2_reg[26]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\significand2_reg[26] )
INFO: [Synth 8-3886] merging instance 'significand1_reg[27]' (FDRE) to 'significand2_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\significand2_reg[27] )
INFO: [Synth 8-3886] merging instance 'significand1_2_reg[0]' (FD) to 'significand2_2_reg[27]'
INFO: [Synth 8-3886] merging instance 'significand2_2_reg[0]' (FD) to 'significand2_2_reg[27]'
INFO: [Synth 8-3886] merging instance 'significand1_2_reg[1]' (FD) to 'significand2_2_reg[27]'
INFO: [Synth 8-3886] merging instance 'significand2_2_reg[1]' (FD) to 'significand2_2_reg[27]'
INFO: [Synth 8-3886] merging instance 'significand1_2_reg[2]' (FD) to 'significand2_2_reg[27]'
INFO: [Synth 8-3886] merging instance 'significand2_2_reg[2]' (FD) to 'significand2_2_reg[27]'
INFO: [Synth 8-3886] merging instance 'significand1_2_reg[27]' (FD) to 'significand2_2_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\significand2_2_reg[27] )
INFO: [Synth 8-3886] merging instance 'significandx_reg[0]' (LD) to 'significandx_reg[27]'
INFO: [Synth 8-3886] merging instance 'significand_small_reg[0]' (LD) to 'significandx_reg[27]'
INFO: [Synth 8-3886] merging instance 'significandx_reg[1]' (LD) to 'significandx_reg[27]'
INFO: [Synth 8-3886] merging instance 'significand_small_reg[1]' (LD) to 'significandx_reg[27]'
INFO: [Synth 8-3886] merging instance 'significandx_reg[2]' (LD) to 'significandx_reg[27]'
INFO: [Synth 8-3886] merging instance 'significand_small_reg[2]' (LD) to 'significandx_reg[27]'
INFO: [Synth 8-3886] merging instance 'significandx_reg[27]' (LD) to 'significand_small_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\significand_small_reg[27] )
INFO: [Synth 8-3886] merging instance 'significand2_2_reg[27]' (FD) to 'significandx_3_reg[0]'
INFO: [Synth 8-3886] merging instance 'significandx_3_reg[0]' (FD) to 'significandx_3_reg[27]'
INFO: [Synth 8-3886] merging instance 'significand_small_3_reg[0]' (FD) to 'significandx_3_reg[27]'
INFO: [Synth 8-3886] merging instance 'significandx_3_reg[1]' (FD) to 'significandx_3_reg[27]'
INFO: [Synth 8-3886] merging instance 'significand_small_3_reg[1]' (FD) to 'significandx_3_reg[27]'
INFO: [Synth 8-3886] merging instance 'significandx_3_reg[2]' (FD) to 'significandx_3_reg[27]'
INFO: [Synth 8-3886] merging instance 'significand_small_3_reg[2]' (FD) to 'significandx_3_reg[27]'
INFO: [Synth 8-3886] merging instance 'significandx_3_reg[27]' (FD) to 'significand_small_3_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\significand_small_3_reg[27] )
WARNING: [Synth 8-3332] Sequential element (significandfinale_reg[27]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandfinale_reg[26]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandfinale_reg[2]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandfinale_reg[1]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandfinale_reg[0]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[27]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[26]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[25]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[24]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[23]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[22]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[21]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[20]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[19]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[18]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[17]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[16]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[15]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[14]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[13]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[12]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[11]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[10]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[9]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[8]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[7]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[6]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[5]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[4]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[3]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[2]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[1]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significandini_reg[0]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significand2_reg[26]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significand2_reg[27]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significand_small_3_reg[27]) is unused and will be removed from module fp_32_adder.
WARNING: [Synth 8-3332] Sequential element (significand_small_reg[27]) is unused and will be removed from module fp_32_adder.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:10 . Memory (MB): peak = 1687.719 ; gain = 377.477 ; free physical = 734602 ; free virtual = 1129598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:11 . Memory (MB): peak = 1687.723 ; gain = 377.480 ; free physical = 734604 ; free virtual = 1129600
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 1687.723 ; gain = 377.480 ; free physical = 734601 ; free virtual = 1129596
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 1687.723 ; gain = 377.480 ; free physical = 734601 ; free virtual = 1129596
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 1687.723 ; gain = 377.480 ; free physical = 734601 ; free virtual = 1129596
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 1687.723 ; gain = 377.480 ; free physical = 734601 ; free virtual = 1129596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 1687.723 ; gain = 377.480 ; free physical = 734601 ; free virtual = 1129596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 1687.723 ; gain = 377.480 ; free physical = 734601 ; free virtual = 1129596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 1687.723 ; gain = 377.480 ; free physical = 734601 ; free virtual = 1129596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fp_32_adder | out_valid_4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    80|
|3     |LUT1   |     5|
|4     |LUT2   |   184|
|5     |LUT3   |   247|
|6     |LUT4   |   187|
|7     |LUT5   |   255|
|8     |LUT6   |   307|
|9     |SRL16E |     1|
|10    |FDRE   |   314|
|11    |LD     |    96|
|12    |LDC    |     1|
|13    |IBUF   |    68|
|14    |OBUF   |    35|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1782|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 1687.723 ; gain = 377.480 ; free physical = 734601 ; free virtual = 1129596
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 1687.723 ; gain = 377.480 ; free physical = 734606 ; free virtual = 1129601
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 1687.727 ; gain = 377.480 ; free physical = 734606 ; free virtual = 1129601
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'fp_32_adder' is not ideal for floorplanning, since the cellview 'fp_32_adder' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  LD => LDCE: 96 instances
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:14 . Memory (MB): peak = 1747.746 ; gain = 449.066 ; free physical = 734585 ; free virtual = 1129580
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/in_ankith/project/fp_adder_proj/fp_adder_proj.runs/synth_1/fp_32_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fp_32_adder_utilization_synth.rpt -pb fp_32_adder_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1771.766 ; gain = 0.000 ; free physical = 734583 ; free virtual = 1129579
INFO: [Common 17-206] Exiting Vivado at Wed Nov 23 10:13:02 2022...
