# Waveform file 'C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/New folder/1 laboras/Laboras1Test/src/untitled.awc' connected to 'C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/New folder/1 laboras/Laboras1Test/src/untitled.asdb'.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
removefile -Y -D *
addfile {C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/New folder/1 laboras/impl1/Lab1.vhd}
# Adding file C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\New folder\1 laboras\impl1\Lab1.vhd ... Done
addfile {C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/New folder/1 laboras/impl1/schema2.vhd}
# Adding file C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\New folder\1 laboras\impl1\schema2.vhd ... Done
addfile {C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/New folder/1 laboras/impl1/schema3.vhd}
# Adding file C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\New folder\1 laboras\impl1\schema3.vhd ... Done
vlib {C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/New folder/1 laboras/Laboras1Test/work}
# Warning: Library work already exists
adel -all
# Library contents cleared.
vcom -dbg -work work {C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/New folder/1 laboras/impl1/Lab1.vhd}
# File: C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\New folder\1 laboras\impl1\Lab1.vhd
# Compile Entity "LAB1"
# Compile Architecture "SCHEMATIC" of Entity "LAB1"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
vcom -dbg -work work {C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/New folder/1 laboras/impl1/schema2.vhd}
# File: C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\New folder\1 laboras\impl1\schema2.vhd
# Compile Entity "SCHEMA2"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMA2"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
vcom -dbg -work work {C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/New folder/1 laboras/impl1/schema3.vhd}
# File: C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\New folder\1 laboras\impl1\schema3.vhd
# Compile Entity "SCHEMA3"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMA3"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
entity LAB1
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r LAB1 -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7246 kB (elbread=1280 elab2=5816 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\New folder\1 laboras\Laboras1Test\src\wave.asdb
#  3:58 PM, Wednesday, March 13, 2019
#  Simulation has been initialized
add wave *
run 1000ns
# Warning: WAVEFORM: Object matching /LAB1/* not found in C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/New folder/1 laboras/Laboras1Test/src/untitled.asdb.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
SetActiveLib -work
comp -include "C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\New folder\1 laboras\impl1\schema2.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\New folder\1 laboras\Laboras1Test\..\impl1\schema2.vhd
# Compile Entity "SCHEMA2"
# Compile Architecture "SCHEMATIC" of Entity "SCHEMA2"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
comp -include "$dsn\src\TestBench\schema2_TB.vhd" 
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\New folder\1 laboras\Laboras1Test\src\TestBench\schema2_TB.vhd
# Compile Entity "schema2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "schema2_tb"
# Compile Configuration "TESTBENCH_FOR_schema2"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
asim +access +r TESTBENCH_FOR_schema2 
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7248 kB (elbread=1280 elab2=5818 kernel=149 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\New folder\1 laboras\Laboras1Test\src\wave.asdb
#  3:59 PM, Wednesday, March 13, 2019
#  Simulation has been initialized
wave 
wave -noreg a
wave -noreg b
wave -noreg c
wave -noreg d
wave -noreg e
wave -noreg f
wave -noreg rez
# # The following lines can be used for timing simulation
# # acom <backannotated_vhdl_file_name>
# # comp -include "$dsn\src\TestBench\schema2_TB_tim_cfg.vhd" 
# # asim +access +r TIMING_FOR_schema2 
# 7 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/New folder/1 laboras/Laboras1Test/src/wave.asdb'.
run
# EXECUTION:: FAILURE:  Pabaiga 
# EXECUTION:: Time: 640 ns,  Iteration: 0,  Instance: /schema2_tb,  Process: ap.
# KERNEL: Stopped at time 640 ns + 0.
# Error: Cannot save 'C:/Users/User/Documents/1. KTU/2 Semestras/2. SLP/New folder/1 laboras/Laboras1Test/src/untitled.asdb' file.
# Adding file C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\New folder\1 laboras\Laboras1Test\src\untitled.asdb ... Done
# Adding file C:\Users\User\Documents\1. KTU\2 Semestras\2. SLP\New folder\1 laboras\Laboras1Test\src\untitled.awc ... Done
