// Seed: 2766987430
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input tri1 id_2,
    input uwire id_3,
    input wire id_4,
    output wand id_5,
    output supply1 id_6,
    input supply1 module_0,
    input uwire id_8,
    output uwire id_9,
    input uwire id_10,
    input tri id_11
);
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply1 id_3
);
  assign id_0 = 1;
  module_0(
      id_2, id_0, id_3, id_2, id_2, id_0, id_0, id_1, id_2, id_0, id_1, id_1
  );
endmodule
