Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Mar 15 15:41:07 2016
| Host         : DESKTOP-87HGRSN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex53_timing_summary_routed.rpt -rpx ex53_timing_summary_routed.rpx
| Design       : ex53
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: C_S_reg/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: index_reg[0]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: index_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: index_reg[2]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: index_reg[3]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: index_reg[4]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: index_reg[5]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: index_reg[6]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: index_reg[7]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: index_reg[8]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: index_reg[9]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: max_ones_reg[0]/G (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: max_ones_reg[1]/G (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: max_ones_reg[2]/G (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: max_ones_reg[3]/G (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: max_ones_reg[4]/G (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: max_ones_reg[5]/G (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: max_ones_reg[6]/G (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: max_ones_reg[7]/G (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: max_ones_reg[8]/G (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: n_o_ones_reg[0]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: n_o_ones_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: n_o_ones_reg[2]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: n_o_ones_reg[3]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: n_o_ones_reg[4]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: n_o_ones_reg[5]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: n_o_ones_reg[6]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: n_o_ones_reg[7]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: n_o_ones_reg[8]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: n_o_ones_reg[9]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[0]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[100]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[101]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[102]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[103]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[104]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[105]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[106]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[107]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[108]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[109]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[10]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[110]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[111]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[112]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[113]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[114]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[115]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[116]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[117]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[118]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[119]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[11]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[120]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[121]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[122]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[123]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[124]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[125]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[126]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[127]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[128]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[129]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[12]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[130]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[131]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[132]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[133]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[134]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[135]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[136]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[137]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[138]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[139]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[13]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[140]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[141]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[142]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[143]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[144]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[145]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[146]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[147]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[148]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[149]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[14]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[150]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[151]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[152]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[153]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[154]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[155]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[156]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[157]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[158]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[159]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[15]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[160]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[161]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[162]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[163]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[164]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[165]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[166]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[167]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[168]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[169]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[16]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[170]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[171]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[172]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[173]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[174]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[175]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[176]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[177]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[178]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[179]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[17]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[180]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[181]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[182]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[183]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[184]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[185]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[186]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[187]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[188]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[189]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[18]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[190]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[191]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[192]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[193]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[194]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[195]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[196]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[197]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[198]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[199]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[19]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[1]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[200]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[201]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[202]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[203]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[204]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[205]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[206]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[207]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[208]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[209]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[20]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[210]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[211]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[212]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[213]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[214]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[215]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[216]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[217]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[218]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[219]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[21]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[220]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[221]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[222]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[223]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[224]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[225]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[226]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[227]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[228]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[229]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[22]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[230]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[231]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[232]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[233]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[234]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[235]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[236]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[237]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[238]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[239]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[23]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[240]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[241]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[242]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[243]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[244]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[245]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[246]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[247]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[248]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[249]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[24]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[250]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[251]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[252]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[253]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[254]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[255]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[256]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[257]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[258]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[259]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[25]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[260]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[261]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[262]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[263]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[264]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[265]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[266]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[267]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[268]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[269]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[26]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[270]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[271]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[272]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[273]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[274]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[275]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[276]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[277]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[278]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[279]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[27]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[280]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[281]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[282]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[283]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[284]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[285]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[286]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[287]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[288]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[289]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[28]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[290]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[291]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[292]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[293]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[294]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[295]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[296]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[297]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[298]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[299]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[29]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[2]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[300]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[301]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[302]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[303]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[304]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[305]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[306]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[307]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[308]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[309]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[30]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[310]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[311]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[312]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[313]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[314]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[315]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[316]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[317]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[318]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[319]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[31]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[320]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[321]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[322]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[323]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[324]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[325]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[326]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[327]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[328]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[329]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[32]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[330]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[331]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[332]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[333]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[334]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[335]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[336]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[337]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[338]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[339]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[33]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[340]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[341]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[342]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[343]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[344]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[345]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[346]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[347]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[348]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[349]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[34]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[350]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[351]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[352]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[353]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[354]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[355]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[356]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[357]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[358]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[359]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[35]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[360]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[361]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[362]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[363]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[364]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[365]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[366]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[367]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[368]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[369]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[36]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[370]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[371]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[372]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[373]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[374]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[375]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[376]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[377]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[378]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[379]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[37]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[380]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[381]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[382]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[383]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[384]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[385]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[386]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[387]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[388]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[389]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[38]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[390]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[391]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[392]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[393]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[394]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[395]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[396]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[397]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[398]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[399]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[39]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[3]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[400]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[401]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[402]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[403]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[404]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[405]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[406]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[407]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[408]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[409]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[40]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[410]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[411]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[412]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[413]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[414]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[415]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[416]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[417]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[418]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[419]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[41]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[420]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[421]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[422]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[423]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[424]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[425]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[426]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[427]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[428]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[429]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[42]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[430]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[431]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[432]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[433]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[434]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[435]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[436]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[437]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[438]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[439]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[43]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[440]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[441]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[442]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[443]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[444]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[445]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[446]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[447]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[448]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[449]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[44]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[450]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[451]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[452]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[453]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[454]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[455]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[456]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[457]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[458]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[459]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[45]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[460]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[461]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[462]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[463]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[464]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[465]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[466]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[467]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[468]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[469]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[46]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[470]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[471]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[472]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[473]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[474]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[475]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[476]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[477]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[478]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[479]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[47]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[480]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[481]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[482]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[483]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[484]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[485]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[486]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[487]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[488]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[489]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[48]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[490]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[491]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[492]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[493]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[494]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[495]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[496]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[497]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[498]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[499]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[49]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[4]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[500]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[501]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[502]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[503]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[504]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[505]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[506]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[507]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[508]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[509]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[50]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[510]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[511]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[512]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[513]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[514]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[515]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[516]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[517]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[518]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[519]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[51]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[520]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[521]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[522]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[523]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[524]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[525]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[526]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[527]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[528]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[529]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[52]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[530]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[531]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[532]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[533]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[534]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[535]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[536]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[537]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[538]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[539]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[53]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[540]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[541]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[542]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[543]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[544]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[545]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[546]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[547]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[548]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[549]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[54]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[550]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[551]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[552]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[553]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[554]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[555]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[556]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[557]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[558]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[559]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[55]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[560]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[561]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[562]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[563]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[564]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[565]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[566]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[567]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[568]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[569]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[56]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[570]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[571]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[572]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[573]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[574]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[575]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[576]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[577]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[578]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[579]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[57]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[580]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[581]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[582]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[583]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[584]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[585]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[586]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[587]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[588]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[589]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[58]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[590]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[591]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[592]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[593]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[594]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[595]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[596]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[597]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[598]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[599]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[59]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[5]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[600]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[601]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[602]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[603]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[604]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[605]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[606]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[607]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[608]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[609]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[60]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[610]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[611]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[612]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[613]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[614]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[615]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[616]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[617]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[618]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[619]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[61]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[620]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[621]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[622]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[623]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[624]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[625]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[626]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[627]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[628]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[629]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[62]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[630]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[631]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[632]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[633]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[634]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[635]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[636]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[637]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[638]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[639]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[63]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[640]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[641]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[642]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[643]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[644]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[645]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[646]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[647]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[648]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[649]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[64]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[650]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[651]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[652]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[653]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[654]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[655]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[656]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[657]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[658]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[659]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[65]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[660]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[661]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[662]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[663]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[664]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[665]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[666]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[667]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[668]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[669]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[66]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[670]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[671]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[672]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[673]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[674]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[675]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[676]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[677]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[678]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[679]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[67]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[680]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[681]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[682]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[683]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[684]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[685]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[686]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[687]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[688]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[689]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[68]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[690]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[691]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[692]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[693]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[694]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[695]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[696]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[697]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[698]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[699]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[69]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[6]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[700]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[701]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[702]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[703]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[704]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[705]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[706]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[707]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[708]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[709]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[70]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[710]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[711]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[712]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[713]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[714]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[715]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[716]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[717]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[718]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[719]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[71]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[720]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[721]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[722]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[723]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[724]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[725]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[726]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[727]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[728]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[729]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[72]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[730]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[731]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[732]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[733]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[734]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[735]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[736]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[737]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[738]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[739]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[73]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[740]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[741]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[742]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[743]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[744]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[745]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[746]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[747]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[748]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[749]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[74]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[750]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[751]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[752]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[753]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[754]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[755]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[756]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[757]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[758]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[759]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[75]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[760]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[761]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[762]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[763]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[764]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[765]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[766]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[767]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[768]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[769]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[76]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[770]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[771]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[772]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[773]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[774]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[775]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[776]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[777]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[778]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[779]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[77]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[780]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[781]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[782]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[783]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[784]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[785]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[786]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[787]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[788]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[789]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[78]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[790]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[791]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[792]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[793]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[794]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[795]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[796]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[797]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[798]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[799]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[79]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[7]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[800]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[801]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[802]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[803]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[804]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[805]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[806]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[807]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[808]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[809]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[80]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[810]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[811]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[812]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[813]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[814]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[815]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[816]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[817]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[818]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[819]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[81]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[820]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[821]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[822]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[823]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[824]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[825]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[826]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[827]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[828]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[829]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[82]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[830]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[831]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[832]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[833]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[834]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[835]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[836]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[837]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[838]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[839]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[83]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[840]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[841]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[842]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[843]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[844]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[845]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[846]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[847]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[848]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[849]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[84]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[850]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[851]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[852]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[853]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[854]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[855]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[856]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[857]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[858]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[859]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[85]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[860]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[861]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[862]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[863]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[864]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[865]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[866]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[867]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[868]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[869]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[86]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[870]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[871]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[872]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[873]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[874]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[875]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[876]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[877]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[878]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[879]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[87]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[880]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[881]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[882]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[883]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[884]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[885]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[886]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[887]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[888]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[889]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[88]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[890]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[891]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[892]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[893]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[894]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[895]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[896]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[897]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[898]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[899]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[89]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[8]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[900]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[901]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[902]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[903]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[904]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[905]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[906]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[907]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[908]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[909]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[90]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[910]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[911]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[912]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[913]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[914]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[915]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[916]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[917]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[918]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[919]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[91]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[920]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[921]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[922]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[923]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[924]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[925]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[926]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[927]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[928]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[929]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[92]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[930]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[931]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[932]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[933]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[934]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[935]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[936]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[937]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[938]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[939]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[93]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[940]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[941]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[942]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[943]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[944]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[945]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[946]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[947]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[948]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[949]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[94]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[950]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[951]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[952]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[953]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[954]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[955]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[956]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[957]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[958]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[959]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[95]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[960]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[961]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[962]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[963]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[964]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[965]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[966]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[967]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[968]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[969]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[96]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[970]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[971]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[972]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[973]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[974]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[975]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[976]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[977]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[978]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[979]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[97]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[980]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[981]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[982]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[983]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[984]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[985]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[986]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[987]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[988]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[989]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[98]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[990]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[991]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[992]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[993]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[994]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[995]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[996]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[997]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[998]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[999]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[99]/C (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vetor_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.980        0.000                      0                 2058        0.088        0.000                      0                 2058        4.500        0.000                       0                  2049  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.980        0.000                      0                 2058        0.088        0.000                      0                 2058        4.500        0.000                       0                  2049  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.854ns  (logic 1.679ns (21.379%)  route 6.175ns (78.621%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.697     5.055    clk_IBUF_BUFG
    SLICE_X80Y118        FDRE                                         r  index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.518     5.573 r  index_reg[1]/Q
                         net (fo=258, routed)         1.979     7.552    index_reg__0[1]
    SLICE_X64Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.676 r  max_ones_reg[9]_i_435/O
                         net (fo=1, routed)           0.000     7.676    max_ones_reg[9]_i_435_n_0
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     7.921 r  max_ones_reg[9]_i_210/O
                         net (fo=1, routed)           0.000     7.921    max_ones_reg[9]_i_210_n_0
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I0_O)      0.104     8.025 r  max_ones_reg[9]_i_90/O
                         net (fo=1, routed)           0.736     8.761    max_ones_reg[9]_i_90_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I0_O)        0.316     9.077 r  max_ones_reg[9]_i_26/O
                         net (fo=1, routed)           0.905     9.982    max_ones_reg[9]_i_26_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    10.106 r  max_ones_reg[9]_i_9/O
                         net (fo=1, routed)           0.828    10.934    max_ones_reg[9]_i_9_n_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.058 r  max_ones_reg[9]_i_3/O
                         net (fo=20, routed)          1.087    12.145    next_n_o_ones1
    SLICE_X86Y107        LUT5 (Prop_lut5_I0_O)        0.124    12.269 r  max_ones_reg[2]_i_1/O
                         net (fo=2, routed)           0.640    12.909    next_n_o_ones[2]
    SLICE_X87Y107        FDRE                                         r  n_o_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.595    14.780    clk_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  n_o_ones_reg[2]/C
                         clock pessimism              0.252    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X87Y107        FDRE (Setup_fdre_C_D)       -0.108    14.889    n_o_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -12.909    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 1.674ns (21.993%)  route 5.938ns (78.007%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.697     5.055    clk_IBUF_BUFG
    SLICE_X80Y118        FDRE                                         r  index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.518     5.573 r  index_reg[1]/Q
                         net (fo=258, routed)         1.979     7.552    index_reg__0[1]
    SLICE_X64Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.676 r  max_ones_reg[9]_i_435/O
                         net (fo=1, routed)           0.000     7.676    max_ones_reg[9]_i_435_n_0
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     7.921 r  max_ones_reg[9]_i_210/O
                         net (fo=1, routed)           0.000     7.921    max_ones_reg[9]_i_210_n_0
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I0_O)      0.104     8.025 r  max_ones_reg[9]_i_90/O
                         net (fo=1, routed)           0.736     8.761    max_ones_reg[9]_i_90_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I0_O)        0.316     9.077 r  max_ones_reg[9]_i_26/O
                         net (fo=1, routed)           0.905     9.982    max_ones_reg[9]_i_26_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    10.106 r  max_ones_reg[9]_i_9/O
                         net (fo=1, routed)           0.828    10.934    max_ones_reg[9]_i_9_n_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.058 r  max_ones_reg[9]_i_3/O
                         net (fo=20, routed)          1.087    12.145    next_n_o_ones1
    SLICE_X86Y107        LUT4 (Prop_lut4_I0_O)        0.119    12.264 r  max_ones_reg[1]_i_1/O
                         net (fo=2, routed)           0.403    12.667    next_n_o_ones[1]
    SLICE_X87Y107        FDRE                                         r  n_o_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.595    14.780    clk_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  n_o_ones_reg[1]/C
                         clock pessimism              0.252    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X87Y107        FDRE (Setup_fdre_C_D)       -0.289    14.708    n_o_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 1.679ns (21.568%)  route 6.106ns (78.432%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.697     5.055    clk_IBUF_BUFG
    SLICE_X80Y118        FDRE                                         r  index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.518     5.573 r  index_reg[1]/Q
                         net (fo=258, routed)         1.979     7.552    index_reg__0[1]
    SLICE_X64Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.676 r  max_ones_reg[9]_i_435/O
                         net (fo=1, routed)           0.000     7.676    max_ones_reg[9]_i_435_n_0
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     7.921 r  max_ones_reg[9]_i_210/O
                         net (fo=1, routed)           0.000     7.921    max_ones_reg[9]_i_210_n_0
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I0_O)      0.104     8.025 r  max_ones_reg[9]_i_90/O
                         net (fo=1, routed)           0.736     8.761    max_ones_reg[9]_i_90_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I0_O)        0.316     9.077 r  max_ones_reg[9]_i_26/O
                         net (fo=1, routed)           0.905     9.982    max_ones_reg[9]_i_26_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    10.106 r  max_ones_reg[9]_i_9/O
                         net (fo=1, routed)           0.828    10.934    max_ones_reg[9]_i_9_n_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.058 r  max_ones_reg[9]_i_3/O
                         net (fo=20, routed)          1.065    12.124    next_n_o_ones1
    SLICE_X87Y108        LUT4 (Prop_lut4_I0_O)        0.124    12.248 r  max_ones_reg[6]_i_1/O
                         net (fo=2, routed)           0.592    12.840    next_n_o_ones[6]
    SLICE_X88Y108        FDRE                                         r  n_o_ones_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.595    14.780    clk_IBUF_BUFG
    SLICE_X88Y108        FDRE                                         r  n_o_ones_reg[6]/C
                         clock pessimism              0.252    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X88Y108        FDRE (Setup_fdre_C_D)       -0.059    14.938    n_o_ones_reg[6]
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 1.679ns (21.617%)  route 6.088ns (78.383%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.697     5.055    clk_IBUF_BUFG
    SLICE_X80Y118        FDRE                                         r  index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.518     5.573 r  index_reg[1]/Q
                         net (fo=258, routed)         1.979     7.552    index_reg__0[1]
    SLICE_X64Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.676 r  max_ones_reg[9]_i_435/O
                         net (fo=1, routed)           0.000     7.676    max_ones_reg[9]_i_435_n_0
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     7.921 r  max_ones_reg[9]_i_210/O
                         net (fo=1, routed)           0.000     7.921    max_ones_reg[9]_i_210_n_0
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I0_O)      0.104     8.025 r  max_ones_reg[9]_i_90/O
                         net (fo=1, routed)           0.736     8.761    max_ones_reg[9]_i_90_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I0_O)        0.316     9.077 r  max_ones_reg[9]_i_26/O
                         net (fo=1, routed)           0.905     9.982    max_ones_reg[9]_i_26_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    10.106 r  max_ones_reg[9]_i_9/O
                         net (fo=1, routed)           0.828    10.934    max_ones_reg[9]_i_9_n_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.058 r  max_ones_reg[9]_i_3/O
                         net (fo=20, routed)          1.068    12.126    next_n_o_ones1
    SLICE_X87Y107        LUT4 (Prop_lut4_I0_O)        0.124    12.250 r  max_ones_reg[5]_i_1/O
                         net (fo=2, routed)           0.572    12.822    next_n_o_ones[5]
    SLICE_X87Y107        FDRE                                         r  n_o_ones_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.595    14.780    clk_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  n_o_ones_reg[5]/C
                         clock pessimism              0.252    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X87Y107        FDRE (Setup_fdre_C_D)       -0.040    14.957    n_o_ones_reg[5]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -12.822    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.655ns  (logic 1.679ns (21.932%)  route 5.976ns (78.068%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.697     5.055    clk_IBUF_BUFG
    SLICE_X80Y118        FDRE                                         r  index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.518     5.573 r  index_reg[1]/Q
                         net (fo=258, routed)         1.979     7.552    index_reg__0[1]
    SLICE_X64Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.676 r  max_ones_reg[9]_i_435/O
                         net (fo=1, routed)           0.000     7.676    max_ones_reg[9]_i_435_n_0
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     7.921 r  max_ones_reg[9]_i_210/O
                         net (fo=1, routed)           0.000     7.921    max_ones_reg[9]_i_210_n_0
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I0_O)      0.104     8.025 r  max_ones_reg[9]_i_90/O
                         net (fo=1, routed)           0.736     8.761    max_ones_reg[9]_i_90_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I0_O)        0.316     9.077 r  max_ones_reg[9]_i_26/O
                         net (fo=1, routed)           0.905     9.982    max_ones_reg[9]_i_26_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    10.106 r  max_ones_reg[9]_i_9/O
                         net (fo=1, routed)           0.828    10.934    max_ones_reg[9]_i_9_n_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.058 r  max_ones_reg[9]_i_3/O
                         net (fo=20, routed)          0.995    12.054    next_n_o_ones1
    SLICE_X87Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.178 r  max_ones_reg[8]_i_1/O
                         net (fo=2, routed)           0.533    12.711    next_n_o_ones[8]
    SLICE_X87Y108        FDRE                                         r  n_o_ones_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.595    14.780    clk_IBUF_BUFG
    SLICE_X87Y108        FDRE                                         r  n_o_ones_reg[8]/C
                         clock pessimism              0.252    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X87Y108        FDRE (Setup_fdre_C_D)       -0.081    14.916    n_o_ones_reg[8]
  -------------------------------------------------------------------
                         required time                         14.916    
                         arrival time                         -12.711    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.439ns  (logic 1.673ns (22.489%)  route 5.766ns (77.511%))
  Logic Levels:           7  (LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.697     5.055    clk_IBUF_BUFG
    SLICE_X80Y118        FDRE                                         r  index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.518     5.573 r  index_reg[1]/Q
                         net (fo=258, routed)         1.979     7.552    index_reg__0[1]
    SLICE_X64Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.676 r  max_ones_reg[9]_i_435/O
                         net (fo=1, routed)           0.000     7.676    max_ones_reg[9]_i_435_n_0
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     7.921 r  max_ones_reg[9]_i_210/O
                         net (fo=1, routed)           0.000     7.921    max_ones_reg[9]_i_210_n_0
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I0_O)      0.104     8.025 r  max_ones_reg[9]_i_90/O
                         net (fo=1, routed)           0.736     8.761    max_ones_reg[9]_i_90_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I0_O)        0.316     9.077 r  max_ones_reg[9]_i_26/O
                         net (fo=1, routed)           0.905     9.982    max_ones_reg[9]_i_26_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    10.106 r  max_ones_reg[9]_i_9/O
                         net (fo=1, routed)           0.828    10.934    max_ones_reg[9]_i_9_n_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.058 r  max_ones_reg[9]_i_3/O
                         net (fo=20, routed)          1.109    12.168    next_n_o_ones1
    SLICE_X86Y107        LUT4 (Prop_lut4_I0_O)        0.118    12.286 r  max_ones_reg[4]_i_1/O
                         net (fo=2, routed)           0.209    12.495    next_n_o_ones[4]
    SLICE_X87Y107        FDRE                                         r  n_o_ones_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.595    14.780    clk_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  n_o_ones_reg[4]/C
                         clock pessimism              0.252    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X87Y107        FDRE (Setup_fdre_C_D)       -0.245    14.752    n_o_ones_reg[4]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  2.257    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 1.679ns (22.272%)  route 5.860ns (77.728%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.697     5.055    clk_IBUF_BUFG
    SLICE_X80Y118        FDRE                                         r  index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.518     5.573 r  index_reg[1]/Q
                         net (fo=258, routed)         1.979     7.552    index_reg__0[1]
    SLICE_X64Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.676 r  max_ones_reg[9]_i_435/O
                         net (fo=1, routed)           0.000     7.676    max_ones_reg[9]_i_435_n_0
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     7.921 r  max_ones_reg[9]_i_210/O
                         net (fo=1, routed)           0.000     7.921    max_ones_reg[9]_i_210_n_0
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I0_O)      0.104     8.025 r  max_ones_reg[9]_i_90/O
                         net (fo=1, routed)           0.736     8.761    max_ones_reg[9]_i_90_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I0_O)        0.316     9.077 r  max_ones_reg[9]_i_26/O
                         net (fo=1, routed)           0.905     9.982    max_ones_reg[9]_i_26_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    10.106 r  max_ones_reg[9]_i_9/O
                         net (fo=1, routed)           0.828    10.934    max_ones_reg[9]_i_9_n_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.058 r  max_ones_reg[9]_i_3/O
                         net (fo=20, routed)          1.107    12.165    next_n_o_ones1
    SLICE_X86Y107        LUT6 (Prop_lut6_I0_O)        0.124    12.289 r  max_ones_reg[3]_i_1/O
                         net (fo=2, routed)           0.305    12.594    next_n_o_ones[3]
    SLICE_X87Y107        FDRE                                         r  n_o_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.595    14.780    clk_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  n_o_ones_reg[3]/C
                         clock pessimism              0.252    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X87Y107        FDRE (Setup_fdre_C_D)       -0.092    14.905    n_o_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -12.594    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.449ns  (required time - arrival time)
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 1.679ns (22.611%)  route 5.747ns (77.389%))
  Logic Levels:           7  (LUT3=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.697     5.055    clk_IBUF_BUFG
    SLICE_X80Y118        FDRE                                         r  index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.518     5.573 r  index_reg[1]/Q
                         net (fo=258, routed)         1.979     7.552    index_reg__0[1]
    SLICE_X64Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.676 r  max_ones_reg[9]_i_435/O
                         net (fo=1, routed)           0.000     7.676    max_ones_reg[9]_i_435_n_0
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     7.921 r  max_ones_reg[9]_i_210/O
                         net (fo=1, routed)           0.000     7.921    max_ones_reg[9]_i_210_n_0
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I0_O)      0.104     8.025 r  max_ones_reg[9]_i_90/O
                         net (fo=1, routed)           0.736     8.761    max_ones_reg[9]_i_90_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I0_O)        0.316     9.077 r  max_ones_reg[9]_i_26/O
                         net (fo=1, routed)           0.905     9.982    max_ones_reg[9]_i_26_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    10.106 r  max_ones_reg[9]_i_9/O
                         net (fo=1, routed)           0.828    10.934    max_ones_reg[9]_i_9_n_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.058 r  max_ones_reg[9]_i_3/O
                         net (fo=20, routed)          1.109    12.168    next_n_o_ones1
    SLICE_X86Y107        LUT3 (Prop_lut3_I0_O)        0.124    12.292 r  max_ones_reg[0]_i_1/O
                         net (fo=2, routed)           0.189    12.481    next_n_o_ones[0]
    SLICE_X87Y107        FDRE                                         r  n_o_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.595    14.780    clk_IBUF_BUFG
    SLICE_X87Y107        FDRE                                         r  n_o_ones_reg[0]/C
                         clock pessimism              0.252    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X87Y107        FDRE (Setup_fdre_C_D)       -0.067    14.930    n_o_ones_reg[0]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -12.481    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 1.673ns (23.280%)  route 5.513ns (76.720%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.697     5.055    clk_IBUF_BUFG
    SLICE_X80Y118        FDRE                                         r  index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.518     5.573 r  index_reg[1]/Q
                         net (fo=258, routed)         1.979     7.552    index_reg__0[1]
    SLICE_X64Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.676 r  max_ones_reg[9]_i_435/O
                         net (fo=1, routed)           0.000     7.676    max_ones_reg[9]_i_435_n_0
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     7.921 r  max_ones_reg[9]_i_210/O
                         net (fo=1, routed)           0.000     7.921    max_ones_reg[9]_i_210_n_0
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I0_O)      0.104     8.025 r  max_ones_reg[9]_i_90/O
                         net (fo=1, routed)           0.736     8.761    max_ones_reg[9]_i_90_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I0_O)        0.316     9.077 r  max_ones_reg[9]_i_26/O
                         net (fo=1, routed)           0.905     9.982    max_ones_reg[9]_i_26_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    10.106 r  max_ones_reg[9]_i_9/O
                         net (fo=1, routed)           0.828    10.934    max_ones_reg[9]_i_9_n_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.058 r  max_ones_reg[9]_i_3/O
                         net (fo=20, routed)          1.065    12.124    next_n_o_ones1
    SLICE_X87Y108        LUT5 (Prop_lut5_I0_O)        0.118    12.242 r  max_ones_reg[7]_i_1/O
                         net (fo=2, routed)           0.000    12.242    next_n_o_ones[7]
    SLICE_X87Y108        FDRE                                         r  n_o_ones_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.595    14.780    clk_IBUF_BUFG
    SLICE_X87Y108        FDRE                                         r  n_o_ones_reg[7]/C
                         clock pessimism              0.252    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X87Y108        FDRE (Setup_fdre_C_D)        0.031    15.028    n_o_ones_reg[7]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  2.786    

Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_o_ones_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 1.679ns (23.550%)  route 5.451ns (76.450%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.697     5.055    clk_IBUF_BUFG
    SLICE_X80Y118        FDRE                                         r  index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDRE (Prop_fdre_C_Q)         0.518     5.573 r  index_reg[1]/Q
                         net (fo=258, routed)         1.979     7.552    index_reg__0[1]
    SLICE_X64Y127        LUT6 (Prop_lut6_I2_O)        0.124     7.676 r  max_ones_reg[9]_i_435/O
                         net (fo=1, routed)           0.000     7.676    max_ones_reg[9]_i_435_n_0
    SLICE_X64Y127        MUXF7 (Prop_muxf7_I1_O)      0.245     7.921 r  max_ones_reg[9]_i_210/O
                         net (fo=1, routed)           0.000     7.921    max_ones_reg[9]_i_210_n_0
    SLICE_X64Y127        MUXF8 (Prop_muxf8_I0_O)      0.104     8.025 r  max_ones_reg[9]_i_90/O
                         net (fo=1, routed)           0.736     8.761    max_ones_reg[9]_i_90_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I0_O)        0.316     9.077 r  max_ones_reg[9]_i_26/O
                         net (fo=1, routed)           0.905     9.982    max_ones_reg[9]_i_26_n_0
    SLICE_X72Y125        LUT6 (Prop_lut6_I1_O)        0.124    10.106 r  max_ones_reg[9]_i_9/O
                         net (fo=1, routed)           0.828    10.934    max_ones_reg[9]_i_9_n_0
    SLICE_X81Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.058 r  max_ones_reg[9]_i_3/O
                         net (fo=20, routed)          1.003    12.061    next_n_o_ones1
    SLICE_X86Y108        LUT5 (Prop_lut5_I0_O)        0.124    12.185 r  max_ones_reg[9]_i_1/O
                         net (fo=2, routed)           0.000    12.185    next_n_o_ones[9]
    SLICE_X86Y108        FDRE                                         r  n_o_ones_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        1.595    14.780    clk_IBUF_BUFG
    SLICE_X86Y108        FDRE                                         r  n_o_ones_reg[9]/C
                         clock pessimism              0.252    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X86Y108        FDRE (Setup_fdre_C_D)        0.029    15.026    n_o_ones_reg[9]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -12.185    
  -------------------------------------------------------------------
                         slack                                  2.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 disp_cont/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_cont/div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.608     1.441    disp_cont/CLK
    SLICE_X88Y99         FDRE                                         r  disp_cont/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  disp_cont/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.720    disp_cont/div_reg_n_0_[10]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.876 r  disp_cont/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    disp_cont/div_reg[8]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.929 r  disp_cont/div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.929    disp_cont/div_reg[12]_i_1_n_7
    SLICE_X88Y100        FDRE                                         r  disp_cont/div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.873     1.943    disp_cont/CLK
    SLICE_X88Y100        FDRE                                         r  disp_cont/div_reg[12]/C
                         clock pessimism             -0.235     1.707    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     1.841    disp_cont/div_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 disp_cont/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_cont/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.608     1.441    disp_cont/CLK
    SLICE_X88Y99         FDRE                                         r  disp_cont/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  disp_cont/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.720    disp_cont/div_reg_n_0_[10]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.876 r  disp_cont/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    disp_cont/div_reg[8]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.942 r  disp_cont/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.942    disp_cont/div_reg[12]_i_1_n_5
    SLICE_X88Y100        FDRE                                         r  disp_cont/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.873     1.943    disp_cont/CLK
    SLICE_X88Y100        FDRE                                         r  disp_cont/div_reg[14]/C
                         clock pessimism             -0.235     1.707    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     1.841    disp_cont/div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 RNG/rand_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vetor_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.578     1.411    RNG/CLK
    SLICE_X77Y125        FDRE                                         r  RNG/rand_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y125        FDRE (Prop_fdre_C_Q)         0.141     1.552 r  RNG/rand_temp_reg[2]/Q
                         net (fo=2, routed)           0.066     1.619    rand_temp[2]
    SLICE_X76Y125        FDRE                                         r  vetor_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.848     1.917    clk_IBUF_BUFG
    SLICE_X76Y125        FDRE                                         r  vetor_reg[2]/C
                         clock pessimism             -0.492     1.424    
    SLICE_X76Y125        FDRE (Hold_fdre_C_D)         0.076     1.500    vetor_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 RNG/rand_temp_reg[715]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vetor_reg[715]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.587     1.420    RNG/CLK
    SLICE_X85Y125        FDRE                                         r  RNG/rand_temp_reg[715]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.141     1.561 r  RNG/rand_temp_reg[715]/Q
                         net (fo=2, routed)           0.066     1.628    rand_temp[715]
    SLICE_X84Y125        FDRE                                         r  vetor_reg[715]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.855     1.925    clk_IBUF_BUFG
    SLICE_X84Y125        FDRE                                         r  vetor_reg[715]/C
                         clock pessimism             -0.491     1.433    
    SLICE_X84Y125        FDRE (Hold_fdre_C_D)         0.076     1.509    vetor_reg[715]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 disp_cont/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_cont/div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.608     1.441    disp_cont/CLK
    SLICE_X88Y99         FDRE                                         r  disp_cont/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  disp_cont/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.720    disp_cont/div_reg_n_0_[10]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.876 r  disp_cont/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    disp_cont/div_reg[8]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.965 r  disp_cont/div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.965    disp_cont/div_reg[12]_i_1_n_6
    SLICE_X88Y100        FDRE                                         r  disp_cont/div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.873     1.943    disp_cont/CLK
    SLICE_X88Y100        FDRE                                         r  disp_cont/div_reg[13]/C
                         clock pessimism             -0.235     1.707    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     1.841    disp_cont/div_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 disp_cont/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_cont/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.608     1.441    disp_cont/CLK
    SLICE_X88Y99         FDRE                                         r  disp_cont/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  disp_cont/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.720    disp_cont/div_reg_n_0_[10]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.876 r  disp_cont/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    disp_cont/div_reg[8]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.967 r  disp_cont/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.967    disp_cont/div_reg[12]_i_1_n_4
    SLICE_X88Y100        FDRE                                         r  disp_cont/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.873     1.943    disp_cont/CLK
    SLICE_X88Y100        FDRE                                         r  disp_cont/div_reg[15]/C
                         clock pessimism             -0.235     1.707    
    SLICE_X88Y100        FDRE (Hold_fdre_C_D)         0.134     1.841    disp_cont/div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 disp_cont/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_cont/div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.608     1.441    disp_cont/CLK
    SLICE_X88Y99         FDRE                                         r  disp_cont/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  disp_cont/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.720    disp_cont/div_reg_n_0_[10]
    SLICE_X88Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.876 r  disp_cont/div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    disp_cont/div_reg[8]_i_1_n_0
    SLICE_X88Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.916 r  disp_cont/div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.916    disp_cont/div_reg[12]_i_1_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.969 r  disp_cont/div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.969    disp_cont/div_reg[16]_i_1_n_7
    SLICE_X88Y101        FDRE                                         r  disp_cont/div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.873     1.943    disp_cont/CLK
    SLICE_X88Y101        FDRE                                         r  disp_cont/div_reg[16]/C
                         clock pessimism             -0.235     1.707    
    SLICE_X88Y101        FDRE (Hold_fdre_C_D)         0.134     1.841    disp_cont/div_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 RNG/rand_temp_reg[685]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RNG/rand_temp_reg[686]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.591     1.424    RNG/CLK
    SLICE_X85Y129        FDRE                                         r  RNG/rand_temp_reg[685]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y129        FDRE (Prop_fdre_C_Q)         0.141     1.565 r  RNG/rand_temp_reg[685]/Q
                         net (fo=2, routed)           0.113     1.678    RNG/Q[685]
    SLICE_X87Y129        FDRE                                         r  RNG/rand_temp_reg[686]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.861     1.931    RNG/CLK
    SLICE_X87Y129        FDRE                                         r  RNG/rand_temp_reg[686]/C
                         clock pessimism             -0.469     1.461    
    SLICE_X87Y129        FDRE (Hold_fdre_C_D)         0.076     1.537    RNG/rand_temp_reg[686]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 RNG/rand_temp_reg[914]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vetor_reg[914]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.096%)  route 0.063ns (30.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.593     1.426    RNG/CLK
    SLICE_X86Y119        FDRE                                         r  RNG/rand_temp_reg[914]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y119        FDRE (Prop_fdre_C_Q)         0.141     1.567 r  RNG/rand_temp_reg[914]/Q
                         net (fo=2, routed)           0.063     1.630    rand_temp[914]
    SLICE_X87Y119        FDRE                                         r  vetor_reg[914]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.862     1.932    clk_IBUF_BUFG
    SLICE_X87Y119        FDRE                                         r  vetor_reg[914]/C
                         clock pessimism             -0.492     1.439    
    SLICE_X87Y119        FDRE (Hold_fdre_C_D)         0.047     1.486    vetor_reg[914]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 RNG/rand_temp_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vetor_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.074%)  route 0.063ns (30.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.579     1.412    RNG/CLK
    SLICE_X72Y128        FDRE                                         r  RNG/rand_temp_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDRE (Prop_fdre_C_Q)         0.141     1.553 r  RNG/rand_temp_reg[116]/Q
                         net (fo=2, routed)           0.063     1.617    rand_temp[116]
    SLICE_X73Y128        FDRE                                         r  vetor_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2048, routed)        0.849     1.918    clk_IBUF_BUFG
    SLICE_X73Y128        FDRE                                         r  vetor_reg[116]/C
                         clock pessimism             -0.492     1.425    
    SLICE_X73Y128        FDRE (Hold_fdre_C_D)         0.047     1.472    vetor_reg[116]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y119   C_S_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X76Y122   RNG/rand_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y123   RNG/rand_temp_reg[100]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y123   RNG/rand_temp_reg[101]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y123   RNG/rand_temp_reg[102]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y122   RNG/rand_temp_reg[103]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y122   RNG/rand_temp_reg[104]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y122   RNG/rand_temp_reg[105]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X73Y122   RNG/rand_temp_reg[106]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X76Y122   RNG/rand_temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y122   RNG/rand_temp_reg[242]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y122   RNG/rand_temp_reg[243]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y121   RNG/rand_temp_reg[248]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y121   RNG/rand_temp_reg[249]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y121   RNG/rand_temp_reg[250]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y121   RNG/rand_temp_reg[251]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y121   RNG/rand_temp_reg[252]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y122   RNG/rand_temp_reg[253]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y122   RNG/rand_temp_reg[254]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y114   RNG/rand_temp_reg[386]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y114   RNG/rand_temp_reg[387]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y114   RNG/rand_temp_reg[389]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y114   RNG/rand_temp_reg[390]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y114   RNG/rand_temp_reg[391]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y114   RNG/rand_temp_reg[392]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y114   RNG/rand_temp_reg[393]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y114   RNG/rand_temp_reg[394]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y114   RNG/rand_temp_reg[395]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y132   RNG/rand_temp_reg[667]/C



