

================================================================
== Vitis HLS Report for 'rdc_mont_140_Pipeline_VITIS_LOOP_206_5'
================================================================
* Date:           Tue May 20 14:30:20 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_206_5  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.57>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%u_46 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 14 'alloca' 'u_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 15 'alloca' 'v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_6 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'j_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln181_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln181"   --->   Operation 18 'read' 'zext_ln181_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub66_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub66"   --->   Operation 19 'read' 'sub66_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%u_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %u"   --->   Operation 20 'read' 'u_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v_56_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_56"   --->   Operation 21 'read' 'v_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 22 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 23 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %indvars_iv_cast, i4 %j_6" [src/generic/fp_generic.c:177]   --->   Operation 24 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_56_read, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 25 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_read, i64 %u_46" [src/generic/fp_generic.c:178]   --->   Operation 26 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 27 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body65"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = load i4 %j_6" [src/generic/fp_generic.c:206]   --->   Operation 29 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%icmp_ln206 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:206]   --->   Operation 30 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %icmp_ln206, void %for.body65.split_ifconv, void %for.inc118.exitStub" [src/generic/fp_generic.c:206]   --->   Operation 31 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i4 %j" [src/generic/fp_generic.c:206]   --->   Operation 32 'zext' 'zext_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i4 %j" [src/generic/fp_generic.c:206]   --->   Operation 33 'trunc' 'trunc_ln206' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.55ns)   --->   "%icmp_ln207 = icmp_ult  i32 %zext_ln206, i32 %sub66_read" [src/generic/fp_generic.c:207]   --->   Operation 34 'icmp' 'icmp_ln207' <Predicate = (!icmp_ln206)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln208 = add i4 %zext_ln181_read, i4 %j" [src/generic/fp_generic.c:208]   --->   Operation 35 'add' 'add_ln208' <Predicate = (!icmp_ln206)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln208_7 = zext i4 %add_ln208" [src/generic/fp_generic.c:208]   --->   Operation 36 'zext' 'zext_ln208_7' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mc_addr = getelementptr i64 %mc, i32 0, i32 %zext_ln208_7" [src/generic/fp_generic.c:208]   --->   Operation 37 'getelementptr' 'mc_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%mc_load = load i4 %mc_addr" [src/generic/fp_generic.c:208]   --->   Operation 38 'load' 'mc_load' <Predicate = (!icmp_ln206)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 39 [1/1] (1.65ns)   --->   "%sub_ln208 = sub i3 %tmp, i3 %trunc_ln206" [src/generic/fp_generic.c:208]   --->   Operation 39 'sub' 'sub_ln208' <Predicate = (!icmp_ln206)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i3 %sub_ln208" [src/generic/fp_generic.c:208]   --->   Operation 40 'zext' 'zext_ln208' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p503p1_1_addr = getelementptr i64 %p503p1_1, i32 0, i32 %zext_ln208" [src/generic/fp_generic.c:208]   --->   Operation 41 'getelementptr' 'p503p1_1_addr' <Predicate = (!icmp_ln206)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 42 'load' 'p503p1_1_load' <Predicate = (!icmp_ln206)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_1 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln206 = add i4 %j, i4 1" [src/generic/fp_generic.c:206]   --->   Operation 43 'add' 'add_ln206' <Predicate = (!icmp_ln206)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln206, i4 %j_6" [src/generic/fp_generic.c:177]   --->   Operation 44 'store' 'store_ln177' <Predicate = (!icmp_ln206)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 45 [1/2] ( I:3.25ns O:3.25ns )   --->   "%mc_load = load i4 %mc_addr" [src/generic/fp_generic.c:208]   --->   Operation 45 'load' 'mc_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%al = trunc i64 %mc_load" [src/generic/fp_generic.c:208]   --->   Operation 46 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503p1_1_load = load i3 %p503p1_1_addr" [src/generic/fp_generic.c:208]   --->   Operation 47 'load' 'p503p1_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bl = trunc i64 %p503p1_1_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:208]   --->   Operation 48 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %mc_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:208]   --->   Operation 49 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p503p1_1_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:208]   --->   Operation 50 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln105_33 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 51 'zext' 'zext_ln105_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:208]   --->   Operation 52 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln105_34 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 53 'zext' 'zext_ln105_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:208]   --->   Operation 54 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_34, i64 %zext_ln105_33" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:208]   --->   Operation 55 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105_33" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:208]   --->   Operation 56 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_34, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:208]   --->   Operation 57 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:208]   --->   Operation 58 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 59 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_34, i64 %zext_ln105_33" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:208]   --->   Operation 59 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 60 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105_33" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:208]   --->   Operation 61 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln106_52 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 62 'trunc' 'trunc_ln106_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_34, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:208]   --->   Operation 63 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln106_54 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 64 'trunc' 'trunc_ln106_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:208]   --->   Operation 65 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106_55 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 66 'trunc' 'trunc_ln106_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 67 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 68 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln106_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 69 'partselect' 'trunc_ln106_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:210]   --->   Operation 70 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.14>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 71 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_54" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 72 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln123_27 = zext i32 %trunc_ln106_52" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 73 'zext' 'zext_ln123_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_27" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 74 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln123_28 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 75 'zext' 'zext_ln123_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_28, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:208]   --->   Operation 76 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 77 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 78 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln106_28 = zext i32 %tmp_69" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 79 'zext' 'zext_ln106_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_55" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 80 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_28" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 81 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln106_27 = zext i2 %tmp_68" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:208]   --->   Operation 82 'zext' 'zext_ln106_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln130_27 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 83 'zext' 'zext_ln130_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln130_28 = add i32 %trunc_ln106_s, i32 %zext_ln106_27" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 84 'add' 'add_ln130_28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln130_28 = zext i32 %add_ln130_28" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 85 'zext' 'zext_ln130_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (2.59ns)   --->   "%temp_17 = add i34 %zext_ln130_28, i34 %zext_ln130_27" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:208]   --->   Operation 86 'add' 'temp_17' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i34 %temp_17" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:208]   --->   Operation 87 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_17, i32 32, i32 33" [src/generic/fp_generic.c:210]   --->   Operation 88 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.51>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%and_ln7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_70, i32 0" [src/generic/fp_generic.c:210]   --->   Operation 89 'bitconcatenate' 'and_ln7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%and_ln210_7 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_71, i32 0" [src/generic/fp_generic.c:210]   --->   Operation 90 'bitconcatenate' 'and_ln210_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i34 %and_ln210_7" [src/generic/fp_generic.c:210]   --->   Operation 91 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln210_7 = zext i32 %trunc_ln105" [src/generic/fp_generic.c:210]   --->   Operation 92 'zext' 'zext_ln210_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (3.52ns)   --->   "%add_ln210 = add i64 %zext_ln210, i64 %and_ln7" [src/generic/fp_generic.c:210]   --->   Operation 93 'add' 'add_ln210' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.99ns)   --->   "%xor_ln210 = xor i64 %add_ln210, i64 %zext_ln210_7" [src/generic/fp_generic.c:210]   --->   Operation 94 'xor' 'xor_ln210' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%v_load_13 = load i64 %v" [src/generic/fp_generic.c:209]   --->   Operation 95 'load' 'v_load_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln125_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 96 'bitconcatenate' 'shl_ln125_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tempReg = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:208]   --->   Operation 97 'bitconcatenate' 'tempReg' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (3.52ns)   --->   "%v_66 = add i64 %tempReg, i64 %v_load_13" [src/generic/fp_generic.c:209]   --->   Operation 98 'add' 'v_66' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg_17)   --->   "%xor_ln105 = xor i64 %shl_ln125_6, i64 %v_66" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 99 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg_17)   --->   "%xor_ln105_116 = xor i64 %v_load_13, i64 %shl_ln125_6" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 100 'xor' 'xor_ln105_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg_17)   --->   "%or_ln105 = or i64 %xor_ln105_116, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 101 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg_17)   --->   "%xor_ln105_117 = xor i64 %or_ln105, i64 %v_66" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 102 'xor' 'xor_ln105_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg_17)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_117, i32 63" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 103 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg_17)   --->   "%zext_ln105 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:209]   --->   Operation 104 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg_17 = add i64 %xor_ln210, i64 %zext_ln105" [src/generic/fp_generic.c:210]   --->   Operation 105 'add' 'tempReg_17' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (1.48ns)   --->   "%v_5 = select i1 %icmp_ln207, i64 %v_66, i64 %v_load_13" [src/generic/fp_generic.c:207]   --->   Operation 106 'select' 'v_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_5, i64 %v" [src/generic/fp_generic.c:178]   --->   Operation 107 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 6.58>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%u_46_load = load i64 %u_46" [src/generic/fp_generic.c:210]   --->   Operation 108 'load' 'u_46_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (3.52ns)   --->   "%u_60 = add i64 %tempReg_17, i64 %u_46_load" [src/generic/fp_generic.c:210]   --->   Operation 109 'add' 'u_60' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%xor_ln105_119 = xor i64 %tempReg_17, i64 %u_60" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 110 'xor' 'xor_ln105_119' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%xor_ln105_120 = xor i64 %u_46_load, i64 %tempReg_17" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 111 'xor' 'xor_ln105_120' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%or_ln105_21 = or i64 %xor_ln105_120, i64 %xor_ln105_119" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 112 'or' 'or_ln105_21' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%xor_ln105_121 = xor i64 %or_ln105_21, i64 %u_60" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 113 'xor' 'xor_ln105_121' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_121, i32 63" [src/generic/fp_generic.c:210]   --->   Operation 114 'bitselect' 'tmp_73' <Predicate = (icmp_ln207)> <Delay = 0.99>
ST_9 : Operation 115 [1/1] (1.48ns)   --->   "%u_5 = select i1 %icmp_ln207, i64 %u_60, i64 %u_46_load" [src/generic/fp_generic.c:207]   --->   Operation 115 'select' 'u_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_5, i64 %u_46" [src/generic/fp_generic.c:178]   --->   Operation 116 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%t_load = load i64 %t"   --->   Operation 133 'load' 't_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%u_46_load21 = load i64 %u_46"   --->   Operation 134 'load' 'u_46_load21' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%v_load = load i64 %v"   --->   Operation 135 'load' 'v_load' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_72_out, i64 %v_load"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %u_46_out, i64 %u_46_load21"   --->   Operation 137 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %t_30_out, i64 %t_load"   --->   Operation 138 'write' 'write_ln0' <Predicate = (icmp_ln206)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln206)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.58>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%t_load_11 = load i64 %t" [src/generic/fp_generic.c:211]   --->   Operation 117 'load' 't_load_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln178 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:178]   --->   Operation 118 'specpipeline' 'specpipeline_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln178 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:178]   --->   Operation 119 'speclooptripcount' 'speclooptripcount_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_97" [src/generic/fp_generic.c:206]   --->   Operation 120 'specloopname' 'specloopname_ln206' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t_24)   --->   "%bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg_17, i64 63" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 121 'bitselect' 'bit_sel4' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node t_24)   --->   "%xor_ln105_118 = xor i1 %bit_sel4, i1 1" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 122 'xor' 'xor_ln105_118' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t_24)   --->   "%trunc_ln105_23 = trunc i64 %tempReg_17" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 123 'trunc' 'trunc_ln105_23' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t_24)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_118, i63 %trunc_ln105_23" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 124 'bitconcatenate' 'xor_ln105_s' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t_24)   --->   "%and_ln105 = and i64 %xor_ln210, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:210]   --->   Operation 125 'and' 'and_ln105' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node t_24)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:103->src/generic/fp_generic.c:210]   --->   Operation 126 'bitselect' 'tmp_72' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node t_24)   --->   "%carry_35 = or i1 %tmp_73, i1 %tmp_72" [src/generic/fp_generic.c:210]   --->   Operation 127 'or' 'carry_35' <Predicate = (icmp_ln207)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node t_24)   --->   "%zext_ln211 = zext i1 %carry_35" [src/generic/fp_generic.c:211]   --->   Operation 128 'zext' 'zext_ln211' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (3.52ns) (out node of the LUT)   --->   "%t_24 = add i64 %t_load_11, i64 %zext_ln211" [src/generic/fp_generic.c:211]   --->   Operation 129 'add' 't_24' <Predicate = (icmp_ln207)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (1.48ns)   --->   "%t_5 = select i1 %icmp_ln207, i64 %t_24, i64 %t_load_11" [src/generic/fp_generic.c:207]   --->   Operation 130 'select' 't_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t_5, i64 %t" [src/generic/fp_generic.c:178]   --->   Operation 131 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln206 = br void %for.body65" [src/generic/fp_generic.c:206]   --->   Operation 132 'br' 'br_ln206' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub66]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln181]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_72_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_46_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_30_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                       (alloca           ) [ 01111111111]
u_46                    (alloca           ) [ 01111111110]
v                       (alloca           ) [ 01111111110]
j_6                     (alloca           ) [ 01000000000]
tmp                     (read             ) [ 00000000000]
zext_ln181_read         (read             ) [ 00000000000]
sub66_read              (read             ) [ 00000000000]
u_read                  (read             ) [ 00000000000]
v_56_read               (read             ) [ 00000000000]
indvars_iv_read         (read             ) [ 00000000000]
indvars_iv_cast         (zext             ) [ 00000000000]
store_ln177             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j                       (load             ) [ 00000000000]
icmp_ln206              (icmp             ) [ 01111111110]
br_ln206                (br               ) [ 00000000000]
zext_ln206              (zext             ) [ 00000000000]
trunc_ln206             (trunc            ) [ 00000000000]
icmp_ln207              (icmp             ) [ 01111111111]
add_ln208               (add              ) [ 00000000000]
zext_ln208_7            (zext             ) [ 00000000000]
mc_addr                 (getelementptr    ) [ 01100000000]
sub_ln208               (sub              ) [ 00000000000]
zext_ln208              (zext             ) [ 00000000000]
p503p1_1_addr           (getelementptr    ) [ 01100000000]
add_ln206               (add              ) [ 00000000000]
store_ln177             (store            ) [ 00000000000]
mc_load                 (load             ) [ 00000000000]
al                      (trunc            ) [ 01010000000]
p503p1_1_load           (load             ) [ 00000000000]
bl                      (trunc            ) [ 01010000000]
ah                      (partselect       ) [ 01010000000]
bh                      (partselect       ) [ 01010000000]
zext_ln105_33           (zext             ) [ 01001000000]
zext_ln110              (zext             ) [ 01001000000]
zext_ln105_34           (zext             ) [ 01001000000]
zext_ln112              (zext             ) [ 01001000000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000111100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_52          (trunc            ) [ 01000100000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_54          (trunc            ) [ 01000100000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_55          (trunc            ) [ 01000100000]
tmp_s                   (partselect       ) [ 01000100000]
tmp_69                  (partselect       ) [ 01000100000]
trunc_ln106_s           (partselect       ) [ 01000110000]
tmp_70                  (partselect       ) [ 01000111000]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_27           (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_28           (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_68                  (partselect       ) [ 01000010000]
trunc_ln125             (trunc            ) [ 01000011100]
zext_ln106_28           (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130               (add              ) [ 01000010000]
zext_ln106_27           (zext             ) [ 00000000000]
zext_ln130_27           (zext             ) [ 00000000000]
add_ln130_28            (add              ) [ 00000000000]
zext_ln130_28           (zext             ) [ 00000000000]
temp_17                 (add              ) [ 00000000000]
trunc_ln105             (trunc            ) [ 01000001000]
tmp_71                  (partselect       ) [ 01000001000]
and_ln7                 (bitconcatenate   ) [ 00000000000]
and_ln210_7             (bitconcatenate   ) [ 00000000000]
zext_ln210              (zext             ) [ 00000000000]
zext_ln210_7            (zext             ) [ 00000000000]
add_ln210               (add              ) [ 00000000000]
xor_ln210               (xor              ) [ 01000000111]
v_load_13               (load             ) [ 00000000000]
shl_ln125_6             (bitconcatenate   ) [ 00000000000]
tempReg                 (bitconcatenate   ) [ 00000000000]
v_66                    (add              ) [ 00000000000]
xor_ln105               (xor              ) [ 00000000000]
xor_ln105_116           (xor              ) [ 00000000000]
or_ln105                (or               ) [ 00000000000]
xor_ln105_117           (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105              (zext             ) [ 00000000000]
tempReg_17              (add              ) [ 01000000011]
v_5                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
u_46_load               (load             ) [ 00000000000]
u_60                    (add              ) [ 00000000000]
xor_ln105_119           (xor              ) [ 00000000000]
xor_ln105_120           (xor              ) [ 00000000000]
or_ln105_21             (or               ) [ 00000000000]
xor_ln105_121           (xor              ) [ 00000000000]
tmp_73                  (bitselect        ) [ 01000000001]
u_5                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
t_load_11               (load             ) [ 00000000000]
specpipeline_ln178      (specpipeline     ) [ 00000000000]
speclooptripcount_ln178 (speclooptripcount) [ 00000000000]
specloopname_ln206      (specloopname     ) [ 00000000000]
bit_sel4                (bitselect        ) [ 00000000000]
xor_ln105_118           (xor              ) [ 00000000000]
trunc_ln105_23          (trunc            ) [ 00000000000]
xor_ln105_s             (bitconcatenate   ) [ 00000000000]
and_ln105               (and              ) [ 00000000000]
tmp_72                  (bitselect        ) [ 00000000000]
carry_35                (or               ) [ 00000000000]
zext_ln211              (zext             ) [ 00000000000]
t_24                    (add              ) [ 00000000000]
t_5                     (select           ) [ 00000000000]
store_ln178             (store            ) [ 00000000000]
br_ln206                (br               ) [ 00000000000]
t_load                  (load             ) [ 00000000000]
u_46_load21             (load             ) [ 00000000000]
v_load                  (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_56">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_56"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="u">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub66">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub66"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln181">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mc">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_72_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_72_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="u_46_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_46_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="t_30_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_30_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p503p1_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_97"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="t_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="u_46_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_46/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="v_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="j_6_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_6/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln181_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln181_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sub66_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub66_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="u_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="v_56_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_56_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvars_iv_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln0_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="write_ln0_write_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="0" index="2" bw="64" slack="0"/>
<pin id="147" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="0" index="2" bw="64" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="157" class="1004" name="mc_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mc_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mc_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p503p1_1_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503p1_1_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503p1_1_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="indvars_iv_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln177_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln178_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln178_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln178_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="j_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln206_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln206/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln206_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln206_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln206/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln207_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln207/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln208_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln208_7_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_7/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sub_ln208_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln208/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln208_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln206_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln206/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln177_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="al_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="bl_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="ah_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="64" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="0" index="3" bw="7" slack="0"/>
<pin id="292" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="bh_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="64" slack="0"/>
<pin id="300" dir="0" index="2" bw="7" slack="0"/>
<pin id="301" dir="0" index="3" bw="7" slack="0"/>
<pin id="302" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln105_33_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_33/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln110_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln105_34_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_34/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln112_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln106_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln106_52_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_52/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln106_54_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_54/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln106_55_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_55/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_s_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="0" index="2" bw="7" slack="0"/>
<pin id="347" dir="0" index="3" bw="7" slack="0"/>
<pin id="348" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_69_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="0" index="2" bw="7" slack="0"/>
<pin id="357" dir="0" index="3" bw="7" slack="0"/>
<pin id="358" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_69/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln106_s_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="64" slack="0"/>
<pin id="366" dir="0" index="2" bw="7" slack="0"/>
<pin id="367" dir="0" index="3" bw="7" slack="0"/>
<pin id="368" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln106_s/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_70_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="64" slack="0"/>
<pin id="376" dir="0" index="2" bw="7" slack="0"/>
<pin id="377" dir="0" index="3" bw="7" slack="0"/>
<pin id="378" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_70/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln106_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln123_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln123_27_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_27/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln123_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln123_28_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="33" slack="0"/>
<pin id="400" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_28/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="temp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="33" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_68_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="0" index="1" bw="34" slack="0"/>
<pin id="411" dir="0" index="2" bw="7" slack="0"/>
<pin id="412" dir="0" index="3" bw="7" slack="0"/>
<pin id="413" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_68/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln125_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="34" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln106_28_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_28/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln130_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln130_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln106_27_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_27/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln130_27_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="33" slack="1"/>
<pin id="439" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_27/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln130_28_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="2"/>
<pin id="442" dir="0" index="1" bw="2" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_28/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln130_28_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_28/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="temp_17_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="33" slack="0"/>
<pin id="452" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_17/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="trunc_ln105_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="34" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_71_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="0" index="1" bw="34" slack="0"/>
<pin id="462" dir="0" index="2" bw="7" slack="0"/>
<pin id="463" dir="0" index="3" bw="7" slack="0"/>
<pin id="464" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_71/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln7_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="3"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln7/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="and_ln210_7_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="34" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="1"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln210_7/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln210_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="34" slack="0"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln210_7_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_7/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln210_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="34" slack="0"/>
<pin id="492" dir="0" index="1" bw="64" slack="0"/>
<pin id="493" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xor_ln210_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln210/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="v_load_13_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="64" slack="7"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load_13/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="shl_ln125_6_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="3"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_6/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tempReg_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="3"/>
<pin id="515" dir="0" index="2" bw="32" slack="4"/>
<pin id="516" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="v_66_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_66/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln105_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln105_116_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="64" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_116/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="or_ln105_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="64" slack="0"/>
<pin id="538" dir="0" index="1" bw="64" slack="0"/>
<pin id="539" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="xor_ln105_117_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="0"/>
<pin id="544" dir="0" index="1" bw="64" slack="0"/>
<pin id="545" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_117/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="carry_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="0"/>
<pin id="551" dir="0" index="2" bw="7" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln105_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/8 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tempReg_17_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="1"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg_17/8 "/>
</bind>
</comp>

<comp id="565" class="1004" name="v_5_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="7"/>
<pin id="567" dir="0" index="1" bw="64" slack="0"/>
<pin id="568" dir="0" index="2" bw="64" slack="0"/>
<pin id="569" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v_5/8 "/>
</bind>
</comp>

<comp id="572" class="1004" name="store_ln178_store_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="0"/>
<pin id="574" dir="0" index="1" bw="64" slack="7"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/8 "/>
</bind>
</comp>

<comp id="577" class="1004" name="u_46_load_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="8"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_46_load/9 "/>
</bind>
</comp>

<comp id="580" class="1004" name="u_60_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="1"/>
<pin id="582" dir="0" index="1" bw="64" slack="0"/>
<pin id="583" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_60/9 "/>
</bind>
</comp>

<comp id="585" class="1004" name="xor_ln105_119_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="1"/>
<pin id="587" dir="0" index="1" bw="64" slack="0"/>
<pin id="588" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_119/9 "/>
</bind>
</comp>

<comp id="590" class="1004" name="xor_ln105_120_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="0"/>
<pin id="592" dir="0" index="1" bw="64" slack="1"/>
<pin id="593" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_120/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="or_ln105_21_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="0"/>
<pin id="597" dir="0" index="1" bw="64" slack="0"/>
<pin id="598" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_21/9 "/>
</bind>
</comp>

<comp id="601" class="1004" name="xor_ln105_121_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="0"/>
<pin id="604" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_121/9 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_73_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="64" slack="0"/>
<pin id="610" dir="0" index="2" bw="7" slack="0"/>
<pin id="611" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_73/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="u_5_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="8"/>
<pin id="617" dir="0" index="1" bw="64" slack="0"/>
<pin id="618" dir="0" index="2" bw="64" slack="0"/>
<pin id="619" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_5/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="store_ln178_store_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="0"/>
<pin id="624" dir="0" index="1" bw="64" slack="8"/>
<pin id="625" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="t_load_11_load_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="9"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load_11/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="bit_sel4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="2"/>
<pin id="633" dir="0" index="2" bw="7" slack="0"/>
<pin id="634" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel4/10 "/>
</bind>
</comp>

<comp id="637" class="1004" name="xor_ln105_118_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_118/10 "/>
</bind>
</comp>

<comp id="643" class="1004" name="trunc_ln105_23_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="2"/>
<pin id="645" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_23/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="xor_ln105_s_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="0" index="2" bw="63" slack="0"/>
<pin id="650" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="and_ln105_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="3"/>
<pin id="656" dir="0" index="1" bw="64" slack="0"/>
<pin id="657" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/10 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_72_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="64" slack="0"/>
<pin id="662" dir="0" index="2" bw="7" slack="0"/>
<pin id="663" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_72/10 "/>
</bind>
</comp>

<comp id="667" class="1004" name="carry_35_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="carry_35/10 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln211_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/10 "/>
</bind>
</comp>

<comp id="676" class="1004" name="t_24_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="64" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_24/10 "/>
</bind>
</comp>

<comp id="682" class="1004" name="t_5_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="9"/>
<pin id="684" dir="0" index="1" bw="64" slack="0"/>
<pin id="685" dir="0" index="2" bw="64" slack="0"/>
<pin id="686" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_5/10 "/>
</bind>
</comp>

<comp id="689" class="1004" name="store_ln178_store_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="64" slack="0"/>
<pin id="691" dir="0" index="1" bw="64" slack="9"/>
<pin id="692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/10 "/>
</bind>
</comp>

<comp id="694" class="1004" name="t_load_load_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="8"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/9 "/>
</bind>
</comp>

<comp id="698" class="1004" name="u_46_load21_load_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="8"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_46_load21/9 "/>
</bind>
</comp>

<comp id="702" class="1004" name="v_load_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="8"/>
<pin id="704" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/9 "/>
</bind>
</comp>

<comp id="706" class="1005" name="t_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="0"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="714" class="1005" name="u_46_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="0"/>
<pin id="716" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_46 "/>
</bind>
</comp>

<comp id="722" class="1005" name="v_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="64" slack="0"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="730" class="1005" name="j_6_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="4" slack="0"/>
<pin id="732" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="737" class="1005" name="icmp_ln206_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="8"/>
<pin id="739" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln206 "/>
</bind>
</comp>

<comp id="741" class="1005" name="icmp_ln207_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="7"/>
<pin id="743" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln207 "/>
</bind>
</comp>

<comp id="748" class="1005" name="mc_addr_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="4" slack="1"/>
<pin id="750" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="mc_addr "/>
</bind>
</comp>

<comp id="753" class="1005" name="p503p1_1_addr_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="3" slack="1"/>
<pin id="755" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503p1_1_addr "/>
</bind>
</comp>

<comp id="758" class="1005" name="al_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="763" class="1005" name="bl_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="768" class="1005" name="ah_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="773" class="1005" name="bh_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="778" class="1005" name="zext_ln105_33_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="64" slack="1"/>
<pin id="780" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_33 "/>
</bind>
</comp>

<comp id="784" class="1005" name="zext_ln110_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="1"/>
<pin id="786" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="790" class="1005" name="zext_ln105_34_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="64" slack="1"/>
<pin id="792" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_34 "/>
</bind>
</comp>

<comp id="796" class="1005" name="zext_ln112_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="1"/>
<pin id="798" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="802" class="1005" name="trunc_ln106_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="4"/>
<pin id="804" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="807" class="1005" name="trunc_ln106_52_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_52 "/>
</bind>
</comp>

<comp id="812" class="1005" name="trunc_ln106_54_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_54 "/>
</bind>
</comp>

<comp id="817" class="1005" name="trunc_ln106_55_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="1"/>
<pin id="819" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_55 "/>
</bind>
</comp>

<comp id="822" class="1005" name="tmp_s_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="1"/>
<pin id="824" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="827" class="1005" name="tmp_69_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="832" class="1005" name="trunc_ln106_s_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="2"/>
<pin id="834" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_s "/>
</bind>
</comp>

<comp id="837" class="1005" name="tmp_70_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="3"/>
<pin id="839" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="842" class="1005" name="tmp_68_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="2" slack="1"/>
<pin id="844" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="847" class="1005" name="trunc_ln125_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="3"/>
<pin id="849" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="853" class="1005" name="add_ln130_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="33" slack="1"/>
<pin id="855" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln130 "/>
</bind>
</comp>

<comp id="858" class="1005" name="trunc_ln105_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="863" class="1005" name="tmp_71_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="2" slack="1"/>
<pin id="865" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="868" class="1005" name="xor_ln210_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="64" slack="1"/>
<pin id="870" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln210 "/>
</bind>
</comp>

<comp id="874" class="1005" name="tempReg_17_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="64" slack="1"/>
<pin id="876" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg_17 "/>
</bind>
</comp>

<comp id="883" class="1005" name="tmp_73_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="1"/>
<pin id="885" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="82" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="82" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="82" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="202"><net_src comp="130" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="124" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="118" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="223" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="223" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="223" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="232" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="112" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="106" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="223" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="261"><net_src comp="100" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="236" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="272"><net_src comp="223" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="164" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="177" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="40" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="164" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="44" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="177" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="42" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="44" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="325"><net_src comp="322" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="330"><net_src comp="183" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="187" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="191" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="195" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="183" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="42" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="44" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="359"><net_src comp="40" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="191" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="42" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="369"><net_src comp="40" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="187" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="42" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="44" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="379"><net_src comp="40" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="195" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="42" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="44" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="389" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="383" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="46" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="42" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="48" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="421"><net_src comp="402" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="432"><net_src comp="425" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="422" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="440" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="437" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="46" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="449" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="42" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="48" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="474"><net_src comp="50" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="36" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="52" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="36" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="486"><net_src comp="476" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="494"><net_src comp="483" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="469" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="487" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="510"><net_src comp="50" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="36" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="50" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="512" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="502" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="505" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="502" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="505" pin="3"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="524" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="518" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="54" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="44" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="559"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="518" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="571"><net_src comp="502" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="565" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="584"><net_src comp="577" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="580" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="594"><net_src comp="577" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="590" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="585" pin="2"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="580" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="612"><net_src comp="54" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="601" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="44" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="620"><net_src comp="580" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="621"><net_src comp="577" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="635"><net_src comp="74" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="76" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="641"><net_src comp="630" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="78" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="651"><net_src comp="80" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="637" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="643" pin="1"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="646" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="54" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="654" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="44" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="671"><net_src comp="659" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="667" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="627" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="672" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="676" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="688"><net_src comp="627" pin="1"/><net_sink comp="682" pin=2"/></net>

<net id="693"><net_src comp="682" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="694" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="701"><net_src comp="698" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="705"><net_src comp="702" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="709"><net_src comp="84" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="717"><net_src comp="88" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="721"><net_src comp="714" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="725"><net_src comp="92" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="728"><net_src comp="722" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="729"><net_src comp="722" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="733"><net_src comp="96" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="740"><net_src comp="226" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="240" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="751"><net_src comp="157" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="756"><net_src comp="170" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="761"><net_src comp="279" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="766"><net_src comp="283" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="771"><net_src comp="287" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="776"><net_src comp="297" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="781"><net_src comp="307" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="787"><net_src comp="312" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="793"><net_src comp="317" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="799"><net_src comp="322" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="805"><net_src comp="327" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="810"><net_src comp="331" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="815"><net_src comp="335" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="820"><net_src comp="339" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="825"><net_src comp="343" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="830"><net_src comp="353" pin="4"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="835"><net_src comp="363" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="840"><net_src comp="373" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="845"><net_src comp="408" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="850"><net_src comp="418" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="856"><net_src comp="428" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="861"><net_src comp="455" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="866"><net_src comp="459" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="871"><net_src comp="496" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="877"><net_src comp="560" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="880"><net_src comp="874" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="881"><net_src comp="874" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="882"><net_src comp="874" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="886"><net_src comp="607" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="667" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_72_out | {9 }
	Port: u_46_out | {9 }
	Port: t_30_out | {9 }
 - Input state : 
	Port: rdc_mont.140_Pipeline_VITIS_LOOP_206_5 : indvars_iv | {1 }
	Port: rdc_mont.140_Pipeline_VITIS_LOOP_206_5 : v_56 | {1 }
	Port: rdc_mont.140_Pipeline_VITIS_LOOP_206_5 : u | {1 }
	Port: rdc_mont.140_Pipeline_VITIS_LOOP_206_5 : sub66 | {1 }
	Port: rdc_mont.140_Pipeline_VITIS_LOOP_206_5 : zext_ln181 | {1 }
	Port: rdc_mont.140_Pipeline_VITIS_LOOP_206_5 : mc | {1 2 }
	Port: rdc_mont.140_Pipeline_VITIS_LOOP_206_5 : empty | {1 }
	Port: rdc_mont.140_Pipeline_VITIS_LOOP_206_5 : p503p1_1 | {1 2 }
  - Chain level:
	State 1
		store_ln177 : 1
		store_ln178 : 1
		j : 1
		icmp_ln206 : 2
		br_ln206 : 3
		zext_ln206 : 2
		trunc_ln206 : 2
		icmp_ln207 : 3
		add_ln208 : 2
		zext_ln208_7 : 3
		mc_addr : 4
		mc_load : 5
		sub_ln208 : 3
		zext_ln208 : 4
		p503p1_1_addr : 5
		p503p1_1_load : 6
		add_ln206 : 2
		store_ln177 : 3
	State 2
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 3
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 4
		trunc_ln106 : 1
		trunc_ln106_52 : 1
		trunc_ln106_54 : 1
		trunc_ln106_55 : 1
		tmp_s : 1
		tmp_69 : 1
		trunc_ln106_s : 1
		tmp_70 : 1
	State 5
		add_ln123 : 1
		zext_ln123_28 : 2
		temp : 3
		tmp_68 : 4
		trunc_ln125 : 4
		add_ln130 : 1
	State 6
		add_ln130_28 : 1
		zext_ln130_28 : 2
		temp_17 : 3
		trunc_ln105 : 4
		tmp_71 : 4
	State 7
		zext_ln210 : 1
		add_ln210 : 2
		xor_ln210 : 3
	State 8
		v_66 : 1
		xor_ln105 : 2
		xor_ln105_116 : 1
		or_ln105 : 2
		xor_ln105_117 : 2
		carry : 2
		zext_ln105 : 3
		tempReg_17 : 4
		v_5 : 2
		store_ln178 : 3
	State 9
		u_60 : 1
		xor_ln105_119 : 2
		xor_ln105_120 : 1
		or_ln105_21 : 2
		xor_ln105_121 : 2
		tmp_73 : 2
		u_5 : 2
		store_ln178 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln105_118 : 1
		xor_ln105_s : 1
		and_ln105 : 2
		tmp_72 : 2
		carry_35 : 3
		zext_ln211 : 3
		t_24 : 4
		t_5 : 5
		store_ln178 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_183         |    4    |   165   |    50   |
|    mul   |          grp_fu_187         |    4    |   165   |    50   |
|          |          grp_fu_191         |    4    |   165   |    50   |
|          |          grp_fu_195         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln208_fu_246      |    0    |    0    |    13   |
|          |       add_ln206_fu_268      |    0    |    0    |    13   |
|          |       add_ln123_fu_392      |    0    |    0    |    39   |
|          |         temp_fu_402         |    0    |    0    |    40   |
|          |       add_ln130_fu_428      |    0    |    0    |    39   |
|    add   |     add_ln130_28_fu_440     |    0    |    0    |    39   |
|          |        temp_17_fu_449       |    0    |    0    |    40   |
|          |       add_ln210_fu_490      |    0    |    0    |    71   |
|          |         v_66_fu_518         |    0    |    0    |    71   |
|          |      tempReg_17_fu_560      |    0    |    0    |    71   |
|          |         u_60_fu_580         |    0    |    0    |    71   |
|          |         t_24_fu_676         |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln210_fu_496      |    0    |    0    |    64   |
|          |       xor_ln105_fu_524      |    0    |    0    |    64   |
|          |     xor_ln105_116_fu_530    |    0    |    0    |    64   |
|    xor   |     xor_ln105_117_fu_542    |    0    |    0    |    64   |
|          |     xor_ln105_119_fu_585    |    0    |    0    |    64   |
|          |     xor_ln105_120_fu_590    |    0    |    0    |    64   |
|          |     xor_ln105_121_fu_601    |    0    |    0    |    64   |
|          |     xor_ln105_118_fu_637    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |          v_5_fu_565         |    0    |    0    |    64   |
|  select  |          u_5_fu_615         |    0    |    0    |    64   |
|          |          t_5_fu_682         |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln105_fu_536       |    0    |    0    |    64   |
|    or    |      or_ln105_21_fu_595     |    0    |    0    |    64   |
|          |       carry_35_fu_667       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln105_fu_654      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln206_fu_226      |    0    |    0    |    13   |
|          |      icmp_ln207_fu_240      |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln208_fu_257      |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_read_fu_100       |    0    |    0    |    0    |
|          | zext_ln181_read_read_fu_106 |    0    |    0    |    0    |
|   read   |    sub66_read_read_fu_112   |    0    |    0    |    0    |
|          |      u_read_read_fu_118     |    0    |    0    |    0    |
|          |    v_56_read_read_fu_124    |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_130 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_136   |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_143   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_150   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    indvars_iv_cast_fu_199   |    0    |    0    |    0    |
|          |      zext_ln206_fu_232      |    0    |    0    |    0    |
|          |     zext_ln208_7_fu_252     |    0    |    0    |    0    |
|          |      zext_ln208_fu_263      |    0    |    0    |    0    |
|          |     zext_ln105_33_fu_307    |    0    |    0    |    0    |
|          |      zext_ln110_fu_312      |    0    |    0    |    0    |
|          |     zext_ln105_34_fu_317    |    0    |    0    |    0    |
|          |      zext_ln112_fu_322      |    0    |    0    |    0    |
|          |      zext_ln106_fu_383      |    0    |    0    |    0    |
|          |      zext_ln123_fu_386      |    0    |    0    |    0    |
|   zext   |     zext_ln123_27_fu_389    |    0    |    0    |    0    |
|          |     zext_ln123_28_fu_398    |    0    |    0    |    0    |
|          |     zext_ln106_28_fu_422    |    0    |    0    |    0    |
|          |      zext_ln130_fu_425      |    0    |    0    |    0    |
|          |     zext_ln106_27_fu_434    |    0    |    0    |    0    |
|          |     zext_ln130_27_fu_437    |    0    |    0    |    0    |
|          |     zext_ln130_28_fu_445    |    0    |    0    |    0    |
|          |      zext_ln210_fu_483      |    0    |    0    |    0    |
|          |     zext_ln210_7_fu_487     |    0    |    0    |    0    |
|          |      zext_ln105_fu_556      |    0    |    0    |    0    |
|          |      zext_ln211_fu_672      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln206_fu_236     |    0    |    0    |    0    |
|          |          al_fu_279          |    0    |    0    |    0    |
|          |          bl_fu_283          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_327     |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_52_fu_331    |    0    |    0    |    0    |
|          |    trunc_ln106_54_fu_335    |    0    |    0    |    0    |
|          |    trunc_ln106_55_fu_339    |    0    |    0    |    0    |
|          |      trunc_ln125_fu_418     |    0    |    0    |    0    |
|          |      trunc_ln105_fu_455     |    0    |    0    |    0    |
|          |    trunc_ln105_23_fu_643    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          ah_fu_287          |    0    |    0    |    0    |
|          |          bh_fu_297          |    0    |    0    |    0    |
|          |         tmp_s_fu_343        |    0    |    0    |    0    |
|partselect|        tmp_69_fu_353        |    0    |    0    |    0    |
|          |     trunc_ln106_s_fu_363    |    0    |    0    |    0    |
|          |        tmp_70_fu_373        |    0    |    0    |    0    |
|          |        tmp_68_fu_408        |    0    |    0    |    0    |
|          |        tmp_71_fu_459        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        and_ln7_fu_469       |    0    |    0    |    0    |
|          |      and_ln210_7_fu_476     |    0    |    0    |    0    |
|bitconcatenate|      shl_ln125_6_fu_505     |    0    |    0    |    0    |
|          |        tempReg_fu_512       |    0    |    0    |    0    |
|          |      xor_ln105_s_fu_646     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_548        |    0    |    0    |    0    |
| bitselect|        tmp_73_fu_607        |    0    |    0    |    0    |
|          |       bit_sel4_fu_630       |    0    |    0    |    0    |
|          |        tmp_72_fu_659        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1677  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln130_reg_853  |   33   |
|      ah_reg_768      |   32   |
|      al_reg_758      |   32   |
|      bh_reg_773      |   32   |
|      bl_reg_763      |   32   |
|  icmp_ln206_reg_737  |    1   |
|  icmp_ln207_reg_741  |    1   |
|      j_6_reg_730     |    4   |
|    mc_addr_reg_748   |    4   |
| p503p1_1_addr_reg_753|    3   |
|       t_reg_706      |   64   |
|  tempReg_17_reg_874  |   64   |
|    tmp_68_reg_842    |    2   |
|    tmp_69_reg_827    |   32   |
|    tmp_70_reg_837    |   32   |
|    tmp_71_reg_863    |    2   |
|    tmp_73_reg_883    |    1   |
|     tmp_s_reg_822    |   32   |
|  trunc_ln105_reg_858 |   32   |
|trunc_ln106_52_reg_807|   32   |
|trunc_ln106_54_reg_812|   32   |
|trunc_ln106_55_reg_817|   32   |
|  trunc_ln106_reg_802 |   32   |
| trunc_ln106_s_reg_832|   32   |
|  trunc_ln125_reg_847 |   32   |
|     u_46_reg_714     |   64   |
|       v_reg_722      |   64   |
|   xor_ln210_reg_868  |   64   |
| zext_ln105_33_reg_778|   64   |
| zext_ln105_34_reg_790|   64   |
|  zext_ln110_reg_784  |   64   |
|  zext_ln112_reg_796  |   64   |
+----------------------+--------+
|         Total        |  1075  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_164 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_177 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|     grp_fu_183    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_183    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_187    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_187    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_191    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_191    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_195    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_195    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   526  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1677  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1075  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1735  |  1767  |
+-----------+--------+--------+--------+--------+
