;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/9/2018 11:39:12 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0xB0000	0xFFFC2000  	536936444
0xB0004	0x2249000B  	729673
0xB0008	0x21F1000B  	729585
0xB000C	0x21F1000B  	729585
0xB0010	0x21F1000B  	729585
0xB0014	0x21F1000B  	729585
0xB0018	0x21F1000B  	729585
0xB001C	0x21F1000B  	729585
0xB0020	0x21F1000B  	729585
0xB0024	0x21F1000B  	729585
0xB0028	0x21F1000B  	729585
0xB002C	0x21F1000B  	729585
0xB0030	0x21F1000B  	729585
0xB0034	0x21F1000B  	729585
0xB0038	0x21F1000B  	729585
0xB003C	0x21F1000B  	729585
0xB0040	0x21F1000B  	729585
0xB0044	0x21F1000B  	729585
0xB0048	0x21F1000B  	729585
0xB004C	0x21F1000B  	729585
0xB0050	0x21F1000B  	729585
0xB0054	0x21F1000B  	729585
0xB0058	0x21F1000B  	729585
0xB005C	0x21F1000B  	729585
0xB0060	0x21F1000B  	729585
0xB0064	0x21F1000B  	729585
0xB0068	0x21F1000B  	729585
0xB006C	0x21F1000B  	729585
0xB0070	0x21F1000B  	729585
0xB0074	0x21F1000B  	729585
0xB0078	0x21F1000B  	729585
0xB007C	0x21F1000B  	729585
0xB0080	0x21F1000B  	729585
0xB0084	0x21F1000B  	729585
0xB0088	0x21F1000B  	729585
0xB008C	0x21F1000B  	729585
0xB0090	0x21F1000B  	729585
0xB0094	0x21F1000B  	729585
0xB0098	0x21F1000B  	729585
0xB009C	0x21F1000B  	729585
0xB00A0	0x21F1000B  	729585
0xB00A4	0x21F1000B  	729585
0xB00A8	0x21F1000B  	729585
0xB00AC	0x21F1000B  	729585
0xB00B0	0x21F1000B  	729585
0xB00B4	0x21F1000B  	729585
0xB00B8	0x21F1000B  	729585
0xB00BC	0x21F1000B  	729585
0xB00C0	0x21F1000B  	729585
0xB00C4	0x21F1000B  	729585
0xB00C8	0x21F1000B  	729585
0xB00CC	0x21F1000B  	729585
0xB00D0	0x21F1000B  	729585
0xB00D4	0x21F1000B  	729585
0xB00D8	0x21F1000B  	729585
0xB00DC	0x21F1000B  	729585
0xB00E0	0x21F1000B  	729585
0xB00E4	0x21F1000B  	729585
0xB00E8	0x21F1000B  	729585
0xB00EC	0x21F1000B  	729585
0xB00F0	0x21F1000B  	729585
0xB00F4	0x21F1000B  	729585
0xB00F8	0x21F1000B  	729585
0xB00FC	0x21F1000B  	729585
0xB0100	0x21F1000B  	729585
0xB0104	0x21F1000B  	729585
0xB0108	0x21F1000B  	729585
0xB010C	0x21F1000B  	729585
0xB0110	0x21F1000B  	729585
0xB0114	0x21F1000B  	729585
0xB0118	0x21F1000B  	729585
0xB011C	0x21F1000B  	729585
0xB0120	0x21F1000B  	729585
0xB0124	0x21F1000B  	729585
0xB0128	0x21F1000B  	729585
0xB012C	0x21F1000B  	729585
0xB0130	0x21F1000B  	729585
0xB0134	0x21F1000B  	729585
0xB0138	0x21F1000B  	729585
0xB013C	0x21F1000B  	729585
0xB0140	0x21F1000B  	729585
0xB0144	0x21F1000B  	729585
0xB0148	0x21F1000B  	729585
0xB014C	0x21F1000B  	729585
0xB0150	0x21F1000B  	729585
0xB0154	0x21F1000B  	729585
0xB0158	0x21F1000B  	729585
0xB015C	0x21F1000B  	729585
0xB0160	0x21F1000B  	729585
0xB0164	0x21F1000B  	729585
0xB0168	0x21F1000B  	729585
0xB016C	0x21F1000B  	729585
0xB0170	0x21F1000B  	729585
0xB0174	0x21F1000B  	729585
0xB0178	0x21F1000B  	729585
0xB017C	0x21F1000B  	729585
0xB0180	0x21F1000B  	729585
0xB0184	0x21F1000B  	729585
0xB0188	0x21F1000B  	729585
0xB018C	0x21F1000B  	729585
0xB0190	0x21F1000B  	729585
0xB0194	0x21F1000B  	729585
0xB0198	0x21F1000B  	729585
0xB019C	0x21F1000B  	729585
0xB01A0	0x21F1000B  	729585
0xB01A4	0x21F1000B  	729585
0xB01A8	0x21F1000B  	729585
0xB01AC	0x21F1000B  	729585
0xB01B0	0x21F1000B  	729585
0xB01B4	0x21F1000B  	729585
0xB01B8	0x21F1000B  	729585
0xB01BC	0x21F1000B  	729585
0xB01C0	0x21F1000B  	729585
0xB01C4	0x21F1000B  	729585
0xB01C8	0x21F1000B  	729585
0xB01CC	0x21F1000B  	729585
0xB01D0	0x21F1000B  	729585
0xB01D4	0x21F1000B  	729585
0xB01D8	0x21F1000B  	729585
0xB01DC	0x21F1000B  	729585
0xB01E0	0x21F1000B  	729585
0xB01E4	0x21F1000B  	729585
0xB01E8	0x21F1000B  	729585
0xB01EC	0x21F1000B  	729585
0xB01F0	0x21F1000B  	729585
0xB01F4	0x21F1000B  	729585
0xB01F8	0x21F1000B  	729585
0xB01FC	0x21F1000B  	729585
0xB0200	0x21F1000B  	729585
0xB0204	0x21F1000B  	729585
0xB0208	0x21F1000B  	729585
0xB020C	0x21F1000B  	729585
0xB0210	0x21F1000B  	729585
0xB0214	0x21F1000B  	729585
0xB0218	0x21F1000B  	729585
0xB021C	0x21F1000B  	729585
0xB0220	0x21F1000B  	729585
0xB0224	0x21F1000B  	729585
0xB0228	0x21F1000B  	729585
0xB022C	0x21F1000B  	729585
0xB0230	0x21F1000B  	729585
0xB0234	0x21F1000B  	729585
0xB0238	0x21F1000B  	729585
0xB023C	0x21F1000B  	729585
0xB0240	0x21F1000B  	729585
0xB0244	0x21F1000B  	729585
0xB0248	0x21F1000B  	729585
0xB024C	0x21F1000B  	729585
0xB0250	0x21F1000B  	729585
0xB0254	0x21F1000B  	729585
0xB0258	0x21F1000B  	729585
0xB025C	0x21F1000B  	729585
0xB0260	0x21F1000B  	729585
0xB0264	0x21F1000B  	729585
0xB0268	0x21F1000B  	729585
0xB026C	0x21F1000B  	729585
0xB0270	0x21F1000B  	729585
0xB0274	0x21F1000B  	729585
0xB0278	0x21F1000B  	729585
0xB027C	0x21F1000B  	729585
0xB0280	0x21F1000B  	729585
0xB0284	0x21F1000B  	729585
0xB0288	0x21F1000B  	729585
0xB028C	0x21F1000B  	729585
0xB0290	0x21F1000B  	729585
0xB0294	0x21F1000B  	729585
0xB0298	0x21F1000B  	729585
0xB029C	0x21F1000B  	729585
0xB02A0	0x21F1000B  	729585
0xB02A4	0x21F1000B  	729585
0xB02A8	0x21F1000B  	729585
; end of ____SysVT
_main:
;Click_3D_Hall_3_CEC.c, 76 :: 		void main( )
0xB2248	0xF7FFFFEC  BL	729636
0xB224C	0xF000F810  BL	729712
0xB2250	0xF7FFFFD2  BL	729592
0xB2254	0xF000F996  BL	730500
0xB2258	0xF000F85A  BL	729872
0xB225C	0xF000F944  BL	730344
;Click_3D_Hall_3_CEC.c, 78 :: 		systemInit( );
0xB2260	0xF7FFFF26  BL	_systemInit+0
;Click_3D_Hall_3_CEC.c, 79 :: 		applicationInit( );
0xB2264	0xF7FFFF02  BL	_applicationInit+0
;Click_3D_Hall_3_CEC.c, 81 :: 		while (1)
L_main6:
;Click_3D_Hall_3_CEC.c, 83 :: 		applicationTask( );
0xB2268	0xF7FFFF56  BL	_applicationTask+0
;Click_3D_Hall_3_CEC.c, 84 :: 		}
0xB226C	0xE7FC    B	L_main6
;Click_3D_Hall_3_CEC.c, 85 :: 		}
L_end_main:
L__main_end_loop:
0xB226E	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_CEC1702.c, 45 :: 		
0xB2058	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 47 :: 		
L_loopDW:
;__Lib_System_CEC1702.c, 48 :: 		
0xB205A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_CEC1702.c, 49 :: 		
0xB205E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_CEC1702.c, 50 :: 		
0xB2062	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_CEC1702.c, 51 :: 		
0xB2066	0xD1F8    BNE	L_loopDW
;__Lib_System_CEC1702.c, 53 :: 		
L_end___CC2DW:
0xB2068	0xB001    ADD	SP, SP, #4
0xB206A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_CEC1702.c, 87 :: 		
0xB21B4	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 89 :: 		
0xB21B6	0xF04F0900  MOV	R9, #0
;__Lib_System_CEC1702.c, 90 :: 		
0xB21BA	0xF04F0C00  MOV	R12, #0
;__Lib_System_CEC1702.c, 91 :: 		
0xB21BE	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_CEC1702.c, 92 :: 		
0xB21C2	0xDC04    BGT	L_loopFZs
;__Lib_System_CEC1702.c, 93 :: 		
0xB21C4	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_CEC1702.c, 94 :: 		
0xB21C8	0xDB01    BLT	L_loopFZs
;__Lib_System_CEC1702.c, 95 :: 		
0xB21CA	0x46D4    MOV	R12, R10
;__Lib_System_CEC1702.c, 96 :: 		
0xB21CC	0x46EA    MOV	R10, SP
;__Lib_System_CEC1702.c, 97 :: 		
L_loopFZs:
;__Lib_System_CEC1702.c, 98 :: 		
0xB21CE	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_CEC1702.c, 99 :: 		
0xB21D2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_CEC1702.c, 100 :: 		
0xB21D6	0xD1FA    BNE	L_loopFZs
;__Lib_System_CEC1702.c, 101 :: 		
0xB21D8	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_CEC1702.c, 102 :: 		
0xB21DC	0xDD05    BLE	L_norep
;__Lib_System_CEC1702.c, 103 :: 		
0xB21DE	0x46E2    MOV	R10, R12
;__Lib_System_CEC1702.c, 104 :: 		
0xB21E0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_CEC1702.c, 105 :: 		
0xB21E4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_CEC1702.c, 106 :: 		
0xB21E8	0xE7F1    B	L_loopFZs
;__Lib_System_CEC1702.c, 107 :: 		
L_norep:
;__Lib_System_CEC1702.c, 109 :: 		
L_end___FillZeros:
0xB21EA	0xB001    ADD	SP, SP, #4
0xB21EC	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_3D_Hall_3_CEC.c, 33 :: 		void systemInit( )
0xB20B0	0xB081    SUB	SP, SP, #4
0xB20B2	0xF8CDE000  STR	LR, [SP, #0]
;Click_3D_Hall_3_CEC.c, 35 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0xB20B6	0x2201    MOVS	R2, #1
0xB20B8	0x2107    MOVS	R1, #7
0xB20BA	0x2000    MOVS	R0, #0
0xB20BC	0xF7FFFEA8  BL	_mikrobus_gpioInit+0
;Click_3D_Hall_3_CEC.c, 36 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0xB20C0	0x2200    MOVS	R2, #0
0xB20C2	0x2101    MOVS	R1, #1
0xB20C4	0x2000    MOVS	R0, #0
0xB20C6	0xF7FFFEA3  BL	_mikrobus_gpioInit+0
;Click_3D_Hall_3_CEC.c, 37 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0xB20CA	0x2200    MOVS	R2, #0
0xB20CC	0x2102    MOVS	R1, #2
0xB20CE	0x2000    MOVS	R0, #0
0xB20D0	0xF7FFFE9E  BL	_mikrobus_gpioInit+0
;Click_3D_Hall_3_CEC.c, 39 :: 		mikrobus_spiInit( _MIKROBUS1, &_C3DHALL3_SPI_CFG[0] );
0xB20D4	0x480E    LDR	R0, [PC, #56]
0xB20D6	0x4601    MOV	R1, R0
0xB20D8	0x2000    MOVS	R0, #0
0xB20DA	0xF7FFFF75  BL	_mikrobus_spiInit+0
;Click_3D_Hall_3_CEC.c, 41 :: 		mikrobus_logInit( _MIKROBUS2, 9600 );
0xB20DE	0xF2425180  MOVW	R1, #9600
0xB20E2	0x2001    MOVS	R0, #1
0xB20E4	0xF7FFFF94  BL	_mikrobus_logInit+0
;Click_3D_Hall_3_CEC.c, 43 :: 		Delay_ms(100);
0xB20E8	0xF64617FE  MOVW	R7, #27134
0xB20EC	0xF2C00718  MOVT	R7, #24
0xB20F0	0xBF00    NOP
0xB20F2	0xBF00    NOP
L_systemInit0:
0xB20F4	0x1E7F    SUBS	R7, R7, #1
0xB20F6	0xD1FD    BNE	L_systemInit0
0xB20F8	0xBF00    NOP
0xB20FA	0xBF00    NOP
0xB20FC	0xBF00    NOP
;Click_3D_Hall_3_CEC.c, 45 :: 		mikrobus_logWrite( "  ... system init done ...  ", _LOG_LINE );
0xB20FE	0x4805    LDR	R0, [PC, #20]
0xB2100	0x2102    MOVS	R1, #2
0xB2102	0xF7FFFEF1  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 46 :: 		}
L_end_systemInit:
0xB2106	0xF8DDE000  LDR	LR, [SP, #0]
0xB210A	0xB001    ADD	SP, SP, #4
0xB210C	0x4770    BX	LR
0xB210E	0xBF00    NOP
0xB2110	0x24D4000B  	__C3DHALL3_SPI_CFG+0
0xB2114	0x00002000  	?lstr1_Click_3D_Hall_3_CEC+0
; end of _systemInit
_mikrobus_gpioInit:
;clicker_2_CEC1702.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0xB1E10	0xB081    SUB	SP, SP, #4
0xB1E12	0xF8CDE000  STR	LR, [SP, #0]
0xB1E16	0xFA5FF981  UXTB	R9, R1
0xB1E1A	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;clicker_2_CEC1702.c, 164 :: 		switch( bus )
0xB1E1E	0xE01D    B	L_mikrobus_gpioInit160
; bus end address is: 0 (R0)
;clicker_2_CEC1702.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit162:
0xB1E20	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0xB1E24	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0xB1E28	0xF7FFFEC0  BL	clicker_2_CEC1702__gpioInit_1+0
0xB1E2C	0xE01F    B	L_end_mikrobus_gpioInit
;clicker_2_CEC1702.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit163:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0xB1E2E	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0xB1E32	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0xB1E36	0xF7FFFB75  BL	clicker_2_CEC1702__gpioInit_2+0
0xB1E3A	0xE018    B	L_end_mikrobus_gpioInit
;clicker_2_CEC1702.c, 173 :: 		case _MIKROBUS3 : return _gpioInit_3(pin, direction);
L_mikrobus_gpioInit164:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0xB1E3C	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0xB1E40	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0xB1E44	0xF7FFFA8C  BL	clicker_2_CEC1702__gpioInit_3+0
0xB1E48	0xE011    B	L_end_mikrobus_gpioInit
;clicker_2_CEC1702.c, 176 :: 		case _MIKROBUS4 : return _gpioInit_4(pin, direction);
L_mikrobus_gpioInit165:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0xB1E4A	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0xB1E4E	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0xB1E52	0xF7FFFCC5  BL	clicker_2_CEC1702__gpioInit_4+0
0xB1E56	0xE00A    B	L_end_mikrobus_gpioInit
;clicker_2_CEC1702.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit166:
0xB1E58	0x2001    MOVS	R0, #1
0xB1E5A	0xE008    B	L_end_mikrobus_gpioInit
;clicker_2_CEC1702.c, 185 :: 		}
L_mikrobus_gpioInit160:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0xB1E5C	0x2800    CMP	R0, #0
0xB1E5E	0xD0DF    BEQ	L_mikrobus_gpioInit162
0xB1E60	0x2801    CMP	R0, #1
0xB1E62	0xD0E4    BEQ	L_mikrobus_gpioInit163
0xB1E64	0x2802    CMP	R0, #2
0xB1E66	0xD0E9    BEQ	L_mikrobus_gpioInit164
0xB1E68	0x2803    CMP	R0, #3
0xB1E6A	0xD0EE    BEQ	L_mikrobus_gpioInit165
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0xB1E6C	0xE7F4    B	L_mikrobus_gpioInit166
;clicker_2_CEC1702.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0xB1E6E	0xF8DDE000  LDR	LR, [SP, #0]
0xB1E72	0xB001    ADD	SP, SP, #4
0xB1E74	0x4770    BX	LR
; end of _mikrobus_gpioInit
clicker_2_CEC1702__gpioInit_1:
;__c2_cec1702_gpio.c, 131 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB1BAC	0xB081    SUB	SP, SP, #4
0xB1BAE	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_cec1702_gpio.c, 133 :: 		switch( pin )
0xB1BB2	0xE0A9    B	L_clicker_2_CEC1702__gpioInit_10
; pin end address is: 0 (R0)
;__c2_cec1702_gpio.c, 135 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_200_207, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_200_207, _GPIO_PINMASK_0); break;
L_clicker_2_CEC1702__gpioInit_12:
0xB1BB4	0x2901    CMP	R1, #1
0xB1BB6	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_13
; dir end address is: 4 (R1)
0xB1BB8	0xF2400101  MOVW	R1, #1
0xB1BBC	0x4865    LDR	R0, [PC, #404]
0xB1BBE	0xF7FFFAE1  BL	_GPIO_Digital_Input+0
0xB1BC2	0xE004    B	L_clicker_2_CEC1702__gpioInit_14
L_clicker_2_CEC1702__gpioInit_13:
0xB1BC4	0xF2400101  MOVW	R1, #1
0xB1BC8	0x4862    LDR	R0, [PC, #392]
0xB1BCA	0xF7FFF9EF  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_14:
0xB1BCE	0xE0BB    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 136 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_040_047, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_040_047, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_15:
; dir start address is: 4 (R1)
0xB1BD0	0x2901    CMP	R1, #1
0xB1BD2	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_16
; dir end address is: 4 (R1)
0xB1BD4	0xF2400120  MOVW	R1, #32
0xB1BD8	0x485F    LDR	R0, [PC, #380]
0xB1BDA	0xF7FFFAD3  BL	_GPIO_Digital_Input+0
0xB1BDE	0xE004    B	L_clicker_2_CEC1702__gpioInit_17
L_clicker_2_CEC1702__gpioInit_16:
0xB1BE0	0xF2400120  MOVW	R1, #32
0xB1BE4	0x485C    LDR	R0, [PC, #368]
0xB1BE6	0xF7FFF9E1  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_17:
0xB1BEA	0xE0AD    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 137 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_000_007, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_000_007, _GPIO_PINMASK_3); break;
L_clicker_2_CEC1702__gpioInit_18:
; dir start address is: 4 (R1)
0xB1BEC	0x2901    CMP	R1, #1
0xB1BEE	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_19
; dir end address is: 4 (R1)
0xB1BF0	0xF2400108  MOVW	R1, #8
0xB1BF4	0x4859    LDR	R0, [PC, #356]
0xB1BF6	0xF7FFFAC5  BL	_GPIO_Digital_Input+0
0xB1BFA	0xE004    B	L_clicker_2_CEC1702__gpioInit_110
L_clicker_2_CEC1702__gpioInit_19:
0xB1BFC	0xF2400108  MOVW	R1, #8
0xB1C00	0x4856    LDR	R0, [PC, #344]
0xB1C02	0xF7FFF9D3  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_110:
0xB1C06	0xE09F    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 138 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_111:
; dir start address is: 4 (R1)
0xB1C08	0x2901    CMP	R1, #1
0xB1C0A	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_112
; dir end address is: 4 (R1)
0xB1C0C	0xF2400110  MOVW	R1, #16
0xB1C10	0x4853    LDR	R0, [PC, #332]
0xB1C12	0xF7FFFAB7  BL	_GPIO_Digital_Input+0
0xB1C16	0xE004    B	L_clicker_2_CEC1702__gpioInit_113
L_clicker_2_CEC1702__gpioInit_112:
0xB1C18	0xF2400110  MOVW	R1, #16
0xB1C1C	0x4850    LDR	R0, [PC, #320]
0xB1C1E	0xF7FFF9C5  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_113:
0xB1C22	0xE091    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 139 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_6); break;
L_clicker_2_CEC1702__gpioInit_114:
; dir start address is: 4 (R1)
0xB1C24	0x2901    CMP	R1, #1
0xB1C26	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_115
; dir end address is: 4 (R1)
0xB1C28	0xF2400140  MOVW	R1, #64
0xB1C2C	0x484C    LDR	R0, [PC, #304]
0xB1C2E	0xF7FFFAA9  BL	_GPIO_Digital_Input+0
0xB1C32	0xE004    B	L_clicker_2_CEC1702__gpioInit_116
L_clicker_2_CEC1702__gpioInit_115:
0xB1C34	0xF2400140  MOVW	R1, #64
0xB1C38	0x4849    LDR	R0, [PC, #292]
0xB1C3A	0xF7FFF9B7  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_116:
0xB1C3E	0xE083    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 140 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_000_007, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_000_007, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_117:
; dir start address is: 4 (R1)
0xB1C40	0x2901    CMP	R1, #1
0xB1C42	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_118
; dir end address is: 4 (R1)
0xB1C44	0xF2400110  MOVW	R1, #16
0xB1C48	0x4844    LDR	R0, [PC, #272]
0xB1C4A	0xF7FFFA9B  BL	_GPIO_Digital_Input+0
0xB1C4E	0xE004    B	L_clicker_2_CEC1702__gpioInit_119
L_clicker_2_CEC1702__gpioInit_118:
0xB1C50	0xF2400110  MOVW	R1, #16
0xB1C54	0x4841    LDR	R0, [PC, #260]
0xB1C56	0xF7FFF9A9  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_119:
0xB1C5A	0xE075    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 141 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_130_137, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_130_137, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_120:
; dir start address is: 4 (R1)
0xB1C5C	0x2901    CMP	R1, #1
0xB1C5E	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_121
; dir end address is: 4 (R1)
0xB1C60	0xF2400110  MOVW	R1, #16
0xB1C64	0x483F    LDR	R0, [PC, #252]
0xB1C66	0xF7FFFA8D  BL	_GPIO_Digital_Input+0
0xB1C6A	0xE004    B	L_clicker_2_CEC1702__gpioInit_122
L_clicker_2_CEC1702__gpioInit_121:
0xB1C6C	0xF2400110  MOVW	R1, #16
0xB1C70	0x483C    LDR	R0, [PC, #240]
0xB1C72	0xF7FFF99B  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_122:
0xB1C76	0xE067    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 142 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_0); break;
L_clicker_2_CEC1702__gpioInit_123:
; dir start address is: 4 (R1)
0xB1C78	0x2901    CMP	R1, #1
0xB1C7A	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_124
; dir end address is: 4 (R1)
0xB1C7C	0xF2400101  MOVW	R1, #1
0xB1C80	0x4837    LDR	R0, [PC, #220]
0xB1C82	0xF7FFFA7F  BL	_GPIO_Digital_Input+0
0xB1C86	0xE004    B	L_clicker_2_CEC1702__gpioInit_125
L_clicker_2_CEC1702__gpioInit_124:
0xB1C88	0xF2400101  MOVW	R1, #1
0xB1C8C	0x4834    LDR	R0, [PC, #208]
0xB1C8E	0xF7FFF98D  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_125:
0xB1C92	0xE059    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 143 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_126:
; dir start address is: 4 (R1)
0xB1C94	0x2901    CMP	R1, #1
0xB1C96	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_127
; dir end address is: 4 (R1)
0xB1C98	0xF2400120  MOVW	R1, #32
0xB1C9C	0x4832    LDR	R0, [PC, #200]
0xB1C9E	0xF7FFFA71  BL	_GPIO_Digital_Input+0
0xB1CA2	0xE004    B	L_clicker_2_CEC1702__gpioInit_128
L_clicker_2_CEC1702__gpioInit_127:
0xB1CA4	0xF2400120  MOVW	R1, #32
0xB1CA8	0x482F    LDR	R0, [PC, #188]
0xB1CAA	0xF7FFF97F  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_128:
0xB1CAE	0xE04B    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 144 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_129:
; dir start address is: 4 (R1)
0xB1CB0	0x2901    CMP	R1, #1
0xB1CB2	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_130
; dir end address is: 4 (R1)
0xB1CB4	0xF2400110  MOVW	R1, #16
0xB1CB8	0x482B    LDR	R0, [PC, #172]
0xB1CBA	0xF7FFFA63  BL	_GPIO_Digital_Input+0
0xB1CBE	0xE004    B	L_clicker_2_CEC1702__gpioInit_131
L_clicker_2_CEC1702__gpioInit_130:
0xB1CC0	0xF2400110  MOVW	R1, #16
0xB1CC4	0x4828    LDR	R0, [PC, #160]
0xB1CC6	0xF7FFF971  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_131:
0xB1CCA	0xE03D    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 145 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_010_017, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_010_017, _GPIO_PINMASK_0); break;
L_clicker_2_CEC1702__gpioInit_132:
; dir start address is: 4 (R1)
0xB1CCC	0x2901    CMP	R1, #1
0xB1CCE	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_133
; dir end address is: 4 (R1)
0xB1CD0	0xF2400101  MOVW	R1, #1
0xB1CD4	0x4825    LDR	R0, [PC, #148]
0xB1CD6	0xF7FFFA55  BL	_GPIO_Digital_Input+0
0xB1CDA	0xE004    B	L_clicker_2_CEC1702__gpioInit_134
L_clicker_2_CEC1702__gpioInit_133:
0xB1CDC	0xF2400101  MOVW	R1, #1
0xB1CE0	0x4822    LDR	R0, [PC, #136]
0xB1CE2	0xF7FFF963  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_134:
0xB1CE6	0xE02F    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 146 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_000_007, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORT_000_007, _GPIO_PINMASK_7); break;
L_clicker_2_CEC1702__gpioInit_135:
; dir start address is: 4 (R1)
0xB1CE8	0x2901    CMP	R1, #1
0xB1CEA	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_136
; dir end address is: 4 (R1)
0xB1CEC	0xF2400180  MOVW	R1, #128
0xB1CF0	0x481A    LDR	R0, [PC, #104]
0xB1CF2	0xF7FFFA47  BL	_GPIO_Digital_Input+0
0xB1CF6	0xE004    B	L_clicker_2_CEC1702__gpioInit_137
L_clicker_2_CEC1702__gpioInit_136:
0xB1CF8	0xF2400180  MOVW	R1, #128
0xB1CFC	0x4817    LDR	R0, [PC, #92]
0xB1CFE	0xF7FFF955  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_137:
0xB1D02	0xE021    B	L_clicker_2_CEC1702__gpioInit_11
;__c2_cec1702_gpio.c, 147 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_CEC1702__gpioInit_138:
0xB1D04	0x2001    MOVS	R0, #1
0xB1D06	0xE020    B	L_end__gpioInit_1
;__c2_cec1702_gpio.c, 148 :: 		}
L_clicker_2_CEC1702__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB1D08	0x2800    CMP	R0, #0
0xB1D0A	0xF43FAF53  BEQ	L_clicker_2_CEC1702__gpioInit_12
0xB1D0E	0x2801    CMP	R0, #1
0xB1D10	0xF43FAF5E  BEQ	L_clicker_2_CEC1702__gpioInit_15
0xB1D14	0x2802    CMP	R0, #2
0xB1D16	0xF43FAF69  BEQ	L_clicker_2_CEC1702__gpioInit_18
0xB1D1A	0x2803    CMP	R0, #3
0xB1D1C	0xF43FAF74  BEQ	L_clicker_2_CEC1702__gpioInit_111
0xB1D20	0x2804    CMP	R0, #4
0xB1D22	0xF43FAF7F  BEQ	L_clicker_2_CEC1702__gpioInit_114
0xB1D26	0x2805    CMP	R0, #5
0xB1D28	0xF43FAF8A  BEQ	L_clicker_2_CEC1702__gpioInit_117
0xB1D2C	0x2806    CMP	R0, #6
0xB1D2E	0xF43FAF95  BEQ	L_clicker_2_CEC1702__gpioInit_120
0xB1D32	0x2807    CMP	R0, #7
0xB1D34	0xD0A0    BEQ	L_clicker_2_CEC1702__gpioInit_123
0xB1D36	0x2808    CMP	R0, #8
0xB1D38	0xD0AC    BEQ	L_clicker_2_CEC1702__gpioInit_126
0xB1D3A	0x2809    CMP	R0, #9
0xB1D3C	0xD0B8    BEQ	L_clicker_2_CEC1702__gpioInit_129
0xB1D3E	0x280A    CMP	R0, #10
0xB1D40	0xD0C4    BEQ	L_clicker_2_CEC1702__gpioInit_132
0xB1D42	0x280B    CMP	R0, #11
0xB1D44	0xD0D0    BEQ	L_clicker_2_CEC1702__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0xB1D46	0xE7DD    B	L_clicker_2_CEC1702__gpioInit_138
L_clicker_2_CEC1702__gpioInit_11:
;__c2_cec1702_gpio.c, 149 :: 		return _MIKROBUS_OK;
0xB1D48	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_gpio.c, 150 :: 		}
L_end__gpioInit_1:
0xB1D4A	0xF8DDE000  LDR	LR, [SP, #0]
0xB1D4E	0xB001    ADD	SP, SP, #4
0xB1D50	0x4770    BX	LR
0xB1D52	0xBF00    NOP
0xB1D54	0x12004008  	GPIO_PORT_200_207+0
0xB1D58	0x10804008  	GPIO_PORT_040_047+0
0xB1D5C	0x10004008  	GPIO_PORT_000_007+0
0xB1D60	0x10604008  	GPIO_PORT_030_037+0
0xB1D64	0x11604008  	GPIO_PORT_130_137+0
0xB1D68	0x11004008  	GPIO_PORT_100_107+0
0xB1D6C	0x10204008  	GPIO_PORT_010_017+0
; end of clicker_2_CEC1702__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_CEC1702.c, 631 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0xB1184	0xB081    SUB	SP, SP, #4
0xB1186	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO_CEC1702.c, 633 :: 		
0xB118A	0x4A04    LDR	R2, [PC, #16]
0xB118C	0xB2C9    UXTB	R1, R1
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0xB118E	0xF7FFFC85  BL	_GPIO_Config+0
;__Lib_GPIO_CEC1702.c, 634 :: 		
L_end_GPIO_Digital_Input:
0xB1192	0xF8DDE000  LDR	LR, [SP, #0]
0xB1196	0xB001    ADD	SP, SP, #4
0xB1198	0x4770    BX	LR
0xB119A	0xBF00    NOP
0xB119C	0x04000010  	#1049600
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_CEC1702.c, 415 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0xB0A9C	0xB081    SUB	SP, SP, #4
0xB0A9E	0x4614    MOV	R4, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; config start address is: 16 (R4)
;__Lib_GPIO_CEC1702.c, 418 :: 		
;__Lib_GPIO_CEC1702.c, 419 :: 		
;__Lib_GPIO_CEC1702.c, 420 :: 		
;__Lib_GPIO_CEC1702.c, 428 :: 		
0xB0AA0	0x4B31    LDR	R3, [PC, #196]
0xB0AA2	0x4298    CMP	R0, R3
0xB0AA4	0xD803    BHI	L__GPIO_Config42
0xB0AA6	0x4B31    LDR	R3, [PC, #196]
0xB0AA8	0x4298    CMP	R0, R3
0xB0AAA	0xD300    BCC	L__GPIO_Config41
0xB0AAC	0xE000    B	L_GPIO_Config2
; port end address is: 0 (R0)
; pinMask end address is: 4 (R1)
; config end address is: 16 (R4)
L__GPIO_Config42:
L__GPIO_Config41:
;__Lib_GPIO_CEC1702.c, 429 :: 		
0xB0AAE	0xE058    B	L_end_GPIO_Config
;__Lib_GPIO_CEC1702.c, 430 :: 		
L_GPIO_Config2:
;__Lib_GPIO_CEC1702.c, 433 :: 		
; config start address is: 16 (R4)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0xB0AB0	0x4B2E    LDR	R3, [PC, #184]
0xB0AB2	0x1AC3    SUB	R3, R0, R3
0xB0AB4	0xF003031F  AND	R3, R3, #31
0xB0AB8	0xB103    CBZ	R3, L_GPIO_Config3
; port end address is: 0 (R0)
; pinMask end address is: 4 (R1)
; config end address is: 16 (R4)
;__Lib_GPIO_CEC1702.c, 434 :: 		
0xB0ABA	0xE052    B	L_end_GPIO_Config
;__Lib_GPIO_CEC1702.c, 435 :: 		
L_GPIO_Config3:
;__Lib_GPIO_CEC1702.c, 438 :: 		
; CtrlReg start address is: 24 (R6)
; config start address is: 16 (R4)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0xB0ABC	0x4606    MOV	R6, R0
;__Lib_GPIO_CEC1702.c, 439 :: 		
0xB0ABE	0xF50062A0  ADD	R2, R0, #1280
; port end address is: 0 (R0)
; CtrlReg2 start address is: 8 (R2)
;__Lib_GPIO_CEC1702.c, 442 :: 		
0xB0AC2	0xF64F73FF  MOVW	R3, #65535
0xB0AC6	0xEA040303  AND	R3, R4, R3, LSL #0
; ctrlConfig start address is: 0 (R0)
0xB0ACA	0x4618    MOV	R0, R3
;__Lib_GPIO_CEC1702.c, 443 :: 		
0xB0ACC	0x4B28    LDR	R3, [PC, #160]
0xB0ACE	0xEA040303  AND	R3, R4, R3, LSL #0
; config end address is: 16 (R4)
0xB0AD2	0x0C1B    LSRS	R3, R3, #16
; ctrl2config start address is: 12 (R3)
;__Lib_GPIO_CEC1702.c, 446 :: 		
; pinNum start address is: 32 (R8)
0xB0AD4	0xF2400800  MOVW	R8, #0
; pinMask end address is: 4 (R1)
; ctrlConfig end address is: 0 (R0)
; ctrl2config end address is: 12 (R3)
; pinNum end address is: 32 (R8)
0xB0AD8	0xB2CF    UXTB	R7, R1
0xB0ADA	0x4601    MOV	R1, R0
0xB0ADC	0x4618    MOV	R0, R3
L_GPIO_Config4:
; pinNum start address is: 32 (R8)
; pinMask start address is: 28 (R7)
; ctrlConfig start address is: 4 (R1)
; ctrl2config start address is: 0 (R0)
; ctrl2config start address is: 0 (R0)
; ctrl2config end address is: 0 (R0)
; ctrlConfig start address is: 4 (R1)
; ctrlConfig end address is: 4 (R1)
; CtrlReg2 start address is: 8 (R2)
; CtrlReg2 end address is: 8 (R2)
; CtrlReg start address is: 24 (R6)
; CtrlReg end address is: 24 (R6)
; pinMask start address is: 28 (R7)
; pinMask end address is: 28 (R7)
0xB0ADE	0xF1B80F08  CMP	R8, #8
0xB0AE2	0xD23E    BCS	L_GPIO_Config5
; ctrl2config end address is: 0 (R0)
; ctrlConfig end address is: 4 (R1)
; CtrlReg2 end address is: 8 (R2)
; CtrlReg end address is: 24 (R6)
; pinMask end address is: 28 (R7)
;__Lib_GPIO_CEC1702.c, 448 :: 		
; pinMask start address is: 28 (R7)
; CtrlReg start address is: 24 (R6)
; CtrlReg2 start address is: 8 (R2)
; ctrlConfig start address is: 4 (R1)
; ctrl2config start address is: 0 (R0)
0xB0AE4	0x2301    MOVS	R3, #1
0xB0AE6	0xB21B    SXTH	R3, R3
0xB0AE8	0xFA03F308  LSL	R3, R3, R8
0xB0AEC	0xB21B    SXTH	R3, R3
; pos start address is: 16 (R4)
0xB0AEE	0xB21C    SXTH	R4, R3
;__Lib_GPIO_CEC1702.c, 451 :: 		
0xB0AF0	0xEA070304  AND	R3, R7, R4, LSL #0
;__Lib_GPIO_CEC1702.c, 452 :: 		
0xB0AF4	0x42A3    CMP	R3, R4
0xB0AF6	0xD131    BNE	L_GPIO_Config7
; pos end address is: 16 (R4)
;__Lib_GPIO_CEC1702.c, 456 :: 		
0xB0AF8	0xF4015340  AND	R3, R1, #12288
0xB0AFC	0xB18B    CBZ	R3, L_GPIO_Config8
;__Lib_GPIO_CEC1702.c, 457 :: 		
0xB0AFE	0xEA4F0388  LSL	R3, R8, #2
0xB0B02	0x18F5    ADDS	R5, R6, R3
0xB0B04	0x682C    LDR	R4, [R5, #0]
0xB0B06	0xF46F5340  MVN	R3, #12288
0xB0B0A	0xEA040303  AND	R3, R4, R3, LSL #0
0xB0B0E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1702.c, 458 :: 		
0xB0B10	0xEA4F0388  LSL	R3, R8, #2
0xB0B14	0x18F5    ADDS	R5, R6, R3
0xB0B16	0xF4015440  AND	R4, R1, #12288
0xB0B1A	0x682B    LDR	R3, [R5, #0]
0xB0B1C	0x4323    ORRS	R3, R4
0xB0B1E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1702.c, 459 :: 		
0xB0B20	0xE01C    B	L_GPIO_Config9
L_GPIO_Config8:
;__Lib_GPIO_CEC1702.c, 460 :: 		
0xB0B22	0xEA4F0388  LSL	R3, R8, #2
0xB0B26	0x18F5    ADDS	R5, R6, R3
0xB0B28	0x682C    LDR	R4, [R5, #0]
0xB0B2A	0x4B11    LDR	R3, [PC, #68]
0xB0B2C	0xEA040303  AND	R3, R4, R3, LSL #0
0xB0B30	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1702.c, 461 :: 		
0xB0B32	0xEA4F0388  LSL	R3, R8, #2
0xB0B36	0x18F4    ADDS	R4, R6, R3
0xB0B38	0x6823    LDR	R3, [R4, #0]
0xB0B3A	0x430B    ORRS	R3, R1
0xB0B3C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_CEC1702.c, 462 :: 		
0xB0B3E	0xEA4F0388  LSL	R3, R8, #2
0xB0B42	0x18D5    ADDS	R5, R2, R3
0xB0B44	0x682C    LDR	R4, [R5, #0]
0xB0B46	0xF06F03FF  MVN	R3, #255
0xB0B4A	0xEA040303  AND	R3, R4, R3, LSL #0
0xB0B4E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_CEC1702.c, 463 :: 		
0xB0B50	0xEA4F0388  LSL	R3, R8, #2
0xB0B54	0x18D4    ADDS	R4, R2, R3
0xB0B56	0x6823    LDR	R3, [R4, #0]
0xB0B58	0x4303    ORRS	R3, R0
0xB0B5A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_CEC1702.c, 464 :: 		
L_GPIO_Config9:
;__Lib_GPIO_CEC1702.c, 465 :: 		
L_GPIO_Config7:
;__Lib_GPIO_CEC1702.c, 446 :: 		
0xB0B5C	0xF1080801  ADD	R8, R8, #1
;__Lib_GPIO_CEC1702.c, 466 :: 		
; ctrl2config end address is: 0 (R0)
; ctrlConfig end address is: 4 (R1)
; CtrlReg2 end address is: 8 (R2)
; CtrlReg end address is: 24 (R6)
; pinMask end address is: 28 (R7)
; pinNum end address is: 32 (R8)
0xB0B60	0xE7BD    B	L_GPIO_Config4
L_GPIO_Config5:
;__Lib_GPIO_CEC1702.c, 467 :: 		
L_end_GPIO_Config:
0xB0B62	0xB001    ADD	SP, SP, #4
0xB0B64	0x4770    BX	LR
0xB0B66	0xBF00    NOP
0xB0B68	0x12C04008  	#1074270912
0xB0B6C	0x10004008  	#1074270208
0xB0B70	0x0000FFFF  	#-65536
; end of _GPIO_Config
_GPIO_Digital_Output:
;__Lib_GPIO_CEC1702.c, 621 :: 		
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0xB0FAC	0xB081    SUB	SP, SP, #4
0xB0FAE	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO_CEC1702.c, 623 :: 		
0xB0FB2	0x4A04    LDR	R2, [PC, #16]
0xB0FB4	0xB2C9    UXTB	R1, R1
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0xB0FB6	0xF7FFFD71  BL	_GPIO_Config+0
;__Lib_GPIO_CEC1702.c, 624 :: 		
L_end_GPIO_Digital_Output:
0xB0FBA	0xF8DDE000  LDR	LR, [SP, #0]
0xB0FBE	0xB001    ADD	SP, SP, #4
0xB0FC0	0x4770    BX	LR
0xB0FC2	0xBF00    NOP
0xB0FC4	0x06000020  	#2098688
; end of _GPIO_Digital_Output
clicker_2_CEC1702__gpioInit_2:
;__c2_cec1702_gpio.c, 152 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB1524	0xB081    SUB	SP, SP, #4
0xB1526	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_cec1702_gpio.c, 154 :: 		switch( pin )
0xB152A	0xE0A9    B	L_clicker_2_CEC1702__gpioInit_239
; pin end address is: 0 (R0)
;__c2_cec1702_gpio.c, 156 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_200_207, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_200_207, _GPIO_PINMASK_1); break;
L_clicker_2_CEC1702__gpioInit_241:
0xB152C	0x2901    CMP	R1, #1
0xB152E	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_242
; dir end address is: 4 (R1)
0xB1530	0xF2400102  MOVW	R1, #2
0xB1534	0x4865    LDR	R0, [PC, #404]
0xB1536	0xF7FFFE25  BL	_GPIO_Digital_Input+0
0xB153A	0xE004    B	L_clicker_2_CEC1702__gpioInit_243
L_clicker_2_CEC1702__gpioInit_242:
0xB153C	0xF2400102  MOVW	R1, #2
0xB1540	0x4862    LDR	R0, [PC, #392]
0xB1542	0xF7FFFD33  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_243:
0xB1546	0xE0BB    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 157 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_040_047, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORT_040_047, _GPIO_PINMASK_7); break;
L_clicker_2_CEC1702__gpioInit_244:
; dir start address is: 4 (R1)
0xB1548	0x2901    CMP	R1, #1
0xB154A	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_245
; dir end address is: 4 (R1)
0xB154C	0xF2400180  MOVW	R1, #128
0xB1550	0x485F    LDR	R0, [PC, #380]
0xB1552	0xF7FFFE17  BL	_GPIO_Digital_Input+0
0xB1556	0xE004    B	L_clicker_2_CEC1702__gpioInit_246
L_clicker_2_CEC1702__gpioInit_245:
0xB1558	0xF2400180  MOVW	R1, #128
0xB155C	0x485C    LDR	R0, [PC, #368]
0xB155E	0xF7FFFD25  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_246:
0xB1562	0xE0AD    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 158 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_247:
; dir start address is: 4 (R1)
0xB1564	0x2901    CMP	R1, #1
0xB1566	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_248
; dir end address is: 4 (R1)
0xB1568	0xF2400120  MOVW	R1, #32
0xB156C	0x4859    LDR	R0, [PC, #356]
0xB156E	0xF7FFFE09  BL	_GPIO_Digital_Input+0
0xB1572	0xE004    B	L_clicker_2_CEC1702__gpioInit_249
L_clicker_2_CEC1702__gpioInit_248:
0xB1574	0xF2400120  MOVW	R1, #32
0xB1578	0x4856    LDR	R0, [PC, #344]
0xB157A	0xF7FFFD17  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_249:
0xB157E	0xE09F    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 159 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_250:
; dir start address is: 4 (R1)
0xB1580	0x2901    CMP	R1, #1
0xB1582	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_251
; dir end address is: 4 (R1)
0xB1584	0xF2400110  MOVW	R1, #16
0xB1588	0x4853    LDR	R0, [PC, #332]
0xB158A	0xF7FFFDFB  BL	_GPIO_Digital_Input+0
0xB158E	0xE004    B	L_clicker_2_CEC1702__gpioInit_252
L_clicker_2_CEC1702__gpioInit_251:
0xB1590	0xF2400110  MOVW	R1, #16
0xB1594	0x4850    LDR	R0, [PC, #320]
0xB1596	0xF7FFFD09  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_252:
0xB159A	0xE091    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 160 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_6); break;
L_clicker_2_CEC1702__gpioInit_253:
; dir start address is: 4 (R1)
0xB159C	0x2901    CMP	R1, #1
0xB159E	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_254
; dir end address is: 4 (R1)
0xB15A0	0xF2400140  MOVW	R1, #64
0xB15A4	0x484C    LDR	R0, [PC, #304]
0xB15A6	0xF7FFFDED  BL	_GPIO_Digital_Input+0
0xB15AA	0xE004    B	L_clicker_2_CEC1702__gpioInit_255
L_clicker_2_CEC1702__gpioInit_254:
0xB15AC	0xF2400140  MOVW	R1, #64
0xB15B0	0x4849    LDR	R0, [PC, #292]
0xB15B2	0xF7FFFCFB  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_255:
0xB15B6	0xE083    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 161 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_000_007, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_000_007, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_256:
; dir start address is: 4 (R1)
0xB15B8	0x2901    CMP	R1, #1
0xB15BA	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_257
; dir end address is: 4 (R1)
0xB15BC	0xF2400110  MOVW	R1, #16
0xB15C0	0x4846    LDR	R0, [PC, #280]
0xB15C2	0xF7FFFDDF  BL	_GPIO_Digital_Input+0
0xB15C6	0xE004    B	L_clicker_2_CEC1702__gpioInit_258
L_clicker_2_CEC1702__gpioInit_257:
0xB15C8	0xF2400110  MOVW	R1, #16
0xB15CC	0x4843    LDR	R0, [PC, #268]
0xB15CE	0xF7FFFCED  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_258:
0xB15D2	0xE075    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 162 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_000_007, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_000_007, _GPIO_PINMASK_2); break;
L_clicker_2_CEC1702__gpioInit_259:
; dir start address is: 4 (R1)
0xB15D4	0x2901    CMP	R1, #1
0xB15D6	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_260
; dir end address is: 4 (R1)
0xB15D8	0xF2400104  MOVW	R1, #4
0xB15DC	0x483F    LDR	R0, [PC, #252]
0xB15DE	0xF7FFFDD1  BL	_GPIO_Digital_Input+0
0xB15E2	0xE004    B	L_clicker_2_CEC1702__gpioInit_261
L_clicker_2_CEC1702__gpioInit_260:
0xB15E4	0xF2400104  MOVW	R1, #4
0xB15E8	0x483C    LDR	R0, [PC, #240]
0xB15EA	0xF7FFFCDF  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_261:
0xB15EE	0xE067    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 163 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_110_117, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_110_117, _GPIO_PINMASK_2); break;
L_clicker_2_CEC1702__gpioInit_262:
; dir start address is: 4 (R1)
0xB15F0	0x2901    CMP	R1, #1
0xB15F2	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_263
; dir end address is: 4 (R1)
0xB15F4	0xF2400104  MOVW	R1, #4
0xB15F8	0x4839    LDR	R0, [PC, #228]
0xB15FA	0xF7FFFDC3  BL	_GPIO_Digital_Input+0
0xB15FE	0xE004    B	L_clicker_2_CEC1702__gpioInit_264
L_clicker_2_CEC1702__gpioInit_263:
0xB1600	0xF2400104  MOVW	R1, #4
0xB1604	0x4836    LDR	R0, [PC, #216]
0xB1606	0xF7FFFCD1  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_264:
0xB160A	0xE059    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 164 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_265:
; dir start address is: 4 (R1)
0xB160C	0x2901    CMP	R1, #1
0xB160E	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_266
; dir end address is: 4 (R1)
0xB1610	0xF2400120  MOVW	R1, #32
0xB1614	0x4833    LDR	R0, [PC, #204]
0xB1616	0xF7FFFDB5  BL	_GPIO_Digital_Input+0
0xB161A	0xE004    B	L_clicker_2_CEC1702__gpioInit_267
L_clicker_2_CEC1702__gpioInit_266:
0xB161C	0xF2400120  MOVW	R1, #32
0xB1620	0x4830    LDR	R0, [PC, #192]
0xB1622	0xF7FFFCC3  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_267:
0xB1626	0xE04B    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 165 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_268:
; dir start address is: 4 (R1)
0xB1628	0x2901    CMP	R1, #1
0xB162A	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_269
; dir end address is: 4 (R1)
0xB162C	0xF2400110  MOVW	R1, #16
0xB1630	0x482C    LDR	R0, [PC, #176]
0xB1632	0xF7FFFDA7  BL	_GPIO_Digital_Input+0
0xB1636	0xE004    B	L_clicker_2_CEC1702__gpioInit_270
L_clicker_2_CEC1702__gpioInit_269:
0xB1638	0xF2400110  MOVW	R1, #16
0xB163C	0x4829    LDR	R0, [PC, #164]
0xB163E	0xF7FFFCB5  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_270:
0xB1642	0xE03D    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 166 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_010_017, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_010_017, _GPIO_PINMASK_0); break;
L_clicker_2_CEC1702__gpioInit_271:
; dir start address is: 4 (R1)
0xB1644	0x2901    CMP	R1, #1
0xB1646	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_272
; dir end address is: 4 (R1)
0xB1648	0xF2400101  MOVW	R1, #1
0xB164C	0x4826    LDR	R0, [PC, #152]
0xB164E	0xF7FFFD99  BL	_GPIO_Digital_Input+0
0xB1652	0xE004    B	L_clicker_2_CEC1702__gpioInit_273
L_clicker_2_CEC1702__gpioInit_272:
0xB1654	0xF2400101  MOVW	R1, #1
0xB1658	0x4823    LDR	R0, [PC, #140]
0xB165A	0xF7FFFCA7  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_273:
0xB165E	0xE02F    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 167 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_000_007, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORT_000_007, _GPIO_PINMASK_7); break;
L_clicker_2_CEC1702__gpioInit_274:
; dir start address is: 4 (R1)
0xB1660	0x2901    CMP	R1, #1
0xB1662	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_275
; dir end address is: 4 (R1)
0xB1664	0xF2400180  MOVW	R1, #128
0xB1668	0x481C    LDR	R0, [PC, #112]
0xB166A	0xF7FFFD8B  BL	_GPIO_Digital_Input+0
0xB166E	0xE004    B	L_clicker_2_CEC1702__gpioInit_276
L_clicker_2_CEC1702__gpioInit_275:
0xB1670	0xF2400180  MOVW	R1, #128
0xB1674	0x4819    LDR	R0, [PC, #100]
0xB1676	0xF7FFFC99  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_276:
0xB167A	0xE021    B	L_clicker_2_CEC1702__gpioInit_240
;__c2_cec1702_gpio.c, 168 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_CEC1702__gpioInit_277:
0xB167C	0x2001    MOVS	R0, #1
0xB167E	0xE020    B	L_end__gpioInit_2
;__c2_cec1702_gpio.c, 169 :: 		}
L_clicker_2_CEC1702__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB1680	0x2800    CMP	R0, #0
0xB1682	0xF43FAF53  BEQ	L_clicker_2_CEC1702__gpioInit_241
0xB1686	0x2801    CMP	R0, #1
0xB1688	0xF43FAF5E  BEQ	L_clicker_2_CEC1702__gpioInit_244
0xB168C	0x2802    CMP	R0, #2
0xB168E	0xF43FAF69  BEQ	L_clicker_2_CEC1702__gpioInit_247
0xB1692	0x2803    CMP	R0, #3
0xB1694	0xF43FAF74  BEQ	L_clicker_2_CEC1702__gpioInit_250
0xB1698	0x2804    CMP	R0, #4
0xB169A	0xF43FAF7F  BEQ	L_clicker_2_CEC1702__gpioInit_253
0xB169E	0x2805    CMP	R0, #5
0xB16A0	0xF43FAF8A  BEQ	L_clicker_2_CEC1702__gpioInit_256
0xB16A4	0x2806    CMP	R0, #6
0xB16A6	0xF43FAF95  BEQ	L_clicker_2_CEC1702__gpioInit_259
0xB16AA	0x2807    CMP	R0, #7
0xB16AC	0xD0A0    BEQ	L_clicker_2_CEC1702__gpioInit_262
0xB16AE	0x2808    CMP	R0, #8
0xB16B0	0xD0AC    BEQ	L_clicker_2_CEC1702__gpioInit_265
0xB16B2	0x2809    CMP	R0, #9
0xB16B4	0xD0B8    BEQ	L_clicker_2_CEC1702__gpioInit_268
0xB16B6	0x280A    CMP	R0, #10
0xB16B8	0xD0C4    BEQ	L_clicker_2_CEC1702__gpioInit_271
0xB16BA	0x280B    CMP	R0, #11
0xB16BC	0xD0D0    BEQ	L_clicker_2_CEC1702__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0xB16BE	0xE7DD    B	L_clicker_2_CEC1702__gpioInit_277
L_clicker_2_CEC1702__gpioInit_240:
;__c2_cec1702_gpio.c, 170 :: 		return _MIKROBUS_OK;
0xB16C0	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_gpio.c, 171 :: 		}
L_end__gpioInit_2:
0xB16C2	0xF8DDE000  LDR	LR, [SP, #0]
0xB16C6	0xB001    ADD	SP, SP, #4
0xB16C8	0x4770    BX	LR
0xB16CA	0xBF00    NOP
0xB16CC	0x12004008  	GPIO_PORT_200_207+0
0xB16D0	0x10804008  	GPIO_PORT_040_047+0
0xB16D4	0x11C04008  	GPIO_PORT_160_167+0
0xB16D8	0x10604008  	GPIO_PORT_030_037+0
0xB16DC	0x10004008  	GPIO_PORT_000_007+0
0xB16E0	0x11204008  	GPIO_PORT_110_117+0
0xB16E4	0x11004008  	GPIO_PORT_100_107+0
0xB16E8	0x10204008  	GPIO_PORT_010_017+0
; end of clicker_2_CEC1702__gpioInit_2
clicker_2_CEC1702__gpioInit_3:
;__c2_cec1702_gpio.c, 174 :: 		static T_mikrobus_ret _gpioInit_3(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB1360	0xB081    SUB	SP, SP, #4
0xB1362	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_cec1702_gpio.c, 176 :: 		switch( pin )
0xB1366	0xE0A9    B	L_clicker_2_CEC1702__gpioInit_378
; pin end address is: 0 (R0)
;__c2_cec1702_gpio.c, 178 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_200_207, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_200_207, _GPIO_PINMASK_3); break;
L_clicker_2_CEC1702__gpioInit_380:
0xB1368	0x2901    CMP	R1, #1
0xB136A	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_381
; dir end address is: 4 (R1)
0xB136C	0xF2400108  MOVW	R1, #8
0xB1370	0x4865    LDR	R0, [PC, #404]
0xB1372	0xF7FFFF07  BL	_GPIO_Digital_Input+0
0xB1376	0xE004    B	L_clicker_2_CEC1702__gpioInit_382
L_clicker_2_CEC1702__gpioInit_381:
0xB1378	0xF2400108  MOVW	R1, #8
0xB137C	0x4862    LDR	R0, [PC, #392]
0xB137E	0xF7FFFE15  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_382:
0xB1382	0xE0BB    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 179 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_160_167, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_160_167, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_383:
; dir start address is: 4 (R1)
0xB1384	0x2901    CMP	R1, #1
0xB1386	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_384
; dir end address is: 4 (R1)
0xB1388	0xF2400120  MOVW	R1, #32
0xB138C	0x485F    LDR	R0, [PC, #380]
0xB138E	0xF7FFFEF9  BL	_GPIO_Digital_Input+0
0xB1392	0xE004    B	L_clicker_2_CEC1702__gpioInit_385
L_clicker_2_CEC1702__gpioInit_384:
0xB1394	0xF2400120  MOVW	R1, #32
0xB1398	0x485C    LDR	R0, [PC, #368]
0xB139A	0xF7FFFE07  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_385:
0xB139E	0xE0AD    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 180 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_050_057, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_050_057, _GPIO_PINMASK_0); break;
L_clicker_2_CEC1702__gpioInit_386:
; dir start address is: 4 (R1)
0xB13A0	0x2901    CMP	R1, #1
0xB13A2	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_387
; dir end address is: 4 (R1)
0xB13A4	0xF2400101  MOVW	R1, #1
0xB13A8	0x4859    LDR	R0, [PC, #356]
0xB13AA	0xF7FFFEEB  BL	_GPIO_Digital_Input+0
0xB13AE	0xE004    B	L_clicker_2_CEC1702__gpioInit_388
L_clicker_2_CEC1702__gpioInit_387:
0xB13B0	0xF2400101  MOVW	R1, #1
0xB13B4	0x4856    LDR	R0, [PC, #344]
0xB13B6	0xF7FFFDF9  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_388:
0xB13BA	0xE09F    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 181 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_389:
; dir start address is: 4 (R1)
0xB13BC	0x2901    CMP	R1, #1
0xB13BE	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_390
; dir end address is: 4 (R1)
0xB13C0	0xF2400120  MOVW	R1, #32
0xB13C4	0x4853    LDR	R0, [PC, #332]
0xB13C6	0xF7FFFEDD  BL	_GPIO_Digital_Input+0
0xB13CA	0xE004    B	L_clicker_2_CEC1702__gpioInit_391
L_clicker_2_CEC1702__gpioInit_390:
0xB13CC	0xF2400120  MOVW	R1, #32
0xB13D0	0x4850    LDR	R0, [PC, #320]
0xB13D2	0xF7FFFDEB  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_391:
0xB13D6	0xE091    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 182 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_2); break;
L_clicker_2_CEC1702__gpioInit_392:
; dir start address is: 4 (R1)
0xB13D8	0x2901    CMP	R1, #1
0xB13DA	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_393
; dir end address is: 4 (R1)
0xB13DC	0xF2400104  MOVW	R1, #4
0xB13E0	0x484C    LDR	R0, [PC, #304]
0xB13E2	0xF7FFFECF  BL	_GPIO_Digital_Input+0
0xB13E6	0xE004    B	L_clicker_2_CEC1702__gpioInit_394
L_clicker_2_CEC1702__gpioInit_393:
0xB13E8	0xF2400104  MOVW	R1, #4
0xB13EC	0x4849    LDR	R0, [PC, #292]
0xB13EE	0xF7FFFDDD  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_394:
0xB13F2	0xE083    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 183 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_1); break;
L_clicker_2_CEC1702__gpioInit_395:
; dir start address is: 4 (R1)
0xB13F4	0x2901    CMP	R1, #1
0xB13F6	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_396
; dir end address is: 4 (R1)
0xB13F8	0xF2400102  MOVW	R1, #2
0xB13FC	0x4845    LDR	R0, [PC, #276]
0xB13FE	0xF7FFFEC1  BL	_GPIO_Digital_Input+0
0xB1402	0xE004    B	L_clicker_2_CEC1702__gpioInit_397
L_clicker_2_CEC1702__gpioInit_396:
0xB1404	0xF2400102  MOVW	R1, #2
0xB1408	0x4842    LDR	R0, [PC, #264]
0xB140A	0xF7FFFDCF  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_397:
0xB140E	0xE075    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 184 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_050_057, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORT_050_057, _GPIO_PINMASK_3); break;
L_clicker_2_CEC1702__gpioInit_398:
; dir start address is: 4 (R1)
0xB1410	0x2901    CMP	R1, #1
0xB1412	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_399
; dir end address is: 4 (R1)
0xB1414	0xF2400108  MOVW	R1, #8
0xB1418	0x483D    LDR	R0, [PC, #244]
0xB141A	0xF7FFFEB3  BL	_GPIO_Digital_Input+0
0xB141E	0xE004    B	L_clicker_2_CEC1702__gpioInit_3100
L_clicker_2_CEC1702__gpioInit_399:
0xB1420	0xF2400108  MOVW	R1, #8
0xB1424	0x483A    LDR	R0, [PC, #232]
0xB1426	0xF7FFFDC1  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_3100:
0xB142A	0xE067    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 185 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_030_037, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORT_030_037, _GPIO_PINMASK_0); break;
L_clicker_2_CEC1702__gpioInit_3101:
; dir start address is: 4 (R1)
0xB142C	0x2901    CMP	R1, #1
0xB142E	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_3102
; dir end address is: 4 (R1)
0xB1430	0xF2400101  MOVW	R1, #1
0xB1434	0x4838    LDR	R0, [PC, #224]
0xB1436	0xF7FFFEA5  BL	_GPIO_Digital_Input+0
0xB143A	0xE004    B	L_clicker_2_CEC1702__gpioInit_3103
L_clicker_2_CEC1702__gpioInit_3102:
0xB143C	0xF2400101  MOVW	R1, #1
0xB1440	0x4835    LDR	R0, [PC, #212]
0xB1442	0xF7FFFDB3  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_3103:
0xB1446	0xE059    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 186 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_3104:
; dir start address is: 4 (R1)
0xB1448	0x2901    CMP	R1, #1
0xB144A	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_3105
; dir end address is: 4 (R1)
0xB144C	0xF2400120  MOVW	R1, #32
0xB1450	0x4832    LDR	R0, [PC, #200]
0xB1452	0xF7FFFE97  BL	_GPIO_Digital_Input+0
0xB1456	0xE004    B	L_clicker_2_CEC1702__gpioInit_3106
L_clicker_2_CEC1702__gpioInit_3105:
0xB1458	0xF2400120  MOVW	R1, #32
0xB145C	0x482F    LDR	R0, [PC, #188]
0xB145E	0xF7FFFDA5  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_3106:
0xB1462	0xE04B    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 187 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_3107:
; dir start address is: 4 (R1)
0xB1464	0x2901    CMP	R1, #1
0xB1466	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_3108
; dir end address is: 4 (R1)
0xB1468	0xF2400110  MOVW	R1, #16
0xB146C	0x482B    LDR	R0, [PC, #172]
0xB146E	0xF7FFFE89  BL	_GPIO_Digital_Input+0
0xB1472	0xE004    B	L_clicker_2_CEC1702__gpioInit_3109
L_clicker_2_CEC1702__gpioInit_3108:
0xB1474	0xF2400110  MOVW	R1, #16
0xB1478	0x4828    LDR	R0, [PC, #160]
0xB147A	0xF7FFFD97  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_3109:
0xB147E	0xE03D    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 188 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_150_157, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_150_157, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_3110:
; dir start address is: 4 (R1)
0xB1480	0x2901    CMP	R1, #1
0xB1482	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_3111
; dir end address is: 4 (R1)
0xB1484	0xF2400120  MOVW	R1, #32
0xB1488	0x4825    LDR	R0, [PC, #148]
0xB148A	0xF7FFFE7B  BL	_GPIO_Digital_Input+0
0xB148E	0xE004    B	L_clicker_2_CEC1702__gpioInit_3112
L_clicker_2_CEC1702__gpioInit_3111:
0xB1490	0xF2400120  MOVW	R1, #32
0xB1494	0x4822    LDR	R0, [PC, #136]
0xB1496	0xF7FFFD89  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_3112:
0xB149A	0xE02F    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 189 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_150_157, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_150_157, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_3113:
; dir start address is: 4 (R1)
0xB149C	0x2901    CMP	R1, #1
0xB149E	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_3114
; dir end address is: 4 (R1)
0xB14A0	0xF2400110  MOVW	R1, #16
0xB14A4	0x481E    LDR	R0, [PC, #120]
0xB14A6	0xF7FFFE6D  BL	_GPIO_Digital_Input+0
0xB14AA	0xE004    B	L_clicker_2_CEC1702__gpioInit_3115
L_clicker_2_CEC1702__gpioInit_3114:
0xB14AC	0xF2400110  MOVW	R1, #16
0xB14B0	0x481B    LDR	R0, [PC, #108]
0xB14B2	0xF7FFFD7B  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_3115:
0xB14B6	0xE021    B	L_clicker_2_CEC1702__gpioInit_379
;__c2_cec1702_gpio.c, 190 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_CEC1702__gpioInit_3116:
0xB14B8	0x2001    MOVS	R0, #1
0xB14BA	0xE020    B	L_end__gpioInit_3
;__c2_cec1702_gpio.c, 191 :: 		}
L_clicker_2_CEC1702__gpioInit_378:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB14BC	0x2800    CMP	R0, #0
0xB14BE	0xF43FAF53  BEQ	L_clicker_2_CEC1702__gpioInit_380
0xB14C2	0x2801    CMP	R0, #1
0xB14C4	0xF43FAF5E  BEQ	L_clicker_2_CEC1702__gpioInit_383
0xB14C8	0x2802    CMP	R0, #2
0xB14CA	0xF43FAF69  BEQ	L_clicker_2_CEC1702__gpioInit_386
0xB14CE	0x2803    CMP	R0, #3
0xB14D0	0xF43FAF74  BEQ	L_clicker_2_CEC1702__gpioInit_389
0xB14D4	0x2804    CMP	R0, #4
0xB14D6	0xF43FAF7F  BEQ	L_clicker_2_CEC1702__gpioInit_392
0xB14DA	0x2805    CMP	R0, #5
0xB14DC	0xF43FAF8A  BEQ	L_clicker_2_CEC1702__gpioInit_395
0xB14E0	0x2806    CMP	R0, #6
0xB14E2	0xF43FAF95  BEQ	L_clicker_2_CEC1702__gpioInit_398
0xB14E6	0x2807    CMP	R0, #7
0xB14E8	0xD0A0    BEQ	L_clicker_2_CEC1702__gpioInit_3101
0xB14EA	0x2808    CMP	R0, #8
0xB14EC	0xD0AC    BEQ	L_clicker_2_CEC1702__gpioInit_3104
0xB14EE	0x2809    CMP	R0, #9
0xB14F0	0xD0B8    BEQ	L_clicker_2_CEC1702__gpioInit_3107
0xB14F2	0x280A    CMP	R0, #10
0xB14F4	0xD0C4    BEQ	L_clicker_2_CEC1702__gpioInit_3110
0xB14F6	0x280B    CMP	R0, #11
0xB14F8	0xD0D0    BEQ	L_clicker_2_CEC1702__gpioInit_3113
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0xB14FA	0xE7DD    B	L_clicker_2_CEC1702__gpioInit_3116
L_clicker_2_CEC1702__gpioInit_379:
;__c2_cec1702_gpio.c, 192 :: 		return _MIKROBUS_OK;
0xB14FC	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_gpio.c, 193 :: 		}
L_end__gpioInit_3:
0xB14FE	0xF8DDE000  LDR	LR, [SP, #0]
0xB1502	0xB001    ADD	SP, SP, #4
0xB1504	0x4770    BX	LR
0xB1506	0xBF00    NOP
0xB1508	0x12004008  	GPIO_PORT_200_207+0
0xB150C	0x11C04008  	GPIO_PORT_160_167+0
0xB1510	0x10A04008  	GPIO_PORT_050_057+0
0xB1514	0x11404008  	GPIO_PORT_120_127+0
0xB1518	0x10604008  	GPIO_PORT_030_037+0
0xB151C	0x11004008  	GPIO_PORT_100_107+0
0xB1520	0x11A04008  	GPIO_PORT_150_157+0
; end of clicker_2_CEC1702__gpioInit_3
clicker_2_CEC1702__gpioInit_4:
;__c2_cec1702_gpio.c, 196 :: 		static T_mikrobus_ret _gpioInit_4(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB17E0	0xB081    SUB	SP, SP, #4
0xB17E2	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__c2_cec1702_gpio.c, 198 :: 		switch( pin )
0xB17E6	0xE0A9    B	L_clicker_2_CEC1702__gpioInit_4117
; pin end address is: 0 (R0)
;__c2_cec1702_gpio.c, 200 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_7); break;
L_clicker_2_CEC1702__gpioInit_4119:
0xB17E8	0x2901    CMP	R1, #1
0xB17EA	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4120
; dir end address is: 4 (R1)
0xB17EC	0xF2400180  MOVW	R1, #128
0xB17F0	0x4865    LDR	R0, [PC, #404]
0xB17F2	0xF7FFFCC7  BL	_GPIO_Digital_Input+0
0xB17F6	0xE004    B	L_clicker_2_CEC1702__gpioInit_4121
L_clicker_2_CEC1702__gpioInit_4120:
0xB17F8	0xF2400180  MOVW	R1, #128
0xB17FC	0x4862    LDR	R0, [PC, #392]
0xB17FE	0xF7FFFBD5  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4121:
0xB1802	0xE0BB    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 201 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_150_157, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_150_157, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_4122:
; dir start address is: 4 (R1)
0xB1804	0x2901    CMP	R1, #1
0xB1806	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4123
; dir end address is: 4 (R1)
0xB1808	0xF2400110  MOVW	R1, #16
0xB180C	0x485F    LDR	R0, [PC, #380]
0xB180E	0xF7FFFCB9  BL	_GPIO_Digital_Input+0
0xB1812	0xE004    B	L_clicker_2_CEC1702__gpioInit_4124
L_clicker_2_CEC1702__gpioInit_4123:
0xB1814	0xF2400110  MOVW	R1, #16
0xB1818	0x485C    LDR	R0, [PC, #368]
0xB181A	0xF7FFFBC7  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4124:
0xB181E	0xE0AD    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 202 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_040_047, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORT_040_047, _GPIO_PINMASK_7); break;
L_clicker_2_CEC1702__gpioInit_4125:
; dir start address is: 4 (R1)
0xB1820	0x2901    CMP	R1, #1
0xB1822	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4126
; dir end address is: 4 (R1)
0xB1824	0xF2400180  MOVW	R1, #128
0xB1828	0x4859    LDR	R0, [PC, #356]
0xB182A	0xF7FFFCAB  BL	_GPIO_Digital_Input+0
0xB182E	0xE004    B	L_clicker_2_CEC1702__gpioInit_4127
L_clicker_2_CEC1702__gpioInit_4126:
0xB1830	0xF2400180  MOVW	R1, #128
0xB1834	0x4856    LDR	R0, [PC, #344]
0xB1836	0xF7FFFBB9  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4127:
0xB183A	0xE09F    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 203 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_4128:
; dir start address is: 4 (R1)
0xB183C	0x2901    CMP	R1, #1
0xB183E	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4129
; dir end address is: 4 (R1)
0xB1840	0xF2400120  MOVW	R1, #32
0xB1844	0x4853    LDR	R0, [PC, #332]
0xB1846	0xF7FFFC9D  BL	_GPIO_Digital_Input+0
0xB184A	0xE004    B	L_clicker_2_CEC1702__gpioInit_4130
L_clicker_2_CEC1702__gpioInit_4129:
0xB184C	0xF2400120  MOVW	R1, #32
0xB1850	0x4850    LDR	R0, [PC, #320]
0xB1852	0xF7FFFBAB  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4130:
0xB1856	0xE091    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 204 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_2); break;
L_clicker_2_CEC1702__gpioInit_4131:
; dir start address is: 4 (R1)
0xB1858	0x2901    CMP	R1, #1
0xB185A	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4132
; dir end address is: 4 (R1)
0xB185C	0xF2400104  MOVW	R1, #4
0xB1860	0x484C    LDR	R0, [PC, #304]
0xB1862	0xF7FFFC8F  BL	_GPIO_Digital_Input+0
0xB1866	0xE004    B	L_clicker_2_CEC1702__gpioInit_4133
L_clicker_2_CEC1702__gpioInit_4132:
0xB1868	0xF2400104  MOVW	R1, #4
0xB186C	0x4849    LDR	R0, [PC, #292]
0xB186E	0xF7FFFB9D  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4133:
0xB1872	0xE083    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 205 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_120_127, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORT_120_127, _GPIO_PINMASK_1); break;
L_clicker_2_CEC1702__gpioInit_4134:
; dir start address is: 4 (R1)
0xB1874	0x2901    CMP	R1, #1
0xB1876	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4135
; dir end address is: 4 (R1)
0xB1878	0xF2400102  MOVW	R1, #2
0xB187C	0x4845    LDR	R0, [PC, #276]
0xB187E	0xF7FFFC81  BL	_GPIO_Digital_Input+0
0xB1882	0xE004    B	L_clicker_2_CEC1702__gpioInit_4136
L_clicker_2_CEC1702__gpioInit_4135:
0xB1884	0xF2400102  MOVW	R1, #2
0xB1888	0x4842    LDR	R0, [PC, #264]
0xB188A	0xF7FFFB8F  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4136:
0xB188E	0xE075    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 206 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_050_057, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_050_057, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_4137:
; dir start address is: 4 (R1)
0xB1890	0x2901    CMP	R1, #1
0xB1892	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4138
; dir end address is: 4 (R1)
0xB1894	0xF2400110  MOVW	R1, #16
0xB1898	0x483F    LDR	R0, [PC, #252]
0xB189A	0xF7FFFC73  BL	_GPIO_Digital_Input+0
0xB189E	0xE004    B	L_clicker_2_CEC1702__gpioInit_4139
L_clicker_2_CEC1702__gpioInit_4138:
0xB18A0	0xF2400110  MOVW	R1, #16
0xB18A4	0x483C    LDR	R0, [PC, #240]
0xB18A6	0xF7FFFB81  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4139:
0xB18AA	0xE067    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 207 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_110_117, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORT_110_117, _GPIO_PINMASK_2); break;
L_clicker_2_CEC1702__gpioInit_4140:
; dir start address is: 4 (R1)
0xB18AC	0x2901    CMP	R1, #1
0xB18AE	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4141
; dir end address is: 4 (R1)
0xB18B0	0xF2400104  MOVW	R1, #4
0xB18B4	0x4839    LDR	R0, [PC, #228]
0xB18B6	0xF7FFFC65  BL	_GPIO_Digital_Input+0
0xB18BA	0xE004    B	L_clicker_2_CEC1702__gpioInit_4142
L_clicker_2_CEC1702__gpioInit_4141:
0xB18BC	0xF2400104  MOVW	R1, #4
0xB18C0	0x4836    LDR	R0, [PC, #216]
0xB18C2	0xF7FFFB73  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4142:
0xB18C6	0xE059    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 208 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_4143:
; dir start address is: 4 (R1)
0xB18C8	0x2901    CMP	R1, #1
0xB18CA	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4144
; dir end address is: 4 (R1)
0xB18CC	0xF2400120  MOVW	R1, #32
0xB18D0	0x482D    LDR	R0, [PC, #180]
0xB18D2	0xF7FFFC57  BL	_GPIO_Digital_Input+0
0xB18D6	0xE004    B	L_clicker_2_CEC1702__gpioInit_4145
L_clicker_2_CEC1702__gpioInit_4144:
0xB18D8	0xF2400120  MOVW	R1, #32
0xB18DC	0x482A    LDR	R0, [PC, #168]
0xB18DE	0xF7FFFB65  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4145:
0xB18E2	0xE04B    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 209 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_100_107, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_100_107, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_4146:
; dir start address is: 4 (R1)
0xB18E4	0x2901    CMP	R1, #1
0xB18E6	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4147
; dir end address is: 4 (R1)
0xB18E8	0xF2400110  MOVW	R1, #16
0xB18EC	0x4826    LDR	R0, [PC, #152]
0xB18EE	0xF7FFFC49  BL	_GPIO_Digital_Input+0
0xB18F2	0xE004    B	L_clicker_2_CEC1702__gpioInit_4148
L_clicker_2_CEC1702__gpioInit_4147:
0xB18F4	0xF2400110  MOVW	R1, #16
0xB18F8	0x4823    LDR	R0, [PC, #140]
0xB18FA	0xF7FFFB57  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4148:
0xB18FE	0xE03D    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 210 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_150_157, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORT_150_157, _GPIO_PINMASK_5); break;
L_clicker_2_CEC1702__gpioInit_4149:
; dir start address is: 4 (R1)
0xB1900	0x2901    CMP	R1, #1
0xB1902	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4150
; dir end address is: 4 (R1)
0xB1904	0xF2400120  MOVW	R1, #32
0xB1908	0x4820    LDR	R0, [PC, #128]
0xB190A	0xF7FFFC3B  BL	_GPIO_Digital_Input+0
0xB190E	0xE004    B	L_clicker_2_CEC1702__gpioInit_4151
L_clicker_2_CEC1702__gpioInit_4150:
0xB1910	0xF2400120  MOVW	R1, #32
0xB1914	0x481D    LDR	R0, [PC, #116]
0xB1916	0xF7FFFB49  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4151:
0xB191A	0xE02F    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 211 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORT_150_157, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORT_150_157, _GPIO_PINMASK_4); break;
L_clicker_2_CEC1702__gpioInit_4152:
; dir start address is: 4 (R1)
0xB191C	0x2901    CMP	R1, #1
0xB191E	0xD105    BNE	L_clicker_2_CEC1702__gpioInit_4153
; dir end address is: 4 (R1)
0xB1920	0xF2400110  MOVW	R1, #16
0xB1924	0x4819    LDR	R0, [PC, #100]
0xB1926	0xF7FFFC2D  BL	_GPIO_Digital_Input+0
0xB192A	0xE004    B	L_clicker_2_CEC1702__gpioInit_4154
L_clicker_2_CEC1702__gpioInit_4153:
0xB192C	0xF2400110  MOVW	R1, #16
0xB1930	0x4816    LDR	R0, [PC, #88]
0xB1932	0xF7FFFB3B  BL	_GPIO_Digital_Output+0
L_clicker_2_CEC1702__gpioInit_4154:
0xB1936	0xE021    B	L_clicker_2_CEC1702__gpioInit_4118
;__c2_cec1702_gpio.c, 212 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_clicker_2_CEC1702__gpioInit_4155:
0xB1938	0x2001    MOVS	R0, #1
0xB193A	0xE020    B	L_end__gpioInit_4
;__c2_cec1702_gpio.c, 213 :: 		}
L_clicker_2_CEC1702__gpioInit_4117:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0xB193C	0x2800    CMP	R0, #0
0xB193E	0xF43FAF53  BEQ	L_clicker_2_CEC1702__gpioInit_4119
0xB1942	0x2801    CMP	R0, #1
0xB1944	0xF43FAF5E  BEQ	L_clicker_2_CEC1702__gpioInit_4122
0xB1948	0x2802    CMP	R0, #2
0xB194A	0xF43FAF69  BEQ	L_clicker_2_CEC1702__gpioInit_4125
0xB194E	0x2803    CMP	R0, #3
0xB1950	0xF43FAF74  BEQ	L_clicker_2_CEC1702__gpioInit_4128
0xB1954	0x2804    CMP	R0, #4
0xB1956	0xF43FAF7F  BEQ	L_clicker_2_CEC1702__gpioInit_4131
0xB195A	0x2805    CMP	R0, #5
0xB195C	0xF43FAF8A  BEQ	L_clicker_2_CEC1702__gpioInit_4134
0xB1960	0x2806    CMP	R0, #6
0xB1962	0xF43FAF95  BEQ	L_clicker_2_CEC1702__gpioInit_4137
0xB1966	0x2807    CMP	R0, #7
0xB1968	0xD0A0    BEQ	L_clicker_2_CEC1702__gpioInit_4140
0xB196A	0x2808    CMP	R0, #8
0xB196C	0xD0AC    BEQ	L_clicker_2_CEC1702__gpioInit_4143
0xB196E	0x2809    CMP	R0, #9
0xB1970	0xD0B8    BEQ	L_clicker_2_CEC1702__gpioInit_4146
0xB1972	0x280A    CMP	R0, #10
0xB1974	0xD0C4    BEQ	L_clicker_2_CEC1702__gpioInit_4149
0xB1976	0x280B    CMP	R0, #11
0xB1978	0xD0D0    BEQ	L_clicker_2_CEC1702__gpioInit_4152
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0xB197A	0xE7DD    B	L_clicker_2_CEC1702__gpioInit_4155
L_clicker_2_CEC1702__gpioInit_4118:
;__c2_cec1702_gpio.c, 214 :: 		return _MIKROBUS_OK;
0xB197C	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_gpio.c, 215 :: 		}
L_end__gpioInit_4:
0xB197E	0xF8DDE000  LDR	LR, [SP, #0]
0xB1982	0xB001    ADD	SP, SP, #4
0xB1984	0x4770    BX	LR
0xB1986	0xBF00    NOP
0xB1988	0x11004008  	GPIO_PORT_100_107+0
0xB198C	0x11A04008  	GPIO_PORT_150_157+0
0xB1990	0x10804008  	GPIO_PORT_040_047+0
0xB1994	0x11404008  	GPIO_PORT_120_127+0
0xB1998	0x10A04008  	GPIO_PORT_050_057+0
0xB199C	0x11204008  	GPIO_PORT_110_117+0
; end of clicker_2_CEC1702__gpioInit_4
_mikrobus_spiInit:
;clicker_2_CEC1702.c, 191 :: 		T_mikrobus_ret mikrobus_spiInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0xB1FC8	0xB081    SUB	SP, SP, #4
0xB1FCA	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;clicker_2_CEC1702.c, 193 :: 		switch( bus )
0xB1FCE	0xE011    B	L_mikrobus_spiInit167
; bus end address is: 0 (R0)
;clicker_2_CEC1702.c, 196 :: 		case _MIKROBUS1 : return _spiInit_1( cfg );
L_mikrobus_spiInit169:
0xB1FD0	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xB1FD2	0xF7FFFB97  BL	clicker_2_CEC1702__spiInit_1+0
0xB1FD6	0xE016    B	L_end_mikrobus_spiInit
;clicker_2_CEC1702.c, 199 :: 		case _MIKROBUS2 : return _spiInit_2( cfg );
L_mikrobus_spiInit170:
; cfg start address is: 4 (R1)
0xB1FD8	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xB1FDA	0xF7FFF9AD  BL	clicker_2_CEC1702__spiInit_2+0
0xB1FDE	0xE012    B	L_end_mikrobus_spiInit
;clicker_2_CEC1702.c, 202 :: 		case _MIKROBUS3 : return _spiInit_3( cfg );
L_mikrobus_spiInit171:
; cfg start address is: 4 (R1)
0xB1FE0	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xB1FE2	0xF7FFF9A7  BL	clicker_2_CEC1702__spiInit_3+0
0xB1FE6	0xE00E    B	L_end_mikrobus_spiInit
;clicker_2_CEC1702.c, 205 :: 		case _MIKROBUS4 : return _spiInit_4( cfg );
L_mikrobus_spiInit172:
; cfg start address is: 4 (R1)
0xB1FE8	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0xB1FEA	0xF7FFF9A1  BL	clicker_2_CEC1702__spiInit_4+0
0xB1FEE	0xE00A    B	L_end_mikrobus_spiInit
;clicker_2_CEC1702.c, 213 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_spiInit173:
0xB1FF0	0x2001    MOVS	R0, #1
0xB1FF2	0xE008    B	L_end_mikrobus_spiInit
;clicker_2_CEC1702.c, 214 :: 		}
L_mikrobus_spiInit167:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0xB1FF4	0x2800    CMP	R0, #0
0xB1FF6	0xD0EB    BEQ	L_mikrobus_spiInit169
0xB1FF8	0x2801    CMP	R0, #1
0xB1FFA	0xD0ED    BEQ	L_mikrobus_spiInit170
0xB1FFC	0x2802    CMP	R0, #2
0xB1FFE	0xD0EF    BEQ	L_mikrobus_spiInit171
0xB2000	0x2803    CMP	R0, #3
0xB2002	0xD0F1    BEQ	L_mikrobus_spiInit172
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0xB2004	0xE7F4    B	L_mikrobus_spiInit173
;clicker_2_CEC1702.c, 216 :: 		}
L_end_mikrobus_spiInit:
0xB2006	0xF8DDE000  LDR	LR, [SP, #0]
0xB200A	0xB001    ADD	SP, SP, #4
0xB200C	0x4770    BX	LR
; end of _mikrobus_spiInit
clicker_2_CEC1702__spiInit_1:
;__c2_cec1702_spi.c, 39 :: 		static T_mikrobus_ret _spiInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xB1704	0xB081    SUB	SP, SP, #4
0xB1706	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__c2_cec1702_spi.c, 41 :: 		SPI0_Init_Advanced( (unsigned long)cfg[0], (unsigned int)cfg[1], (unsigned char)cfg[2] );
0xB170A	0xF2000108  ADDW	R1, R0, #8
0xB170E	0x680B    LDR	R3, [R1, #0]
0xB1710	0x1D01    ADDS	R1, R0, #4
0xB1712	0x680A    LDR	R2, [R1, #0]
0xB1714	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xB1716	0x4608    MOV	R0, R1
0xB1718	0xB291    UXTH	R1, R2
0xB171A	0xB2DA    UXTB	R2, R3
0xB171C	0xF7FFFC54  BL	_SPI0_Init_Advanced+0
;__c2_cec1702_spi.c, 42 :: 		return _MIKROBUS_OK;
0xB1720	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_spi.c, 43 :: 		}
L_end__spiInit_1:
0xB1722	0xF8DDE000  LDR	LR, [SP, #0]
0xB1726	0xB001    ADD	SP, SP, #4
0xB1728	0x4770    BX	LR
; end of clicker_2_CEC1702__spiInit_1
_SPI0_Init_Advanced:
;__Lib_SPI_0.c, 74 :: 		
; config start address is: 8 (R2)
; lsb_first start address is: 4 (R1)
; bit_rate_Hz start address is: 0 (R0)
0xB0FC8	0xB081    SUB	SP, SP, #4
0xB0FCA	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 8 (R2)
; lsb_first end address is: 4 (R1)
; bit_rate_Hz end address is: 0 (R0)
; bit_rate_Hz start address is: 0 (R0)
; lsb_first start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_0.c, 75 :: 		
0xB0FCE	0x4C06    LDR	R4, [PC, #24]
0xB0FD0	0x4B06    LDR	R3, [PC, #24]
0xB0FD2	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_0.c, 76 :: 		
0xB0FD4	0x4C06    LDR	R4, [PC, #24]
0xB0FD6	0x4B07    LDR	R3, [PC, #28]
0xB0FD8	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_0.c, 77 :: 		
; config end address is: 8 (R2)
; lsb_first end address is: 4 (R1)
; bit_rate_Hz end address is: 0 (R0)
0xB0FDA	0xF7FFFE21  BL	__Lib_SPI_0_SPIx_Init_Advanced+0
;__Lib_SPI_0.c, 78 :: 		
L_end_SPI0_Init_Advanced:
0xB0FDE	0xF8DDE000  LDR	LR, [SP, #0]
0xB0FE2	0xB001    ADD	SP, SP, #4
0xB0FE4	0x4770    BX	LR
0xB0FE6	0xBF00    NOP
0xB0FE8	0x06B9000B  	_SPI0_Read+0
0xB0FEC	0x00E02000  	_SPI_Rd_Ptr+0
0xB0FF0	0x0981000B  	_SPI0_Write+0
0xB0FF4	0x00E42000  	_SPI_Wr_Ptr+0
; end of _SPI0_Init_Advanced
__Lib_SPI_0_SPIx_Init_Advanced:
;__Lib_SPI_0.c, 16 :: 		
; config start address is: 8 (R2)
; lsb_first start address is: 4 (R1)
; bit_rate_Hz start address is: 0 (R0)
0xB0C20	0xB082    SUB	SP, SP, #8
0xB0C22	0xF8CDE000  STR	LR, [SP, #0]
0xB0C26	0x4683    MOV	R11, R0
0xB0C28	0xB2D0    UXTB	R0, R2
0xB0C2A	0xFA1FFC81  UXTH	R12, R1
; config end address is: 8 (R2)
; lsb_first end address is: 4 (R1)
; bit_rate_Hz end address is: 0 (R0)
; bit_rate_Hz start address is: 44 (R11)
; lsb_first start address is: 48 (R12)
; config start address is: 0 (R0)
;__Lib_SPI_0.c, 18 :: 		
0xB0C2E	0xF88D0004  STRB	R0, [SP, #4]
0xB0C32	0x4823    LDR	R0, [PC, #140]
0xB0C34	0xF7FFFBEE  BL	_GPIO_Alternate_Function_Enable+0
0xB0C38	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_SPI_0.c, 20 :: 		
0xB0C3C	0x4B21    LDR	R3, [PC, #132]
0xB0C3E	0x681B    LDR	R3, [R3, #0]
0xB0C40	0xEA430400  ORR	R4, R3, R0, LSL #0
; config end address is: 0 (R0)
0xB0C44	0x4B1F    LDR	R3, [PC, #124]
0xB0C46	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_0.c, 22 :: 		
0xB0C48	0x4B1E    LDR	R3, [PC, #120]
; val start address is: 0 (R0)
0xB0C4A	0x6818    LDR	R0, [R3, #0]
; val end address is: 0 (R0)
;__Lib_SPI_0.c, 24 :: 		
0xB0C4C	0xF1BC0F00  CMP	R12, #0
0xB0C50	0xD008    BEQ	L___Lib_SPI_0_SPIx_Init_Advanced0
; lsb_first end address is: 48 (R12)
;__Lib_SPI_0.c, 25 :: 		
0xB0C52	0x4B1D    LDR	R3, [PC, #116]
0xB0C54	0x681B    LDR	R3, [R3, #0]
0xB0C56	0xF0430401  ORR	R4, R3, #1
0xB0C5A	0x4B1B    LDR	R3, [PC, #108]
0xB0C5C	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_0.c, 26 :: 		
0xB0C5E	0x4B1A    LDR	R3, [PC, #104]
; val start address is: 0 (R0)
0xB0C60	0x6818    LDR	R0, [R3, #0]
; val end address is: 0 (R0)
;__Lib_SPI_0.c, 27 :: 		
0xB0C62	0xE005    B	L___Lib_SPI_0_SPIx_Init_Advanced1
L___Lib_SPI_0_SPIx_Init_Advanced0:
;__Lib_SPI_0.c, 29 :: 		
0xB0C64	0x4B18    LDR	R3, [PC, #96]
0xB0C66	0x681B    LDR	R3, [R3, #0]
0xB0C68	0xF00304FE  AND	R4, R3, #254
0xB0C6C	0x4B16    LDR	R3, [PC, #88]
0xB0C6E	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_0.c, 30 :: 		
L___Lib_SPI_0_SPIx_Init_Advanced1:
;__Lib_SPI_0.c, 31 :: 		
; val start address is: 0 (R0)
0xB0C70	0x4816    LDR	R0, [PC, #88]
;__Lib_SPI_0.c, 32 :: 		
0xB0C72	0xFBB0F0FB  UDIV	R0, R0, R11
;__Lib_SPI_0.c, 34 :: 		
0xB0C76	0x2880    CMP	R0, #128
0xB0C78	0xD20B    BCS	L___Lib_SPI_0_SPIx_Init_Advanced12
0xB0C7A	0x2800    CMP	R0, #0
0xB0C7C	0xD909    BLS	L___Lib_SPI_0_SPIx_Init_Advanced11
; bit_rate_Hz end address is: 44 (R11)
L___Lib_SPI_0_SPIx_Init_Advanced10:
;__Lib_SPI_0.c, 36 :: 		
0xB0C7E	0x4B11    LDR	R3, [PC, #68]
0xB0C80	0x681B    LDR	R3, [R3, #0]
0xB0C82	0xF00304EF  AND	R4, R3, #239
0xB0C86	0x4B0F    LDR	R3, [PC, #60]
0xB0C88	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_0.c, 37 :: 		
0xB0C8A	0x0844    LSRS	R4, R0, #1
; val end address is: 0 (R0)
0xB0C8C	0x4B10    LDR	R3, [PC, #64]
0xB0C8E	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_0.c, 38 :: 		
0xB0C90	0xE00C    B	L___Lib_SPI_0_SPIx_Init_Advanced5
;__Lib_SPI_0.c, 34 :: 		
L___Lib_SPI_0_SPIx_Init_Advanced12:
; bit_rate_Hz start address is: 44 (R11)
L___Lib_SPI_0_SPIx_Init_Advanced11:
;__Lib_SPI_0.c, 40 :: 		
0xB0C92	0x4B10    LDR	R3, [PC, #64]
0xB0C94	0xFBB3F0FB  UDIV	R0, R3, R11
; bit_rate_Hz end address is: 44 (R11)
; val start address is: 0 (R0)
;__Lib_SPI_0.c, 41 :: 		
0xB0C98	0x4B0A    LDR	R3, [PC, #40]
0xB0C9A	0x681B    LDR	R3, [R3, #0]
0xB0C9C	0xF0430410  ORR	R4, R3, #16
0xB0CA0	0x4B08    LDR	R3, [PC, #32]
0xB0CA2	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_0.c, 42 :: 		
0xB0CA4	0x0843    LSRS	R3, R0, #1
0xB0CA6	0x4618    MOV	R0, R3
;__Lib_SPI_0.c, 43 :: 		
0xB0CA8	0x4B09    LDR	R3, [PC, #36]
0xB0CAA	0x6018    STR	R0, [R3, #0]
; val end address is: 0 (R0)
;__Lib_SPI_0.c, 44 :: 		
L___Lib_SPI_0_SPIx_Init_Advanced5:
;__Lib_SPI_0.c, 45 :: 		
0xB0CAC	0x4B0A    LDR	R3, [PC, #40]
0xB0CAE	0x681B    LDR	R3, [R3, #0]
0xB0CB0	0xF0430401  ORR	R4, R3, #1
0xB0CB4	0x4B08    LDR	R3, [PC, #32]
0xB0CB6	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_0.c, 46 :: 		
L_end_SPIx_Init_Advanced:
0xB0CB8	0xF8DDE000  LDR	LR, [SP, #0]
0xB0CBC	0xB002    ADD	SP, SP, #8
0xB0CBE	0x4770    BX	LR
0xB0CC0	0x2334000B  	__GPIO_MODULE_SPI0_P034_P036_P004+0
0xB0CC4	0x94144000  	GP_SPI0_INST_CLOCK_CONTROL+0
0xB0CC8	0x94044000  	GP_SPI0_INST_CONTROL+0
0xB0CCC	0x6C0002DC  	#48000000
0xB0CD0	0x94184000  	GP_SPI0_INST_CLOCK_GENERATOR+0
0xB0CD4	0x8480001E  	#2000000
0xB0CD8	0x94004000  	GP_SPI0_INST_ENABLE+0
; end of __Lib_SPI_0_SPIx_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_CEC1702.c, 603 :: 		
; module start address is: 0 (R0)
0xB0414	0xB081    SUB	SP, SP, #4
0xB0416	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_CEC1702.c, 608 :: 		
; i start address is: 40 (R10)
0xB041A	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0xB041E	0x4681    MOV	R9, R0
;__Lib_GPIO_CEC1702.c, 609 :: 		
L_GPIO_Alternate_Function_Enable32:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0xB0420	0xEA4F018A  LSL	R1, R10, #2
0xB0424	0xEB090101  ADD	R1, R9, R1, LSL #0
0xB0428	0x6809    LDR	R1, [R1, #0]
0xB042A	0xF1B13FFF  CMP	R1, #-1
0xB042E	0xD012    BEQ	L_GPIO_Alternate_Function_Enable33
;__Lib_GPIO_CEC1702.c, 611 :: 		
0xB0430	0xF1090134  ADD	R1, R9, #52
0xB0434	0xEA4F038A  LSL	R3, R10, #2
0xB0438	0x18C9    ADDS	R1, R1, R3
0xB043A	0x6809    LDR	R1, [R1, #0]
0xB043C	0x460A    MOV	R2, R1
0xB043E	0xEB090103  ADD	R1, R9, R3, LSL #0
0xB0442	0x6809    LDR	R1, [R1, #0]
0xB0444	0x4608    MOV	R0, R1
0xB0446	0x4611    MOV	R1, R2
0xB0448	0xF7FFFFAC  BL	__Lib_GPIO_CEC1702_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO_CEC1702.c, 612 :: 		
0xB044C	0xF10A0A01  ADD	R10, R10, #1
0xB0450	0xFA1FFA8A  UXTH	R10, R10
;__Lib_GPIO_CEC1702.c, 613 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0xB0454	0xE7E4    B	L_GPIO_Alternate_Function_Enable32
L_GPIO_Alternate_Function_Enable33:
;__Lib_GPIO_CEC1702.c, 614 :: 		
L_end_GPIO_Alternate_Function_Enable:
0xB0456	0xF8DDE000  LDR	LR, [SP, #0]
0xB045A	0xB001    ADD	SP, SP, #4
0xB045C	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_CEC1702_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_CEC1702.c, 580 :: 		
; muxconfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0xB03A4	0xB082    SUB	SP, SP, #8
0xB03A6	0xF8CDE000  STR	LR, [SP, #0]
; muxconfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 0 (R0)
; muxconfig start address is: 4 (R1)
;__Lib_GPIO_CEC1702.c, 589 :: 		
0xB03AA	0xF00002FF  AND	R2, R0, #255
; muxPin end address is: 0 (R0)
0xB03AE	0x0913    LSRS	R3, R2, #4
;__Lib_GPIO_CEC1702.c, 590 :: 		
0xB03B0	0xF002020F  AND	R2, R2, #15
; pin start address is: 16 (R4)
0xB03B4	0x4614    MOV	R4, R2
;__Lib_GPIO_CEC1702.c, 592 :: 		
0xB03B6	0xB2D8    UXTB	R0, R3
0xB03B8	0xF7FFFF78  BL	__Lib_GPIO_CEC1702_GetPortBaseAddr+0
;__Lib_GPIO_CEC1702.c, 595 :: 		
0xB03BC	0x2201    MOVS	R2, #1
0xB03BE	0xB212    SXTH	R2, R2
0xB03C0	0x40A2    LSLS	R2, R4
; pin end address is: 16 (R4)
0xB03C2	0xF8AD2004  STRH	R2, [SP, #4]
; muxconfig end address is: 4 (R1)
0xB03C6	0x4600    MOV	R0, R0
0xB03C8	0x460A    MOV	R2, R1
0xB03CA	0xF89D1004  LDRB	R1, [SP, #4]
0xB03CE	0xF000FB65  BL	_GPIO_Config+0
;__Lib_GPIO_CEC1702.c, 596 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0xB03D2	0xF8DDE000  LDR	LR, [SP, #0]
0xB03D6	0xB002    ADD	SP, SP, #8
0xB03D8	0x4770    BX	LR
; end of __Lib_GPIO_CEC1702_GPIO_Config_Pin_Alternate_Function
__Lib_GPIO_CEC1702_GetPortBaseAddr:
;__Lib_GPIO_CEC1702.c, 469 :: 		
; portNumber start address is: 0 (R0)
0xB02AC	0xB081    SUB	SP, SP, #4
; portNumber end address is: 0 (R0)
; portNumber start address is: 0 (R0)
;__Lib_GPIO_CEC1702.c, 470 :: 		
0xB02AE	0xE027    B	L___Lib_GPIO_CEC1702_GetPortBaseAddr10
; portNumber end address is: 0 (R0)
;__Lib_GPIO_CEC1702.c, 471 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr12:
;__Lib_GPIO_CEC1702.c, 473 :: 		
0xB02B0	0x4828    LDR	R0, [PC, #160]
0xB02B2	0xE04D    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 476 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr13:
;__Lib_GPIO_CEC1702.c, 478 :: 		
0xB02B4	0x4828    LDR	R0, [PC, #160]
0xB02B6	0xE04B    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 481 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr14:
;__Lib_GPIO_CEC1702.c, 483 :: 		
0xB02B8	0x4828    LDR	R0, [PC, #160]
0xB02BA	0xE049    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 486 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr15:
;__Lib_GPIO_CEC1702.c, 488 :: 		
0xB02BC	0x4828    LDR	R0, [PC, #160]
0xB02BE	0xE047    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 491 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr16:
;__Lib_GPIO_CEC1702.c, 493 :: 		
0xB02C0	0x4828    LDR	R0, [PC, #160]
0xB02C2	0xE045    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 496 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr17:
;__Lib_GPIO_CEC1702.c, 498 :: 		
0xB02C4	0x4828    LDR	R0, [PC, #160]
0xB02C6	0xE043    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 501 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr18:
;__Lib_GPIO_CEC1702.c, 503 :: 		
0xB02C8	0x4828    LDR	R0, [PC, #160]
0xB02CA	0xE041    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 506 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr19:
;__Lib_GPIO_CEC1702.c, 508 :: 		
0xB02CC	0x4828    LDR	R0, [PC, #160]
0xB02CE	0xE03F    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 511 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr20:
;__Lib_GPIO_CEC1702.c, 513 :: 		
0xB02D0	0x4828    LDR	R0, [PC, #160]
0xB02D2	0xE03D    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 516 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr21:
;__Lib_GPIO_CEC1702.c, 518 :: 		
0xB02D4	0x4828    LDR	R0, [PC, #160]
0xB02D6	0xE03B    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 521 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr22:
;__Lib_GPIO_CEC1702.c, 523 :: 		
0xB02D8	0x4828    LDR	R0, [PC, #160]
0xB02DA	0xE039    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 526 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr23:
;__Lib_GPIO_CEC1702.c, 528 :: 		
0xB02DC	0x4828    LDR	R0, [PC, #160]
0xB02DE	0xE037    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 531 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr24:
;__Lib_GPIO_CEC1702.c, 533 :: 		
0xB02E0	0x4828    LDR	R0, [PC, #160]
0xB02E2	0xE035    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 536 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr25:
;__Lib_GPIO_CEC1702.c, 538 :: 		
0xB02E4	0x4828    LDR	R0, [PC, #160]
0xB02E6	0xE033    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 541 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr26:
;__Lib_GPIO_CEC1702.c, 543 :: 		
0xB02E8	0x4828    LDR	R0, [PC, #160]
0xB02EA	0xE031    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 546 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr27:
;__Lib_GPIO_CEC1702.c, 548 :: 		
0xB02EC	0x4828    LDR	R0, [PC, #160]
0xB02EE	0xE02F    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 551 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr28:
;__Lib_GPIO_CEC1702.c, 553 :: 		
0xB02F0	0x4828    LDR	R0, [PC, #160]
0xB02F2	0xE02D    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 556 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr29:
;__Lib_GPIO_CEC1702.c, 558 :: 		
0xB02F4	0x4828    LDR	R0, [PC, #160]
0xB02F6	0xE02B    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 561 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr30:
;__Lib_GPIO_CEC1702.c, 563 :: 		
0xB02F8	0x4828    LDR	R0, [PC, #160]
0xB02FA	0xE029    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 566 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr31:
;__Lib_GPIO_CEC1702.c, 568 :: 		
0xB02FC	0x4828    LDR	R0, [PC, #160]
0xB02FE	0xE027    B	L_end_GetPortBaseAddr
;__Lib_GPIO_CEC1702.c, 571 :: 		
L___Lib_GPIO_CEC1702_GetPortBaseAddr10:
; portNumber start address is: 0 (R0)
0xB0300	0x2800    CMP	R0, #0
0xB0302	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr12
0xB0304	0x2801    CMP	R0, #1
0xB0306	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr13
0xB0308	0x2802    CMP	R0, #2
0xB030A	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr14
0xB030C	0x2803    CMP	R0, #3
0xB030E	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr15
0xB0310	0x2804    CMP	R0, #4
0xB0312	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr16
0xB0314	0x2805    CMP	R0, #5
0xB0316	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr17
0xB0318	0x2806    CMP	R0, #6
0xB031A	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr18
0xB031C	0x2807    CMP	R0, #7
0xB031E	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr19
0xB0320	0x2808    CMP	R0, #8
0xB0322	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr20
0xB0324	0x2809    CMP	R0, #9
0xB0326	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr21
0xB0328	0x280A    CMP	R0, #10
0xB032A	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr22
0xB032C	0x280B    CMP	R0, #11
0xB032E	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr23
0xB0330	0x280C    CMP	R0, #12
0xB0332	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr24
0xB0334	0x280D    CMP	R0, #13
0xB0336	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr25
0xB0338	0x280E    CMP	R0, #14
0xB033A	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr26
0xB033C	0x280F    CMP	R0, #15
0xB033E	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr27
0xB0340	0x2810    CMP	R0, #16
0xB0342	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr28
0xB0344	0x2811    CMP	R0, #17
0xB0346	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr29
0xB0348	0x2812    CMP	R0, #18
0xB034A	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr30
0xB034C	0x2813    CMP	R0, #19
0xB034E	0xD0D5    BEQ	L___Lib_GPIO_CEC1702_GetPortBaseAddr31
; portNumber end address is: 0 (R0)
;__Lib_GPIO_CEC1702.c, 572 :: 		
L_end_GetPortBaseAddr:
0xB0350	0xB001    ADD	SP, SP, #4
0xB0352	0x4770    BX	LR
0xB0354	0x10004008  	GPIO_PORT_000_007+0
0xB0358	0x10204008  	GPIO_PORT_010_017+0
0xB035C	0x10404008  	GPIO_PORT_020_027+0
0xB0360	0x10604008  	GPIO_PORT_030_037+0
0xB0364	0x10804008  	GPIO_PORT_040_047+0
0xB0368	0x10A04008  	GPIO_PORT_050_057+0
0xB036C	0x10C04008  	GPIO_PORT_060_067+0
0xB0370	0x10E04008  	GPIO_PORT_070_077+0
0xB0374	0x11004008  	GPIO_PORT_100_107+0
0xB0378	0x11204008  	GPIO_PORT_110_117+0
0xB037C	0x11404008  	GPIO_PORT_120_127+0
0xB0380	0x11604008  	GPIO_PORT_130_137+0
0xB0384	0x11804008  	GPIO_PORT_140_147+0
0xB0388	0x11A04008  	GPIO_PORT_150_157+0
0xB038C	0x11C04008  	GPIO_PORT_160_167+0
0xB0390	0x11E04008  	GPIO_PORT_170_177+0
0xB0394	0x12004008  	GPIO_PORT_200_207+0
0xB0398	0x12204008  	GPIO_PORT_210_217+0
0xB039C	0x12404008  	GPIO_PORT_220_227+0
0xB03A0	0x12604008  	GPIO_PORT_230_237+0
; end of __Lib_GPIO_CEC1702_GetPortBaseAddr
clicker_2_CEC1702__spiInit_2:
;__c2_cec1702_spi.c, 45 :: 		static T_mikrobus_ret _spiInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0xB1338	0xB081    SUB	SP, SP, #4
0xB133A	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__c2_cec1702_spi.c, 47 :: 		SPI0_Init_Advanced( (unsigned long)cfg[0], (unsigned int)cfg[1], (unsigned char)cfg[2] );
0xB133E	0xF2000108  ADDW	R1, R0, #8
0xB1342	0x680B    LDR	R3, [R1, #0]
0xB1344	0x1D01    ADDS	R1, R0, #4
0xB1346	0x680A    LDR	R2, [R1, #0]
0xB1348	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0xB134A	0x4608    MOV	R0, R1
0xB134C	0xB291    UXTH	R1, R2
0xB134E	0xB2DA    UXTB	R2, R3
0xB1350	0xF7FFFE3A  BL	_SPI0_Init_Advanced+0
;__c2_cec1702_spi.c, 48 :: 		return _MIKROBUS_OK;
0xB1354	0x2000    MOVS	R0, __MIKROBUS_OK
;__c2_cec1702_spi.c, 49 :: 		}
L_end__spiInit_2:
0xB1356	0xF8DDE000  LDR	LR, [SP, #0]
0xB135A	0xB001    ADD	SP, SP, #4
0xB135C	0x4770    BX	LR
; end of clicker_2_CEC1702__spiInit_2
clicker_2_CEC1702__spiInit_3:
;__c2_cec1702_spi.c, 51 :: 		static T_mikrobus_ret _spiInit_3(const uint32_t* cfg)
;__c2_cec1702_spi.c, 53 :: 		return _MIKROBUS_ERR_BUS;
0xB1334	0x2001    MOVS	R0, __MIKROBUS_ERR_BUS
;__c2_cec1702_spi.c, 54 :: 		}
L_end__spiInit_3:
0xB1336	0x4770    BX	LR
; end of clicker_2_CEC1702__spiInit_3
clicker_2_CEC1702__spiInit_4:
;__c2_cec1702_spi.c, 56 :: 		static T_mikrobus_ret _spiInit_4(const uint32_t* cfg)
;__c2_cec1702_spi.c, 58 :: 		return _MIKROBUS_ERR_BUS;
0xB1330	0x2001    MOVS	R0, __MIKROBUS_ERR_BUS
;__c2_cec1702_spi.c, 59 :: 		}
L_end__spiInit_4:
0xB1332	0x4770    BX	LR
; end of clicker_2_CEC1702__spiInit_4
_mikrobus_logInit:
;clicker_2_CEC1702.c, 282 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0xB2010	0xB081    SUB	SP, SP, #4
0xB2012	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;clicker_2_CEC1702.c, 284 :: 		switch( port )
0xB2016	0xE011    B	L_mikrobus_logInit181
; port end address is: 0 (R0)
;clicker_2_CEC1702.c, 287 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit183:
0xB2018	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0xB201A	0xF7FFFDB3  BL	clicker_2_CEC1702__log_init1+0
0xB201E	0xE016    B	L_end_mikrobus_logInit
;clicker_2_CEC1702.c, 290 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit184:
; baud start address is: 4 (R1)
0xB2020	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0xB2022	0xF7FFFD9B  BL	clicker_2_CEC1702__log_init2+0
0xB2026	0xE012    B	L_end_mikrobus_logInit
;clicker_2_CEC1702.c, 293 :: 		case _MIKROBUS3: return _log_init3( baud );
L_mikrobus_logInit185:
; baud start address is: 4 (R1)
0xB2028	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0xB202A	0xF7FFFD83  BL	clicker_2_CEC1702__log_init3+0
0xB202E	0xE00E    B	L_end_mikrobus_logInit
;clicker_2_CEC1702.c, 296 :: 		case _MIKROBUS4: return _log_init4( baud );
L_mikrobus_logInit186:
; baud start address is: 4 (R1)
0xB2030	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0xB2032	0xF7FFFE9D  BL	clicker_2_CEC1702__log_init4+0
0xB2036	0xE00A    B	L_end_mikrobus_logInit
;clicker_2_CEC1702.c, 313 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit187:
0xB2038	0x2001    MOVS	R0, #1
0xB203A	0xE008    B	L_end_mikrobus_logInit
;clicker_2_CEC1702.c, 314 :: 		}
L_mikrobus_logInit181:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0xB203C	0x2800    CMP	R0, #0
0xB203E	0xD0EB    BEQ	L_mikrobus_logInit183
0xB2040	0x2801    CMP	R0, #1
0xB2042	0xD0ED    BEQ	L_mikrobus_logInit184
0xB2044	0x2802    CMP	R0, #2
0xB2046	0xD0EF    BEQ	L_mikrobus_logInit185
0xB2048	0x2803    CMP	R0, #3
0xB204A	0xD0F1    BEQ	L_mikrobus_logInit186
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0xB204C	0xE7F4    B	L_mikrobus_logInit187
;clicker_2_CEC1702.c, 316 :: 		}
L_end_mikrobus_logInit:
0xB204E	0xF8DDE000  LDR	LR, [SP, #0]
0xB2052	0xB001    ADD	SP, SP, #4
0xB2054	0x4770    BX	LR
; end of _mikrobus_logInit
clicker_2_CEC1702__log_init1:
;__c2_cec1702_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0xB1B84	0xB081    SUB	SP, SP, #4
0xB1B86	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_cec1702_log.c, 25 :: 		UART0_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT);
0xB1B8A	0x2300    MOVS	R3, #0
0xB1B8C	0x2200    MOVS	R2, #0
0xB1B8E	0x2103    MOVS	R1, #3
; baud end address is: 0 (R0)
0xB1B90	0xF7FFFA32  BL	_UART0_Init_Advanced+0
;__c2_cec1702_log.c, 26 :: 		logger = UART0_Write;
0xB1B94	0x4A03    LDR	R2, [PC, #12]
0xB1B96	0x4904    LDR	R1, [PC, #16]
0xB1B98	0x600A    STR	R2, [R1, #0]
;__c2_cec1702_log.c, 27 :: 		return 0;
0xB1B9A	0x2000    MOVS	R0, #0
;__c2_cec1702_log.c, 28 :: 		}
L_end__log_init1:
0xB1B9C	0xF8DDE000  LDR	LR, [SP, #0]
0xB1BA0	0xB001    ADD	SP, SP, #4
0xB1BA2	0x4770    BX	LR
0xB1BA4	0x11A1000B  	_UART0_Write+0
0xB1BA8	0x00702000  	_logger+0
; end of clicker_2_CEC1702__log_init1
_UART0_Init_Advanced:
;__Lib_UART_01.c, 76 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0xB0FF8	0xB084    SUB	SP, SP, #16
0xB0FFA	0xF8CDE000  STR	LR, [SP, #0]
0xB0FFE	0xFA1FFB82  UXTH	R11, R2
0xB1002	0xFA1FFC83  UXTH	R12, R3
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 44 (R11)
; stop_bits start address is: 48 (R12)
;__Lib_UART_01.c, 78 :: 		
;__Lib_UART_01.c, 79 :: 		
; LCRMask start address is: 8 (R2)
0xB1006	0x2200    MOVS	R2, #0
;__Lib_UART_01.c, 81 :: 		
0xB1008	0xF88D2004  STRB	R2, [SP, #4]
0xB100C	0xF8AD1008  STRH	R1, [SP, #8]
0xB1010	0x9003    STR	R0, [SP, #12]
0xB1012	0x484A    LDR	R0, [PC, #296]
0xB1014	0xF7FFF9FE  BL	_GPIO_Alternate_Function_Enable+0
0xB1018	0x9803    LDR	R0, [SP, #12]
0xB101A	0xF8BD1008  LDRH	R1, [SP, #8]
0xB101E	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_UART_01.c, 83 :: 		
0xB1022	0xF8AD1004  STRH	R1, [SP, #4]
0xB1026	0x9002    STR	R0, [SP, #8]
0xB1028	0xF7FFFC34  BL	__Lib_UART_01_RST_DLAB0+0
0xB102C	0x9802    LDR	R0, [SP, #8]
0xB102E	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_01.c, 84 :: 		
0xB1032	0x2500    MOVS	R5, #0
0xB1034	0x4C42    LDR	R4, [PC, #264]
0xB1036	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 85 :: 		
0xB1038	0x2500    MOVS	R5, #0
0xB103A	0x4C42    LDR	R4, [PC, #264]
0xB103C	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 87 :: 		
0xB103E	0xF5B03FE1  CMP	R0, #115200
0xB1042	0xD906    BLS	L__UART0_Init_Advanced87
0xB1044	0x4C40    LDR	R4, [PC, #256]
0xB1046	0x42A0    CMP	R0, R4
0xB1048	0xD803    BHI	L__UART0_Init_Advanced86
L__UART0_Init_Advanced85:
;__Lib_UART_01.c, 88 :: 		
0xB104A	0x4C3F    LDR	R4, [PC, #252]
0xB104C	0xFBB4F3F0  UDIV	R3, R4, R0
; tempBaudRate start address is: 12 (R3)
; tempBaudRate end address is: 12 (R3)
0xB1050	0xE008    B	L_UART0_Init_Advanced3
;__Lib_UART_01.c, 87 :: 		
L__UART0_Init_Advanced87:
L__UART0_Init_Advanced86:
;__Lib_UART_01.c, 89 :: 		
0xB1052	0xF5B03FE1  CMP	R0, #115200
0xB1056	0xD804    BHI	L_UART0_Init_Advanced4
;__Lib_UART_01.c, 90 :: 		
0xB1058	0xF44F34E1  MOV	R4, #115200
0xB105C	0xFBB4F3F0  UDIV	R3, R4, R0
; tempBaudRate start address is: 12 (R3)
; tempBaudRate end address is: 12 (R3)
0xB1060	0xE000    B	L_UART0_Init_Advanced5
L_UART0_Init_Advanced4:
;__Lib_UART_01.c, 92 :: 		
; tempBaudRate start address is: 12 (R3)
0xB1062	0x2301    MOVS	R3, #1
; tempBaudRate end address is: 12 (R3)
L_UART0_Init_Advanced5:
; tempBaudRate start address is: 12 (R3)
; tempBaudRate end address is: 12 (R3)
L_UART0_Init_Advanced3:
;__Lib_UART_01.c, 94 :: 		
; tempBaudRate start address is: 12 (R3)
0xB1064	0xF8AD1004  STRH	R1, [SP, #4]
0xB1068	0x9002    STR	R0, [SP, #8]
0xB106A	0xF7FFFC2D  BL	__Lib_UART_01_SET_DLAB0+0
0xB106E	0x9802    LDR	R0, [SP, #8]
0xB1070	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_01.c, 96 :: 		
0xB1074	0xF00304FF  AND	R4, R3, #255
0xB1078	0xB2E5    UXTB	R5, R4
0xB107A	0x4C34    LDR	R4, [PC, #208]
0xB107C	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 97 :: 		
0xB107E	0x0A1C    LSRS	R4, R3, #8
; tempBaudRate end address is: 12 (R3)
0xB1080	0xF004047F  AND	R4, R4, #127
0xB1084	0xB2E5    UXTB	R5, R4
0xB1086	0x4C32    LDR	R4, [PC, #200]
0xB1088	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 99 :: 		
0xB108A	0xF5B03FE1  CMP	R0, #115200
0xB108E	0xD906    BLS	L_UART0_Init_Advanced6
; baud_rate end address is: 0 (R0)
;__Lib_UART_01.c, 100 :: 		
0xB1090	0x4C2F    LDR	R4, [PC, #188]
0xB1092	0x7824    LDRB	R4, [R4, #0]
0xB1094	0xF0440580  ORR	R5, R4, #128
0xB1098	0x4C2D    LDR	R4, [PC, #180]
0xB109A	0x7025    STRB	R5, [R4, #0]
0xB109C	0xE005    B	L_UART0_Init_Advanced7
L_UART0_Init_Advanced6:
;__Lib_UART_01.c, 102 :: 		
0xB109E	0x4C2C    LDR	R4, [PC, #176]
0xB10A0	0x7824    LDRB	R4, [R4, #0]
0xB10A2	0xF004057F  AND	R5, R4, #127
0xB10A6	0x4C2A    LDR	R4, [PC, #168]
0xB10A8	0x7025    STRB	R5, [R4, #0]
L_UART0_Init_Advanced7:
;__Lib_UART_01.c, 103 :: 		
0xB10AA	0xF8AD1004  STRH	R1, [SP, #4]
0xB10AE	0xF7FFFBF1  BL	__Lib_UART_01_RST_DLAB0+0
0xB10B2	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_01.c, 105 :: 		
0xB10B6	0x2500    MOVS	R5, #0
0xB10B8	0x4C26    LDR	R4, [PC, #152]
0xB10BA	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 106 :: 		
0xB10BC	0xE00B    B	L_UART0_Init_Advanced8
; data_bits end address is: 4 (R1)
;__Lib_UART_01.c, 107 :: 		
L_UART0_Init_Advanced10:
;__Lib_UART_01.c, 108 :: 		
0xB10BE	0xF0420001  ORR	R0, R2, #1
0xB10C2	0xB2C0    UXTB	R0, R0
; LCRMask end address is: 8 (R2)
; LCRMask start address is: 0 (R0)
;__Lib_UART_01.c, 109 :: 		
; LCRMask end address is: 0 (R0)
0xB10C4	0xE00E    B	L_UART0_Init_Advanced9
;__Lib_UART_01.c, 110 :: 		
L_UART0_Init_Advanced11:
;__Lib_UART_01.c, 111 :: 		
; LCRMask start address is: 8 (R2)
0xB10C6	0xF0420002  ORR	R0, R2, #2
0xB10CA	0xB2C0    UXTB	R0, R0
; LCRMask end address is: 8 (R2)
; LCRMask start address is: 0 (R0)
;__Lib_UART_01.c, 112 :: 		
; LCRMask end address is: 0 (R0)
0xB10CC	0xE00A    B	L_UART0_Init_Advanced9
;__Lib_UART_01.c, 113 :: 		
L_UART0_Init_Advanced12:
;__Lib_UART_01.c, 114 :: 		
; LCRMask start address is: 8 (R2)
L_UART0_Init_Advanced13:
;__Lib_UART_01.c, 115 :: 		
0xB10CE	0xF0420003  ORR	R0, R2, #3
0xB10D2	0xB2C0    UXTB	R0, R0
; LCRMask end address is: 8 (R2)
; LCRMask start address is: 0 (R0)
;__Lib_UART_01.c, 116 :: 		
; LCRMask end address is: 0 (R0)
0xB10D4	0xE006    B	L_UART0_Init_Advanced9
L_UART0_Init_Advanced8:
; LCRMask start address is: 8 (R2)
; data_bits start address is: 4 (R1)
0xB10D6	0x2901    CMP	R1, #1
0xB10D8	0xD0F1    BEQ	L_UART0_Init_Advanced10
0xB10DA	0x2902    CMP	R1, #2
0xB10DC	0xD0F3    BEQ	L_UART0_Init_Advanced11
0xB10DE	0x2903    CMP	R1, #3
0xB10E0	0xD0F5    BEQ	L_UART0_Init_Advanced13
; data_bits end address is: 4 (R1)
0xB10E2	0xE7F4    B	L_UART0_Init_Advanced12
; LCRMask end address is: 8 (R2)
L_UART0_Init_Advanced9:
;__Lib_UART_01.c, 117 :: 		
; LCRMask start address is: 0 (R0)
0xB10E4	0xEA4F048C  LSL	R4, R12, #2
0xB10E8	0xB2A4    UXTH	R4, R4
; stop_bits end address is: 48 (R12)
0xB10EA	0xEA400404  ORR	R4, R0, R4, LSL #0
; LCRMask end address is: 0 (R0)
;__Lib_UART_01.c, 118 :: 		
0xB10EE	0xEA4F05CB  LSL	R5, R11, #3
0xB10F2	0xB2AD    UXTH	R5, R5
; parity end address is: 44 (R11)
0xB10F4	0xB2E4    UXTB	R4, R4
0xB10F6	0x432C    ORRS	R4, R5
;__Lib_UART_01.c, 119 :: 		
0xB10F8	0xB2E4    UXTB	R4, R4
0xB10FA	0xF004057F  AND	R5, R4, #127
;__Lib_UART_01.c, 120 :: 		
0xB10FE	0x4C15    LDR	R4, [PC, #84]
0xB1100	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 121 :: 		
0xB1102	0x2500    MOVS	R5, #0
0xB1104	0x4C14    LDR	R4, [PC, #80]
0xB1106	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 122 :: 		
0xB1108	0x2500    MOVS	R5, #0
0xB110A	0x4C14    LDR	R4, [PC, #80]
0xB110C	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 124 :: 		
0xB110E	0x4D14    LDR	R5, [PC, #80]
0xB1110	0x4C14    LDR	R4, [PC, #80]
0xB1112	0x6025    STR	R5, [R4, #0]
;__Lib_UART_01.c, 125 :: 		
0xB1114	0x4D14    LDR	R5, [PC, #80]
0xB1116	0x4C15    LDR	R4, [PC, #84]
0xB1118	0x6025    STR	R5, [R4, #0]
;__Lib_UART_01.c, 126 :: 		
0xB111A	0x4D15    LDR	R5, [PC, #84]
0xB111C	0x4C15    LDR	R4, [PC, #84]
0xB111E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_01.c, 127 :: 		
0xB1120	0x4D15    LDR	R5, [PC, #84]
0xB1122	0x4C16    LDR	R4, [PC, #88]
0xB1124	0x6025    STR	R5, [R4, #0]
;__Lib_UART_01.c, 128 :: 		
0xB1126	0x4C16    LDR	R4, [PC, #88]
0xB1128	0x7824    LDRB	R4, [R4, #0]
0xB112A	0xF0440501  ORR	R5, R4, #1
0xB112E	0x4C14    LDR	R4, [PC, #80]
0xB1130	0x7025    STRB	R5, [R4, #0]
;__Lib_UART_01.c, 129 :: 		
L_end_UART0_Init_Advanced:
0xB1132	0xF8DDE000  LDR	LR, [SP, #0]
0xB1136	0xB004    ADD	SP, SP, #16
0xB1138	0x4770    BX	LR
0xB113A	0xBF00    NOP
0xB113C	0x239C000B  	__GPIO_MODULE_UART0_P105_P104+0
0xB1140	0x27F0400F  	UART0_INST_CONFIG+0
0xB1144	0x2401400F  	UART0_INST_INT_EN+0
0xB1148	0xE3600016  	#1500000
0xB114C	0x2400400F  	UART0_INST_BAUDRATE_LSB+0
0xB1150	0x2401400F  	UART0_INST_BAUDRATE_MSB+0
0xB1154	0x2403400F  	UART0_INST_LINE_CR+0
0xB1158	0x2404400F  	UART0_INST_MODEM_CR+0
0xB115C	0x2402400F  	UART0_INST_FIFO_CR+0
0xB1160	0x08FD000B  	_UART0_Read+0
0xB1164	0x00F02000  	_UART_Rd_Ptr+0
0xB1168	0x11A1000B  	_UART0_Write+0
0xB116C	0x00F42000  	_UART_Wr_Ptr+0
0xB1170	0x08E1000B  	_UART0_Data_Ready+0
0xB1174	0x00F82000  	_UART_Rdy_Ptr+0
0xB1178	0x0A15000B  	_UART0_Tx_Idle+0
0xB117C	0x00FC2000  	_UART_Tx_Idle_Ptr+0
0xB1180	0x2730400F  	UART0_INST_ACTIVATE+0
; end of _UART0_Init_Advanced
__Lib_UART_01_RST_DLAB0:
;__Lib_UART_01.c, 44 :: 		
0xB0894	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 45 :: 		
0xB0896	0x4804    LDR	R0, [PC, #16]
0xB0898	0x7800    LDRB	R0, [R0, #0]
0xB089A	0xF000017F  AND	R1, R0, #127
0xB089E	0x4802    LDR	R0, [PC, #8]
0xB08A0	0x7001    STRB	R1, [R0, #0]
;__Lib_UART_01.c, 46 :: 		
L_end_RST_DLAB0:
0xB08A2	0xB001    ADD	SP, SP, #4
0xB08A4	0x4770    BX	LR
0xB08A6	0xBF00    NOP
0xB08A8	0x2403400F  	UART0_INST_LINE_CR+0
; end of __Lib_UART_01_RST_DLAB0
__Lib_UART_01_SET_DLAB0:
;__Lib_UART_01.c, 35 :: 		
0xB08C8	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 36 :: 		
0xB08CA	0x4804    LDR	R0, [PC, #16]
0xB08CC	0x7800    LDRB	R0, [R0, #0]
0xB08CE	0xF0400180  ORR	R1, R0, #128
0xB08D2	0x4802    LDR	R0, [PC, #8]
0xB08D4	0x7001    STRB	R1, [R0, #0]
;__Lib_UART_01.c, 37 :: 		
L_end_SET_DLAB0:
0xB08D6	0xB001    ADD	SP, SP, #4
0xB08D8	0x4770    BX	LR
0xB08DA	0xBF00    NOP
0xB08DC	0x2403400F  	UART0_INST_LINE_CR+0
; end of __Lib_UART_01_SET_DLAB0
clicker_2_CEC1702__log_init2:
;__c2_cec1702_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0xB1B5C	0xB081    SUB	SP, SP, #4
0xB1B5E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_cec1702_log.c, 32 :: 		UART0_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT);
0xB1B62	0x2300    MOVS	R3, #0
0xB1B64	0x2200    MOVS	R2, #0
0xB1B66	0x2103    MOVS	R1, #3
; baud end address is: 0 (R0)
0xB1B68	0xF7FFFA46  BL	_UART0_Init_Advanced+0
;__c2_cec1702_log.c, 33 :: 		logger = UART0_Write;
0xB1B6C	0x4A03    LDR	R2, [PC, #12]
0xB1B6E	0x4904    LDR	R1, [PC, #16]
0xB1B70	0x600A    STR	R2, [R1, #0]
;__c2_cec1702_log.c, 34 :: 		return 0;
0xB1B72	0x2000    MOVS	R0, #0
;__c2_cec1702_log.c, 35 :: 		}
L_end__log_init2:
0xB1B74	0xF8DDE000  LDR	LR, [SP, #0]
0xB1B78	0xB001    ADD	SP, SP, #4
0xB1B7A	0x4770    BX	LR
0xB1B7C	0x11A1000B  	_UART0_Write+0
0xB1B80	0x00702000  	_logger+0
; end of clicker_2_CEC1702__log_init2
clicker_2_CEC1702__log_init3:
;__c2_cec1702_log.c, 37 :: 		static T_mikrobus_ret _log_init3(uint32_t baud)
; baud start address is: 0 (R0)
0xB1B34	0xB081    SUB	SP, SP, #4
0xB1B36	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_cec1702_log.c, 39 :: 		UART0_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT);
0xB1B3A	0x2300    MOVS	R3, #0
0xB1B3C	0x2200    MOVS	R2, #0
0xB1B3E	0x2103    MOVS	R1, #3
; baud end address is: 0 (R0)
0xB1B40	0xF7FFFA5A  BL	_UART0_Init_Advanced+0
;__c2_cec1702_log.c, 40 :: 		logger = UART0_Write;
0xB1B44	0x4A03    LDR	R2, [PC, #12]
0xB1B46	0x4904    LDR	R1, [PC, #16]
0xB1B48	0x600A    STR	R2, [R1, #0]
;__c2_cec1702_log.c, 41 :: 		return 0;
0xB1B4A	0x2000    MOVS	R0, #0
;__c2_cec1702_log.c, 42 :: 		}
L_end__log_init3:
0xB1B4C	0xF8DDE000  LDR	LR, [SP, #0]
0xB1B50	0xB001    ADD	SP, SP, #4
0xB1B52	0x4770    BX	LR
0xB1B54	0x11A1000B  	_UART0_Write+0
0xB1B58	0x00702000  	_logger+0
; end of clicker_2_CEC1702__log_init3
clicker_2_CEC1702__log_init4:
;__c2_cec1702_log.c, 44 :: 		static T_mikrobus_ret _log_init4(uint32_t baud)
; baud start address is: 0 (R0)
0xB1D70	0xB081    SUB	SP, SP, #4
0xB1D72	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__c2_cec1702_log.c, 46 :: 		UART0_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT);
0xB1D76	0x2300    MOVS	R3, #0
0xB1D78	0x2200    MOVS	R2, #0
0xB1D7A	0x2103    MOVS	R1, #3
; baud end address is: 0 (R0)
0xB1D7C	0xF7FFF93C  BL	_UART0_Init_Advanced+0
;__c2_cec1702_log.c, 47 :: 		logger = UART0_Write;
0xB1D80	0x4A03    LDR	R2, [PC, #12]
0xB1D82	0x4904    LDR	R1, [PC, #16]
0xB1D84	0x600A    STR	R2, [R1, #0]
;__c2_cec1702_log.c, 48 :: 		return 0;
0xB1D86	0x2000    MOVS	R0, #0
;__c2_cec1702_log.c, 49 :: 		}
L_end__log_init4:
0xB1D88	0xF8DDE000  LDR	LR, [SP, #0]
0xB1D8C	0xB001    ADD	SP, SP, #4
0xB1D8E	0x4770    BX	LR
0xB1D90	0x11A1000B  	_UART0_Write+0
0xB1D94	0x00702000  	_logger+0
; end of clicker_2_CEC1702__log_init4
_mikrobus_logWrite:
;clicker_2_CEC1702.c, 318 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0xB1EE8	0xB083    SUB	SP, SP, #12
0xB1EEA	0xF8CDE000  STR	LR, [SP, #0]
0xB1EEE	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;clicker_2_CEC1702.c, 320 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0xB1EF0	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;clicker_2_CEC1702.c, 321 :: 		uint8_t row = 13;
0xB1EF2	0x220D    MOVS	R2, #13
0xB1EF4	0xF88D2008  STRB	R2, [SP, #8]
0xB1EF8	0x220A    MOVS	R2, #10
0xB1EFA	0xF88D2009  STRB	R2, [SP, #9]
;clicker_2_CEC1702.c, 322 :: 		uint8_t line = 10;
;clicker_2_CEC1702.c, 323 :: 		switch( format )
0xB1EFE	0xE01F    B	L_mikrobus_logWrite188
; format end address is: 4 (R1)
;clicker_2_CEC1702.c, 325 :: 		case _LOG_BYTE :
L_mikrobus_logWrite190:
;clicker_2_CEC1702.c, 326 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0xB1F00	0xF7FFFDBE  BL	clicker_2_CEC1702__log_write+0
;clicker_2_CEC1702.c, 327 :: 		break;
0xB1F04	0xE023    B	L_mikrobus_logWrite189
;clicker_2_CEC1702.c, 328 :: 		case _LOG_TEXT :
L_mikrobus_logWrite191:
;clicker_2_CEC1702.c, 329 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite192:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0xB1F06	0x7802    LDRB	R2, [R0, #0]
0xB1F08	0xB12A    CBZ	R2, L_mikrobus_logWrite193
;clicker_2_CEC1702.c, 331 :: 		_log_write( ptr );
0xB1F0A	0x9001    STR	R0, [SP, #4]
0xB1F0C	0xF7FFFDB8  BL	clicker_2_CEC1702__log_write+0
0xB1F10	0x9801    LDR	R0, [SP, #4]
;clicker_2_CEC1702.c, 332 :: 		ptr++;
0xB1F12	0x1C40    ADDS	R0, R0, #1
;clicker_2_CEC1702.c, 333 :: 		}
; ptr end address is: 0 (R0)
0xB1F14	0xE7F7    B	L_mikrobus_logWrite192
L_mikrobus_logWrite193:
;clicker_2_CEC1702.c, 334 :: 		break;
0xB1F16	0xE01A    B	L_mikrobus_logWrite189
;clicker_2_CEC1702.c, 335 :: 		case _LOG_LINE :
L_mikrobus_logWrite194:
;clicker_2_CEC1702.c, 336 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite195:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0xB1F18	0x7802    LDRB	R2, [R0, #0]
0xB1F1A	0xB12A    CBZ	R2, L_mikrobus_logWrite196
;clicker_2_CEC1702.c, 338 :: 		_log_write( ptr );
0xB1F1C	0x9001    STR	R0, [SP, #4]
0xB1F1E	0xF7FFFDAF  BL	clicker_2_CEC1702__log_write+0
0xB1F22	0x9801    LDR	R0, [SP, #4]
;clicker_2_CEC1702.c, 339 :: 		ptr++;
0xB1F24	0x1C40    ADDS	R0, R0, #1
;clicker_2_CEC1702.c, 340 :: 		}
; ptr end address is: 0 (R0)
0xB1F26	0xE7F7    B	L_mikrobus_logWrite195
L_mikrobus_logWrite196:
;clicker_2_CEC1702.c, 341 :: 		_log_write( &row );
0xB1F28	0xAA02    ADD	R2, SP, #8
0xB1F2A	0x4610    MOV	R0, R2
0xB1F2C	0xF7FFFDA8  BL	clicker_2_CEC1702__log_write+0
;clicker_2_CEC1702.c, 342 :: 		_log_write( &line );
0xB1F30	0xF10D0209  ADD	R2, SP, #9
0xB1F34	0x4610    MOV	R0, R2
0xB1F36	0xF7FFFDA3  BL	clicker_2_CEC1702__log_write+0
;clicker_2_CEC1702.c, 343 :: 		break;
0xB1F3A	0xE008    B	L_mikrobus_logWrite189
;clicker_2_CEC1702.c, 344 :: 		default :
L_mikrobus_logWrite197:
;clicker_2_CEC1702.c, 345 :: 		return _MIKROBUS_ERR_LOG;
0xB1F3C	0x2006    MOVS	R0, #6
0xB1F3E	0xE007    B	L_end_mikrobus_logWrite
;clicker_2_CEC1702.c, 346 :: 		}
L_mikrobus_logWrite188:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0xB1F40	0x2900    CMP	R1, #0
0xB1F42	0xD0DD    BEQ	L_mikrobus_logWrite190
0xB1F44	0x2901    CMP	R1, #1
0xB1F46	0xD0DE    BEQ	L_mikrobus_logWrite191
0xB1F48	0x2902    CMP	R1, #2
0xB1F4A	0xD0E5    BEQ	L_mikrobus_logWrite194
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0xB1F4C	0xE7F6    B	L_mikrobus_logWrite197
L_mikrobus_logWrite189:
;clicker_2_CEC1702.c, 347 :: 		return 0;
0xB1F4E	0x2000    MOVS	R0, #0
;clicker_2_CEC1702.c, 348 :: 		}
L_end_mikrobus_logWrite:
0xB1F50	0xF8DDE000  LDR	LR, [SP, #0]
0xB1F54	0xB003    ADD	SP, SP, #12
0xB1F56	0x4770    BX	LR
; end of _mikrobus_logWrite
clicker_2_CEC1702__log_write:
;__c2_cec1702_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0xB1A80	0xB081    SUB	SP, SP, #4
0xB1A82	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__c2_cec1702_log.c, 19 :: 		logger( *data_ );
0xB1A86	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0xB1A88	0xB2CC    UXTB	R4, R1
0xB1A8A	0xB2E0    UXTB	R0, R4
0xB1A8C	0x4C03    LDR	R4, [PC, #12]
0xB1A8E	0x6824    LDR	R4, [R4, #0]
0xB1A90	0x47A0    BLX	R4
;__c2_cec1702_log.c, 20 :: 		return 0;
0xB1A92	0x2000    MOVS	R0, #0
;__c2_cec1702_log.c, 21 :: 		}
L_end__log_write:
0xB1A94	0xF8DDE000  LDR	LR, [SP, #0]
0xB1A98	0xB001    ADD	SP, SP, #4
0xB1A9A	0x4770    BX	LR
0xB1A9C	0x00702000  	_logger+0
; end of clicker_2_CEC1702__log_write
_UART0_Write:
;__Lib_UART_01.c, 180 :: 		
0xB11A0	0xB082    SUB	SP, SP, #8
0xB11A2	0xF8CDE000  STR	LR, [SP, #0]
0xB11A6	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_UART_01.c, 181 :: 		
0xB11AA	0xF7FFFB73  BL	__Lib_UART_01_RST_DLAB0+0
;__Lib_UART_01.c, 182 :: 		
L_UART0_Write20:
0xB11AE	0x4908    LDR	R1, [PC, #32]
0xB11B0	0x7809    LDRB	R1, [R1, #0]
0xB11B2	0xF0010120  AND	R1, R1, #32
0xB11B6	0xB2C9    UXTB	R1, R1
0xB11B8	0xB901    CBNZ	R1, L_UART0_Write21
0xB11BA	0xE7F8    B	L_UART0_Write20
L_UART0_Write21:
;__Lib_UART_01.c, 183 :: 		
0xB11BC	0xF89D1004  LDRB	R1, [SP, #4]
0xB11C0	0xF00102FF  AND	R2, R1, #255
0xB11C4	0x4903    LDR	R1, [PC, #12]
0xB11C6	0x700A    STRB	R2, [R1, #0]
;__Lib_UART_01.c, 184 :: 		
L_end_UART0_Write:
0xB11C8	0xF8DDE000  LDR	LR, [SP, #0]
0xB11CC	0xB002    ADD	SP, SP, #8
0xB11CE	0x4770    BX	LR
0xB11D0	0x2405400F  	UART0_INST_LINE_STS+0
0xB11D4	0x2400400F  	UART0_INST_TX_DATA+0
; end of _UART0_Write
_UART1_Write:
;__Lib_UART_01.c, 387 :: 		
0xB11F8	0xB082    SUB	SP, SP, #8
0xB11FA	0xF8CDE000  STR	LR, [SP, #0]
0xB11FE	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_UART_01.c, 388 :: 		
0xB1202	0xF7FFFBB1  BL	__Lib_UART_01_RST_DLAB1+0
;__Lib_UART_01.c, 389 :: 		
L_UART1_Write57:
0xB1206	0x4908    LDR	R1, [PC, #32]
0xB1208	0x7809    LDRB	R1, [R1, #0]
0xB120A	0xF0010120  AND	R1, R1, #32
0xB120E	0xB2C9    UXTB	R1, R1
0xB1210	0xB901    CBNZ	R1, L_UART1_Write58
0xB1212	0xE7F8    B	L_UART1_Write57
L_UART1_Write58:
;__Lib_UART_01.c, 390 :: 		
0xB1214	0xF89D1004  LDRB	R1, [SP, #4]
0xB1218	0xF00102FF  AND	R2, R1, #255
0xB121C	0x4903    LDR	R1, [PC, #12]
0xB121E	0x700A    STRB	R2, [R1, #0]
;__Lib_UART_01.c, 391 :: 		
L_end_UART1_Write:
0xB1220	0xF8DDE000  LDR	LR, [SP, #0]
0xB1224	0xB002    ADD	SP, SP, #8
0xB1226	0x4770    BX	LR
0xB1228	0x2805400F  	UART1_INST_LINE_STS+0
0xB122C	0x2800400F  	UART1_INST_TX_DATA+0
; end of _UART1_Write
__Lib_UART_01_RST_DLAB1:
;__Lib_UART_01.c, 252 :: 		
0xB0968	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 253 :: 		
0xB096A	0x4804    LDR	R0, [PC, #16]
0xB096C	0x7800    LDRB	R0, [R0, #0]
0xB096E	0xF000017F  AND	R1, R0, #127
0xB0972	0x4802    LDR	R0, [PC, #8]
0xB0974	0x7001    STRB	R1, [R0, #0]
;__Lib_UART_01.c, 254 :: 		
L_end_RST_DLAB1:
0xB0976	0xB001    ADD	SP, SP, #4
0xB0978	0x4770    BX	LR
0xB097A	0xBF00    NOP
0xB097C	0x2803400F  	UART1_INST_LINE_CR+0
; end of __Lib_UART_01_RST_DLAB1
clicker_2_CEC1702__setAN_1:
;__c2_cec1702_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value)         { GPIO_OUTPUT_200_207.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB11E8	0x4A02    LDR	R2, [PC, #8]
0xB11EA	0x7811    LDRB	R1, [R2, #0]
0xB11EC	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB11F0	0x7011    STRB	R1, [R2, #0]
L_end__setAN_1:
0xB11F2	0x4770    BX	LR
0xB11F4	0x13904008  	GPIO_OUTPUT_200_207+0
; end of clicker_2_CEC1702__setAN_1
clicker_2_CEC1702__setRST_1:
;__c2_cec1702_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value)         { GPIO_OUTPUT_040_047.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB11D8	0x4A02    LDR	R2, [PC, #8]
0xB11DA	0x7811    LDRB	R1, [R2, #0]
0xB11DC	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB11E0	0x7011    STRB	R1, [R2, #0]
L_end__setRST_1:
0xB11E2	0x4770    BX	LR
0xB11E4	0x13844008  	GPIO_OUTPUT_040_047+0
; end of clicker_2_CEC1702__setRST_1
clicker_2_CEC1702__setCS_1:
;__c2_cec1702_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value)         { GPIO_OUTPUT_000_007.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F5C	0x4A02    LDR	R2, [PC, #8]
0xB0F5E	0x7811    LDRB	R1, [R2, #0]
0xB0F60	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0xB0F64	0x7011    STRB	R1, [R2, #0]
L_end__setCS_1:
0xB0F66	0x4770    BX	LR
0xB0F68	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setCS_1
clicker_2_CEC1702__setSCK_1:
;__c2_cec1702_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value)         { GPIO_OUTPUT_030_037.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F4C	0x4A02    LDR	R2, [PC, #8]
0xB0F4E	0x7811    LDRB	R1, [R2, #0]
0xB0F50	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0F54	0x7011    STRB	R1, [R2, #0]
L_end__setSCK_1:
0xB0F56	0x4770    BX	LR
0xB0F58	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setSCK_1
clicker_2_CEC1702__setMISO_1:
;__c2_cec1702_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value)         { GPIO_OUTPUT_030_037.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F3C	0x4A02    LDR	R2, [PC, #8]
0xB0F3E	0x7811    LDRB	R1, [R2, #0]
0xB0F40	0xF3601186  BFI	R1, R0, #6, #1
; value end address is: 0 (R0)
0xB0F44	0x7011    STRB	R1, [R2, #0]
L_end__setMISO_1:
0xB0F46	0x4770    BX	LR
0xB0F48	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setMISO_1
clicker_2_CEC1702__setMOSI_1:
;__c2_cec1702_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value)         { GPIO_OUTPUT_000_007.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F6C	0x4A02    LDR	R2, [PC, #8]
0xB0F6E	0x7811    LDRB	R1, [R2, #0]
0xB0F70	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0F74	0x7011    STRB	R1, [R2, #0]
L_end__setMOSI_1:
0xB0F76	0x4770    BX	LR
0xB0F78	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setMOSI_1
clicker_2_CEC1702__setPWM_1:
;__c2_cec1702_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value)         { GPIO_OUTPUT_130_137.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F9C	0x4A02    LDR	R2, [PC, #8]
0xB0F9E	0x7811    LDRB	R1, [R2, #0]
0xB0FA0	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0FA4	0x7011    STRB	R1, [R2, #0]
L_end__setPWM_1:
0xB0FA6	0x4770    BX	LR
0xB0FA8	0x138B4008  	GPIO_OUTPUT_130_137+0
; end of clicker_2_CEC1702__setPWM_1
clicker_2_CEC1702__setINT_1:
;__c2_cec1702_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value)         { GPIO_OUTPUT_030_037.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F8C	0x4A02    LDR	R2, [PC, #8]
0xB0F8E	0x7811    LDRB	R1, [R2, #0]
0xB0F90	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB0F94	0x7011    STRB	R1, [R2, #0]
L_end__setINT_1:
0xB0F96	0x4770    BX	LR
0xB0F98	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setINT_1
clicker_2_CEC1702__setRX_1:
;__c2_cec1702_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value)         { GPIO_OUTPUT_100_107.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F7C	0x4A02    LDR	R2, [PC, #8]
0xB0F7E	0x7811    LDRB	R1, [R2, #0]
0xB0F80	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0F84	0x7011    STRB	R1, [R2, #0]
L_end__setRX_1:
0xB0F86	0x4770    BX	LR
0xB0F88	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setRX_1
clicker_2_CEC1702__setTX_1:
;__c2_cec1702_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value)         { GPIO_OUTPUT_100_107.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1230	0x4A02    LDR	R2, [PC, #8]
0xB1232	0x7811    LDRB	R1, [R2, #0]
0xB1234	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB1238	0x7011    STRB	R1, [R2, #0]
L_end__setTX_1:
0xB123A	0x4770    BX	LR
0xB123C	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setTX_1
clicker_2_CEC1702__setSCL_1:
;__c2_cec1702_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value)         { GPIO_OUTPUT_010_017.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1320	0x4A02    LDR	R2, [PC, #8]
0xB1322	0x7811    LDRB	R1, [R2, #0]
0xB1324	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB1328	0x7011    STRB	R1, [R2, #0]
L_end__setSCL_1:
0xB132A	0x4770    BX	LR
0xB132C	0x13814008  	GPIO_OUTPUT_010_017+0
; end of clicker_2_CEC1702__setSCL_1
clicker_2_CEC1702__setSDA_1:
;__c2_cec1702_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value)         { GPIO_OUTPUT_000_007.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB12F0	0x4A02    LDR	R2, [PC, #8]
0xB12F2	0x7811    LDRB	R1, [R2, #0]
0xB12F4	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0xB12F8	0x7011    STRB	R1, [R2, #0]
L_end__setSDA_1:
0xB12FA	0x4770    BX	LR
0xB12FC	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setSDA_1
clicker_2_CEC1702__setAN_2:
;__c2_cec1702_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)         { GPIO_OUTPUT_200_207.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB12C0	0x4A02    LDR	R2, [PC, #8]
0xB12C2	0x7811    LDRB	R1, [R2, #0]
0xB12C4	0xF3600141  BFI	R1, R0, #1, #1
; value end address is: 0 (R0)
0xB12C8	0x7011    STRB	R1, [R2, #0]
L_end__setAN_2:
0xB12CA	0x4770    BX	LR
0xB12CC	0x13904008  	GPIO_OUTPUT_200_207+0
; end of clicker_2_CEC1702__setAN_2
clicker_2_CEC1702__setRST_2:
;__c2_cec1702_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)         { GPIO_OUTPUT_040_047.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB12E0	0x4A02    LDR	R2, [PC, #8]
0xB12E2	0x7811    LDRB	R1, [R2, #0]
0xB12E4	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0xB12E8	0x7011    STRB	R1, [R2, #0]
L_end__setRST_2:
0xB12EA	0x4770    BX	LR
0xB12EC	0x13844008  	GPIO_OUTPUT_040_047+0
; end of clicker_2_CEC1702__setRST_2
clicker_2_CEC1702__setCS_2:
;__c2_cec1702_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)         { GPIO_OUTPUT_160_167.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB12D0	0x4A02    LDR	R2, [PC, #8]
0xB12D2	0x7811    LDRB	R1, [R2, #0]
0xB12D4	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB12D8	0x7011    STRB	R1, [R2, #0]
L_end__setCS_2:
0xB12DA	0x4770    BX	LR
0xB12DC	0x138E4008  	GPIO_OUTPUT_160_167+0
; end of clicker_2_CEC1702__setCS_2
clicker_2_CEC1702__setSCK_2:
;__c2_cec1702_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)         { GPIO_OUTPUT_030_037.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1310	0x4A02    LDR	R2, [PC, #8]
0xB1312	0x7811    LDRB	R1, [R2, #0]
0xB1314	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB1318	0x7011    STRB	R1, [R2, #0]
L_end__setSCK_2:
0xB131A	0x4770    BX	LR
0xB131C	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setSCK_2
clicker_2_CEC1702__setMISO_2:
;__c2_cec1702_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)         { GPIO_OUTPUT_030_037.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1300	0x4A02    LDR	R2, [PC, #8]
0xB1302	0x7811    LDRB	R1, [R2, #0]
0xB1304	0xF3601186  BFI	R1, R0, #6, #1
; value end address is: 0 (R0)
0xB1308	0x7011    STRB	R1, [R2, #0]
L_end__setMISO_2:
0xB130A	0x4770    BX	LR
0xB130C	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setMISO_2
clicker_2_CEC1702__setMOSI_2:
;__c2_cec1702_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)         { GPIO_OUTPUT_000_007.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1260	0x4A02    LDR	R2, [PC, #8]
0xB1262	0x7811    LDRB	R1, [R2, #0]
0xB1264	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB1268	0x7011    STRB	R1, [R2, #0]
L_end__setMOSI_2:
0xB126A	0x4770    BX	LR
0xB126C	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setMOSI_2
clicker_2_CEC1702__setPWM_2:
;__c2_cec1702_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)         { GPIO_OUTPUT_000_007.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1240	0x4A02    LDR	R2, [PC, #8]
0xB1242	0x7811    LDRB	R1, [R2, #0]
0xB1244	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0xB1248	0x7011    STRB	R1, [R2, #0]
L_end__setPWM_2:
0xB124A	0x4770    BX	LR
0xB124C	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setPWM_2
clicker_2_CEC1702__setINT_2:
;__c2_cec1702_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)         { GPIO_OUTPUT_110_117.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1270	0x4A02    LDR	R2, [PC, #8]
0xB1272	0x7811    LDRB	R1, [R2, #0]
0xB1274	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0xB1278	0x7011    STRB	R1, [R2, #0]
L_end__setINT_2:
0xB127A	0x4770    BX	LR
0xB127C	0x13894008  	GPIO_OUTPUT_110_117+0
; end of clicker_2_CEC1702__setINT_2
clicker_2_CEC1702__setRX_2:
;__c2_cec1702_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)         { GPIO_OUTPUT_100_107.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB12A0	0x4A02    LDR	R2, [PC, #8]
0xB12A2	0x7811    LDRB	R1, [R2, #0]
0xB12A4	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB12A8	0x7011    STRB	R1, [R2, #0]
L_end__setRX_2:
0xB12AA	0x4770    BX	LR
0xB12AC	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setRX_2
clicker_2_CEC1702__setTX_2:
;__c2_cec1702_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)         { GPIO_OUTPUT_100_107.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1290	0x4A02    LDR	R2, [PC, #8]
0xB1292	0x7811    LDRB	R1, [R2, #0]
0xB1294	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB1298	0x7011    STRB	R1, [R2, #0]
L_end__setTX_2:
0xB129A	0x4770    BX	LR
0xB129C	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setTX_2
clicker_2_CEC1702__setSCL_2:
;__c2_cec1702_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)         { GPIO_OUTPUT_010_017.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1280	0x4A02    LDR	R2, [PC, #8]
0xB1282	0x7811    LDRB	R1, [R2, #0]
0xB1284	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB1288	0x7011    STRB	R1, [R2, #0]
L_end__setSCL_2:
0xB128A	0x4770    BX	LR
0xB128C	0x13814008  	GPIO_OUTPUT_010_017+0
; end of clicker_2_CEC1702__setSCL_2
clicker_2_CEC1702__setSDA_2:
;__c2_cec1702_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)         { GPIO_OUTPUT_000_007.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB1250	0x4A02    LDR	R2, [PC, #8]
0xB1252	0x7811    LDRB	R1, [R2, #0]
0xB1254	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0xB1258	0x7011    STRB	R1, [R2, #0]
L_end__setSDA_2:
0xB125A	0x4770    BX	LR
0xB125C	0x13804008  	GPIO_OUTPUT_000_007+0
; end of clicker_2_CEC1702__setSDA_2
clicker_2_CEC1702__setAN_3:
;__c2_cec1702_gpio.c, 93 :: 		static void _setAN_3  (uint8_t value)         { GPIO_OUTPUT_200_207.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB12B0	0x4A02    LDR	R2, [PC, #8]
0xB12B2	0x7811    LDRB	R1, [R2, #0]
0xB12B4	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0xB12B8	0x7011    STRB	R1, [R2, #0]
L_end__setAN_3:
0xB12BA	0x4770    BX	LR
0xB12BC	0x13904008  	GPIO_OUTPUT_200_207+0
; end of clicker_2_CEC1702__setAN_3
clicker_2_CEC1702__setRST_3:
;__c2_cec1702_gpio.c, 94 :: 		static void _setRST_3 (uint8_t value)         { GPIO_OUTPUT_160_167.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D7C	0x4A02    LDR	R2, [PC, #8]
0xB0D7E	0x7811    LDRB	R1, [R2, #0]
0xB0D80	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0D84	0x7011    STRB	R1, [R2, #0]
L_end__setRST_3:
0xB0D86	0x4770    BX	LR
0xB0D88	0x138E4008  	GPIO_OUTPUT_160_167+0
; end of clicker_2_CEC1702__setRST_3
clicker_2_CEC1702__setCS_3:
;__c2_cec1702_gpio.c, 95 :: 		static void _setCS_3  (uint8_t value)         { GPIO_OUTPUT_050_057.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D6C	0x4A02    LDR	R2, [PC, #8]
0xB0D6E	0x7811    LDRB	R1, [R2, #0]
0xB0D70	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB0D74	0x7011    STRB	R1, [R2, #0]
L_end__setCS_3:
0xB0D76	0x4770    BX	LR
0xB0D78	0x13854008  	GPIO_OUTPUT_050_057+0
; end of clicker_2_CEC1702__setCS_3
clicker_2_CEC1702__setSCK_3:
;__c2_cec1702_gpio.c, 96 :: 		static void _setSCK_3 (uint8_t value)         { GPIO_OUTPUT_120_127.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D5C	0x4A02    LDR	R2, [PC, #8]
0xB0D5E	0x7811    LDRB	R1, [R2, #0]
0xB0D60	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0D64	0x7011    STRB	R1, [R2, #0]
L_end__setSCK_3:
0xB0D66	0x4770    BX	LR
0xB0D68	0x138A4008  	GPIO_OUTPUT_120_127+0
; end of clicker_2_CEC1702__setSCK_3
clicker_2_CEC1702__setMISO_3:
;__c2_cec1702_gpio.c, 97 :: 		static void _setMISO_3(uint8_t value)         { GPIO_OUTPUT_120_127.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D4C	0x4A02    LDR	R2, [PC, #8]
0xB0D4E	0x7811    LDRB	R1, [R2, #0]
0xB0D50	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0xB0D54	0x7011    STRB	R1, [R2, #0]
L_end__setMISO_3:
0xB0D56	0x4770    BX	LR
0xB0D58	0x138A4008  	GPIO_OUTPUT_120_127+0
; end of clicker_2_CEC1702__setMISO_3
clicker_2_CEC1702__setMOSI_3:
;__c2_cec1702_gpio.c, 98 :: 		static void _setMOSI_3(uint8_t value)         { GPIO_OUTPUT_120_127.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0DAC	0x4A02    LDR	R2, [PC, #8]
0xB0DAE	0x7811    LDRB	R1, [R2, #0]
0xB0DB0	0xF3600141  BFI	R1, R0, #1, #1
; value end address is: 0 (R0)
0xB0DB4	0x7011    STRB	R1, [R2, #0]
L_end__setMOSI_3:
0xB0DB6	0x4770    BX	LR
0xB0DB8	0x138A4008  	GPIO_OUTPUT_120_127+0
; end of clicker_2_CEC1702__setMOSI_3
clicker_2_CEC1702__setPWM_3:
;__c2_cec1702_gpio.c, 99 :: 		static void _setPWM_3 (uint8_t value)         { GPIO_OUTPUT_050_057.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D9C	0x4A02    LDR	R2, [PC, #8]
0xB0D9E	0x7811    LDRB	R1, [R2, #0]
0xB0DA0	0xF36001C3  BFI	R1, R0, #3, #1
; value end address is: 0 (R0)
0xB0DA4	0x7011    STRB	R1, [R2, #0]
L_end__setPWM_3:
0xB0DA6	0x4770    BX	LR
0xB0DA8	0x13854008  	GPIO_OUTPUT_050_057+0
; end of clicker_2_CEC1702__setPWM_3
clicker_2_CEC1702__setINT_3:
;__c2_cec1702_gpio.c, 100 :: 		static void _setINT_3 (uint8_t value)         { GPIO_OUTPUT_030_037.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D8C	0x4A02    LDR	R2, [PC, #8]
0xB0D8E	0x7811    LDRB	R1, [R2, #0]
0xB0D90	0xF3600100  BFI	R1, R0, #0, #1
; value end address is: 0 (R0)
0xB0D94	0x7011    STRB	R1, [R2, #0]
L_end__setINT_3:
0xB0D96	0x4770    BX	LR
0xB0D98	0x13834008  	GPIO_OUTPUT_030_037+0
; end of clicker_2_CEC1702__setINT_3
clicker_2_CEC1702__setRX_3:
;__c2_cec1702_gpio.c, 101 :: 		static void _setRX_3  (uint8_t value)         { GPIO_OUTPUT_100_107.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0CFC	0x4A02    LDR	R2, [PC, #8]
0xB0CFE	0x7811    LDRB	R1, [R2, #0]
0xB0D00	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0D04	0x7011    STRB	R1, [R2, #0]
L_end__setRX_3:
0xB0D06	0x4770    BX	LR
0xB0D08	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setRX_3
clicker_2_CEC1702__setTX_3:
;__c2_cec1702_gpio.c, 102 :: 		static void _setTX_3  (uint8_t value)         { GPIO_OUTPUT_100_107.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0CEC	0x4A02    LDR	R2, [PC, #8]
0xB0CEE	0x7811    LDRB	R1, [R2, #0]
0xB0CF0	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0CF4	0x7011    STRB	R1, [R2, #0]
L_end__setTX_3:
0xB0CF6	0x4770    BX	LR
0xB0CF8	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setTX_3
clicker_2_CEC1702__setSCL_3:
;__c2_cec1702_gpio.c, 103 :: 		static void _setSCL_3 (uint8_t value)         { GPIO_OUTPUT_150_157.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0CDC	0x4A02    LDR	R2, [PC, #8]
0xB0CDE	0x7811    LDRB	R1, [R2, #0]
0xB0CE0	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0CE4	0x7011    STRB	R1, [R2, #0]
L_end__setSCL_3:
0xB0CE6	0x4770    BX	LR
0xB0CE8	0x138D4008  	GPIO_OUTPUT_150_157+0
; end of clicker_2_CEC1702__setSCL_3
clicker_2_CEC1702__setSDA_3:
;__c2_cec1702_gpio.c, 104 :: 		static void _setSDA_3 (uint8_t value)         { GPIO_OUTPUT_150_157.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D1C	0x4A02    LDR	R2, [PC, #8]
0xB0D1E	0x7811    LDRB	R1, [R2, #0]
0xB0D20	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0D24	0x7011    STRB	R1, [R2, #0]
L_end__setSDA_3:
0xB0D26	0x4770    BX	LR
0xB0D28	0x138D4008  	GPIO_OUTPUT_150_157+0
; end of clicker_2_CEC1702__setSDA_3
clicker_2_CEC1702__setAN_4:
;__c2_cec1702_gpio.c, 118 :: 		static void _setAN_4  (uint8_t value)         { GPIO_OUTPUT_100_107.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D3C	0x4A02    LDR	R2, [PC, #8]
0xB0D3E	0x7811    LDRB	R1, [R2, #0]
0xB0D40	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0xB0D44	0x7011    STRB	R1, [R2, #0]
L_end__setAN_4:
0xB0D46	0x4770    BX	LR
0xB0D48	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setAN_4
clicker_2_CEC1702__setRST_4:
;__c2_cec1702_gpio.c, 119 :: 		static void _setRST_4 (uint8_t value)         { GPIO_OUTPUT_150_157.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D2C	0x4A02    LDR	R2, [PC, #8]
0xB0D2E	0x7811    LDRB	R1, [R2, #0]
0xB0D30	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0D34	0x7011    STRB	R1, [R2, #0]
L_end__setRST_4:
0xB0D36	0x4770    BX	LR
0xB0D38	0x138D4008  	GPIO_OUTPUT_150_157+0
; end of clicker_2_CEC1702__setRST_4
clicker_2_CEC1702__setCS_4:
;__c2_cec1702_gpio.c, 120 :: 		static void _setCS_4  (uint8_t value)         { GPIO_OUTPUT_040_047.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0D0C	0x4A02    LDR	R2, [PC, #8]
0xB0D0E	0x7811    LDRB	R1, [R2, #0]
0xB0D10	0xF36011C7  BFI	R1, R0, #7, #1
; value end address is: 0 (R0)
0xB0D14	0x7011    STRB	R1, [R2, #0]
L_end__setCS_4:
0xB0D16	0x4770    BX	LR
0xB0D18	0x13844008  	GPIO_OUTPUT_040_047+0
; end of clicker_2_CEC1702__setCS_4
clicker_2_CEC1702__setSCK_4:
;__c2_cec1702_gpio.c, 121 :: 		static void _setSCK_4 (uint8_t value)         { GPIO_OUTPUT_120_127.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0EEC	0x4A02    LDR	R2, [PC, #8]
0xB0EEE	0x7811    LDRB	R1, [R2, #0]
0xB0EF0	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0EF4	0x7011    STRB	R1, [R2, #0]
L_end__setSCK_4:
0xB0EF6	0x4770    BX	LR
0xB0EF8	0x138A4008  	GPIO_OUTPUT_120_127+0
; end of clicker_2_CEC1702__setSCK_4
clicker_2_CEC1702__setMISO_4:
;__c2_cec1702_gpio.c, 122 :: 		static void _setMISO_4(uint8_t value)         { GPIO_OUTPUT_120_127.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0EDC	0x4A02    LDR	R2, [PC, #8]
0xB0EDE	0x7811    LDRB	R1, [R2, #0]
0xB0EE0	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0xB0EE4	0x7011    STRB	R1, [R2, #0]
L_end__setMISO_4:
0xB0EE6	0x4770    BX	LR
0xB0EE8	0x138A4008  	GPIO_OUTPUT_120_127+0
; end of clicker_2_CEC1702__setMISO_4
clicker_2_CEC1702__setMOSI_4:
;__c2_cec1702_gpio.c, 123 :: 		static void _setMOSI_4(uint8_t value)         { GPIO_OUTPUT_120_127.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0ECC	0x4A02    LDR	R2, [PC, #8]
0xB0ECE	0x7811    LDRB	R1, [R2, #0]
0xB0ED0	0xF3600141  BFI	R1, R0, #1, #1
; value end address is: 0 (R0)
0xB0ED4	0x7011    STRB	R1, [R2, #0]
L_end__setMOSI_4:
0xB0ED6	0x4770    BX	LR
0xB0ED8	0x138A4008  	GPIO_OUTPUT_120_127+0
; end of clicker_2_CEC1702__setMOSI_4
clicker_2_CEC1702__setPWM_4:
;__c2_cec1702_gpio.c, 124 :: 		static void _setPWM_4 (uint8_t value)         { GPIO_OUTPUT_050_057.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0EFC	0x4A02    LDR	R2, [PC, #8]
0xB0EFE	0x7811    LDRB	R1, [R2, #0]
0xB0F00	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0F04	0x7011    STRB	R1, [R2, #0]
L_end__setPWM_4:
0xB0F06	0x4770    BX	LR
0xB0F08	0x13854008  	GPIO_OUTPUT_050_057+0
; end of clicker_2_CEC1702__setPWM_4
clicker_2_CEC1702__setINT_4:
;__c2_cec1702_gpio.c, 125 :: 		static void _setINT_4 (uint8_t value)         { GPIO_OUTPUT_110_117.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F2C	0x4A02    LDR	R2, [PC, #8]
0xB0F2E	0x7811    LDRB	R1, [R2, #0]
0xB0F30	0xF3600182  BFI	R1, R0, #2, #1
; value end address is: 0 (R0)
0xB0F34	0x7011    STRB	R1, [R2, #0]
L_end__setINT_4:
0xB0F36	0x4770    BX	LR
0xB0F38	0x13894008  	GPIO_OUTPUT_110_117+0
; end of clicker_2_CEC1702__setINT_4
clicker_2_CEC1702__setRX_4:
;__c2_cec1702_gpio.c, 126 :: 		static void _setRX_4  (uint8_t value)         { GPIO_OUTPUT_100_107.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F1C	0x4A02    LDR	R2, [PC, #8]
0xB0F1E	0x7811    LDRB	R1, [R2, #0]
0xB0F20	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0F24	0x7011    STRB	R1, [R2, #0]
L_end__setRX_4:
0xB0F26	0x4770    BX	LR
0xB0F28	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setRX_4
clicker_2_CEC1702__setTX_4:
;__c2_cec1702_gpio.c, 127 :: 		static void _setTX_4  (uint8_t value)         { GPIO_OUTPUT_100_107.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0F0C	0x4A02    LDR	R2, [PC, #8]
0xB0F0E	0x7811    LDRB	R1, [R2, #0]
0xB0F10	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0F14	0x7011    STRB	R1, [R2, #0]
L_end__setTX_4:
0xB0F16	0x4770    BX	LR
0xB0F18	0x13884008  	GPIO_OUTPUT_100_107+0
; end of clicker_2_CEC1702__setTX_4
clicker_2_CEC1702__setSCL_4:
;__c2_cec1702_gpio.c, 128 :: 		static void _setSCL_4 (uint8_t value)         { GPIO_OUTPUT_150_157.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0E08	0x4A02    LDR	R2, [PC, #8]
0xB0E0A	0x7811    LDRB	R1, [R2, #0]
0xB0E0C	0xF3601145  BFI	R1, R0, #5, #1
; value end address is: 0 (R0)
0xB0E10	0x7011    STRB	R1, [R2, #0]
L_end__setSCL_4:
0xB0E12	0x4770    BX	LR
0xB0E14	0x138D4008  	GPIO_OUTPUT_150_157+0
; end of clicker_2_CEC1702__setSCL_4
clicker_2_CEC1702__setSDA_4:
;__c2_cec1702_gpio.c, 129 :: 		static void _setSDA_4 (uint8_t value)         { GPIO_OUTPUT_150_157.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0xB0DF8	0x4A02    LDR	R2, [PC, #8]
0xB0DFA	0x7811    LDRB	R1, [R2, #0]
0xB0DFC	0xF3601104  BFI	R1, R0, #4, #1
; value end address is: 0 (R0)
0xB0E00	0x7011    STRB	R1, [R2, #0]
L_end__setSDA_4:
0xB0E02	0x4770    BX	LR
0xB0E04	0x138D4008  	GPIO_OUTPUT_150_157+0
; end of clicker_2_CEC1702__setSDA_4
_applicationInit:
;Click_3D_Hall_3_CEC.c, 48 :: 		void applicationInit( )
0xB206C	0xB081    SUB	SP, SP, #4
0xB206E	0xF8CDE000  STR	LR, [SP, #0]
;Click_3D_Hall_3_CEC.c, 50 :: 		c3dhall3_spiDriverInit( (T_C3DHALL3_P)&_MIKROBUS1_GPIO, (T_C3DHALL3_P)&_MIKROBUS1_SPI );
0xB2072	0x490C    LDR	R1, [PC, #48]
0xB2074	0x480C    LDR	R0, [PC, #48]
0xB2076	0xF7FFFF8D  BL	_c3dhall3_spiDriverInit+0
;Click_3D_Hall_3_CEC.c, 52 :: 		Delay_ms(500);
0xB207A	0xF24117FE  MOVW	R7, #4606
0xB207E	0xF2C0077A  MOVT	R7, #122
0xB2082	0xBF00    NOP
0xB2084	0xBF00    NOP
L_applicationInit2:
0xB2086	0x1E7F    SUBS	R7, R7, #1
0xB2088	0xD1FD    BNE	L_applicationInit2
0xB208A	0xBF00    NOP
0xB208C	0xBF00    NOP
0xB208E	0xBF00    NOP
;Click_3D_Hall_3_CEC.c, 54 :: 		c3dhall3_initilaziation( );
0xB2090	0xF7FFFF62  BL	_c3dhall3_initilaziation+0
;Click_3D_Hall_3_CEC.c, 56 :: 		mikrobus_logWrite( "... application init done ...  ", _LOG_LINE );
0xB2094	0x4805    LDR	R0, [PC, #20]
0xB2096	0x2102    MOVS	R1, #2
0xB2098	0xF7FFFF26  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 57 :: 		}
L_end_applicationInit:
0xB209C	0xF8DDE000  LDR	LR, [SP, #0]
0xB20A0	0xB001    ADD	SP, SP, #4
0xB20A2	0x4770    BX	LR
0xB20A4	0x24E0000B  	__MIKROBUS1_SPI+0
0xB20A8	0x2404000B  	__MIKROBUS1_GPIO+0
0xB20AC	0x00292000  	?lstr2_Click_3D_Hall_3_CEC+0
; end of _applicationInit
_c3dhall3_spiDriverInit:
;__c3dhall3_driver.c, 83 :: 		void c3dhall3_spiDriverInit(T_C3DHALL3_P gpioObj, T_C3DHALL3_P spiObj)
; spiObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0xB1F94	0xB081    SUB	SP, SP, #4
0xB1F96	0xF8CDE000  STR	LR, [SP, #0]
0xB1F9A	0x4603    MOV	R3, R0
; spiObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; spiObj start address is: 4 (R1)
;__c3dhall3_driver.c, 85 :: 		hal_spiMap( (T_HAL_P)spiObj );
0xB1F9C	0x4608    MOV	R0, R1
; spiObj end address is: 4 (R1)
0xB1F9E	0xF7FFFDBD  BL	__c3dhall3_driver_hal_spiMap+0
;__c3dhall3_driver.c, 86 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0xB1FA2	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0xB1FA4	0xF7FFFD7C  BL	__c3dhall3_driver_hal_gpioMap+0
;__c3dhall3_driver.c, 88 :: 		c3dhall3_communicationType = 0;
0xB1FA8	0x2300    MOVS	R3, #0
0xB1FAA	0x4A05    LDR	R2, [PC, #20]
0xB1FAC	0x7013    STRB	R3, [R2, #0]
;__c3dhall3_driver.c, 90 :: 		hal_gpio_rstSet(1);
0xB1FAE	0x2001    MOVS	R0, #1
0xB1FB0	0x4C04    LDR	R4, [PC, #16]
0xB1FB2	0x6824    LDR	R4, [R4, #0]
0xB1FB4	0x47A0    BLX	R4
;__c3dhall3_driver.c, 94 :: 		}
L_end_c3dhall3_spiDriverInit:
0xB1FB6	0xF8DDE000  LDR	LR, [SP, #0]
0xB1FBA	0xB001    ADD	SP, SP, #4
0xB1FBC	0x4770    BX	LR
0xB1FBE	0xBF00    NOP
0xB1FC0	0x00492000  	__c3dhall3_driver_c3dhall3_communicationType+0
0xB1FC4	0x00AC2000  	__c3dhall3_driver_hal_gpio_rstSet+0
; end of _c3dhall3_spiDriverInit
__c3dhall3_driver_hal_spiMap:
;__hal_cec.c, 33 :: 		static void hal_spiMap(T_HAL_P spiObj)
; spiObj start address is: 0 (R0)
; spiObj end address is: 0 (R0)
; spiObj start address is: 0 (R0)
;__hal_cec.c, 37 :: 		fp_spiWrite = tmp->spiWrite;
0xB1B1C	0x6802    LDR	R2, [R0, #0]
0xB1B1E	0x4903    LDR	R1, [PC, #12]
0xB1B20	0x600A    STR	R2, [R1, #0]
;__hal_cec.c, 38 :: 		fp_spiRead  = tmp->spiRead;
0xB1B22	0x1D01    ADDS	R1, R0, #4
; spiObj end address is: 0 (R0)
0xB1B24	0x680A    LDR	R2, [R1, #0]
0xB1B26	0x4902    LDR	R1, [PC, #8]
0xB1B28	0x600A    STR	R2, [R1, #0]
;__hal_cec.c, 39 :: 		}
L_end_hal_spiMap:
0xB1B2A	0x4770    BX	LR
0xB1B2C	0x00B02000  	__c3dhall3_driver_fp_spiWrite+0
0xB1B30	0x00B42000  	__c3dhall3_driver_fp_spiRead+0
; end of __c3dhall3_driver_hal_spiMap
__c3dhall3_driver_hal_gpioMap:
;__c3dhall3_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__c3dhall3_hal.c, 347 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0xB1AA0	0xF2000130  ADDW	R1, R0, #48
0xB1AA4	0x311C    ADDS	R1, #28
0xB1AA6	0x680A    LDR	R2, [R1, #0]
0xB1AA8	0x4905    LDR	R1, [PC, #20]
0xB1AAA	0x600A    STR	R2, [R1, #0]
;__c3dhall3_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0xB1AAC	0xF2000108  ADDW	R1, R0, #8
0xB1AB0	0x680A    LDR	R2, [R1, #0]
0xB1AB2	0x4904    LDR	R1, [PC, #16]
0xB1AB4	0x600A    STR	R2, [R1, #0]
;__c3dhall3_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0xB1AB6	0x1D01    ADDS	R1, R0, #4
; gpioObj end address is: 0 (R0)
0xB1AB8	0x680A    LDR	R2, [R1, #0]
0xB1ABA	0x4903    LDR	R1, [PC, #12]
0xB1ABC	0x600A    STR	R2, [R1, #0]
;__c3dhall3_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0xB1ABE	0x4770    BX	LR
0xB1AC0	0x00C42000  	__c3dhall3_driver_hal_gpio_intGet+0
0xB1AC4	0x00BC2000  	__c3dhall3_driver_hal_gpio_csSet+0
0xB1AC8	0x00AC2000  	__c3dhall3_driver_hal_gpio_rstSet+0
; end of __c3dhall3_driver_hal_gpioMap
_c3dhall3_initilaziation:
;__c3dhall3_driver.c, 345 :: 		void c3dhall3_initilaziation( void )
0xB1F58	0xB082    SUB	SP, SP, #8
0xB1F5A	0xF8CDE000  STR	LR, [SP, #0]
;__c3dhall3_driver.c, 349 :: 		auxBuffer[0] = 0x63;
0xB1F5E	0xA901    ADD	R1, SP, #4
0xB1F60	0x2063    MOVS	R0, #99
0xB1F62	0x7008    STRB	R0, [R1, #0]
;__c3dhall3_driver.c, 350 :: 		c3dhall3_writeRegisters( 0x60, auxBuffer, 1 );
0xB1F64	0x2201    MOVS	R2, #1
0xB1F66	0x2060    MOVS	R0, #96
0xB1F68	0xF7FFFD1A  BL	_c3dhall3_writeRegisters+0
;__c3dhall3_driver.c, 352 :: 		Delay_100ms( );
0xB1F6C	0xF7FFFBBE  BL	_Delay_100ms+0
;__c3dhall3_driver.c, 354 :: 		auxBuffer[0] = 0x8C;
0xB1F70	0xA901    ADD	R1, SP, #4
0xB1F72	0x208C    MOVS	R0, #140
0xB1F74	0x7008    STRB	R0, [R1, #0]
;__c3dhall3_driver.c, 355 :: 		c3dhall3_writeRegisters( 0x60, auxBuffer, 1 );
0xB1F76	0x2201    MOVS	R2, #1
0xB1F78	0x2060    MOVS	R0, #96
0xB1F7A	0xF7FFFD11  BL	_c3dhall3_writeRegisters+0
;__c3dhall3_driver.c, 357 :: 		auxBuffer[0] = 0x11;
0xB1F7E	0xA901    ADD	R1, SP, #4
0xB1F80	0x2011    MOVS	R0, #17
0xB1F82	0x7008    STRB	R0, [R1, #0]
;__c3dhall3_driver.c, 358 :: 		c3dhall3_writeRegisters( 0x62, auxBuffer, 1 );
0xB1F84	0x2201    MOVS	R2, #1
0xB1F86	0x2062    MOVS	R0, #98
0xB1F88	0xF7FFFD0A  BL	_c3dhall3_writeRegisters+0
;__c3dhall3_driver.c, 359 :: 		}
L_end_c3dhall3_initilaziation:
0xB1F8C	0xF8DDE000  LDR	LR, [SP, #0]
0xB1F90	0xB002    ADD	SP, SP, #8
0xB1F92	0x4770    BX	LR
; end of _c3dhall3_initilaziation
_c3dhall3_writeRegisters:
;__c3dhall3_driver.c, 171 :: 		void c3dhall3_writeRegisters( uint8_t registerAddress, uint8_t *registerBuffer, uint8_t nRegisters )
; registerBuffer start address is: 4 (R1)
; registerAddress start address is: 0 (R0)
0xB19A0	0xB086    SUB	SP, SP, #24
0xB19A2	0xF8CDE000  STR	LR, [SP, #0]
0xB19A6	0xF88D2014  STRB	R2, [SP, #20]
0xB19AA	0x460A    MOV	R2, R1
; registerBuffer end address is: 4 (R1)
; registerAddress end address is: 0 (R0)
; registerAddress start address is: 0 (R0)
; registerBuffer start address is: 8 (R2)
;__c3dhall3_driver.c, 173 :: 		if (c3dhall3_communicationType == 0)
0xB19AC	0x4B30    LDR	R3, [PC, #192]
0xB19AE	0x781B    LDRB	R3, [R3, #0]
0xB19B0	0xBB43    CBNZ	R3, L_c3dhall3_writeRegisters9
;__c3dhall3_driver.c, 178 :: 		spi_auxBufferIn[0] = registerAddress;
0xB19B2	0xAB01    ADD	R3, SP, #4
0xB19B4	0x7018    STRB	R0, [R3, #0]
; registerAddress end address is: 0 (R0)
;__c3dhall3_driver.c, 180 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
; i start address is: 0 (R0)
0xB19B6	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L_c3dhall3_writeRegisters10:
; i start address is: 0 (R0)
; registerBuffer start address is: 8 (R2)
; registerBuffer end address is: 8 (R2)
0xB19B8	0xF89D3014  LDRB	R3, [SP, #20]
0xB19BC	0x1C5B    ADDS	R3, R3, #1
0xB19BE	0xB21B    SXTH	R3, R3
0xB19C0	0x4298    CMP	R0, R3
0xB19C2	0xDA0A    BGE	L_c3dhall3_writeRegisters11
; registerBuffer end address is: 8 (R2)
;__c3dhall3_driver.c, 182 :: 		spi_auxBufferIn[ i + 1 ] = registerBuffer[ i ];
; registerBuffer start address is: 8 (R2)
0xB19C4	0x1C44    ADDS	R4, R0, #1
0xB19C6	0xB224    SXTH	R4, R4
0xB19C8	0xAB01    ADD	R3, SP, #4
0xB19CA	0x191C    ADDS	R4, R3, R4
0xB19CC	0x1813    ADDS	R3, R2, R0
0xB19CE	0x781B    LDRB	R3, [R3, #0]
0xB19D0	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 180 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
0xB19D2	0x1C43    ADDS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0xB19D4	0xB2D9    UXTB	R1, R3
;__c3dhall3_driver.c, 183 :: 		}
; registerBuffer end address is: 8 (R2)
; i end address is: 4 (R1)
0xB19D6	0xB2C8    UXTB	R0, R1
0xB19D8	0xE7EE    B	L_c3dhall3_writeRegisters10
L_c3dhall3_writeRegisters11:
;__c3dhall3_driver.c, 185 :: 		hal_gpio_rstSet(1);
0xB19DA	0x2001    MOVS	R0, #1
0xB19DC	0x4C25    LDR	R4, [PC, #148]
0xB19DE	0x6824    LDR	R4, [R4, #0]
0xB19E0	0x47A0    BLX	R4
;__c3dhall3_driver.c, 186 :: 		hal_gpio_csSet(0);
0xB19E2	0x2000    MOVS	R0, #0
0xB19E4	0x4C24    LDR	R4, [PC, #144]
0xB19E6	0x6824    LDR	R4, [R4, #0]
0xB19E8	0x47A0    BLX	R4
;__c3dhall3_driver.c, 187 :: 		hal_spiWrite( spi_auxBufferIn, nRegisters + 1 );
0xB19EA	0xF89D3014  LDRB	R3, [SP, #20]
0xB19EE	0x1C5C    ADDS	R4, R3, #1
0xB19F0	0xAB01    ADD	R3, SP, #4
0xB19F2	0xB2A1    UXTH	R1, R4
0xB19F4	0x4618    MOV	R0, R3
0xB19F6	0xF7FFF9E1  BL	__c3dhall3_driver_hal_spiWrite+0
;__c3dhall3_driver.c, 188 :: 		hal_gpio_csSet(1);
0xB19FA	0x2001    MOVS	R0, #1
0xB19FC	0x4C1E    LDR	R4, [PC, #120]
0xB19FE	0x6824    LDR	R4, [R4, #0]
0xB1A00	0x47A0    BLX	R4
;__c3dhall3_driver.c, 189 :: 		}
0xB1A02	0xE030    B	L_c3dhall3_writeRegisters13
L_c3dhall3_writeRegisters9:
;__c3dhall3_driver.c, 190 :: 		else if (c3dhall3_communicationType == 1)
; registerBuffer start address is: 8 (R2)
; registerAddress start address is: 0 (R0)
0xB1A04	0x4B1A    LDR	R3, [PC, #104]
0xB1A06	0x781B    LDRB	R3, [R3, #0]
0xB1A08	0x2B01    CMP	R3, #1
0xB1A0A	0xD12C    BNE	L_c3dhall3_writeRegisters14
;__c3dhall3_driver.c, 195 :: 		i2c_auxBuffer[0] = registerAddress;
0xB1A0C	0xF10D040B  ADD	R4, SP, #11
0xB1A10	0x7020    STRB	R0, [R4, #0]
; registerAddress end address is: 0 (R0)
;__c3dhall3_driver.c, 196 :: 		i2c_auxBuffer[0] |= 0x80;
0xB1A12	0x7823    LDRB	R3, [R4, #0]
0xB1A14	0xF0430380  ORR	R3, R3, #128
0xB1A18	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 198 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
; i start address is: 0 (R0)
0xB1A1A	0x2000    MOVS	R0, #0
; registerBuffer end address is: 8 (R2)
; i end address is: 0 (R0)
0xB1A1C	0x4611    MOV	R1, R2
L_c3dhall3_writeRegisters15:
; registerBuffer start address is: 4 (R1)
; i start address is: 0 (R0)
; registerBuffer start address is: 4 (R1)
; registerBuffer end address is: 4 (R1)
0xB1A1E	0xF89D3014  LDRB	R3, [SP, #20]
0xB1A22	0x1C5B    ADDS	R3, R3, #1
0xB1A24	0xB21B    SXTH	R3, R3
0xB1A26	0x4298    CMP	R0, R3
0xB1A28	0xDA0A    BGE	L_c3dhall3_writeRegisters16
; registerBuffer end address is: 4 (R1)
;__c3dhall3_driver.c, 200 :: 		i2c_auxBuffer[ i + 1 ] = registerBuffer[ i ];
; registerBuffer start address is: 4 (R1)
0xB1A2A	0x1C44    ADDS	R4, R0, #1
0xB1A2C	0xB224    SXTH	R4, R4
0xB1A2E	0xF10D030B  ADD	R3, SP, #11
0xB1A32	0x191C    ADDS	R4, R3, R4
0xB1A34	0x180B    ADDS	R3, R1, R0
0xB1A36	0x781B    LDRB	R3, [R3, #0]
0xB1A38	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 198 :: 		for ( i = 0; i < nRegisters + 1; i ++ )
0xB1A3A	0x1C43    ADDS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 12 (R3)
;__c3dhall3_driver.c, 201 :: 		}
; registerBuffer end address is: 4 (R1)
; i end address is: 12 (R3)
0xB1A3C	0xB2D8    UXTB	R0, R3
0xB1A3E	0xE7EE    B	L_c3dhall3_writeRegisters15
L_c3dhall3_writeRegisters16:
;__c3dhall3_driver.c, 203 :: 		hal_gpio_csSet(1);
0xB1A40	0x2001    MOVS	R0, #1
0xB1A42	0x4C0D    LDR	R4, [PC, #52]
0xB1A44	0x6824    LDR	R4, [R4, #0]
0xB1A46	0x47A0    BLX	R4
;__c3dhall3_driver.c, 205 :: 		hal_i2cStart( );
0xB1A48	0xF7FFF9E6  BL	__c3dhall3_driver_hal_i2cStart+0
;__c3dhall3_driver.c, 206 :: 		hal_i2cWrite( _slaveAddress, i2c_auxBuffer, nRegisters + 1, END_MODE_STOP );
0xB1A4C	0xF89D3014  LDRB	R3, [SP, #20]
0xB1A50	0x1C5D    ADDS	R5, R3, #1
0xB1A52	0xF10D040B  ADD	R4, SP, #11
0xB1A56	0x4B09    LDR	R3, [PC, #36]
0xB1A58	0x781B    LDRB	R3, [R3, #0]
0xB1A5A	0xB2AA    UXTH	R2, R5
0xB1A5C	0x4621    MOV	R1, R4
0xB1A5E	0xB2D8    UXTB	R0, R3
0xB1A60	0x2301    MOVS	R3, #1
0xB1A62	0xF7FFFA01  BL	__c3dhall3_driver_hal_i2cWrite+0
;__c3dhall3_driver.c, 207 :: 		}
L_c3dhall3_writeRegisters14:
L_c3dhall3_writeRegisters13:
;__c3dhall3_driver.c, 208 :: 		}
L_end_c3dhall3_writeRegisters:
0xB1A66	0xF8DDE000  LDR	LR, [SP, #0]
0xB1A6A	0xB006    ADD	SP, SP, #24
0xB1A6C	0x4770    BX	LR
0xB1A6E	0xBF00    NOP
0xB1A70	0x00492000  	__c3dhall3_driver_c3dhall3_communicationType+0
0xB1A74	0x00AC2000  	__c3dhall3_driver_hal_gpio_rstSet+0
0xB1A78	0x00BC2000  	__c3dhall3_driver_hal_gpio_csSet+0
0xB1A7C	0x004A2000  	__c3dhall3_driver__slaveAddress+0
; end of _c3dhall3_writeRegisters
__c3dhall3_driver_hal_spiWrite:
;__hal_cec.c, 41 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0xB0DBC	0xB083    SUB	SP, SP, #12
0xB0DBE	0xF8CDE000  STR	LR, [SP, #0]
0xB0DC2	0xB28A    UXTH	R2, R1
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 8 (R2)
;__hal_cec.c, 43 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0xB0DC4	0x4601    MOV	R1, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 8 (R2)
; ptr end address is: 4 (R1)
0xB0DC6	0xB290    UXTH	R0, R2
;__hal_cec.c, 44 :: 		while( nBytes-- )
L___c3dhall3_driver_hal_spiWrite0:
; ptr start address is: 4 (R1)
; nBytes start address is: 0 (R0)
; nBytes start address is: 0 (R0)
0xB0DC8	0xB283    UXTH	R3, R0
0xB0DCA	0x1E42    SUBS	R2, R0, #1
0xB0DCC	0xB290    UXTH	R0, R2
; nBytes end address is: 0 (R0)
0xB0DCE	0xB16B    CBZ	R3, L___c3dhall3_driver_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_cec.c, 45 :: 		fp_spiWrite( *( ptr++ ) );
; nBytes start address is: 0 (R0)
0xB0DD0	0x780A    LDRB	R2, [R1, #0]
0xB0DD2	0xB2D4    UXTB	R4, R2
0xB0DD4	0xF8AD0004  STRH	R0, [SP, #4]
0xB0DD8	0x9102    STR	R1, [SP, #8]
0xB0DDA	0xB2A0    UXTH	R0, R4
0xB0DDC	0x4C05    LDR	R4, [PC, #20]
0xB0DDE	0x6824    LDR	R4, [R4, #0]
0xB0DE0	0x47A0    BLX	R4
0xB0DE2	0x9902    LDR	R1, [SP, #8]
0xB0DE4	0xF8BD0004  LDRH	R0, [SP, #4]
0xB0DE8	0x1C49    ADDS	R1, R1, #1
; nBytes end address is: 0 (R0)
; ptr end address is: 4 (R1)
0xB0DEA	0xE7ED    B	L___c3dhall3_driver_hal_spiWrite0
L___c3dhall3_driver_hal_spiWrite1:
;__hal_cec.c, 46 :: 		}
L_end_hal_spiWrite:
0xB0DEC	0xF8DDE000  LDR	LR, [SP, #0]
0xB0DF0	0xB003    ADD	SP, SP, #12
0xB0DF2	0x4770    BX	LR
0xB0DF4	0x00B02000  	__c3dhall3_driver_fp_spiWrite+0
; end of __c3dhall3_driver_hal_spiWrite
_SPI0_Write:
;__Lib_SPI_0.c, 70 :: 		
; data1 start address is: 0 (R0)
0xB0980	0xB081    SUB	SP, SP, #4
0xB0982	0xF8CDE000  STR	LR, [SP, #0]
; data1 end address is: 0 (R0)
; data1 start address is: 0 (R0)
;__Lib_SPI_0.c, 71 :: 		
; data1 end address is: 0 (R0)
0xB0986	0xF7FFFE97  BL	_SPI0_Read+0
;__Lib_SPI_0.c, 72 :: 		
L_end_SPI0_Write:
0xB098A	0xF8DDE000  LDR	LR, [SP, #0]
0xB098E	0xB001    ADD	SP, SP, #4
0xB0990	0x4770    BX	LR
; end of _SPI0_Write
_SPI0_Read:
;__Lib_SPI_0.c, 66 :: 		
; data_out start address is: 0 (R0)
0xB06B8	0xB081    SUB	SP, SP, #4
0xB06BA	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_0.c, 67 :: 		
; data_out end address is: 0 (R0)
0xB06BE	0xF7FFFE8D  BL	__Lib_SPI_0_SPIx_Read+0
;__Lib_SPI_0.c, 68 :: 		
L_end_SPI0_Read:
0xB06C2	0xF8DDE000  LDR	LR, [SP, #0]
0xB06C6	0xB001    ADD	SP, SP, #4
0xB06C8	0x4770    BX	LR
; end of _SPI0_Read
__Lib_SPI_0_SPIx_Read:
;__Lib_SPI_0.c, 48 :: 		
; data1 start address is: 0 (R0)
0xB03DC	0xB081    SUB	SP, SP, #4
; data1 end address is: 0 (R0)
; data1 start address is: 0 (R0)
;__Lib_SPI_0.c, 51 :: 		
0xB03DE	0x490A    LDR	R1, [PC, #40]
0xB03E0	0x6809    LDR	R1, [R1, #0]
0xB03E2	0xF0010104  AND	R1, R1, #4
;__Lib_SPI_0.c, 53 :: 		
L___Lib_SPI_0_SPIx_Read6:
;__Lib_SPI_0.c, 55 :: 		
0xB03E6	0x4908    LDR	R1, [PC, #32]
0xB03E8	0x6809    LDR	R1, [R1, #0]
0xB03EA	0xF0010102  AND	R1, R1, #2
;__Lib_SPI_0.c, 57 :: 		
L___Lib_SPI_0_SPIx_Read7:
;__Lib_SPI_0.c, 58 :: 		
0xB03EE	0x4907    LDR	R1, [PC, #28]
0xB03F0	0x6008    STR	R0, [R1, #0]
; data1 end address is: 0 (R0)
;__Lib_SPI_0.c, 60 :: 		
L___Lib_SPI_0_SPIx_Read8:
0xB03F2	0x4905    LDR	R1, [PC, #20]
0xB03F4	0x6809    LDR	R1, [R1, #0]
0xB03F6	0xF0010102  AND	R1, R1, #2
0xB03FA	0xB901    CBNZ	R1, L___Lib_SPI_0_SPIx_Read9
0xB03FC	0xE7F9    B	L___Lib_SPI_0_SPIx_Read8
L___Lib_SPI_0_SPIx_Read9:
;__Lib_SPI_0.c, 61 :: 		
0xB03FE	0x4904    LDR	R1, [PC, #16]
; pom start address is: 0 (R0)
0xB0400	0x6808    LDR	R0, [R1, #0]
;__Lib_SPI_0.c, 63 :: 		
; pom end address is: 0 (R0)
;__Lib_SPI_0.c, 64 :: 		
L_end_SPIx_Read:
0xB0402	0xB001    ADD	SP, SP, #4
0xB0404	0x4770    BX	LR
0xB0406	0xBF00    NOP
0xB0408	0x94084000  	GP_SPI0_INST_STATUS+0
0xB040C	0x940C4000  	GP_SPI0_INST_TX_DATA+0
0xB0410	0x94104000  	GP_SPI0_INST_RX_DATA+0
; end of __Lib_SPI_0_SPIx_Read
__c3dhall3_driver_hal_i2cStart:
;__hal_cec.c, 91 :: 		static int hal_i2cStart()
0xB0E18	0xB082    SUB	SP, SP, #8
0xB0E1A	0xF8CDE000  STR	LR, [SP, #0]
;__hal_cec.c, 93 :: 		int res = 0;
0xB0E1E	0xF2400400  MOVW	R4, #0
0xB0E22	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_cec.c, 94 :: 		res |= fp_i2cStart();
0xB0E26	0x4C06    LDR	R4, [PC, #24]
0xB0E28	0x6824    LDR	R4, [R4, #0]
0xB0E2A	0x47A0    BLX	R4
0xB0E2C	0xF9BD1004  LDRSH	R1, [SP, #4]
0xB0E30	0xEA410000  ORR	R0, R1, R0, LSL #0
;__hal_cec.c, 95 :: 		return res;
0xB0E34	0xB200    SXTH	R0, R0
;__hal_cec.c, 96 :: 		}
L_end_hal_i2cStart:
0xB0E36	0xF8DDE000  LDR	LR, [SP, #0]
0xB0E3A	0xB002    ADD	SP, SP, #8
0xB0E3C	0x4770    BX	LR
0xB0E3E	0xBF00    NOP
0xB0E40	0x00B82000  	__c3dhall3_driver_fp_i2cStart+0
; end of __c3dhall3_driver_hal_i2cStart
_I2C0_Start:
;__Lib_I2C_1702.c, 212 :: 		
0xB09F8	0xB081    SUB	SP, SP, #4
0xB09FA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_1702.c, 213 :: 		
0xB09FE	0x4804    LDR	R0, [PC, #16]
0xB0A00	0x6800    LDR	R0, [R0, #0]
0xB0A02	0xF7FFFDEF  BL	__Lib_I2C_1702_I2Cx_Start+0
;__Lib_I2C_1702.c, 214 :: 		
0xB0A06	0x2000    MOVS	R0, #0
;__Lib_I2C_1702.c, 215 :: 		
L_end_I2C0_Start:
0xB0A08	0xF8DDE000  LDR	LR, [SP, #0]
0xB0A0C	0xB001    ADD	SP, SP, #4
0xB0A0E	0x4770    BX	LR
0xB0A10	0x00502000  	__Lib_I2C_1702__I2C_BASEADDR0+0
; end of _I2C0_Start
__Lib_I2C_1702_I2Cx_Start:
;__Lib_I2C_1702.c, 178 :: 		
; I2C_BASE start address is: 0 (R0)
0xB05E4	0xB081    SUB	SP, SP, #4
0xB05E6	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_1702.c, 179 :: 		
; timeout start address is: 8 (R2)
0xB05EA	0xF04F0200  MOV	R2, #0
;__Lib_I2C_1702.c, 182 :: 		
0xB05EE	0x4924    LDR	R1, [PC, #144]
0xB05F0	0x6809    LDR	R1, [R1, #0]
0xB05F2	0x4288    CMP	R0, R1
0xB05F4	0xD107    BNE	L___Lib_I2C_1702_I2Cx_Start29
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 183 :: 		
0xB05F6	0x4923    LDR	R1, [PC, #140]
; timeout start address is: 12 (R3)
0xB05F8	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_1702.c, 184 :: 		
0xB05FA	0x4923    LDR	R1, [PC, #140]
0xB05FC	0x680A    LDR	R2, [R1, #0]
0xB05FE	0x4923    LDR	R1, [PC, #140]
0xB0600	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_1702.c, 185 :: 		
0xB0602	0x461A    MOV	R2, R3
; timeout end address is: 12 (R3)
0xB0604	0xE025    B	L___Lib_I2C_1702_I2Cx_Start30
L___Lib_I2C_1702_I2Cx_Start29:
;__Lib_I2C_1702.c, 186 :: 		
; timeout start address is: 8 (R2)
0xB0606	0x4922    LDR	R1, [PC, #136]
0xB0608	0x6809    LDR	R1, [R1, #0]
0xB060A	0x4288    CMP	R0, R1
0xB060C	0xD107    BNE	L___Lib_I2C_1702_I2Cx_Start31
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 187 :: 		
0xB060E	0x4921    LDR	R1, [PC, #132]
; timeout start address is: 12 (R3)
0xB0610	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_1702.c, 188 :: 		
0xB0612	0x4921    LDR	R1, [PC, #132]
0xB0614	0x680A    LDR	R2, [R1, #0]
0xB0616	0x491D    LDR	R1, [PC, #116]
0xB0618	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_1702.c, 189 :: 		
0xB061A	0x461A    MOV	R2, R3
; timeout end address is: 12 (R3)
0xB061C	0xE019    B	L___Lib_I2C_1702_I2Cx_Start32
L___Lib_I2C_1702_I2Cx_Start31:
;__Lib_I2C_1702.c, 190 :: 		
; timeout start address is: 8 (R2)
0xB061E	0x491F    LDR	R1, [PC, #124]
0xB0620	0x6809    LDR	R1, [R1, #0]
0xB0622	0x4288    CMP	R0, R1
0xB0624	0xD107    BNE	L___Lib_I2C_1702_I2Cx_Start33
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 191 :: 		
0xB0626	0x491E    LDR	R1, [PC, #120]
; timeout start address is: 12 (R3)
0xB0628	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_1702.c, 192 :: 		
0xB062A	0x491E    LDR	R1, [PC, #120]
0xB062C	0x680A    LDR	R2, [R1, #0]
0xB062E	0x4917    LDR	R1, [PC, #92]
0xB0630	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_1702.c, 193 :: 		
0xB0632	0x4619    MOV	R1, R3
; timeout end address is: 12 (R3)
0xB0634	0xE00C    B	L___Lib_I2C_1702_I2Cx_Start34
L___Lib_I2C_1702_I2Cx_Start33:
;__Lib_I2C_1702.c, 194 :: 		
; timeout start address is: 8 (R2)
0xB0636	0x491C    LDR	R1, [PC, #112]
0xB0638	0x6809    LDR	R1, [R1, #0]
0xB063A	0x4288    CMP	R0, R1
0xB063C	0xD107    BNE	L___Lib_I2C_1702_I2Cx_Start76
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 195 :: 		
0xB063E	0x491B    LDR	R1, [PC, #108]
; timeout start address is: 12 (R3)
0xB0640	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_1702.c, 196 :: 		
0xB0642	0x491B    LDR	R1, [PC, #108]
0xB0644	0x680A    LDR	R2, [R1, #0]
0xB0646	0x4911    LDR	R1, [PC, #68]
0xB0648	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0xB064A	0x4619    MOV	R1, R3
;__Lib_I2C_1702.c, 197 :: 		
0xB064C	0xE000    B	L___Lib_I2C_1702_I2Cx_Start35
L___Lib_I2C_1702_I2Cx_Start76:
;__Lib_I2C_1702.c, 194 :: 		
0xB064E	0x4611    MOV	R1, R2
;__Lib_I2C_1702.c, 197 :: 		
L___Lib_I2C_1702_I2Cx_Start35:
; timeout start address is: 4 (R1)
; timeout end address is: 4 (R1)
L___Lib_I2C_1702_I2Cx_Start34:
; timeout start address is: 4 (R1)
0xB0650	0x460A    MOV	R2, R1
; timeout end address is: 4 (R1)
L___Lib_I2C_1702_I2Cx_Start32:
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
L___Lib_I2C_1702_I2Cx_Start30:
;__Lib_I2C_1702.c, 199 :: 		
; timeout start address is: 8 (R2)
0xB0652	0x4918    LDR	R1, [PC, #96]
0xB0654	0x600A    STR	R2, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 201 :: 		
L___Lib_I2C_1702_I2Cx_Start36:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
0xB0656	0x7801    LDRB	R1, [R0, #0]
0xB0658	0xF0010101  AND	R1, R1, #1
0xB065C	0xB2C9    UXTB	R1, R1
0xB065E	0xB959    CBNZ	R1, L___Lib_I2C_1702_I2Cx_Start37
;__Lib_I2C_1702.c, 202 :: 		
0xB0660	0x4914    LDR	R1, [PC, #80]
0xB0662	0x6809    LDR	R1, [R1, #0]
0xB0664	0xB139    CBZ	R1, L___Lib_I2C_1702_I2Cx_Start77
;__Lib_I2C_1702.c, 203 :: 		
0xB0666	0xB922    CBNZ	R2, L___Lib_I2C_1702_I2Cx_Start39
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 204 :: 		
0xB0668	0x2005    MOVS	R0, #5
0xB066A	0x4C08    LDR	R4, [PC, #32]
0xB066C	0x6824    LDR	R4, [R4, #0]
0xB066E	0x47A0    BLX	R4
;__Lib_I2C_1702.c, 205 :: 		
0xB0670	0xE002    B	L_end_I2Cx_Start
;__Lib_I2C_1702.c, 206 :: 		
L___Lib_I2C_1702_I2Cx_Start39:
;__Lib_I2C_1702.c, 207 :: 		
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
0xB0672	0x1E52    SUBS	R2, R2, #1
; timeout end address is: 8 (R2)
;__Lib_I2C_1702.c, 208 :: 		
0xB0674	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Start38
L___Lib_I2C_1702_I2Cx_Start77:
;__Lib_I2C_1702.c, 202 :: 		
;__Lib_I2C_1702.c, 208 :: 		
L___Lib_I2C_1702_I2Cx_Start38:
;__Lib_I2C_1702.c, 209 :: 		
; timeout start address is: 8 (R2)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 8 (R2)
0xB0676	0xE7EE    B	L___Lib_I2C_1702_I2Cx_Start36
L___Lib_I2C_1702_I2Cx_Start37:
;__Lib_I2C_1702.c, 210 :: 		
L_end_I2Cx_Start:
0xB0678	0xF8DDE000  LDR	LR, [SP, #0]
0xB067C	0xB001    ADD	SP, SP, #4
0xB067E	0x4770    BX	LR
0xB0680	0x00502000  	__Lib_I2C_1702__I2C_BASEADDR0+0
0xB0684	0x00542000  	__Lib_I2C_1702__I2C0_TIMEOUT+0
0xB0688	0x00D02000  	_I2C0_Timeout_Ptr+0
0xB068C	0x00CC2000  	_I2Cx_Timeout_Ptr+0
0xB0690	0x00582000  	__Lib_I2C_1702__I2C_BASEADDR1+0
0xB0694	0x005C2000  	__Lib_I2C_1702__I2C1_TIMEOUT+0
0xB0698	0x00D42000  	_I2C1_Timeout_Ptr+0
0xB069C	0x004C2000  	__Lib_I2C_1702__I2C_BASEADDR2+0
0xB06A0	0x00602000  	__Lib_I2C_1702__I2C2_TIMEOUT+0
0xB06A4	0x00D82000  	_I2C2_Timeout_Ptr+0
0xB06A8	0x00642000  	__Lib_I2C_1702__I2C_BASEADDR3+0
0xB06AC	0x00682000  	__Lib_I2C_1702__I2C3_TIMEOUT+0
0xB06B0	0x00DC2000  	_I2C3_Timeout_Ptr+0
0xB06B4	0x006C2000  	__Lib_I2C_1702__I2Cx_TIMEOUT+0
; end of __Lib_I2C_1702_I2Cx_Start
_I2C1_Start:
;__Lib_I2C_1702.c, 216 :: 		
0xB09B8	0xB081    SUB	SP, SP, #4
0xB09BA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_1702.c, 217 :: 		
0xB09BE	0x4804    LDR	R0, [PC, #16]
0xB09C0	0x6800    LDR	R0, [R0, #0]
0xB09C2	0xF7FFFE0F  BL	__Lib_I2C_1702_I2Cx_Start+0
;__Lib_I2C_1702.c, 218 :: 		
0xB09C6	0x2000    MOVS	R0, #0
;__Lib_I2C_1702.c, 219 :: 		
L_end_I2C1_Start:
0xB09C8	0xF8DDE000  LDR	LR, [SP, #0]
0xB09CC	0xB001    ADD	SP, SP, #4
0xB09CE	0x4770    BX	LR
0xB09D0	0x00582000  	__Lib_I2C_1702__I2C_BASEADDR1+0
; end of _I2C1_Start
_I2C2_Start:
;__Lib_I2C_1702.c, 220 :: 		
0xB08AC	0xB081    SUB	SP, SP, #4
0xB08AE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_1702.c, 221 :: 		
0xB08B2	0x4804    LDR	R0, [PC, #16]
0xB08B4	0x6800    LDR	R0, [R0, #0]
0xB08B6	0xF7FFFE95  BL	__Lib_I2C_1702_I2Cx_Start+0
;__Lib_I2C_1702.c, 222 :: 		
0xB08BA	0x2000    MOVS	R0, #0
;__Lib_I2C_1702.c, 223 :: 		
L_end_I2C2_Start:
0xB08BC	0xF8DDE000  LDR	LR, [SP, #0]
0xB08C0	0xB001    ADD	SP, SP, #4
0xB08C2	0x4770    BX	LR
0xB08C4	0x004C2000  	__Lib_I2C_1702__I2C_BASEADDR2+0
; end of _I2C2_Start
_I2C3_Start:
;__Lib_I2C_1702.c, 224 :: 		
0xB0928	0xB081    SUB	SP, SP, #4
0xB092A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_1702.c, 225 :: 		
0xB092E	0x4804    LDR	R0, [PC, #16]
0xB0930	0x6800    LDR	R0, [R0, #0]
0xB0932	0xF7FFFE57  BL	__Lib_I2C_1702_I2Cx_Start+0
;__Lib_I2C_1702.c, 226 :: 		
0xB0936	0x2000    MOVS	R0, #0
;__Lib_I2C_1702.c, 227 :: 		
L_end_I2C3_Start:
0xB0938	0xF8DDE000  LDR	LR, [SP, #0]
0xB093C	0xB001    ADD	SP, SP, #4
0xB093E	0x4770    BX	LR
0xB0940	0x00642000  	__Lib_I2C_1702__I2C_BASEADDR3+0
; end of _I2C3_Start
_UART0_Read:
;__Lib_UART_01.c, 169 :: 		
0xB08FC	0xB081    SUB	SP, SP, #4
0xB08FE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_01.c, 170 :: 		
0xB0902	0xF7FFFFC7  BL	__Lib_UART_01_RST_DLAB0+0
;__Lib_UART_01.c, 171 :: 		
L_UART0_Read18:
0xB0906	0x4806    LDR	R0, [PC, #24]
0xB0908	0x7800    LDRB	R0, [R0, #0]
0xB090A	0xF0000001  AND	R0, R0, #1
0xB090E	0xB2C0    UXTB	R0, R0
0xB0910	0xB900    CBNZ	R0, L_UART0_Read19
0xB0912	0xE7F8    B	L_UART0_Read18
L_UART0_Read19:
;__Lib_UART_01.c, 172 :: 		
0xB0914	0x4803    LDR	R0, [PC, #12]
0xB0916	0x7800    LDRB	R0, [R0, #0]
;__Lib_UART_01.c, 173 :: 		
L_end_UART0_Read:
0xB0918	0xF8DDE000  LDR	LR, [SP, #0]
0xB091C	0xB001    ADD	SP, SP, #4
0xB091E	0x4770    BX	LR
0xB0920	0x2405400F  	UART0_INST_LINE_STS+0
0xB0924	0x2400400F  	UART0_INST_RX_DATA+0
; end of _UART0_Read
_UART0_Data_Ready:
;__Lib_UART_01.c, 145 :: 		
0xB08E0	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 146 :: 		
0xB08E2	0x4805    LDR	R0, [PC, #20]
0xB08E4	0x7800    LDRB	R0, [R0, #0]
0xB08E6	0xF0000001  AND	R0, R0, #1
0xB08EA	0xB2C0    UXTB	R0, R0
0xB08EC	0xB108    CBZ	R0, L_UART0_Data_Ready14
;__Lib_UART_01.c, 147 :: 		
0xB08EE	0x2001    MOVS	R0, #1
0xB08F0	0xE000    B	L_end_UART0_Data_Ready
L_UART0_Data_Ready14:
;__Lib_UART_01.c, 149 :: 		
0xB08F2	0x2000    MOVS	R0, #0
;__Lib_UART_01.c, 150 :: 		
L_end_UART0_Data_Ready:
0xB08F4	0xB001    ADD	SP, SP, #4
0xB08F6	0x4770    BX	LR
0xB08F8	0x2405400F  	UART0_INST_LINE_STS+0
; end of _UART0_Data_Ready
_UART0_Tx_Idle:
;__Lib_UART_01.c, 157 :: 		
0xB0A14	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 158 :: 		
0xB0A16	0x4805    LDR	R0, [PC, #20]
0xB0A18	0x7800    LDRB	R0, [R0, #0]
0xB0A1A	0xF0000040  AND	R0, R0, #64
0xB0A1E	0xB2C0    UXTB	R0, R0
0xB0A20	0xB108    CBZ	R0, L_UART0_Tx_Idle16
;__Lib_UART_01.c, 159 :: 		
0xB0A22	0x2001    MOVS	R0, #1
0xB0A24	0xE000    B	L_end_UART0_Tx_Idle
L_UART0_Tx_Idle16:
;__Lib_UART_01.c, 161 :: 		
0xB0A26	0x2000    MOVS	R0, #0
;__Lib_UART_01.c, 162 :: 		
L_end_UART0_Tx_Idle:
0xB0A28	0xB001    ADD	SP, SP, #4
0xB0A2A	0x4770    BX	LR
0xB0A2C	0x2405400F  	UART0_INST_LINE_STS+0
; end of _UART0_Tx_Idle
_UART1_Read:
;__Lib_UART_01.c, 376 :: 		
0xB0BF4	0xB081    SUB	SP, SP, #4
0xB0BF6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_01.c, 377 :: 		
0xB0BFA	0xF7FFFEB5  BL	__Lib_UART_01_RST_DLAB1+0
;__Lib_UART_01.c, 378 :: 		
L_UART1_Read55:
0xB0BFE	0x4806    LDR	R0, [PC, #24]
0xB0C00	0x7800    LDRB	R0, [R0, #0]
0xB0C02	0xF0000001  AND	R0, R0, #1
0xB0C06	0xB2C0    UXTB	R0, R0
0xB0C08	0xB900    CBNZ	R0, L_UART1_Read56
0xB0C0A	0xE7F8    B	L_UART1_Read55
L_UART1_Read56:
;__Lib_UART_01.c, 379 :: 		
0xB0C0C	0x4803    LDR	R0, [PC, #12]
0xB0C0E	0x7800    LDRB	R0, [R0, #0]
;__Lib_UART_01.c, 380 :: 		
L_end_UART1_Read:
0xB0C10	0xF8DDE000  LDR	LR, [SP, #0]
0xB0C14	0xB001    ADD	SP, SP, #4
0xB0C16	0x4770    BX	LR
0xB0C18	0x2805400F  	UART1_INST_LINE_STS+0
0xB0C1C	0x2800400F  	UART1_INST_RX_DATA+0
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_01.c, 352 :: 		
0xB0BD8	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 353 :: 		
0xB0BDA	0x4805    LDR	R0, [PC, #20]
0xB0BDC	0x7800    LDRB	R0, [R0, #0]
0xB0BDE	0xF0000001  AND	R0, R0, #1
0xB0BE2	0xB2C0    UXTB	R0, R0
0xB0BE4	0xB108    CBZ	R0, L_UART1_Data_Ready51
;__Lib_UART_01.c, 354 :: 		
0xB0BE6	0x2001    MOVS	R0, #1
0xB0BE8	0xE000    B	L_end_UART1_Data_Ready
L_UART1_Data_Ready51:
;__Lib_UART_01.c, 356 :: 		
0xB0BEA	0x2000    MOVS	R0, #0
;__Lib_UART_01.c, 357 :: 		
L_end_UART1_Data_Ready:
0xB0BEC	0xB001    ADD	SP, SP, #4
0xB0BEE	0x4770    BX	LR
0xB0BF0	0x2805400F  	UART1_INST_LINE_STS+0
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_01.c, 364 :: 		
0xB0B98	0xB081    SUB	SP, SP, #4
;__Lib_UART_01.c, 365 :: 		
0xB0B9A	0x4805    LDR	R0, [PC, #20]
0xB0B9C	0x7800    LDRB	R0, [R0, #0]
0xB0B9E	0xF0000040  AND	R0, R0, #64
0xB0BA2	0xB2C0    UXTB	R0, R0
0xB0BA4	0xB108    CBZ	R0, L_UART1_Tx_Idle53
;__Lib_UART_01.c, 366 :: 		
0xB0BA6	0x2001    MOVS	R0, #1
0xB0BA8	0xE000    B	L_end_UART1_Tx_Idle
L_UART1_Tx_Idle53:
;__Lib_UART_01.c, 368 :: 		
0xB0BAA	0x2000    MOVS	R0, #0
;__Lib_UART_01.c, 369 :: 		
L_end_UART1_Tx_Idle:
0xB0BAC	0xB001    ADD	SP, SP, #4
0xB0BAE	0x4770    BX	LR
0xB0BB0	0x2805400F  	UART1_INST_LINE_STS+0
; end of _UART1_Tx_Idle
__c3dhall3_driver_hal_i2cWrite:
;__hal_cec.c, 98 :: 		static int hal_i2cWrite(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0xB0E68	0xB082    SUB	SP, SP, #8
0xB0E6A	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_cec.c, 100 :: 		int res = 0;
0xB0E6E	0xF2400400  MOVW	R4, #0
0xB0E72	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_cec.c, 102 :: 		res |= fp_i2cWrite(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0xB0E76	0x4C05    LDR	R4, [PC, #20]
0xB0E78	0x6824    LDR	R4, [R4, #0]
0xB0E7A	0x47A0    BLX	R4
0xB0E7C	0xF9BD4004  LDRSH	R4, [SP, #4]
0xB0E80	0x4304    ORRS	R4, R0
;__hal_cec.c, 103 :: 		return res;
0xB0E82	0xB220    SXTH	R0, R4
;__hal_cec.c, 104 :: 		}
L_end_hal_i2cWrite:
0xB0E84	0xF8DDE000  LDR	LR, [SP, #0]
0xB0E88	0xB002    ADD	SP, SP, #8
0xB0E8A	0x4770    BX	LR
0xB0E8C	0x00C02000  	__c3dhall3_driver_fp_i2cWrite+0
; end of __c3dhall3_driver_hal_i2cWrite
_I2C0_Write:
;__Lib_I2C_1702.c, 309 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0A54	0xB081    SUB	SP, SP, #4
0xB0A56	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 310 :: 		
0xB0A5A	0x4C06    LDR	R4, [PC, #24]
0xB0A5C	0x6824    LDR	R4, [R4, #0]
0xB0A5E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0A60	0x4613    MOV	R3, R2
0xB0A62	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0A64	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0A66	0xF7FFFCFB  BL	__Lib_I2C_1702_I2Cx_Write+0
0xB0A6A	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 311 :: 		
L_end_I2C0_Write:
0xB0A6C	0xF8DDE000  LDR	LR, [SP, #0]
0xB0A70	0xB001    ADD	SP, SP, #4
0xB0A72	0x4770    BX	LR
0xB0A74	0x00502000  	__Lib_I2C_1702__I2C_BASEADDR0+0
; end of _I2C0_Write
__Lib_I2C_1702_I2Cx_Write:
;__Lib_I2C_1702.c, 229 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0460	0xB082    SUB	SP, SP, #8
0xB0462	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0xB0466	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_1702.c, 230 :: 		
; ctr start address is: 28 (R7)
0xB0468	0xF2400700  MOVW	R7, #0
;__Lib_I2C_1702.c, 231 :: 		
; timeout start address is: 20 (R5)
0xB046C	0xF04F0500  MOV	R5, #0
;__Lib_I2C_1702.c, 234 :: 		
0xB0470	0x4C4E    LDR	R4, [PC, #312]
0xB0472	0x6824    LDR	R4, [R4, #0]
0xB0474	0x42A1    CMP	R1, R4
0xB0476	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Write40
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 235 :: 		
0xB0478	0x4C4D    LDR	R4, [PC, #308]
; timeout start address is: 32 (R8)
0xB047A	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 236 :: 		
0xB047E	0x4C4D    LDR	R4, [PC, #308]
0xB0480	0x6825    LDR	R5, [R4, #0]
0xB0482	0x4C4D    LDR	R4, [PC, #308]
0xB0484	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 237 :: 		
0xB0486	0x4645    MOV	R5, R8
; timeout end address is: 32 (R8)
0xB0488	0xE028    B	L___Lib_I2C_1702_I2Cx_Write41
L___Lib_I2C_1702_I2Cx_Write40:
;__Lib_I2C_1702.c, 238 :: 		
; timeout start address is: 20 (R5)
0xB048A	0x4C4C    LDR	R4, [PC, #304]
0xB048C	0x6824    LDR	R4, [R4, #0]
0xB048E	0x42A1    CMP	R1, R4
0xB0490	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Write42
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 239 :: 		
0xB0492	0x4C4B    LDR	R4, [PC, #300]
; timeout start address is: 32 (R8)
0xB0494	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 240 :: 		
0xB0498	0x4C4A    LDR	R4, [PC, #296]
0xB049A	0x6825    LDR	R5, [R4, #0]
0xB049C	0x4C46    LDR	R4, [PC, #280]
0xB049E	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 241 :: 		
0xB04A0	0x4645    MOV	R5, R8
; timeout end address is: 32 (R8)
0xB04A2	0xE01B    B	L___Lib_I2C_1702_I2Cx_Write43
L___Lib_I2C_1702_I2Cx_Write42:
;__Lib_I2C_1702.c, 242 :: 		
; timeout start address is: 20 (R5)
0xB04A4	0x4C48    LDR	R4, [PC, #288]
0xB04A6	0x6824    LDR	R4, [R4, #0]
0xB04A8	0x42A1    CMP	R1, R4
0xB04AA	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Write44
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 243 :: 		
0xB04AC	0x4C47    LDR	R4, [PC, #284]
; timeout start address is: 32 (R8)
0xB04AE	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 244 :: 		
0xB04B2	0x4C47    LDR	R4, [PC, #284]
0xB04B4	0x6825    LDR	R5, [R4, #0]
0xB04B6	0x4C40    LDR	R4, [PC, #256]
0xB04B8	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 245 :: 		
0xB04BA	0x4644    MOV	R4, R8
; timeout end address is: 32 (R8)
0xB04BC	0xE00D    B	L___Lib_I2C_1702_I2Cx_Write45
L___Lib_I2C_1702_I2Cx_Write44:
;__Lib_I2C_1702.c, 246 :: 		
; timeout start address is: 20 (R5)
0xB04BE	0x4C45    LDR	R4, [PC, #276]
0xB04C0	0x6824    LDR	R4, [R4, #0]
0xB04C2	0x42A1    CMP	R1, R4
0xB04C4	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Write78
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 247 :: 		
0xB04C6	0x4C44    LDR	R4, [PC, #272]
; timeout start address is: 32 (R8)
0xB04C8	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 248 :: 		
0xB04CC	0x4C43    LDR	R4, [PC, #268]
0xB04CE	0x6825    LDR	R5, [R4, #0]
0xB04D0	0x4C39    LDR	R4, [PC, #228]
0xB04D2	0x6025    STR	R5, [R4, #0]
; timeout end address is: 32 (R8)
0xB04D4	0x4644    MOV	R4, R8
;__Lib_I2C_1702.c, 249 :: 		
0xB04D6	0xE000    B	L___Lib_I2C_1702_I2Cx_Write46
L___Lib_I2C_1702_I2Cx_Write78:
;__Lib_I2C_1702.c, 246 :: 		
0xB04D8	0x462C    MOV	R4, R5
;__Lib_I2C_1702.c, 249 :: 		
L___Lib_I2C_1702_I2Cx_Write46:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_1702_I2Cx_Write45:
; timeout start address is: 16 (R4)
0xB04DA	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
L___Lib_I2C_1702_I2Cx_Write43:
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
L___Lib_I2C_1702_I2Cx_Write41:
;__Lib_I2C_1702.c, 251 :: 		
; timeout start address is: 20 (R5)
0xB04DC	0x4C40    LDR	R4, [PC, #256]
0xB04DE	0x6025    STR	R5, [R4, #0]
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 253 :: 		
0xB04E0	0xF2010508  ADDW	R5, R1, #8
0xB04E4	0x0044    LSLS	R4, R0, #1
; slave_address end address is: 0 (R0)
0xB04E6	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_1702.c, 254 :: 		
0xB04E8	0x24C5    MOVS	R4, #197
0xB04EA	0x700C    STRB	R4, [R1, #0]
; count end address is: 12 (R3)
; ctr end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0xB04EC	0xB2B8    UXTH	R0, R7
0xB04EE	0x460F    MOV	R7, R1
0xB04F0	0x461D    MOV	R5, R3
;__Lib_I2C_1702.c, 255 :: 		
L___Lib_I2C_1702_I2Cx_Write47:
; ctr start address is: 0 (R0)
; END_mode start address is: 24 (R6)
; count start address is: 20 (R5)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 28 (R7)
0xB04F2	0x42A8    CMP	R0, R5
0xB04F4	0xD231    BCS	L___Lib_I2C_1702_I2Cx_Write80
;__Lib_I2C_1702.c, 256 :: 		
0xB04F6	0x4C3A    LDR	R4, [PC, #232]
; timeout start address is: 32 (R8)
0xB04F8	0xF8D48000  LDR	R8, [R4, #0]
; END_mode end address is: 24 (R6)
; count end address is: 20 (R5)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 28 (R7)
; timeout end address is: 32 (R8)
; ctr end address is: 0 (R0)
0xB04FC	0x4633    MOV	R3, R6
0xB04FE	0x4639    MOV	R1, R7
0xB0500	0x4617    MOV	R7, R2
0xB0502	0x462A    MOV	R2, R5
;__Lib_I2C_1702.c, 257 :: 		
L___Lib_I2C_1702_I2Cx_Write49:
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 28 (R7)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; ctr start address is: 0 (R0)
0xB0504	0x780C    LDRB	R4, [R1, #0]
0xB0506	0xF0040480  AND	R4, R4, #128
0xB050A	0xB2E4    UXTB	R4, R4
0xB050C	0xB17C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Write50
;__Lib_I2C_1702.c, 258 :: 		
0xB050E	0x4C34    LDR	R4, [PC, #208]
0xB0510	0x6824    LDR	R4, [R4, #0]
0xB0512	0xB15C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Write79
;__Lib_I2C_1702.c, 259 :: 		
0xB0514	0xF1B80F00  CMP	R8, #0
0xB0518	0xD104    BNE	L___Lib_I2C_1702_I2Cx_Write52
; I2C_BASE end address is: 4 (R1)
; buf end address is: 28 (R7)
; count end address is: 8 (R2)
; timeout end address is: 32 (R8)
; ctr end address is: 0 (R0)
; END_mode end address is: 12 (R3)
;__Lib_I2C_1702.c, 260 :: 		
0xB051A	0x2004    MOVS	R0, #4
0xB051C	0x4C26    LDR	R4, [PC, #152]
0xB051E	0x6824    LDR	R4, [R4, #0]
0xB0520	0x47A0    BLX	R4
;__Lib_I2C_1702.c, 261 :: 		
0xB0522	0xE03F    B	L_end_I2Cx_Write
;__Lib_I2C_1702.c, 262 :: 		
L___Lib_I2C_1702_I2Cx_Write52:
;__Lib_I2C_1702.c, 263 :: 		
; END_mode start address is: 12 (R3)
; ctr start address is: 0 (R0)
; timeout start address is: 32 (R8)
; count start address is: 8 (R2)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
0xB0524	0xF1A80501  SUB	R5, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0xB0528	0x46A8    MOV	R8, R5
;__Lib_I2C_1702.c, 264 :: 		
0xB052A	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Write51
L___Lib_I2C_1702_I2Cx_Write79:
;__Lib_I2C_1702.c, 258 :: 		
;__Lib_I2C_1702.c, 264 :: 		
L___Lib_I2C_1702_I2Cx_Write51:
;__Lib_I2C_1702.c, 265 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0xB052C	0xE7EA    B	L___Lib_I2C_1702_I2Cx_Write49
L___Lib_I2C_1702_I2Cx_Write50:
;__Lib_I2C_1702.c, 267 :: 		
0xB052E	0x780C    LDRB	R4, [R1, #0]
0xB0530	0xF0040408  AND	R4, R4, #8
0xB0534	0xB2E4    UXTB	R4, R4
0xB0536	0xB93C    CBNZ	R4, L___Lib_I2C_1702_I2Cx_Write53
;__Lib_I2C_1702.c, 268 :: 		
0xB0538	0xF2010508  ADDW	R5, R1, #8
0xB053C	0x183C    ADDS	R4, R7, R0
0xB053E	0x7824    LDRB	R4, [R4, #0]
0xB0540	0x702C    STRB	R4, [R5, #0]
0xB0542	0x1C40    ADDS	R0, R0, #1
0xB0544	0xB280    UXTH	R0, R0
;__Lib_I2C_1702.c, 269 :: 		
0xB0546	0xE003    B	L___Lib_I2C_1702_I2Cx_Write54
; buf end address is: 28 (R7)
L___Lib_I2C_1702_I2Cx_Write53:
;__Lib_I2C_1702.c, 270 :: 		
0xB0548	0x9101    STR	R1, [SP, #4]
0xB054A	0x4611    MOV	R1, R2
0xB054C	0x9A01    LDR	R2, [SP, #4]
0xB054E	0xE007    B	L___Lib_I2C_1702_I2Cx_Write48
L___Lib_I2C_1702_I2Cx_Write54:
;__Lib_I2C_1702.c, 271 :: 		
; buf start address is: 28 (R7)
0xB0550	0x4615    MOV	R5, R2
; I2C_BASE end address is: 4 (R1)
; buf end address is: 28 (R7)
; count end address is: 8 (R2)
; ctr end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0552	0x463A    MOV	R2, R7
0xB0554	0x460F    MOV	R7, R1
0xB0556	0x461E    MOV	R6, R3
0xB0558	0xE7CB    B	L___Lib_I2C_1702_I2Cx_Write47
L___Lib_I2C_1702_I2Cx_Write80:
;__Lib_I2C_1702.c, 255 :: 		
0xB055A	0x463A    MOV	R2, R7
0xB055C	0x4629    MOV	R1, R5
0xB055E	0x4633    MOV	R3, R6
;__Lib_I2C_1702.c, 271 :: 		
L___Lib_I2C_1702_I2Cx_Write48:
;__Lib_I2C_1702.c, 272 :: 		
; I2C_BASE start address is: 8 (R2)
; count start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; ctr start address is: 0 (R0)
0xB0560	0x4C1F    LDR	R4, [PC, #124]
; timeout start address is: 20 (R5)
0xB0562	0x6825    LDR	R5, [R4, #0]
; ctr end address is: 0 (R0)
; END_mode end address is: 12 (R3)
; count end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 273 :: 		
L___Lib_I2C_1702_I2Cx_Write55:
; timeout start address is: 20 (R5)
; ctr start address is: 0 (R0)
; END_mode start address is: 12 (R3)
; count start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
0xB0564	0x7814    LDRB	R4, [R2, #0]
0xB0566	0xF0040480  AND	R4, R4, #128
0xB056A	0xB2E4    UXTB	R4, R4
0xB056C	0xB15C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Write56
;__Lib_I2C_1702.c, 274 :: 		
0xB056E	0x4C1C    LDR	R4, [PC, #112]
0xB0570	0x6824    LDR	R4, [R4, #0]
0xB0572	0xB13C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Write81
;__Lib_I2C_1702.c, 275 :: 		
0xB0574	0xB925    CBNZ	R5, L___Lib_I2C_1702_I2Cx_Write58
; ctr end address is: 0 (R0)
; END_mode end address is: 12 (R3)
; count end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 276 :: 		
0xB0576	0x2004    MOVS	R0, #4
0xB0578	0x4C0F    LDR	R4, [PC, #60]
0xB057A	0x6824    LDR	R4, [R4, #0]
0xB057C	0x47A0    BLX	R4
;__Lib_I2C_1702.c, 277 :: 		
0xB057E	0xE011    B	L_end_I2Cx_Write
;__Lib_I2C_1702.c, 278 :: 		
L___Lib_I2C_1702_I2Cx_Write58:
;__Lib_I2C_1702.c, 279 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 8 (R2)
; count start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; ctr start address is: 0 (R0)
0xB0580	0x1E6D    SUBS	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 280 :: 		
0xB0582	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Write57
L___Lib_I2C_1702_I2Cx_Write81:
;__Lib_I2C_1702.c, 274 :: 		
;__Lib_I2C_1702.c, 280 :: 		
L___Lib_I2C_1702_I2Cx_Write57:
;__Lib_I2C_1702.c, 281 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0xB0584	0xE7EE    B	L___Lib_I2C_1702_I2Cx_Write55
L___Lib_I2C_1702_I2Cx_Write56:
;__Lib_I2C_1702.c, 283 :: 		
0xB0586	0xB133    CBZ	R3, L___Lib_I2C_1702_I2Cx_Write59
; END_mode end address is: 12 (R3)
;__Lib_I2C_1702.c, 284 :: 		
0xB0588	0x24C3    MOVS	R4, #195
0xB058A	0x7014    STRB	R4, [R2, #0]
;__Lib_I2C_1702.c, 285 :: 		
0xB058C	0xF2020508  ADDW	R5, R2, #8
; I2C_BASE end address is: 8 (R2)
0xB0590	0x2400    MOVS	R4, #0
0xB0592	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_1702.c, 286 :: 		
0xB0594	0xE001    B	L___Lib_I2C_1702_I2Cx_Write60
L___Lib_I2C_1702_I2Cx_Write59:
;__Lib_I2C_1702.c, 288 :: 		
; I2C_BASE start address is: 8 (R2)
0xB0596	0x2445    MOVS	R4, #69
0xB0598	0x7014    STRB	R4, [R2, #0]
; I2C_BASE end address is: 8 (R2)
L___Lib_I2C_1702_I2Cx_Write60:
;__Lib_I2C_1702.c, 290 :: 		
0xB059A	0x4288    CMP	R0, R1
0xB059C	0xD201    BCS	L___Lib_I2C_1702_I2Cx_Write61
; ctr end address is: 0 (R0)
; count end address is: 4 (R1)
;__Lib_I2C_1702.c, 291 :: 		
0xB059E	0x2001    MOVS	R0, #1
0xB05A0	0xE000    B	L_end_I2Cx_Write
L___Lib_I2C_1702_I2Cx_Write61:
;__Lib_I2C_1702.c, 293 :: 		
0xB05A2	0x2000    MOVS	R0, #0
;__Lib_I2C_1702.c, 294 :: 		
L_end_I2Cx_Write:
0xB05A4	0xF8DDE000  LDR	LR, [SP, #0]
0xB05A8	0xB002    ADD	SP, SP, #8
0xB05AA	0x4770    BX	LR
0xB05AC	0x00502000  	__Lib_I2C_1702__I2C_BASEADDR0+0
0xB05B0	0x00542000  	__Lib_I2C_1702__I2C0_TIMEOUT+0
0xB05B4	0x00D02000  	_I2C0_Timeout_Ptr+0
0xB05B8	0x00CC2000  	_I2Cx_Timeout_Ptr+0
0xB05BC	0x00582000  	__Lib_I2C_1702__I2C_BASEADDR1+0
0xB05C0	0x005C2000  	__Lib_I2C_1702__I2C1_TIMEOUT+0
0xB05C4	0x00D42000  	_I2C1_Timeout_Ptr+0
0xB05C8	0x004C2000  	__Lib_I2C_1702__I2C_BASEADDR2+0
0xB05CC	0x00602000  	__Lib_I2C_1702__I2C2_TIMEOUT+0
0xB05D0	0x00D82000  	_I2C2_Timeout_Ptr+0
0xB05D4	0x00642000  	__Lib_I2C_1702__I2C_BASEADDR3+0
0xB05D8	0x00682000  	__Lib_I2C_1702__I2C3_TIMEOUT+0
0xB05DC	0x00DC2000  	_I2C3_Timeout_Ptr+0
0xB05E0	0x006C2000  	__Lib_I2C_1702__I2Cx_TIMEOUT+0
; end of __Lib_I2C_1702_I2Cx_Write
_I2C1_Write:
;__Lib_I2C_1702.c, 312 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0A30	0xB081    SUB	SP, SP, #4
0xB0A32	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 313 :: 		
0xB0A36	0x4C06    LDR	R4, [PC, #24]
0xB0A38	0x6824    LDR	R4, [R4, #0]
0xB0A3A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0A3C	0x4613    MOV	R3, R2
0xB0A3E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0A40	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0A42	0xF7FFFD0D  BL	__Lib_I2C_1702_I2Cx_Write+0
0xB0A46	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 314 :: 		
L_end_I2C1_Write:
0xB0A48	0xF8DDE000  LDR	LR, [SP, #0]
0xB0A4C	0xB001    ADD	SP, SP, #4
0xB0A4E	0x4770    BX	LR
0xB0A50	0x00582000  	__Lib_I2C_1702__I2C_BASEADDR1+0
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_1702.c, 315 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0A78	0xB081    SUB	SP, SP, #4
0xB0A7A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 316 :: 		
0xB0A7E	0x4C06    LDR	R4, [PC, #24]
0xB0A80	0x6824    LDR	R4, [R4, #0]
0xB0A82	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0A84	0x4613    MOV	R3, R2
0xB0A86	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0A88	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0A8A	0xF7FFFCE9  BL	__Lib_I2C_1702_I2Cx_Write+0
0xB0A8E	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 317 :: 		
L_end_I2C2_Write:
0xB0A90	0xF8DDE000  LDR	LR, [SP, #0]
0xB0A94	0xB001    ADD	SP, SP, #4
0xB0A96	0x4770    BX	LR
0xB0A98	0x004C2000  	__Lib_I2C_1702__I2C_BASEADDR2+0
; end of _I2C2_Write
_I2C3_Write:
;__Lib_I2C_1702.c, 318 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0B74	0xB081    SUB	SP, SP, #4
0xB0B76	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 319 :: 		
0xB0B7A	0x4C06    LDR	R4, [PC, #24]
0xB0B7C	0x6824    LDR	R4, [R4, #0]
0xB0B7E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0B80	0x4613    MOV	R3, R2
0xB0B82	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0B84	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0B86	0xF7FFFC6B  BL	__Lib_I2C_1702_I2Cx_Write+0
0xB0B8A	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 320 :: 		
L_end_I2C3_Write:
0xB0B8C	0xF8DDE000  LDR	LR, [SP, #0]
0xB0B90	0xB001    ADD	SP, SP, #4
0xB0B92	0x4770    BX	LR
0xB0B94	0x00642000  	__Lib_I2C_1702__I2C_BASEADDR3+0
; end of _I2C3_Write
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0xB16EC	0xF64617FE  MOVW	R7, #27134
0xB16F0	0xF2C00718  MOVT	R7, #24
0xB16F4	0xBF00    NOP
0xB16F6	0xBF00    NOP
L_Delay_100ms20:
0xB16F8	0x1E7F    SUBS	R7, R7, #1
0xB16FA	0xD1FD    BNE	L_Delay_100ms20
0xB16FC	0xBF00    NOP
0xB16FE	0xBF00    NOP
0xB1700	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0xB1702	0x4770    BX	LR
; end of _Delay_100ms
_applicationTask:
;Click_3D_Hall_3_CEC.c, 59 :: 		void applicationTask( )
0xB2118	0xB081    SUB	SP, SP, #4
0xB211A	0xF8CDE000  STR	LR, [SP, #0]
;Click_3D_Hall_3_CEC.c, 61 :: 		c3dhall3_OUT_XYZ( &axes_xyz[0] );
0xB211E	0x481E    LDR	R0, [PC, #120]
0xB2120	0xF7FFFE3A  BL	_c3dhall3_OUT_XYZ+0
;Click_3D_Hall_3_CEC.c, 63 :: 		mikrobus_logWrite( " X:", _LOG_TEXT );
0xB2124	0x481D    LDR	R0, [PC, #116]
0xB2126	0x2101    MOVS	R1, #1
0xB2128	0xF7FFFEDE  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 64 :: 		IntToStr( axes_xyz[0], text );
0xB212C	0x481A    LDR	R0, [PC, #104]
0xB212E	0xF9B00000  LDRSH	R0, [R0, #0]
0xB2132	0x491B    LDR	R1, [PC, #108]
0xB2134	0xF7FFFEA0  BL	_IntToStr+0
;Click_3D_Hall_3_CEC.c, 65 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0xB2138	0x2101    MOVS	R1, #1
0xB213A	0x4819    LDR	R0, [PC, #100]
0xB213C	0xF7FFFED4  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 66 :: 		mikrobus_logWrite( " Y:", _LOG_TEXT );
0xB2140	0x4818    LDR	R0, [PC, #96]
0xB2142	0x2101    MOVS	R1, #1
0xB2144	0xF7FFFED0  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 67 :: 		IntToStr( axes_xyz[1], text );
0xB2148	0x4817    LDR	R0, [PC, #92]
0xB214A	0xF9B00000  LDRSH	R0, [R0, #0]
0xB214E	0x4914    LDR	R1, [PC, #80]
0xB2150	0xF7FFFE92  BL	_IntToStr+0
;Click_3D_Hall_3_CEC.c, 68 :: 		mikrobus_logWrite( text, _LOG_TEXT );
0xB2154	0x2101    MOVS	R1, #1
0xB2156	0x4812    LDR	R0, [PC, #72]
0xB2158	0xF7FFFEC6  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 69 :: 		mikrobus_logWrite( " Z:", _LOG_TEXT );
0xB215C	0x4813    LDR	R0, [PC, #76]
0xB215E	0x2101    MOVS	R1, #1
0xB2160	0xF7FFFEC2  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 70 :: 		IntToStr( axes_xyz[2], text );
0xB2164	0x4812    LDR	R0, [PC, #72]
0xB2166	0xF9B00000  LDRSH	R0, [R0, #0]
0xB216A	0x490D    LDR	R1, [PC, #52]
0xB216C	0xF7FFFE84  BL	_IntToStr+0
;Click_3D_Hall_3_CEC.c, 71 :: 		mikrobus_logWrite( text, _LOG_LINE );
0xB2170	0x2102    MOVS	R1, #2
0xB2172	0x480B    LDR	R0, [PC, #44]
0xB2174	0xF7FFFEB8  BL	_mikrobus_logWrite+0
;Click_3D_Hall_3_CEC.c, 73 :: 		Delay_ms(100);
0xB2178	0xF64617FE  MOVW	R7, #27134
0xB217C	0xF2C00718  MOVT	R7, #24
0xB2180	0xBF00    NOP
0xB2182	0xBF00    NOP
L_applicationTask4:
0xB2184	0x1E7F    SUBS	R7, R7, #1
0xB2186	0xD1FD    BNE	L_applicationTask4
0xB2188	0xBF00    NOP
0xB218A	0xBF00    NOP
0xB218C	0xBF00    NOP
;Click_3D_Hall_3_CEC.c, 74 :: 		}
L_end_applicationTask:
0xB218E	0xF8DDE000  LDR	LR, [SP, #0]
0xB2192	0xB001    ADD	SP, SP, #4
0xB2194	0x4770    BX	LR
0xB2196	0xBF00    NOP
0xB2198	0x00742000  	_axes_xyz+0
0xB219C	0x001D2000  	?lstr3_Click_3D_Hall_3_CEC+0
0xB21A0	0x007A2000  	_text+0
0xB21A4	0x00212000  	?lstr4_Click_3D_Hall_3_CEC+0
0xB21A8	0x00762000  	_axes_xyz+2
0xB21AC	0x00252000  	?lstr5_Click_3D_Hall_3_CEC+0
0xB21B0	0x00782000  	_axes_xyz+4
; end of _applicationTask
_c3dhall3_OUT_XYZ:
;__c3dhall3_driver.c, 261 :: 		void c3dhall3_OUT_XYZ( int16_t *OUT_XYZ )
; OUT_XYZ start address is: 0 (R0)
0xB1D98	0xB084    SUB	SP, SP, #16
0xB1D9A	0xF8CDE000  STR	LR, [SP, #0]
; OUT_XYZ end address is: 0 (R0)
; OUT_XYZ start address is: 0 (R0)
;__c3dhall3_driver.c, 265 :: 		c3dhall3_readRegisters( 0x68, auxBuffer, 6 );
0xB1D9E	0xA902    ADD	R1, SP, #8
0xB1DA0	0x9001    STR	R0, [SP, #4]
0xB1DA2	0x2206    MOVS	R2, #6
0xB1DA4	0x2068    MOVS	R0, #104
0xB1DA6	0xF7FFFCC1  BL	_c3dhall3_readRegisters+0
0xB1DAA	0x9801    LDR	R0, [SP, #4]
;__c3dhall3_driver.c, 267 :: 		OUT_XYZ[0] = auxBuffer[1];
0xB1DAC	0xAC02    ADD	R4, SP, #8
0xB1DAE	0x1C61    ADDS	R1, R4, #1
0xB1DB0	0x7809    LDRB	R1, [R1, #0]
0xB1DB2	0x8001    STRH	R1, [R0, #0]
;__c3dhall3_driver.c, 268 :: 		OUT_XYZ[0] <<= 8;
0xB1DB4	0xF9B01000  LDRSH	R1, [R0, #0]
0xB1DB8	0x0209    LSLS	R1, R1, #8
0xB1DBA	0x8001    STRH	R1, [R0, #0]
;__c3dhall3_driver.c, 269 :: 		OUT_XYZ[0] |= auxBuffer[0];
0xB1DBC	0x7822    LDRB	R2, [R4, #0]
0xB1DBE	0xF9B01000  LDRSH	R1, [R0, #0]
0xB1DC2	0x4311    ORRS	R1, R2
0xB1DC4	0x8001    STRH	R1, [R0, #0]
;__c3dhall3_driver.c, 271 :: 		OUT_XYZ[1] = auxBuffer[3];
0xB1DC6	0x1C82    ADDS	R2, R0, #2
0xB1DC8	0x1CE1    ADDS	R1, R4, #3
0xB1DCA	0x7809    LDRB	R1, [R1, #0]
0xB1DCC	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 272 :: 		OUT_XYZ[1] <<= 8;
0xB1DCE	0x1C82    ADDS	R2, R0, #2
0xB1DD0	0xF9B21000  LDRSH	R1, [R2, #0]
0xB1DD4	0x0209    LSLS	R1, R1, #8
0xB1DD6	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 273 :: 		OUT_XYZ[1] |= auxBuffer[2];
0xB1DD8	0x1C83    ADDS	R3, R0, #2
0xB1DDA	0x1CA1    ADDS	R1, R4, #2
0xB1DDC	0x780A    LDRB	R2, [R1, #0]
0xB1DDE	0xF9B31000  LDRSH	R1, [R3, #0]
0xB1DE2	0x4311    ORRS	R1, R2
0xB1DE4	0x8019    STRH	R1, [R3, #0]
;__c3dhall3_driver.c, 275 :: 		OUT_XYZ[2] = auxBuffer[5];
0xB1DE6	0x1D02    ADDS	R2, R0, #4
0xB1DE8	0x1D61    ADDS	R1, R4, #5
0xB1DEA	0x7809    LDRB	R1, [R1, #0]
0xB1DEC	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 276 :: 		OUT_XYZ[2] <<= 8;
0xB1DEE	0x1D02    ADDS	R2, R0, #4
0xB1DF0	0xF9B21000  LDRSH	R1, [R2, #0]
0xB1DF4	0x0209    LSLS	R1, R1, #8
0xB1DF6	0x8011    STRH	R1, [R2, #0]
;__c3dhall3_driver.c, 277 :: 		OUT_XYZ[2] |= auxBuffer[4];
0xB1DF8	0x1D03    ADDS	R3, R0, #4
; OUT_XYZ end address is: 0 (R0)
0xB1DFA	0x1D21    ADDS	R1, R4, #4
0xB1DFC	0x780A    LDRB	R2, [R1, #0]
0xB1DFE	0xF9B31000  LDRSH	R1, [R3, #0]
0xB1E02	0x4311    ORRS	R1, R2
0xB1E04	0x8019    STRH	R1, [R3, #0]
;__c3dhall3_driver.c, 278 :: 		}
L_end_c3dhall3_OUT_XYZ:
0xB1E06	0xF8DDE000  LDR	LR, [SP, #0]
0xB1E0A	0xB004    ADD	SP, SP, #16
0xB1E0C	0x4770    BX	LR
; end of _c3dhall3_OUT_XYZ
_c3dhall3_readRegisters:
;__c3dhall3_driver.c, 137 :: 		void c3dhall3_readRegisters( uint8_t registerAddress, uint8_t *registerBuffer, uint8_t nRegisters )
; registerAddress start address is: 0 (R0)
0xB172C	0xB084    SUB	SP, SP, #16
0xB172E	0xF8CDE000  STR	LR, [SP, #0]
0xB1732	0x9102    STR	R1, [SP, #8]
0xB1734	0xF88D200C  STRB	R2, [SP, #12]
; registerAddress end address is: 0 (R0)
; registerAddress start address is: 0 (R0)
;__c3dhall3_driver.c, 139 :: 		if (c3dhall3_communicationType == 0)
0xB1738	0x4B25    LDR	R3, [PC, #148]
0xB173A	0x781B    LDRB	R3, [R3, #0]
0xB173C	0xBB03    CBNZ	R3, L_c3dhall3_readRegisters6
;__c3dhall3_driver.c, 145 :: 		spi_auxBufferIn[0] = registerAddress;
0xB173E	0xAC01    ADD	R4, SP, #4
0xB1740	0x7020    STRB	R0, [R4, #0]
; registerAddress end address is: 0 (R0)
;__c3dhall3_driver.c, 146 :: 		spi_auxBufferIn[0] |= 0x80;
0xB1742	0x7823    LDRB	R3, [R4, #0]
0xB1744	0xF0430380  ORR	R3, R3, #128
0xB1748	0x7023    STRB	R3, [R4, #0]
;__c3dhall3_driver.c, 148 :: 		hal_gpio_rstSet(1);
0xB174A	0x2001    MOVS	R0, #1
0xB174C	0x4C21    LDR	R4, [PC, #132]
0xB174E	0x6824    LDR	R4, [R4, #0]
0xB1750	0x47A0    BLX	R4
;__c3dhall3_driver.c, 149 :: 		hal_gpio_csSet(0);
0xB1752	0x2000    MOVS	R0, #0
0xB1754	0x4C20    LDR	R4, [PC, #128]
0xB1756	0x6824    LDR	R4, [R4, #0]
0xB1758	0x47A0    BLX	R4
;__c3dhall3_driver.c, 150 :: 		hal_spiWrite( spi_auxBufferIn, 1 );
0xB175A	0xAB01    ADD	R3, SP, #4
0xB175C	0x2101    MOVS	R1, #1
0xB175E	0x4618    MOV	R0, R3
0xB1760	0xF7FFFB2C  BL	__c3dhall3_driver_hal_spiWrite+0
;__c3dhall3_driver.c, 151 :: 		hal_gpio_rstSet(0);
0xB1764	0x2000    MOVS	R0, #0
0xB1766	0x4C1B    LDR	R4, [PC, #108]
0xB1768	0x6824    LDR	R4, [R4, #0]
0xB176A	0x47A0    BLX	R4
;__c3dhall3_driver.c, 152 :: 		hal_spiRead( registerBuffer, nRegisters );
0xB176C	0xF89D100C  LDRB	R1, [SP, #12]
0xB1770	0x9802    LDR	R0, [SP, #8]
0xB1772	0xF7FFFB8D  BL	__c3dhall3_driver_hal_spiRead+0
;__c3dhall3_driver.c, 153 :: 		hal_gpio_csSet(1);
0xB1776	0x2001    MOVS	R0, #1
0xB1778	0x4C17    LDR	R4, [PC, #92]
0xB177A	0x6824    LDR	R4, [R4, #0]
0xB177C	0x47A0    BLX	R4
;__c3dhall3_driver.c, 155 :: 		}
0xB177E	0xE022    B	L_c3dhall3_readRegisters7
L_c3dhall3_readRegisters6:
;__c3dhall3_driver.c, 156 :: 		else if (c3dhall3_communicationType == 1)
; registerAddress start address is: 0 (R0)
0xB1780	0x4B13    LDR	R3, [PC, #76]
0xB1782	0x781B    LDRB	R3, [R3, #0]
0xB1784	0x2B01    CMP	R3, #1
0xB1786	0xD11E    BNE	L_c3dhall3_readRegisters8
;__c3dhall3_driver.c, 160 :: 		i2c_regAddr = registerAddress;
0xB1788	0xF88D0005  STRB	R0, [SP, #5]
;__c3dhall3_driver.c, 161 :: 		i2c_regAddr |= 0x80;
0xB178C	0xF0400380  ORR	R3, R0, #128
; registerAddress end address is: 0 (R0)
0xB1790	0xF88D3005  STRB	R3, [SP, #5]
;__c3dhall3_driver.c, 163 :: 		hal_gpio_csSet(1);
0xB1794	0x2001    MOVS	R0, #1
0xB1796	0x4C10    LDR	R4, [PC, #64]
0xB1798	0x6824    LDR	R4, [R4, #0]
0xB179A	0x47A0    BLX	R4
;__c3dhall3_driver.c, 165 :: 		hal_i2cStart( );
0xB179C	0xF7FFFB3C  BL	__c3dhall3_driver_hal_i2cStart+0
;__c3dhall3_driver.c, 166 :: 		hal_i2cWrite( _slaveAddress, &i2c_regAddr, 1, END_MODE_RESTART );
0xB17A0	0xF10D0405  ADD	R4, SP, #5
0xB17A4	0x4B0D    LDR	R3, [PC, #52]
0xB17A6	0x781B    LDRB	R3, [R3, #0]
0xB17A8	0x2201    MOVS	R2, #1
0xB17AA	0x4621    MOV	R1, R4
0xB17AC	0xB2D8    UXTB	R0, R3
0xB17AE	0x2300    MOVS	R3, #0
0xB17B0	0xF7FFFB5A  BL	__c3dhall3_driver_hal_i2cWrite+0
;__c3dhall3_driver.c, 167 :: 		hal_i2cRead( _slaveAddress, registerBuffer, nRegisters, END_MODE_STOP );
0xB17B4	0x4B09    LDR	R3, [PC, #36]
0xB17B6	0x781B    LDRB	R3, [R3, #0]
0xB17B8	0xF89D200C  LDRB	R2, [SP, #12]
0xB17BC	0x9902    LDR	R1, [SP, #8]
0xB17BE	0xB2D8    UXTB	R0, R3
0xB17C0	0x2301    MOVS	R3, #1
0xB17C2	0xF7FFFB3F  BL	__c3dhall3_driver_hal_i2cRead+0
;__c3dhall3_driver.c, 168 :: 		}
L_c3dhall3_readRegisters8:
L_c3dhall3_readRegisters7:
;__c3dhall3_driver.c, 169 :: 		}
L_end_c3dhall3_readRegisters:
0xB17C6	0xF8DDE000  LDR	LR, [SP, #0]
0xB17CA	0xB004    ADD	SP, SP, #16
0xB17CC	0x4770    BX	LR
0xB17CE	0xBF00    NOP
0xB17D0	0x00492000  	__c3dhall3_driver_c3dhall3_communicationType+0
0xB17D4	0x00AC2000  	__c3dhall3_driver_hal_gpio_rstSet+0
0xB17D8	0x00BC2000  	__c3dhall3_driver_hal_gpio_csSet+0
0xB17DC	0x004A2000  	__c3dhall3_driver__slaveAddress+0
; end of _c3dhall3_readRegisters
__c3dhall3_driver_hal_spiRead:
;__hal_cec.c, 48 :: 		static void hal_spiRead(uint8_t *pBuf, uint16_t nBytes)
; pBuf start address is: 0 (R0)
0xB0E90	0xB083    SUB	SP, SP, #12
0xB0E92	0xF8CDE000  STR	LR, [SP, #0]
0xB0E96	0xF8AD1008  STRH	R1, [SP, #8]
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
;__hal_cec.c, 50 :: 		uint8_t *ptr = pBuf;
0xB0E9A	0x9001    STR	R0, [SP, #4]
; pBuf end address is: 0 (R0)
;__hal_cec.c, 51 :: 		while( nBytes-- )
L___c3dhall3_driver_hal_spiRead2:
0xB0E9C	0xF8BD3008  LDRH	R3, [SP, #8]
0xB0EA0	0xF8BD2008  LDRH	R2, [SP, #8]
0xB0EA4	0x1E52    SUBS	R2, R2, #1
0xB0EA6	0xF8AD2008  STRH	R2, [SP, #8]
0xB0EAA	0xB14B    CBZ	R3, L___c3dhall3_driver_hal_spiRead3
;__hal_cec.c, 52 :: 		*( ptr++ ) = fp_spiRead( 0x00 );
0xB0EAC	0x2000    MOVS	R0, #0
0xB0EAE	0x4C06    LDR	R4, [PC, #24]
0xB0EB0	0x6824    LDR	R4, [R4, #0]
0xB0EB2	0x47A0    BLX	R4
0xB0EB4	0x9A01    LDR	R2, [SP, #4]
0xB0EB6	0x7010    STRB	R0, [R2, #0]
0xB0EB8	0x9A01    LDR	R2, [SP, #4]
0xB0EBA	0x1C52    ADDS	R2, R2, #1
0xB0EBC	0x9201    STR	R2, [SP, #4]
0xB0EBE	0xE7ED    B	L___c3dhall3_driver_hal_spiRead2
L___c3dhall3_driver_hal_spiRead3:
;__hal_cec.c, 53 :: 		}
L_end_hal_spiRead:
0xB0EC0	0xF8DDE000  LDR	LR, [SP, #0]
0xB0EC4	0xB003    ADD	SP, SP, #12
0xB0EC6	0x4770    BX	LR
0xB0EC8	0x00B42000  	__c3dhall3_driver_fp_spiRead+0
; end of __c3dhall3_driver_hal_spiRead
__c3dhall3_driver_hal_i2cRead:
;__hal_cec.c, 106 :: 		static int hal_i2cRead(uint8_t slaveAddress, uint8_t *pBuf, uint16_t nBytes, uint8_t endMode)
; endMode start address is: 12 (R3)
; nBytes start address is: 8 (R2)
; pBuf start address is: 4 (R1)
; slaveAddress start address is: 0 (R0)
0xB0E44	0xB082    SUB	SP, SP, #8
0xB0E46	0xF8CDE000  STR	LR, [SP, #0]
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
; pBuf start address is: 4 (R1)
; nBytes start address is: 8 (R2)
; endMode start address is: 12 (R3)
;__hal_cec.c, 108 :: 		int res = 0;
0xB0E4A	0xF2400400  MOVW	R4, #0
0xB0E4E	0xF8AD4004  STRH	R4, [SP, #4]
;__hal_cec.c, 110 :: 		fp_i2cRead(slaveAddress, ptr, nBytes, endMode);
; endMode end address is: 12 (R3)
; nBytes end address is: 8 (R2)
; pBuf end address is: 4 (R1)
; slaveAddress end address is: 0 (R0)
0xB0E52	0x4C04    LDR	R4, [PC, #16]
0xB0E54	0x6824    LDR	R4, [R4, #0]
0xB0E56	0x47A0    BLX	R4
;__hal_cec.c, 111 :: 		return res;
0xB0E58	0xF9BD0004  LDRSH	R0, [SP, #4]
;__hal_cec.c, 112 :: 		}
L_end_hal_i2cRead:
0xB0E5C	0xF8DDE000  LDR	LR, [SP, #0]
0xB0E60	0xB002    ADD	SP, SP, #8
0xB0E62	0x4770    BX	LR
0xB0E64	0x00C82000  	__c3dhall3_driver_fp_i2cRead+0
; end of __c3dhall3_driver_hal_i2cRead
_I2C0_Read:
;__Lib_I2C_1702.c, 296 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0BB4	0xB081    SUB	SP, SP, #4
0xB0BB6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 297 :: 		
0xB0BBA	0x4C06    LDR	R4, [PC, #24]
0xB0BBC	0x6824    LDR	R4, [R4, #0]
0xB0BBE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0BC0	0x4613    MOV	R3, R2
0xB0BC2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0BC4	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0BC6	0xF7FFFD81  BL	__Lib_I2C_1702_I2Cx_Read+0
0xB0BCA	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 298 :: 		
L_end_I2C0_Read:
0xB0BCC	0xF8DDE000  LDR	LR, [SP, #0]
0xB0BD0	0xB001    ADD	SP, SP, #4
0xB0BD2	0x4770    BX	LR
0xB0BD4	0x00502000  	__Lib_I2C_1702__I2C_BASEADDR0+0
; end of _I2C0_Read
__Lib_I2C_1702_I2Cx_Read:
;__Lib_I2C_1702.c, 96 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB06CC	0xB082    SUB	SP, SP, #8
0xB06CE	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 16 (R4)
0xB06D2	0x9C02    LDR	R4, [SP, #8]
; END_mode end address is: 16 (R4)
;__Lib_I2C_1702.c, 98 :: 		
; ctr start address is: 24 (R6)
0xB06D4	0xF2400600  MOVW	R6, #0
;__Lib_I2C_1702.c, 99 :: 		
; first start address is: 28 (R7)
0xB06D8	0x2701    MOVS	R7, #1
;__Lib_I2C_1702.c, 100 :: 		
; timeout start address is: 20 (R5)
0xB06DA	0xF04F0500  MOV	R5, #0
;__Lib_I2C_1702.c, 103 :: 		
0xB06DE	0x4C5F    LDR	R4, [PC, #380]
0xB06E0	0x6824    LDR	R4, [R4, #0]
0xB06E2	0x42A1    CMP	R1, R4
0xB06E4	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Read0
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 104 :: 		
0xB06E6	0x4C5E    LDR	R4, [PC, #376]
; timeout start address is: 32 (R8)
0xB06E8	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 105 :: 		
0xB06EC	0x4C5D    LDR	R4, [PC, #372]
0xB06EE	0x6825    LDR	R5, [R4, #0]
0xB06F0	0x4C5D    LDR	R4, [PC, #372]
0xB06F2	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 106 :: 		
0xB06F4	0x4645    MOV	R5, R8
; timeout end address is: 32 (R8)
0xB06F6	0xE028    B	L___Lib_I2C_1702_I2Cx_Read1
L___Lib_I2C_1702_I2Cx_Read0:
;__Lib_I2C_1702.c, 107 :: 		
; timeout start address is: 20 (R5)
0xB06F8	0x4C5C    LDR	R4, [PC, #368]
0xB06FA	0x6824    LDR	R4, [R4, #0]
0xB06FC	0x42A1    CMP	R1, R4
0xB06FE	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Read2
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 108 :: 		
0xB0700	0x4C5B    LDR	R4, [PC, #364]
; timeout start address is: 32 (R8)
0xB0702	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 109 :: 		
0xB0706	0x4C5B    LDR	R4, [PC, #364]
0xB0708	0x6825    LDR	R5, [R4, #0]
0xB070A	0x4C57    LDR	R4, [PC, #348]
0xB070C	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 110 :: 		
0xB070E	0x4645    MOV	R5, R8
; timeout end address is: 32 (R8)
0xB0710	0xE01B    B	L___Lib_I2C_1702_I2Cx_Read3
L___Lib_I2C_1702_I2Cx_Read2:
;__Lib_I2C_1702.c, 111 :: 		
; timeout start address is: 20 (R5)
0xB0712	0x4C59    LDR	R4, [PC, #356]
0xB0714	0x6824    LDR	R4, [R4, #0]
0xB0716	0x42A1    CMP	R1, R4
0xB0718	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Read4
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 112 :: 		
0xB071A	0x4C58    LDR	R4, [PC, #352]
; timeout start address is: 32 (R8)
0xB071C	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 113 :: 		
0xB0720	0x4C57    LDR	R4, [PC, #348]
0xB0722	0x6825    LDR	R5, [R4, #0]
0xB0724	0x4C50    LDR	R4, [PC, #320]
0xB0726	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_1702.c, 114 :: 		
0xB0728	0x4644    MOV	R4, R8
; timeout end address is: 32 (R8)
0xB072A	0xE00D    B	L___Lib_I2C_1702_I2Cx_Read5
L___Lib_I2C_1702_I2Cx_Read4:
;__Lib_I2C_1702.c, 115 :: 		
; timeout start address is: 20 (R5)
0xB072C	0x4C55    LDR	R4, [PC, #340]
0xB072E	0x6824    LDR	R4, [R4, #0]
0xB0730	0x42A1    CMP	R1, R4
0xB0732	0xD108    BNE	L___Lib_I2C_1702_I2Cx_Read71
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 116 :: 		
0xB0734	0x4C54    LDR	R4, [PC, #336]
; timeout start address is: 32 (R8)
0xB0736	0xF8D48000  LDR	R8, [R4, #0]
;__Lib_I2C_1702.c, 117 :: 		
0xB073A	0x4C54    LDR	R4, [PC, #336]
0xB073C	0x6825    LDR	R5, [R4, #0]
0xB073E	0x4C4A    LDR	R4, [PC, #296]
0xB0740	0x6025    STR	R5, [R4, #0]
; timeout end address is: 32 (R8)
0xB0742	0x4644    MOV	R4, R8
;__Lib_I2C_1702.c, 118 :: 		
0xB0744	0xE000    B	L___Lib_I2C_1702_I2Cx_Read6
L___Lib_I2C_1702_I2Cx_Read71:
;__Lib_I2C_1702.c, 115 :: 		
0xB0746	0x462C    MOV	R4, R5
;__Lib_I2C_1702.c, 118 :: 		
L___Lib_I2C_1702_I2Cx_Read6:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_1702_I2Cx_Read5:
; timeout start address is: 16 (R4)
0xB0748	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
L___Lib_I2C_1702_I2Cx_Read3:
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
L___Lib_I2C_1702_I2Cx_Read1:
;__Lib_I2C_1702.c, 120 :: 		
; timeout start address is: 20 (R5)
0xB074A	0x4C51    LDR	R4, [PC, #324]
0xB074C	0x6025    STR	R5, [R4, #0]
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 122 :: 		
0xB074E	0xF2010508  ADDW	R5, R1, #8
0xB0752	0x0044    LSLS	R4, R0, #1
0xB0754	0xB2A4    UXTH	R4, R4
; slave_address end address is: 0 (R0)
0xB0756	0xF0440401  ORR	R4, R4, #1
0xB075A	0x702C    STRB	R4, [R5, #0]
; I2C_BASE end address is: 4 (R1)
; count end address is: 12 (R3)
; first end address is: 28 (R7)
; buf end address is: 8 (R2)
; ctr end address is: 24 (R6)
0xB075C	0x4608    MOV	R0, R1
0xB075E	0xB2B5    UXTH	R5, R6
0xB0760	0x461E    MOV	R6, R3
0xB0762	0xB2FB    UXTB	R3, R7
;__Lib_I2C_1702.c, 123 :: 		
L___Lib_I2C_1702_I2Cx_Read7:
;__Lib_I2C_1702.c, 124 :: 		
; first start address is: 12 (R3)
; ctr start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
0xB0764	0x4C4A    LDR	R4, [PC, #296]
; timeout start address is: 4 (R1)
0xB0766	0x6821    LDR	R1, [R4, #0]
; count end address is: 24 (R6)
; timeout end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; first end address is: 12 (R3)
; ctr end address is: 20 (R5)
0xB0768	0x9101    STR	R1, [SP, #4]
0xB076A	0x4631    MOV	R1, R6
0xB076C	0xB2AE    UXTH	R6, R5
0xB076E	0x9D01    LDR	R5, [SP, #4]
;__Lib_I2C_1702.c, 125 :: 		
L___Lib_I2C_1702_I2Cx_Read9:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 0 (R0)
; buf start address is: 8 (R2)
; count start address is: 4 (R1)
; ctr start address is: 24 (R6)
; first start address is: 12 (R3)
0xB0770	0x7804    LDRB	R4, [R0, #0]
0xB0772	0xF0040480  AND	R4, R4, #128
0xB0776	0xB2E4    UXTB	R4, R4
0xB0778	0xB15C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Read10
;__Lib_I2C_1702.c, 126 :: 		
0xB077A	0x4C45    LDR	R4, [PC, #276]
0xB077C	0x6824    LDR	R4, [R4, #0]
0xB077E	0xB13C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Read72
;__Lib_I2C_1702.c, 127 :: 		
0xB0780	0xB925    CBNZ	R5, L___Lib_I2C_1702_I2Cx_Read12
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 4 (R1)
; ctr end address is: 24 (R6)
; timeout end address is: 20 (R5)
; first end address is: 12 (R3)
;__Lib_I2C_1702.c, 128 :: 		
0xB0782	0x2003    MOVS	R0, #3
0xB0784	0x4C38    LDR	R4, [PC, #224]
0xB0786	0x6824    LDR	R4, [R4, #0]
0xB0788	0x47A0    BLX	R4
;__Lib_I2C_1702.c, 129 :: 		
0xB078A	0xE062    B	L_end_I2Cx_Read
;__Lib_I2C_1702.c, 130 :: 		
L___Lib_I2C_1702_I2Cx_Read12:
;__Lib_I2C_1702.c, 131 :: 		
; first start address is: 12 (R3)
; timeout start address is: 20 (R5)
; ctr start address is: 24 (R6)
; count start address is: 4 (R1)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
0xB078C	0x1E6D    SUBS	R5, R5, #1
; timeout end address is: 20 (R5)
;__Lib_I2C_1702.c, 132 :: 		
0xB078E	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Read11
L___Lib_I2C_1702_I2Cx_Read72:
;__Lib_I2C_1702.c, 126 :: 		
;__Lib_I2C_1702.c, 132 :: 		
L___Lib_I2C_1702_I2Cx_Read11:
;__Lib_I2C_1702.c, 133 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0xB0790	0xE7EE    B	L___Lib_I2C_1702_I2Cx_Read9
L___Lib_I2C_1702_I2Cx_Read10:
;__Lib_I2C_1702.c, 135 :: 		
0xB0792	0x7804    LDRB	R4, [R0, #0]
0xB0794	0xF0040408  AND	R4, R4, #8
0xB0798	0xB2E4    UXTB	R4, R4
0xB079A	0xB98C    CBNZ	R4, L___Lib_I2C_1702_I2Cx_Read70
0xB079C	0x1CB4    ADDS	R4, R6, #2
0xB079E	0xB2A4    UXTH	R4, R4
0xB07A0	0x428C    CMP	R4, R1
0xB07A2	0xD20D    BCS	L___Lib_I2C_1702_I2Cx_Read69
L___Lib_I2C_1702_I2Cx_Read68:
;__Lib_I2C_1702.c, 136 :: 		
0xB07A4	0x1995    ADDS	R5, R2, R6
0xB07A6	0xF2000408  ADDW	R4, R0, #8
0xB07AA	0x7824    LDRB	R4, [R4, #0]
0xB07AC	0x702C    STRB	R4, [R5, #0]
0xB07AE	0x1C75    ADDS	R5, R6, #1
0xB07B0	0xB2AD    UXTH	R5, R5
; ctr end address is: 24 (R6)
; ctr start address is: 20 (R5)
;__Lib_I2C_1702.c, 137 :: 		
0xB07B2	0xB123    CBZ	R3, L___Lib_I2C_1702_I2Cx_Read73
; first end address is: 12 (R3)
; ctr end address is: 20 (R5)
;__Lib_I2C_1702.c, 138 :: 		
; first start address is: 16 (R4)
0xB07B4	0x2400    MOVS	R4, #0
;__Lib_I2C_1702.c, 139 :: 		
; ctr start address is: 12 (R3)
0xB07B6	0x2300    MOVS	R3, #0
; first end address is: 16 (R4)
; ctr end address is: 12 (R3)
0xB07B8	0xB29D    UXTH	R5, R3
0xB07BA	0xB2E3    UXTB	R3, R4
;__Lib_I2C_1702.c, 140 :: 		
0xB07BC	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Read16
L___Lib_I2C_1702_I2Cx_Read73:
;__Lib_I2C_1702.c, 137 :: 		
;__Lib_I2C_1702.c, 140 :: 		
L___Lib_I2C_1702_I2Cx_Read16:
;__Lib_I2C_1702.c, 141 :: 		
; ctr start address is: 20 (R5)
; first start address is: 12 (R3)
0xB07BE	0xE046    B	L___Lib_I2C_1702_I2Cx_Read17
; ctr end address is: 20 (R5)
;__Lib_I2C_1702.c, 135 :: 		
L___Lib_I2C_1702_I2Cx_Read70:
; ctr start address is: 24 (R6)
L___Lib_I2C_1702_I2Cx_Read69:
;__Lib_I2C_1702.c, 142 :: 		
0xB07C0	0x7804    LDRB	R4, [R0, #0]
0xB07C2	0xF0040408  AND	R4, R4, #8
0xB07C6	0xB2E4    UXTB	R4, R4
0xB07C8	0x2C00    CMP	R4, #0
0xB07CA	0xD138    BNE	L___Lib_I2C_1702_I2Cx_Read18
;__Lib_I2C_1702.c, 143 :: 		
0xB07CC	0x2902    CMP	R1, #2
0xB07CE	0xD002    BEQ	L___Lib_I2C_1702_I2Cx_Read19
;__Lib_I2C_1702.c, 144 :: 		
0xB07D0	0x2440    MOVS	R4, #64
0xB07D2	0x7004    STRB	R4, [R0, #0]
0xB07D4	0xE002    B	L___Lib_I2C_1702_I2Cx_Read20
L___Lib_I2C_1702_I2Cx_Read19:
;__Lib_I2C_1702.c, 145 :: 		
0xB07D6	0xB90B    CBNZ	R3, L___Lib_I2C_1702_I2Cx_Read21
;__Lib_I2C_1702.c, 146 :: 		
0xB07D8	0x2440    MOVS	R4, #64
0xB07DA	0x7004    STRB	R4, [R0, #0]
L___Lib_I2C_1702_I2Cx_Read21:
L___Lib_I2C_1702_I2Cx_Read20:
;__Lib_I2C_1702.c, 147 :: 		
0xB07DC	0x1995    ADDS	R5, R2, R6
0xB07DE	0xF2000408  ADDW	R4, R0, #8
0xB07E2	0x7824    LDRB	R4, [R4, #0]
0xB07E4	0x702C    STRB	R4, [R5, #0]
0xB07E6	0x1C74    ADDS	R4, R6, #1
; ctr end address is: 24 (R6)
; ctr start address is: 16 (R4)
;__Lib_I2C_1702.c, 148 :: 		
0xB07E8	0xB13B    CBZ	R3, L___Lib_I2C_1702_I2Cx_Read74
; ctr end address is: 16 (R4)
;__Lib_I2C_1702.c, 149 :: 		
0xB07EA	0x2300    MOVS	R3, #0
;__Lib_I2C_1702.c, 150 :: 		
; ctr start address is: 20 (R5)
0xB07EC	0x2500    MOVS	R5, #0
;__Lib_I2C_1702.c, 151 :: 		
0xB07EE	0x2902    CMP	R1, #2
0xB07F0	0xD101    BNE	L___Lib_I2C_1702_I2Cx_Read23
;__Lib_I2C_1702.c, 152 :: 		
; count end address is: 4 (R1)
; first end address is: 12 (R3)
0xB07F2	0x460E    MOV	R6, R1
0xB07F4	0xE7B6    B	L___Lib_I2C_1702_I2Cx_Read7
L___Lib_I2C_1702_I2Cx_Read23:
;__Lib_I2C_1702.c, 153 :: 		
0xB07F6	0xB2A9    UXTH	R1, R5
0xB07F8	0xE000    B	L___Lib_I2C_1702_I2Cx_Read22
; ctr end address is: 20 (R5)
L___Lib_I2C_1702_I2Cx_Read74:
;__Lib_I2C_1702.c, 148 :: 		
0xB07FA	0xB2A1    UXTH	R1, R4
;__Lib_I2C_1702.c, 153 :: 		
L___Lib_I2C_1702_I2Cx_Read22:
;__Lib_I2C_1702.c, 154 :: 		
; ctr start address is: 4 (R1)
0xB07FC	0x4C24    LDR	R4, [PC, #144]
; timeout start address is: 12 (R3)
0xB07FE	0x6823    LDR	R3, [R4, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; ctr end address is: 4 (R1)
; timeout end address is: 12 (R3)
0xB0800	0xF8AD1004  STRH	R1, [SP, #4]
0xB0804	0x4611    MOV	R1, R2
0xB0806	0x4602    MOV	R2, R0
0xB0808	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_I2C_1702.c, 155 :: 		
L___Lib_I2C_1702_I2Cx_Read24:
; timeout start address is: 12 (R3)
; ctr start address is: 0 (R0)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
0xB080C	0x7814    LDRB	R4, [R2, #0]
0xB080E	0xF0040480  AND	R4, R4, #128
0xB0812	0xB2E4    UXTB	R4, R4
0xB0814	0xB15C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Read25
;__Lib_I2C_1702.c, 156 :: 		
0xB0816	0x4C1E    LDR	R4, [PC, #120]
0xB0818	0x6824    LDR	R4, [R4, #0]
0xB081A	0xB13C    CBZ	R4, L___Lib_I2C_1702_I2Cx_Read75
;__Lib_I2C_1702.c, 157 :: 		
0xB081C	0xB923    CBNZ	R3, L___Lib_I2C_1702_I2Cx_Read27
; ctr end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 12 (R3)
;__Lib_I2C_1702.c, 158 :: 		
0xB081E	0x2003    MOVS	R0, #3
0xB0820	0x4C11    LDR	R4, [PC, #68]
0xB0822	0x6824    LDR	R4, [R4, #0]
0xB0824	0x47A0    BLX	R4
;__Lib_I2C_1702.c, 159 :: 		
0xB0826	0xE014    B	L_end_I2Cx_Read
;__Lib_I2C_1702.c, 160 :: 		
L___Lib_I2C_1702_I2Cx_Read27:
;__Lib_I2C_1702.c, 161 :: 		
; timeout start address is: 12 (R3)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
; ctr start address is: 0 (R0)
0xB0828	0x1E5B    SUBS	R3, R3, #1
; timeout end address is: 12 (R3)
;__Lib_I2C_1702.c, 162 :: 		
0xB082A	0xE7FF    B	L___Lib_I2C_1702_I2Cx_Read26
L___Lib_I2C_1702_I2Cx_Read75:
;__Lib_I2C_1702.c, 156 :: 		
;__Lib_I2C_1702.c, 162 :: 		
L___Lib_I2C_1702_I2Cx_Read26:
;__Lib_I2C_1702.c, 163 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0xB082C	0xE7EE    B	L___Lib_I2C_1702_I2Cx_Read24
L___Lib_I2C_1702_I2Cx_Read25:
;__Lib_I2C_1702.c, 165 :: 		
0xB082E	0x24C3    MOVS	R4, #195
0xB0830	0x7014    STRB	R4, [R2, #0]
;__Lib_I2C_1702.c, 166 :: 		
0xB0832	0x180D    ADDS	R5, R1, R0
; ctr end address is: 0 (R0)
; buf end address is: 4 (R1)
0xB0834	0xF2020408  ADDW	R4, R2, #8
; I2C_BASE end address is: 8 (R2)
0xB0838	0x7824    LDRB	R4, [R4, #0]
0xB083A	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_1702.c, 167 :: 		
0xB083C	0xE009    B	L___Lib_I2C_1702_I2Cx_Read8
;__Lib_I2C_1702.c, 168 :: 		
L___Lib_I2C_1702_I2Cx_Read18:
;__Lib_I2C_1702.c, 170 :: 		
; ctr start address is: 24 (R6)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
0xB083E	0x24C3    MOVS	R4, #195
0xB0840	0x7004    STRB	R4, [R0, #0]
;__Lib_I2C_1702.c, 171 :: 		
0xB0842	0x1995    ADDS	R5, R2, R6
; buf end address is: 8 (R2)
; ctr end address is: 24 (R6)
0xB0844	0xF2000408  ADDW	R4, R0, #8
; I2C_BASE end address is: 0 (R0)
0xB0848	0x7824    LDRB	R4, [R4, #0]
0xB084A	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_1702.c, 172 :: 		
0xB084C	0xE001    B	L___Lib_I2C_1702_I2Cx_Read8
;__Lib_I2C_1702.c, 173 :: 		
L___Lib_I2C_1702_I2Cx_Read17:
;__Lib_I2C_1702.c, 174 :: 		
; ctr start address is: 20 (R5)
; first start address is: 12 (R3)
; count start address is: 4 (R1)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 0 (R0)
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 4 (R1)
; first end address is: 12 (R3)
; ctr end address is: 20 (R5)
0xB084E	0x460E    MOV	R6, R1
0xB0850	0xE788    B	L___Lib_I2C_1702_I2Cx_Read7
L___Lib_I2C_1702_I2Cx_Read8:
;__Lib_I2C_1702.c, 176 :: 		
L_end_I2Cx_Read:
0xB0852	0xF8DDE000  LDR	LR, [SP, #0]
0xB0856	0xB002    ADD	SP, SP, #8
0xB0858	0x4770    BX	LR
0xB085A	0xBF00    NOP
0xB085C	0x00502000  	__Lib_I2C_1702__I2C_BASEADDR0+0
0xB0860	0x00542000  	__Lib_I2C_1702__I2C0_TIMEOUT+0
0xB0864	0x00D02000  	_I2C0_Timeout_Ptr+0
0xB0868	0x00CC2000  	_I2Cx_Timeout_Ptr+0
0xB086C	0x00582000  	__Lib_I2C_1702__I2C_BASEADDR1+0
0xB0870	0x005C2000  	__Lib_I2C_1702__I2C1_TIMEOUT+0
0xB0874	0x00D42000  	_I2C1_Timeout_Ptr+0
0xB0878	0x004C2000  	__Lib_I2C_1702__I2C_BASEADDR2+0
0xB087C	0x00602000  	__Lib_I2C_1702__I2C2_TIMEOUT+0
0xB0880	0x00D82000  	_I2C2_Timeout_Ptr+0
0xB0884	0x00642000  	__Lib_I2C_1702__I2C_BASEADDR3+0
0xB0888	0x00682000  	__Lib_I2C_1702__I2C3_TIMEOUT+0
0xB088C	0x00DC2000  	_I2C3_Timeout_Ptr+0
0xB0890	0x006C2000  	__Lib_I2C_1702__I2Cx_TIMEOUT+0
; end of __Lib_I2C_1702_I2Cx_Read
_I2C1_Read:
;__Lib_I2C_1702.c, 299 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB09D4	0xB081    SUB	SP, SP, #4
0xB09D6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 300 :: 		
0xB09DA	0x4C06    LDR	R4, [PC, #24]
0xB09DC	0x6824    LDR	R4, [R4, #0]
0xB09DE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB09E0	0x4613    MOV	R3, R2
0xB09E2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB09E4	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB09E6	0xF7FFFE71  BL	__Lib_I2C_1702_I2Cx_Read+0
0xB09EA	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 301 :: 		
L_end_I2C1_Read:
0xB09EC	0xF8DDE000  LDR	LR, [SP, #0]
0xB09F0	0xB001    ADD	SP, SP, #4
0xB09F2	0x4770    BX	LR
0xB09F4	0x00582000  	__Lib_I2C_1702__I2C_BASEADDR1+0
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_1702.c, 302 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0994	0xB081    SUB	SP, SP, #4
0xB0996	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 303 :: 		
0xB099A	0x4C06    LDR	R4, [PC, #24]
0xB099C	0x6824    LDR	R4, [R4, #0]
0xB099E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB09A0	0x4613    MOV	R3, R2
0xB09A2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB09A4	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB09A6	0xF7FFFE91  BL	__Lib_I2C_1702_I2Cx_Read+0
0xB09AA	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 304 :: 		
L_end_I2C2_Read:
0xB09AC	0xF8DDE000  LDR	LR, [SP, #0]
0xB09B0	0xB001    ADD	SP, SP, #4
0xB09B2	0x4770    BX	LR
0xB09B4	0x004C2000  	__Lib_I2C_1702__I2C_BASEADDR2+0
; end of _I2C2_Read
_I2C3_Read:
;__Lib_I2C_1702.c, 305 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0xB0944	0xB081    SUB	SP, SP, #4
0xB0946	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_1702.c, 306 :: 		
0xB094A	0x4C06    LDR	R4, [PC, #24]
0xB094C	0x6824    LDR	R4, [R4, #0]
0xB094E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0xB0950	0x4613    MOV	R3, R2
0xB0952	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0xB0954	0x4621    MOV	R1, R4
; slave_address end address is: 0 (R0)
; END_mode end address is: 12 (R3)
0xB0956	0xF7FFFEB9  BL	__Lib_I2C_1702_I2Cx_Read+0
0xB095A	0xB001    ADD	SP, SP, #4
;__Lib_I2C_1702.c, 307 :: 		
L_end_I2C3_Read:
0xB095C	0xF8DDE000  LDR	LR, [SP, #0]
0xB0960	0xB001    ADD	SP, SP, #4
0xB0962	0x4770    BX	LR
0xB0964	0x00642000  	__Lib_I2C_1702__I2C_BASEADDR3+0
; end of _I2C3_Read
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0xB1E78	0xB081    SUB	SP, SP, #4
0xB1E7A	0xF8CDE000  STR	LR, [SP, #0]
0xB1E7E	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0xB1E80	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0xB1E82	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0xB1E84	0x2800    CMP	R0, #0
0xB1E86	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0xB1E88	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0xB1E8A	0x4240    RSBS	R0, R0, #0
0xB1E8C	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0xB1E8E	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0xB1E90	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0xB1E92	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0xB1E94	0xB298    UXTH	R0, R3
0xB1E96	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0xB1E98	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0xB1E9A	0xF7FFFE17  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0xB1E9E	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0xB1EA0	0x4634    MOV	R4, R6
0xB1EA2	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0xB1EA4	0x2900    CMP	R1, #0
0xB1EA6	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0xB1EA8	0x1863    ADDS	R3, R4, R1
0xB1EAA	0x1E4A    SUBS	R2, R1, #1
0xB1EAC	0xB292    UXTH	R2, R2
0xB1EAE	0x18A2    ADDS	R2, R4, R2
0xB1EB0	0x7812    LDRB	R2, [R2, #0]
0xB1EB2	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0xB1EB4	0x1E49    SUBS	R1, R1, #1
0xB1EB6	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0xB1EB8	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0xB1EBA	0x2220    MOVS	R2, #32
0xB1EBC	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0xB1EBE	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0xB1EC0	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0xB1EC2	0xB281    UXTH	R1, R0
0xB1EC4	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0xB1EC6	0x1842    ADDS	R2, R0, R1
0xB1EC8	0x7812    LDRB	R2, [R2, #0]
0xB1ECA	0x2A20    CMP	R2, #32
0xB1ECC	0xD102    BNE	L_IntToStr42
0xB1ECE	0x1C49    ADDS	R1, R1, #1
0xB1ED0	0xB289    UXTH	R1, R1
0xB1ED2	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0xB1ED4	0x1E4A    SUBS	R2, R1, #1
0xB1ED6	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0xB1ED8	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0xB1EDA	0x222D    MOVS	R2, #45
0xB1EDC	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0xB1EDE	0xF8DDE000  LDR	LR, [SP, #0]
0xB1EE2	0xB001    ADD	SP, SP, #4
0xB1EE4	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0xB1ACC	0xB081    SUB	SP, SP, #4
0xB1ACE	0x460A    MOV	R2, R1
0xB1AD0	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0xB1AD2	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0xB1AD4	0xB28D    UXTH	R5, R1
0xB1AD6	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0xB1AD8	0x2805    CMP	R0, #5
0xB1ADA	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0xB1ADC	0x180B    ADDS	R3, R1, R0
0xB1ADE	0x2220    MOVS	R2, #32
0xB1AE0	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0xB1AE2	0x1C40    ADDS	R0, R0, #1
0xB1AE4	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0xB1AE6	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0xB1AE8	0x180B    ADDS	R3, R1, R0
0xB1AEA	0x2200    MOVS	R2, #0
0xB1AEC	0x701A    STRB	R2, [R3, #0]
0xB1AEE	0x1E40    SUBS	R0, R0, #1
0xB1AF0	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0xB1AF2	0x180C    ADDS	R4, R1, R0
0xB1AF4	0x230A    MOVS	R3, #10
0xB1AF6	0xFBB5F2F3  UDIV	R2, R5, R3
0xB1AFA	0xFB035212  MLS	R2, R3, R2, R5
0xB1AFE	0xB292    UXTH	R2, R2
0xB1B00	0x3230    ADDS	R2, #48
0xB1B02	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0xB1B04	0x220A    MOVS	R2, #10
0xB1B06	0xFBB5F2F2  UDIV	R2, R5, R2
0xB1B0A	0xB292    UXTH	R2, R2
0xB1B0C	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0xB1B0E	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0xB1B10	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0xB1B12	0x1E40    SUBS	R0, R0, #1
0xB1B14	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0xB1B16	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0xB1B18	0xB001    ADD	SP, SP, #4
0xB1B1A	0x4770    BX	LR
; end of _WordToStr
__Lib_System_CEC1702_InitialSetUpRCCRCC2:
;__Lib_System_CEC1702.c, 385 :: 		
0xB2270	0xB081    SUB	SP, SP, #4
0xB2272	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_CEC1702.c, 389 :: 		
; ulPCR_INST_SLOW_CLK_CNTRL start address is: 12 (R3)
0xB2276	0x4B1F    LDR	R3, [PC, #124]
;__Lib_System_CEC1702.c, 390 :: 		
; ulPCR_PROC_CLK_CNTRL start address is: 8 (R2)
0xB2278	0x4A1F    LDR	R2, [PC, #124]
;__Lib_System_CEC1702.c, 391 :: 		
; ulVBAT_INST_CLOCK start address is: 16 (R4)
0xB227A	0x4C20    LDR	R4, [PC, #128]
;__Lib_System_CEC1702.c, 395 :: 		
0xB227C	0x4820    LDR	R0, [PC, #128]
0xB227E	0x6800    LDR	R0, [R0, #0]
0xB2280	0xF0400102  ORR	R1, R0, #2
0xB2284	0x481E    LDR	R0, [PC, #120]
0xB2286	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 397 :: 		
0xB2288	0x2A01    CMP	R2, #1
0xB228A	0xD008    BEQ	L___Lib_System_CEC1702_InitialSetUpRCCRCC240
0xB228C	0x2A03    CMP	R2, #3
0xB228E	0xD006    BEQ	L___Lib_System_CEC1702_InitialSetUpRCCRCC239
0xB2290	0x2A04    CMP	R2, #4
0xB2292	0xD004    BEQ	L___Lib_System_CEC1702_InitialSetUpRCCRCC238
;__Lib_System_CEC1702.c, 398 :: 		
0xB2294	0x2A10    CMP	R2, #16
0xB2296	0xD002    BEQ	L___Lib_System_CEC1702_InitialSetUpRCCRCC237
0xB2298	0x2A30    CMP	R2, #48
0xB229A	0xD000    BEQ	L___Lib_System_CEC1702_InitialSetUpRCCRCC236
; ulPCR_PROC_CLK_CNTRL end address is: 8 (R2)
0xB229C	0xE002    B	L___Lib_System_CEC1702_InitialSetUpRCCRCC233
;__Lib_System_CEC1702.c, 397 :: 		
L___Lib_System_CEC1702_InitialSetUpRCCRCC240:
; ulPCR_PROC_CLK_CNTRL start address is: 8 (R2)
L___Lib_System_CEC1702_InitialSetUpRCCRCC239:
L___Lib_System_CEC1702_InitialSetUpRCCRCC238:
;__Lib_System_CEC1702.c, 398 :: 		
L___Lib_System_CEC1702_InitialSetUpRCCRCC237:
L___Lib_System_CEC1702_InitialSetUpRCCRCC236:
;__Lib_System_CEC1702.c, 399 :: 		
0xB229E	0x4819    LDR	R0, [PC, #100]
0xB22A0	0x6002    STR	R2, [R0, #0]
; ulPCR_PROC_CLK_CNTRL end address is: 8 (R2)
;__Lib_System_CEC1702.c, 400 :: 		
0xB22A2	0xE002    B	L___Lib_System_CEC1702_InitialSetUpRCCRCC234
L___Lib_System_CEC1702_InitialSetUpRCCRCC233:
;__Lib_System_CEC1702.c, 401 :: 		
0xB22A4	0x2101    MOVS	R1, #1
0xB22A6	0x4817    LDR	R0, [PC, #92]
0xB22A8	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 402 :: 		
L___Lib_System_CEC1702_InitialSetUpRCCRCC234:
;__Lib_System_CEC1702.c, 404 :: 		
0xB22AA	0xF3C402C0  UBFX	R2, R4, #3, #1
0xB22AE	0x4916    LDR	R1, [PC, #88]
0xB22B0	0x6808    LDR	R0, [R1, #0]
0xB22B2	0xF36200C3  BFI	R0, R2, #3, #1
0xB22B6	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1702.c, 405 :: 		
0xB22B8	0xF3C40280  UBFX	R2, R4, #2, #1
0xB22BC	0x4912    LDR	R1, [PC, #72]
0xB22BE	0x6808    LDR	R0, [R1, #0]
0xB22C0	0xF3620082  BFI	R0, R2, #2, #1
0xB22C4	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1702.c, 406 :: 		
0xB22C6	0xF3C40240  UBFX	R2, R4, #1, #1
0xB22CA	0x490F    LDR	R1, [PC, #60]
0xB22CC	0x6808    LDR	R0, [R1, #0]
0xB22CE	0xF3620041  BFI	R0, R2, #1, #1
0xB22D2	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1702.c, 407 :: 		
0xB22D4	0xF3C40200  UBFX	R2, R4, #0, #1
; ulVBAT_INST_CLOCK end address is: 16 (R4)
0xB22D8	0x490B    LDR	R1, [PC, #44]
0xB22DA	0x6808    LDR	R0, [R1, #0]
0xB22DC	0xF3620000  BFI	R0, R2, #0, #1
0xB22E0	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1702.c, 408 :: 		
0xB22E2	0xF7FFFA03  BL	_Delay_100ms+0
;__Lib_System_CEC1702.c, 410 :: 		
0xB22E6	0x4809    LDR	R0, [PC, #36]
0xB22E8	0x6003    STR	R3, [R0, #0]
; ulPCR_INST_SLOW_CLK_CNTRL end address is: 12 (R3)
;__Lib_System_CEC1702.c, 428 :: 		
L_end_InitialSetUpRCCRCC2:
0xB22EA	0xF8DDE000  LDR	LR, [SP, #0]
0xB22EE	0xB001    ADD	SP, SP, #4
0xB22F0	0x4770    BX	LR
0xB22F2	0xBF00    NOP
0xB22F4	0x01E00000  	#480
0xB22F8	0x00010000  	#1
0xB22FC	0x00000000  	#0
0xB2300	0xE008E000  	NVIC_ACTLR+0
0xB2304	0x01044008  	PCR_INST_PROC_CLK_CNTRL+0
0xB2308	0xA4084000  	VBAT_INST_CLOCK_ENbits+0
0xB230C	0x01084008  	PCR_INST_SLOW_CLK_CNTRL+0
; end of __Lib_System_CEC1702_InitialSetUpRCCRCC2
__Lib_System_CEC1702_InitialSetUpFosc:
;__Lib_System_CEC1702.c, 371 :: 		
0xB2310	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 372 :: 		
0xB2312	0x4904    LDR	R1, [PC, #16]
0xB2314	0x4804    LDR	R0, [PC, #16]
0xB2316	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 373 :: 		
0xB2318	0x4904    LDR	R1, [PC, #16]
0xB231A	0x4805    LDR	R0, [PC, #20]
0xB231C	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 374 :: 		
L_end_InitialSetUpFosc:
0xB231E	0xB001    ADD	SP, SP, #4
0xB2320	0x4770    BX	LR
0xB2322	0xBF00    NOP
0xB2324	0xBB800000  	#48000
0xB2328	0x00E82000  	___System_CLOCK_IN_KHZ+0
0xB232C	0x00000000  	#0
0xB2330	0x00EC2000  	__VOLTAGE_RANGE+0
; end of __Lib_System_CEC1702_InitialSetUpFosc
___GenExcept:
;__Lib_System_CEC1702.c, 316 :: 		
0xB21F0	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 317 :: 		
L___GenExcept27:
0xB21F2	0xE7FE    B	L___GenExcept27
;__Lib_System_CEC1702.c, 318 :: 		
L_end___GenExcept:
0xB21F4	0xB001    ADD	SP, SP, #4
0xB21F6	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_CEC1702.c, 349 :: 		
0xB21F8	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 352 :: 		
0xB21FA	0xF64E5088  MOVW	R0, #60808
;__Lib_System_CEC1702.c, 353 :: 		
0xB21FE	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_CEC1702.c, 355 :: 		
0xB2202	0x6801    LDR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 357 :: 		
0xB2204	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_CEC1702.c, 359 :: 		
0xB2208	0x6001    STR	R1, [R0, #0]
;__Lib_System_CEC1702.c, 361 :: 		
0xB220A	0xBF00    NOP
;__Lib_System_CEC1702.c, 362 :: 		
0xB220C	0xBF00    NOP
;__Lib_System_CEC1702.c, 363 :: 		
0xB220E	0xBF00    NOP
;__Lib_System_CEC1702.c, 364 :: 		
0xB2210	0xBF00    NOP
;__Lib_System_CEC1702.c, 366 :: 		
0xB2212	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_CEC1702.c, 367 :: 		
0xB2216	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_CEC1702.c, 368 :: 		
0xB221A	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_CEC1702.c, 369 :: 		
L_end___EnableFPU:
0xB221E	0xB001    ADD	SP, SP, #4
0xB2220	0x4770    BX	LR
; end of ___EnableFPU
___SetUpSPandVectTable:
;__Lib_System_CEC1702.c, 376 :: 		
0xB2224	0xB081    SUB	SP, SP, #4
;__Lib_System_CEC1702.c, 378 :: 		
0xB2226	0xF8DF0010  LDR	R0, [PC, #16]
;__Lib_System_CEC1702.c, 379 :: 		
0xB222A	0xF8DF1010  LDR	R1, [PC, #16]
;__Lib_System_CEC1702.c, 380 :: 		
0xB222E	0x6008    STR	R0, [R1, #0]
;__Lib_System_CEC1702.c, 381 :: 		
0xB2230	0xF8D0D000  LDR	SP, [R0, #0]
;__Lib_System_CEC1702.c, 382 :: 		
0xB2234	0xF000B804  B	#8
0xB2238	0x0000000B  	#720896
0xB223C	0xED08E000  	#-536810232
0xB2240	0xBF00    NOP
;__Lib_System_CEC1702.c, 383 :: 		
L_end___SetUpSPandVectTable:
0xB2242	0xB001    ADD	SP, SP, #4
0xB2244	0x4770    BX	LR
; end of ___SetUpSPandVectTable
0xB24E8	0xB500    PUSH	(R14)
0xB24EA	0xF8DFB024  LDR	R11, [PC, #36]
0xB24EE	0xF8DFA024  LDR	R10, [PC, #36]
0xB24F2	0xF8DFC024  LDR	R12, [PC, #36]
0xB24F6	0xF7FFFDAF  BL	729176
0xB24FA	0xF8DFB020  LDR	R11, [PC, #32]
0xB24FE	0xF8DFA020  LDR	R10, [PC, #32]
0xB2502	0xF8DFC020  LDR	R12, [PC, #32]
0xB2506	0xF7FFFDA7  BL	729176
0xB250A	0xBD00    POP	(R15)
0xB250C	0x4770    BX	LR
0xB250E	0xBF00    NOP
0xB2510	0x00002000  	#536870912
0xB2514	0x00492000  	#536870985
0xB2518	0x2464000B  	#730212
0xB251C	0x004C2000  	#536870988
0xB2520	0x00702000  	#536871024
0xB2524	0x24B0000B  	#730288
0xB2584	0xB500    PUSH	(R14)
0xB2586	0xF8DFB010  LDR	R11, [PC, #16]
0xB258A	0xF8DFA010  LDR	R10, [PC, #16]
0xB258E	0xF7FFFE11  BL	729524
0xB2592	0xBD00    POP	(R15)
0xB2594	0x4770    BX	LR
0xB2596	0xBF00    NOP
0xB2598	0x00002000  	#536870912
0xB259C	0x01002000  	#536871168
;__Lib_GPIO_CEC1702.c,313 :: __GPIO_MODULE_SPI0_P034_P036_P004 [104]
0xB2334	0x00000034 ;__GPIO_MODULE_SPI0_P034_P036_P004+0
0xB2338	0x00000036 ;__GPIO_MODULE_SPI0_P034_P036_P004+4
0xB233C	0x00000004 ;__GPIO_MODULE_SPI0_P034_P036_P004+8
0xB2340	0xFFFFFFFF ;__GPIO_MODULE_SPI0_P034_P036_P004+12
0xB2344	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+16
0xB2348	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+20
0xB234C	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+24
0xB2350	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+28
0xB2354	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+32
0xB2358	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+36
0xB235C	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+40
0xB2360	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+44
0xB2364	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+48
0xB2368	0x00002000 ;__GPIO_MODULE_SPI0_P034_P036_P004+52
0xB236C	0x00002000 ;__GPIO_MODULE_SPI0_P034_P036_P004+56
0xB2370	0x00002000 ;__GPIO_MODULE_SPI0_P034_P036_P004+60
0xB2374	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+64
0xB2378	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+68
0xB237C	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+72
0xB2380	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+76
0xB2384	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+80
0xB2388	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+84
0xB238C	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+88
0xB2390	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+92
0xB2394	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+96
0xB2398	0x00000000 ;__GPIO_MODULE_SPI0_P034_P036_P004+100
; end of __GPIO_MODULE_SPI0_P034_P036_P004
;__Lib_GPIO_CEC1702.c,271 :: __GPIO_MODULE_UART0_P105_P104 [104]
0xB239C	0x00000085 ;__GPIO_MODULE_UART0_P105_P104+0
0xB23A0	0x00000084 ;__GPIO_MODULE_UART0_P105_P104+4
0xB23A4	0xFFFFFFFF ;__GPIO_MODULE_UART0_P105_P104+8
0xB23A8	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+12
0xB23AC	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+16
0xB23B0	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+20
0xB23B4	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+24
0xB23B8	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+28
0xB23BC	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+32
0xB23C0	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+36
0xB23C4	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+40
0xB23C8	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+44
0xB23CC	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+48
0xB23D0	0x00001000 ;__GPIO_MODULE_UART0_P105_P104+52
0xB23D4	0x00001000 ;__GPIO_MODULE_UART0_P105_P104+56
0xB23D8	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+60
0xB23DC	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+64
0xB23E0	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+68
0xB23E4	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+72
0xB23E8	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+76
0xB23EC	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+80
0xB23F0	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+84
0xB23F4	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+88
0xB23F8	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+92
0xB23FC	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+96
0xB2400	0x00000000 ;__GPIO_MODULE_UART0_P105_P104+100
; end of __GPIO_MODULE_UART0_P105_P104
;clicker_2_CEC1702.c,47 :: __MIKROBUS1_GPIO [96]
0xB2404	0x000B11E9 ;__MIKROBUS1_GPIO+0
0xB2408	0x000B11D9 ;__MIKROBUS1_GPIO+4
0xB240C	0x000B0F5D ;__MIKROBUS1_GPIO+8
0xB2410	0x000B0F4D ;__MIKROBUS1_GPIO+12
0xB2414	0x000B0F3D ;__MIKROBUS1_GPIO+16
0xB2418	0x000B0F6D ;__MIKROBUS1_GPIO+20
0xB241C	0x000B0F9D ;__MIKROBUS1_GPIO+24
0xB2420	0x000B0F8D ;__MIKROBUS1_GPIO+28
0xB2424	0x000B0F7D ;__MIKROBUS1_GPIO+32
0xB2428	0x000B1231 ;__MIKROBUS1_GPIO+36
0xB242C	0x000B1321 ;__MIKROBUS1_GPIO+40
0xB2430	0x000B12F1 ;__MIKROBUS1_GPIO+44
0xB2434	0xFFFFFFFF ;__MIKROBUS1_GPIO+48
0xB2438	0xFFFFFFFF ;__MIKROBUS1_GPIO+52
0xB243C	0xFFFFFFFF ;__MIKROBUS1_GPIO+56
0xB2440	0xFFFFFFFF ;__MIKROBUS1_GPIO+60
0xB2444	0xFFFFFFFF ;__MIKROBUS1_GPIO+64
0xB2448	0xFFFFFFFF ;__MIKROBUS1_GPIO+68
0xB244C	0xFFFFFFFF ;__MIKROBUS1_GPIO+72
0xB2450	0xFFFFFFFF ;__MIKROBUS1_GPIO+76
0xB2454	0xFFFFFFFF ;__MIKROBUS1_GPIO+80
0xB2458	0xFFFFFFFF ;__MIKROBUS1_GPIO+84
0xB245C	0xFFFFFFFF ;__MIKROBUS1_GPIO+88
0xB2460	0xFFFFFFFF ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;,0 :: _initBlock_3 [73]
; Containing: ?ICS?lstr1_Click_3D_Hall_3_CEC [29]
;             ?ICS?lstr3_Click_3D_Hall_3_CEC [4]
;             ?ICS?lstr4_Click_3D_Hall_3_CEC [4]
;             ?ICS?lstr5_Click_3D_Hall_3_CEC [4]
;             ?ICS?lstr2_Click_3D_Hall_3_CEC [32]
0xB2464	0x2E2E2020 ;_initBlock_3+0 : ?ICS?lstr1_Click_3D_Hall_3_CEC at 0xB2464
0xB2468	0x7973202E ;_initBlock_3+4
0xB246C	0x6D657473 ;_initBlock_3+8
0xB2470	0x696E6920 ;_initBlock_3+12
0xB2474	0x6F642074 ;_initBlock_3+16
0xB2478	0x2E20656E ;_initBlock_3+20
0xB247C	0x20202E2E ;_initBlock_3+24
0xB2480	0x3A582000 ;_initBlock_3+28 : ?ICS?lstr3_Click_3D_Hall_3_CEC at 0xB2481
0xB2484	0x3A592000 ;_initBlock_3+32 : ?ICS?lstr4_Click_3D_Hall_3_CEC at 0xB2485
0xB2488	0x3A5A2000 ;_initBlock_3+36 : ?ICS?lstr5_Click_3D_Hall_3_CEC at 0xB2489
0xB248C	0x2E2E2E00 ;_initBlock_3+40 : ?ICS?lstr2_Click_3D_Hall_3_CEC at 0xB248D
0xB2490	0x70706120 ;_initBlock_3+44
0xB2494	0x6163696C ;_initBlock_3+48
0xB2498	0x6E6F6974 ;_initBlock_3+52
0xB249C	0x696E6920 ;_initBlock_3+56
0xB24A0	0x6F642074 ;_initBlock_3+60
0xB24A4	0x2E20656E ;_initBlock_3+64
0xB24A8	0x20202E2E ;_initBlock_3+68
0xB24AC	0x00 ;_initBlock_3+72
; end of _initBlock_3
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C_BASEADDR2 [4]
0xB24B0	0x40004800 ;?ICS__Lib_I2C_1702__I2C_BASEADDR2+0
; end of ?ICS__Lib_I2C_1702__I2C_BASEADDR2
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C_BASEADDR0 [4]
0xB24B4	0x40004000 ;?ICS__Lib_I2C_1702__I2C_BASEADDR0+0
; end of ?ICS__Lib_I2C_1702__I2C_BASEADDR0
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C0_TIMEOUT [4]
0xB24B8	0x00000000 ;?ICS__Lib_I2C_1702__I2C0_TIMEOUT+0
; end of ?ICS__Lib_I2C_1702__I2C0_TIMEOUT
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C_BASEADDR1 [4]
0xB24BC	0x40004400 ;?ICS__Lib_I2C_1702__I2C_BASEADDR1+0
; end of ?ICS__Lib_I2C_1702__I2C_BASEADDR1
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C1_TIMEOUT [4]
0xB24C0	0x00000000 ;?ICS__Lib_I2C_1702__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_1702__I2C1_TIMEOUT
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C2_TIMEOUT [4]
0xB24C4	0x00000000 ;?ICS__Lib_I2C_1702__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_1702__I2C2_TIMEOUT
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C_BASEADDR3 [4]
0xB24C8	0x40004C00 ;?ICS__Lib_I2C_1702__I2C_BASEADDR3+0
; end of ?ICS__Lib_I2C_1702__I2C_BASEADDR3
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2C3_TIMEOUT [4]
0xB24CC	0x00000000 ;?ICS__Lib_I2C_1702__I2C3_TIMEOUT+0
; end of ?ICS__Lib_I2C_1702__I2C3_TIMEOUT
;__Lib_I2C_1702.c,0 :: ?ICS__Lib_I2C_1702__I2Cx_TIMEOUT [4]
0xB24D0	0x00000000 ;?ICS__Lib_I2C_1702__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_1702__I2Cx_TIMEOUT
;Click_3D_Hall_3_CEC.c,4 :: __C3DHALL3_SPI_CFG [12]
0xB24D4	0x000F4240 ;__C3DHALL3_SPI_CFG+0
0xB24D8	0x00000000 ;__C3DHALL3_SPI_CFG+4
0xB24DC	0x00000000 ;__C3DHALL3_SPI_CFG+8
; end of __C3DHALL3_SPI_CFG
;clicker_2_CEC1702.c,15 :: __MIKROBUS1_SPI [8]
0xB24E0	0x000B0981 ;__MIKROBUS1_SPI+0
0xB24E4	0x000B06B9 ;__MIKROBUS1_SPI+4
; end of __MIKROBUS1_SPI
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0xB02AC     [248]    __Lib_GPIO_CEC1702_GetPortBaseAddr
0xB03A4      [54]    __Lib_GPIO_CEC1702_GPIO_Config_Pin_Alternate_Function
0xB03DC      [56]    __Lib_SPI_0_SPIx_Read
0xB0414      [74]    _GPIO_Alternate_Function_Enable
0xB0460     [388]    __Lib_I2C_1702_I2Cx_Write
0xB05E4     [212]    __Lib_I2C_1702_I2Cx_Start
0xB06B8      [18]    _SPI0_Read
0xB06CC     [456]    __Lib_I2C_1702_I2Cx_Read
0xB0894      [24]    __Lib_UART_01_RST_DLAB0
0xB08AC      [28]    _I2C2_Start
0xB08C8      [24]    __Lib_UART_01_SET_DLAB0
0xB08E0      [28]    _UART0_Data_Ready
0xB08FC      [44]    _UART0_Read
0xB0928      [28]    _I2C3_Start
0xB0944      [36]    _I2C3_Read
0xB0968      [24]    __Lib_UART_01_RST_DLAB1
0xB0980      [18]    _SPI0_Write
0xB0994      [36]    _I2C2_Read
0xB09B8      [28]    _I2C1_Start
0xB09D4      [36]    _I2C1_Read
0xB09F8      [28]    _I2C0_Start
0xB0A14      [28]    _UART0_Tx_Idle
0xB0A30      [36]    _I2C1_Write
0xB0A54      [36]    _I2C0_Write
0xB0A78      [36]    _I2C2_Write
0xB0A9C     [216]    _GPIO_Config
0xB0B74      [36]    _I2C3_Write
0xB0B98      [28]    _UART1_Tx_Idle
0xB0BB4      [36]    _I2C0_Read
0xB0BD8      [28]    _UART1_Data_Ready
0xB0BF4      [44]    _UART1_Read
0xB0C20     [188]    __Lib_SPI_0_SPIx_Init_Advanced
0xB0CDC      [16]    clicker_2_CEC1702__setSCL_3
0xB0CEC      [16]    clicker_2_CEC1702__setTX_3
0xB0CFC      [16]    clicker_2_CEC1702__setRX_3
0xB0D0C      [16]    clicker_2_CEC1702__setCS_4
0xB0D1C      [16]    clicker_2_CEC1702__setSDA_3
0xB0D2C      [16]    clicker_2_CEC1702__setRST_4
0xB0D3C      [16]    clicker_2_CEC1702__setAN_4
0xB0D4C      [16]    clicker_2_CEC1702__setMISO_3
0xB0D5C      [16]    clicker_2_CEC1702__setSCK_3
0xB0D6C      [16]    clicker_2_CEC1702__setCS_3
0xB0D7C      [16]    clicker_2_CEC1702__setRST_3
0xB0D8C      [16]    clicker_2_CEC1702__setINT_3
0xB0D9C      [16]    clicker_2_CEC1702__setPWM_3
0xB0DAC      [16]    clicker_2_CEC1702__setMOSI_3
0xB0DBC      [60]    __c3dhall3_driver_hal_spiWrite
0xB0DF8      [16]    clicker_2_CEC1702__setSDA_4
0xB0E08      [16]    clicker_2_CEC1702__setSCL_4
0xB0E18      [44]    __c3dhall3_driver_hal_i2cStart
0xB0E44      [36]    __c3dhall3_driver_hal_i2cRead
0xB0E68      [40]    __c3dhall3_driver_hal_i2cWrite
0xB0E90      [60]    __c3dhall3_driver_hal_spiRead
0xB0ECC      [16]    clicker_2_CEC1702__setMOSI_4
0xB0EDC      [16]    clicker_2_CEC1702__setMISO_4
0xB0EEC      [16]    clicker_2_CEC1702__setSCK_4
0xB0EFC      [16]    clicker_2_CEC1702__setPWM_4
0xB0F0C      [16]    clicker_2_CEC1702__setTX_4
0xB0F1C      [16]    clicker_2_CEC1702__setRX_4
0xB0F2C      [16]    clicker_2_CEC1702__setINT_4
0xB0F3C      [16]    clicker_2_CEC1702__setMISO_1
0xB0F4C      [16]    clicker_2_CEC1702__setSCK_1
0xB0F5C      [16]    clicker_2_CEC1702__setCS_1
0xB0F6C      [16]    clicker_2_CEC1702__setMOSI_1
0xB0F7C      [16]    clicker_2_CEC1702__setRX_1
0xB0F8C      [16]    clicker_2_CEC1702__setINT_1
0xB0F9C      [16]    clicker_2_CEC1702__setPWM_1
0xB0FAC      [28]    _GPIO_Digital_Output
0xB0FC8      [48]    _SPI0_Init_Advanced
0xB0FF8     [396]    _UART0_Init_Advanced
0xB1184      [28]    _GPIO_Digital_Input
0xB11A0      [56]    _UART0_Write
0xB11D8      [16]    clicker_2_CEC1702__setRST_1
0xB11E8      [16]    clicker_2_CEC1702__setAN_1
0xB11F8      [56]    _UART1_Write
0xB1230      [16]    clicker_2_CEC1702__setTX_1
0xB1240      [16]    clicker_2_CEC1702__setPWM_2
0xB1250      [16]    clicker_2_CEC1702__setSDA_2
0xB1260      [16]    clicker_2_CEC1702__setMOSI_2
0xB1270      [16]    clicker_2_CEC1702__setINT_2
0xB1280      [16]    clicker_2_CEC1702__setSCL_2
0xB1290      [16]    clicker_2_CEC1702__setTX_2
0xB12A0      [16]    clicker_2_CEC1702__setRX_2
0xB12B0      [16]    clicker_2_CEC1702__setAN_3
0xB12C0      [16]    clicker_2_CEC1702__setAN_2
0xB12D0      [16]    clicker_2_CEC1702__setCS_2
0xB12E0      [16]    clicker_2_CEC1702__setRST_2
0xB12F0      [16]    clicker_2_CEC1702__setSDA_1
0xB1300      [16]    clicker_2_CEC1702__setMISO_2
0xB1310      [16]    clicker_2_CEC1702__setSCK_2
0xB1320      [16]    clicker_2_CEC1702__setSCL_1
0xB1330       [4]    clicker_2_CEC1702__spiInit_4
0xB1334       [4]    clicker_2_CEC1702__spiInit_3
0xB1338      [38]    clicker_2_CEC1702__spiInit_2
0xB1360     [452]    clicker_2_CEC1702__gpioInit_3
0xB1524     [456]    clicker_2_CEC1702__gpioInit_2
0xB16EC      [24]    _Delay_100ms
0xB1704      [38]    clicker_2_CEC1702__spiInit_1
0xB172C     [180]    _c3dhall3_readRegisters
0xB17E0     [448]    clicker_2_CEC1702__gpioInit_4
0xB19A0     [224]    _c3dhall3_writeRegisters
0xB1A80      [32]    clicker_2_CEC1702__log_write
0xB1AA0      [44]    __c3dhall3_driver_hal_gpioMap
0xB1ACC      [80]    _WordToStr
0xB1B1C      [24]    __c3dhall3_driver_hal_spiMap
0xB1B34      [40]    clicker_2_CEC1702__log_init3
0xB1B5C      [40]    clicker_2_CEC1702__log_init2
0xB1B84      [40]    clicker_2_CEC1702__log_init1
0xB1BAC     [452]    clicker_2_CEC1702__gpioInit_1
0xB1D70      [40]    clicker_2_CEC1702__log_init4
0xB1D98     [118]    _c3dhall3_OUT_XYZ
0xB1E10     [102]    _mikrobus_gpioInit
0xB1E78     [110]    _IntToStr
0xB1EE8     [112]    _mikrobus_logWrite
0xB1F58      [60]    _c3dhall3_initilaziation
0xB1F94      [52]    _c3dhall3_spiDriverInit
0xB1FC8      [70]    _mikrobus_spiInit
0xB2010      [70]    _mikrobus_logInit
0xB2058      [20]    ___CC2DW
0xB206C      [68]    _applicationInit
0xB20B0     [104]    _systemInit
0xB2118     [156]    _applicationTask
0xB21B4      [58]    ___FillZeros
0xB21F0       [8]    ___GenExcept
0xB21F8      [42]    ___EnableFPU
0xB2224      [34]    ___SetUpSPandVectTable
0xB2248      [40]    _main
0xB2270     [160]    __Lib_System_CEC1702_InitialSetUpRCCRCC2
0xB2310      [36]    __Lib_System_CEC1702_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x20000000      [29]    ?lstr1_Click_3D_Hall_3_CEC
0x2000001D       [4]    ?lstr3_Click_3D_Hall_3_CEC
0x20000021       [4]    ?lstr4_Click_3D_Hall_3_CEC
0x20000025       [4]    ?lstr5_Click_3D_Hall_3_CEC
0x20000029      [32]    ?lstr2_Click_3D_Hall_3_CEC
0x20000049       [1]    __c3dhall3_driver_c3dhall3_communicationType
0x2000004A       [1]    __c3dhall3_driver__slaveAddress
0x2000004C       [4]    __Lib_I2C_1702__I2C_BASEADDR2
0x20000050       [4]    __Lib_I2C_1702__I2C_BASEADDR0
0x20000054       [4]    __Lib_I2C_1702__I2C0_TIMEOUT
0x20000058       [4]    __Lib_I2C_1702__I2C_BASEADDR1
0x2000005C       [4]    __Lib_I2C_1702__I2C1_TIMEOUT
0x20000060       [4]    __Lib_I2C_1702__I2C2_TIMEOUT
0x20000064       [4]    __Lib_I2C_1702__I2C_BASEADDR3
0x20000068       [4]    __Lib_I2C_1702__I2C3_TIMEOUT
0x2000006C       [4]    __Lib_I2C_1702__I2Cx_TIMEOUT
0x20000070       [4]    _logger
0x20000074       [6]    _axes_xyz
0x2000007A      [50]    _text
0x200000AC       [4]    __c3dhall3_driver_hal_gpio_rstSet
0x200000B0       [4]    __c3dhall3_driver_fp_spiWrite
0x200000B4       [4]    __c3dhall3_driver_fp_spiRead
0x200000B8       [4]    __c3dhall3_driver_fp_i2cStart
0x200000BC       [4]    __c3dhall3_driver_hal_gpio_csSet
0x200000C0       [4]    __c3dhall3_driver_fp_i2cWrite
0x200000C4       [4]    __c3dhall3_driver_hal_gpio_intGet
0x200000C8       [4]    __c3dhall3_driver_fp_i2cRead
0x200000CC       [4]    _I2Cx_Timeout_Ptr
0x200000D0       [4]    _I2C0_Timeout_Ptr
0x200000D4       [4]    _I2C1_Timeout_Ptr
0x200000D8       [4]    _I2C2_Timeout_Ptr
0x200000DC       [4]    _I2C3_Timeout_Ptr
0x200000E0       [4]    _SPI_Rd_Ptr
0x200000E4       [4]    _SPI_Wr_Ptr
0x200000E8       [4]    ___System_CLOCK_IN_KHZ
0x200000EC       [4]    __VOLTAGE_RANGE
0x200000F0       [4]    _UART_Rd_Ptr
0x200000F4       [4]    _UART_Wr_Ptr
0x200000F8       [4]    _UART_Rdy_Ptr
0x200000FC       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0xB2334     [104]    __GPIO_MODULE_SPI0_P034_P036_P004
0xB239C     [104]    __GPIO_MODULE_UART0_P105_P104
0xB2404      [96]    __MIKROBUS1_GPIO
0xB2464      [29]    ?ICS?lstr1_Click_3D_Hall_3_CEC
0xB2481       [4]    ?ICS?lstr3_Click_3D_Hall_3_CEC
0xB2485       [4]    ?ICS?lstr4_Click_3D_Hall_3_CEC
0xB2489       [4]    ?ICS?lstr5_Click_3D_Hall_3_CEC
0xB248D      [32]    ?ICS?lstr2_Click_3D_Hall_3_CEC
0xB24B0       [4]    ?ICS__Lib_I2C_1702__I2C_BASEADDR2
0xB24B4       [4]    ?ICS__Lib_I2C_1702__I2C_BASEADDR0
0xB24B8       [4]    ?ICS__Lib_I2C_1702__I2C0_TIMEOUT
0xB24BC       [4]    ?ICS__Lib_I2C_1702__I2C_BASEADDR1
0xB24C0       [4]    ?ICS__Lib_I2C_1702__I2C1_TIMEOUT
0xB24C4       [4]    ?ICS__Lib_I2C_1702__I2C2_TIMEOUT
0xB24C8       [4]    ?ICS__Lib_I2C_1702__I2C_BASEADDR3
0xB24CC       [4]    ?ICS__Lib_I2C_1702__I2C3_TIMEOUT
0xB24D0       [4]    ?ICS__Lib_I2C_1702__I2Cx_TIMEOUT
0xB24D4      [12]    __C3DHALL3_SPI_CFG
0xB24E0       [8]    __MIKROBUS1_SPI
