INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Drive/S6/SR/RomanMichal/lab2/domowe1/domowe1.srcs/sources_1/new/delay_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Drive/S6/SR/RomanMichal/lab2/domowe1/domowe1.srcs/sim_1/new/gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Drive/S6/SR/RomanMichal/lab2/domowe1/domowe1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Drive/S6/SR/RomanMichal/lab2/domowe1/domowe1.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Drive/S6/SR/RomanMichal/lab2/domowe1/domowe1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
