Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_026.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3539169 heartbeat IPC: 2.82552 cumulative IPC: 2.82552 (Simulation time: 0 hr 0 min 27 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7084080 heartbeat IPC: 2.82095 cumulative IPC: 2.82323 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10618884 heartbeat IPC: 2.82901 cumulative IPC: 2.82516 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14162535 heartbeat IPC: 2.82195 cumulative IPC: 2.82435 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 17699503 heartbeat IPC: 2.82728 cumulative IPC: 2.82494 (Simulation time: 0 hr 2 min 16 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 17699504 (Simulation time: 0 hr 2 min 16 sec) 

*** Reached end of trace for Core: 0 Repeating trace: /home/tongjie/ChampSim-master/ipc1_public/server_026.champsimtrace.xz
Heartbeat CPU 0 instructions: 60000000 cycles: 25738513 heartbeat IPC: 1.24393 cumulative IPC: 1.24393 (Simulation time: 0 hr 2 min 44 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 33692836 heartbeat IPC: 1.25718 cumulative IPC: 1.25052 (Simulation time: 0 hr 3 min 12 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 41755578 heartbeat IPC: 1.24027 cumulative IPC: 1.24709 (Simulation time: 0 hr 3 min 39 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 49747953 heartbeat IPC: 1.25119 cumulative IPC: 1.24811 (Simulation time: 0 hr 4 min 6 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 57786846 heartbeat IPC: 1.24395 cumulative IPC: 1.24728 (Simulation time: 0 hr 4 min 33 sec) 
Finished CPU 0 instructions: 50000000 cycles: 40087343 cumulative IPC: 1.24728 (Simulation time: 0 hr 4 min 33 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.24728 instructions: 50000000 cycles: 40087343
L1D TOTAL     ACCESS:   20578582  HIT:   18933130  MISS:    1645452
L1D LOAD      ACCESS:    7325975  HIT:    6597586  MISS:     728389
L1D RFO       ACCESS:    6261582  HIT:    5974211  MISS:     287371
L1D PREFETCH  ACCESS:    6991025  HIT:    6361333  MISS:     629692
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   16871610  ISSUED:   16535638  USEFUL:     320594  USELESS:     954132
L1D AVERAGE MISS LATENCY: 23.7093 cycles
L1I TOTAL     ACCESS:   14031864  HIT:   10066086  MISS:    3965778
L1I LOAD      ACCESS:    9444656  HIT:    8741125  MISS:     703531
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    4587208  HIT:    1324961  MISS:    3262247
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:  112371480  ISSUED:   24943595  USEFUL:    4218544  USELESS:    2025318
L1I AVERAGE MISS LATENCY: 17.3941 cycles
L2C TOTAL     ACCESS:    7712333  HIT:    6981794  MISS:     730539
L2C LOAD      ACCESS:    1305689  HIT:    1006075  MISS:     299614
L2C RFO       ACCESS:     285126  HIT:     190557  MISS:      94569
L2C PREFETCH  ACCESS:    5560328  HIT:    5227678  MISS:     332650
L2C WRITEBACK ACCESS:     561190  HIT:     557484  MISS:       3706
L2C PREFETCH  REQUESTED:   11045994  ISSUED:   10700710  USEFUL:      73413  USELESS:     593258
L2C AVERAGE MISS LATENCY: 37.9467 cycles
LLC TOTAL     ACCESS:    2510373  HIT:    2475703  MISS:      34670
LLC LOAD      ACCESS:     299294  HIT:     295304  MISS:       3990
LLC RFO       ACCESS:      94564  HIT:      80148  MISS:      14416
LLC PREFETCH  ACCESS:    1957628  HIT:    1941572  MISS:      16056
LLC WRITEBACK ACCESS:     158887  HIT:     158679  MISS:        208
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       4445  USELESS:      22942
LLC AVERAGE MISS LATENCY: 185.363 cycles
Major fault: 0 Minor fault: 2165
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      12353  ROW_BUFFER_MISS:      22099
 DBUS_CONGESTED:      23484
 WQ ROW_BUFFER_HIT:       1479  ROW_BUFFER_MISS:      14120  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.822% MPKI: 0.32584 Average ROB Occupancy at Mispredict: 162.428

Branch types
NOT_BRANCH: 40848565 81.6971%
BRANCH_DIRECT_JUMP: 522045 1.04409%
BRANCH_INDIRECT: 204034 0.408068%
BRANCH_CONDITIONAL: 6212961 12.4259%
BRANCH_DIRECT_CALL: 932392 1.86478%
BRANCH_INDIRECT_CALL: 173764 0.347528%
BRANCH_RETURN: 1106152 2.2123%
BRANCH_OTHER: 0 0%

