// Seed: 2108484560
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge -1 < id_1) begin : LABEL_0
    deassign id_2.id_3;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd29
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout supply0 id_6;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_4
  );
  inout logic [7:0] id_5;
  output wire id_4;
  output wire id_3;
  inout wire _id_2;
  output logic [7:0] id_1;
  wire ['b0 : 1 'b0] id_9;
  always @(posedge id_9)
    if (1 - -1) begin : LABEL_0
      id_1[id_2] <= id_5[-1==1];
      $signed(26);
      ;
    end
  assign id_9 = id_5;
  assign id_6 = -1 == 1;
endmodule
