Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Jun  9 22:20:29 2019
| Host         : DESKTOP-EJ47PRO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              60 |           30 |
| No           | No                    | Yes                    |              64 |           28 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |               7 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             188 |          107 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|                                Clock Signal                                |                         Enable Signal                        |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  design_1_i/cpu_0/U0/Control_Unit_0/controlador/mux_in_reg_i_1_n_0         |                                                              |                                                       |                1 |              1 |
|  design_1_i/cpu_0/U0/Control_Unit_0/controlador/out[5]                     |                                                              |                                                       |                1 |              2 |
|  design_1_i/cpu_0/U0/Control_Unit_0/IR/eqOp                                |                                                              |                                                       |                1 |              2 |
|  design_1_i/cpu_0/U0/Control_Unit_0/controlador/sp_mux_reg_i_2_n_0         |                                                              |                                                       |                2 |              4 |
|  design_1_i/cpu_0/U0/Control_Unit_0/controlador/s_dbg_state_reg[3]_i_2_n_0 |                                                              |                                                       |                2 |              4 |
|  clk_cpu_IBUF_BUFG                                                         |                                                              |                                                       |                2 |              5 |
|  clk50MHz_IBUF_BUFG                                                        |                                                              |                                                       |                2 |              6 |
|  clk50MHz_IBUF_BUFG                                                        | design_1_i/cpu_vga_dbg_0/U0/digit_dout[6]_i_1_n_0            |                                                       |                7 |              7 |
|  design_1_i/terminal_vga_0/U0/freq_div0/temporal                           |                                                              | design_1_i/terminal_vga_0/U0/eqOp6_in                 |                3 |             12 |
|  design_1_i/terminal_vga_0/U0/freq_div0/temporal                           | design_1_i/terminal_vga_0/U0/eqOp6_in                        | design_1_i/terminal_vga_0/U0/v_cntr_reg0              |                3 |             12 |
|  design_1_i/cpu_0/U0/Control_Unit_0/IR/E[0]                                |                                                              |                                                       |               11 |             16 |
|  clk_cpu_IBUF_BUFG                                                         | design_1_i/cpu_0/U0/Control_Unit_0/controlador/out[1]        | rst_IBUF                                              |                6 |             16 |
|  clk_cpu_IBUF_BUFG                                                         | design_1_i/cpu_0/U0/Control_Unit_0/controlador/s_ld_sp       | rst_IBUF                                              |                4 |             16 |
|  clk_cpu_IBUF_BUFG                                                         | design_1_i/cpu_0/U0/Control_Unit_0/controlador/s_pc_inc      | design_1_i/cpu_0/U0/Control_Unit_0/controlador/out[0] |                4 |             16 |
|  clk_cpu_IBUF_BUFG                                                         | design_1_i/cpu_0/U0/Control_Unit_0/controlador/sel_rd_reg[1] | rst_IBUF                                              |               13 |             16 |
|  clk_cpu_IBUF_BUFG                                                         | design_1_i/cpu_0/U0/Control_Unit_0/controlador/sel_rd_reg[0] | rst_IBUF                                              |               11 |             16 |
|  clk_cpu_IBUF_BUFG                                                         | design_1_i/cpu_0/U0/Control_Unit_0/controlador/sel_rd_reg[3] | rst_IBUF                                              |                8 |             16 |
|  clk_cpu_IBUF_BUFG                                                         | design_1_i/cpu_0/U0/Control_Unit_0/controlador/sel_rd_reg[2] | rst_IBUF                                              |               15 |             16 |
|  clk_cpu_IBUF_BUFG                                                         | design_1_i/cpu_0/U0/Control_Unit_0/controlador/sel_rd_reg[4] | rst_IBUF                                              |               13 |             16 |
|  clk_cpu_IBUF_BUFG                                                         | design_1_i/cpu_0/U0/Control_Unit_0/controlador/sel_rd_reg[5] | rst_IBUF                                              |               12 |             16 |
|  clk_cpu_IBUF_BUFG                                                         | design_1_i/cpu_0/U0/Datapath_0/RF/sel_rd_reg[2]              | rst_IBUF                                              |                9 |             16 |
|  clk_cpu_IBUF_BUFG                                                         | design_1_i/cpu_0/U0/Datapath_0/RF/sel_rd_reg[6]              | rst_IBUF                                              |                9 |             16 |
|  clk_cpu_IBUF_BUFG                                                         |                                                              | rst_IBUF                                              |               11 |             17 |
|  design_1_i/terminal_vga_0/U0/freq_div0/temporal                           |                                                              |                                                       |                8 |             20 |
|  clk50MHz_IBUF_BUFG                                                        |                                                              | rst_IBUF                                              |               17 |             47 |
|  clk_cpu_IBUF_BUFG                                                         | design_1_i/ram_0/U0/ram_block_reg_256_511_0_0_i_1_n_0        |                                                       |               16 |             64 |
|  clk_cpu_IBUF_BUFG                                                         | design_1_i/ram_0/U0/ram_block_reg_512_767_0_0_i_1_n_0        |                                                       |               16 |             64 |
|  clk_cpu_IBUF_BUFG                                                         | design_1_i/ram_0/U0/ram_block_reg_0_255_0_0_i_1_n_0          |                                                       |               16 |             64 |
|  clk_cpu_IBUF_BUFG                                                         | design_1_i/ram_0/U0/ram_block_reg_768_1023_0_0_i_1_n_0       |                                                       |               16 |             64 |
+----------------------------------------------------------------------------+--------------------------------------------------------------+-------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 4      |                     2 |
| 5      |                     1 |
| 6      |                     1 |
| 7      |                     1 |
| 12     |                     2 |
| 16+    |                    19 |
+--------+-----------------------+


