Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Aug 22 23:32:48 2017
| Host         : DESKTOP-IKHJVVB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk_divider_2_inst/clk_out_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: memoria_inst/clk_15_inst/clk_div_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: memoria_inst/clk_20_inst/clk_div_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: music_inst/slow_clk_inst/clk_div_reg/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: pantalla/slow_clk_inst/clk_div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1347 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.328        0.000                      0                  724        0.107        0.000                      0                  724        4.500        0.000                       0                   373  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.328        0.000                      0                  716        0.107        0.000                      0                  716        4.500        0.000                       0                   373  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.801        0.000                      0                    8        0.567        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 music_inst/slow_clk_inst/count_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/slow_clk_inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 0.952ns (18.395%)  route 4.223ns (81.605%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.695     5.297    music_inst/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  music_inst/slow_clk_inst/count_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  music_inst/slow_clk_inst/count_reg[60]/Q
                         net (fo=2, routed)           0.812     6.565    music_inst/slow_clk_inst/count[60]
    SLICE_X1Y129         LUT4 (Prop_lut4_I1_O)        0.124     6.689 f  music_inst/slow_clk_inst/count[63]_i_20__0/O
                         net (fo=1, routed)           0.633     7.323    music_inst/slow_clk_inst/count[63]_i_20__0_n_0
    SLICE_X1Y128         LUT5 (Prop_lut5_I4_O)        0.124     7.447 f  music_inst/slow_clk_inst/count[63]_i_15__0/O
                         net (fo=1, routed)           0.405     7.851    music_inst/slow_clk_inst/count[63]_i_15__0_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I5_O)        0.124     7.975 f  music_inst/slow_clk_inst/count[63]_i_5__0/O
                         net (fo=2, routed)           0.998     8.973    music_inst/slow_clk_inst/count[63]_i_5__0_n_0
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     9.097 r  music_inst/slow_clk_inst/count[63]_i_1__0/O
                         net (fo=63, routed)          1.376    10.473    music_inst/slow_clk_inst/clk_div
    SLICE_X0Y114         FDRE                                         r  music_inst/slow_clk_inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.584    15.006    music_inst/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  music_inst/slow_clk_inst/count_reg[1]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X0Y114         FDRE (Setup_fdre_C_R)       -0.429    14.801    music_inst/slow_clk_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 music_inst/slow_clk_inst/count_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/slow_clk_inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 0.952ns (18.395%)  route 4.223ns (81.605%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.695     5.297    music_inst/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  music_inst/slow_clk_inst/count_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  music_inst/slow_clk_inst/count_reg[60]/Q
                         net (fo=2, routed)           0.812     6.565    music_inst/slow_clk_inst/count[60]
    SLICE_X1Y129         LUT4 (Prop_lut4_I1_O)        0.124     6.689 f  music_inst/slow_clk_inst/count[63]_i_20__0/O
                         net (fo=1, routed)           0.633     7.323    music_inst/slow_clk_inst/count[63]_i_20__0_n_0
    SLICE_X1Y128         LUT5 (Prop_lut5_I4_O)        0.124     7.447 f  music_inst/slow_clk_inst/count[63]_i_15__0/O
                         net (fo=1, routed)           0.405     7.851    music_inst/slow_clk_inst/count[63]_i_15__0_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I5_O)        0.124     7.975 f  music_inst/slow_clk_inst/count[63]_i_5__0/O
                         net (fo=2, routed)           0.998     8.973    music_inst/slow_clk_inst/count[63]_i_5__0_n_0
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     9.097 r  music_inst/slow_clk_inst/count[63]_i_1__0/O
                         net (fo=63, routed)          1.376    10.473    music_inst/slow_clk_inst/clk_div
    SLICE_X0Y114         FDRE                                         r  music_inst/slow_clk_inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.584    15.006    music_inst/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  music_inst/slow_clk_inst/count_reg[2]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X0Y114         FDRE (Setup_fdre_C_R)       -0.429    14.801    music_inst/slow_clk_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 music_inst/slow_clk_inst/count_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/slow_clk_inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 0.952ns (18.395%)  route 4.223ns (81.605%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.695     5.297    music_inst/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  music_inst/slow_clk_inst/count_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  music_inst/slow_clk_inst/count_reg[60]/Q
                         net (fo=2, routed)           0.812     6.565    music_inst/slow_clk_inst/count[60]
    SLICE_X1Y129         LUT4 (Prop_lut4_I1_O)        0.124     6.689 f  music_inst/slow_clk_inst/count[63]_i_20__0/O
                         net (fo=1, routed)           0.633     7.323    music_inst/slow_clk_inst/count[63]_i_20__0_n_0
    SLICE_X1Y128         LUT5 (Prop_lut5_I4_O)        0.124     7.447 f  music_inst/slow_clk_inst/count[63]_i_15__0/O
                         net (fo=1, routed)           0.405     7.851    music_inst/slow_clk_inst/count[63]_i_15__0_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I5_O)        0.124     7.975 f  music_inst/slow_clk_inst/count[63]_i_5__0/O
                         net (fo=2, routed)           0.998     8.973    music_inst/slow_clk_inst/count[63]_i_5__0_n_0
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     9.097 r  music_inst/slow_clk_inst/count[63]_i_1__0/O
                         net (fo=63, routed)          1.376    10.473    music_inst/slow_clk_inst/clk_div
    SLICE_X0Y114         FDRE                                         r  music_inst/slow_clk_inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.584    15.006    music_inst/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  music_inst/slow_clk_inst/count_reg[3]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X0Y114         FDRE (Setup_fdre_C_R)       -0.429    14.801    music_inst/slow_clk_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 music_inst/slow_clk_inst/count_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            music_inst/slow_clk_inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 0.952ns (18.395%)  route 4.223ns (81.605%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.297ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.695     5.297    music_inst/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  music_inst/slow_clk_inst/count_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     5.753 f  music_inst/slow_clk_inst/count_reg[60]/Q
                         net (fo=2, routed)           0.812     6.565    music_inst/slow_clk_inst/count[60]
    SLICE_X1Y129         LUT4 (Prop_lut4_I1_O)        0.124     6.689 f  music_inst/slow_clk_inst/count[63]_i_20__0/O
                         net (fo=1, routed)           0.633     7.323    music_inst/slow_clk_inst/count[63]_i_20__0_n_0
    SLICE_X1Y128         LUT5 (Prop_lut5_I4_O)        0.124     7.447 f  music_inst/slow_clk_inst/count[63]_i_15__0/O
                         net (fo=1, routed)           0.405     7.851    music_inst/slow_clk_inst/count[63]_i_15__0_n_0
    SLICE_X1Y126         LUT6 (Prop_lut6_I5_O)        0.124     7.975 f  music_inst/slow_clk_inst/count[63]_i_5__0/O
                         net (fo=2, routed)           0.998     8.973    music_inst/slow_clk_inst/count[63]_i_5__0_n_0
    SLICE_X1Y122         LUT4 (Prop_lut4_I2_O)        0.124     9.097 r  music_inst/slow_clk_inst/count[63]_i_1__0/O
                         net (fo=63, routed)          1.376    10.473    music_inst/slow_clk_inst/clk_div
    SLICE_X0Y114         FDRE                                         r  music_inst/slow_clk_inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.584    15.006    music_inst/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  music_inst/slow_clk_inst/count_reg[4]/C
                         clock pessimism              0.259    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X0Y114         FDRE (Setup_fdre_C_R)       -0.429    14.801    music_inst/slow_clk_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 memoria_inst/clk_20_inst/count_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoria_inst/clk_20_inst/count_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.952ns (18.574%)  route 4.173ns (81.426%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.688     5.290    memoria_inst/clk_20_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 f  memoria_inst/clk_20_inst/count_reg[47]/Q
                         net (fo=2, routed)           1.217     6.963    memoria_inst/clk_20_inst/count_reg_n_0_[47]
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     7.087 f  memoria_inst/clk_20_inst/count[63]_i_21__1/O
                         net (fo=1, routed)           0.606     7.693    memoria_inst/clk_20_inst/count[63]_i_21__1_n_0
    SLICE_X4Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.817 f  memoria_inst/clk_20_inst/count[63]_i_17__1/O
                         net (fo=1, routed)           0.487     8.304    memoria_inst/clk_20_inst/count[63]_i_17__1_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     8.428 f  memoria_inst/clk_20_inst/count[63]_i_6__1/O
                         net (fo=2, routed)           0.730     9.158    memoria_inst/clk_20_inst/count[63]_i_6__1_n_0
    SLICE_X4Y119         LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  memoria_inst/clk_20_inst/count[63]_i_1__1/O
                         net (fo=63, routed)          1.134    10.416    memoria_inst/clk_20_inst/clk_div
    SLICE_X5Y128         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.575    14.997    memoria_inst/clk_20_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[57]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    14.809    memoria_inst/clk_20_inst/count_reg[57]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 memoria_inst/clk_20_inst/count_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoria_inst/clk_20_inst/count_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.952ns (18.574%)  route 4.173ns (81.426%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.688     5.290    memoria_inst/clk_20_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 f  memoria_inst/clk_20_inst/count_reg[47]/Q
                         net (fo=2, routed)           1.217     6.963    memoria_inst/clk_20_inst/count_reg_n_0_[47]
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     7.087 f  memoria_inst/clk_20_inst/count[63]_i_21__1/O
                         net (fo=1, routed)           0.606     7.693    memoria_inst/clk_20_inst/count[63]_i_21__1_n_0
    SLICE_X4Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.817 f  memoria_inst/clk_20_inst/count[63]_i_17__1/O
                         net (fo=1, routed)           0.487     8.304    memoria_inst/clk_20_inst/count[63]_i_17__1_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     8.428 f  memoria_inst/clk_20_inst/count[63]_i_6__1/O
                         net (fo=2, routed)           0.730     9.158    memoria_inst/clk_20_inst/count[63]_i_6__1_n_0
    SLICE_X4Y119         LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  memoria_inst/clk_20_inst/count[63]_i_1__1/O
                         net (fo=63, routed)          1.134    10.416    memoria_inst/clk_20_inst/clk_div
    SLICE_X5Y128         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.575    14.997    memoria_inst/clk_20_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[58]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    14.809    memoria_inst/clk_20_inst/count_reg[58]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 memoria_inst/clk_20_inst/count_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoria_inst/clk_20_inst/count_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.952ns (18.574%)  route 4.173ns (81.426%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.688     5.290    memoria_inst/clk_20_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 f  memoria_inst/clk_20_inst/count_reg[47]/Q
                         net (fo=2, routed)           1.217     6.963    memoria_inst/clk_20_inst/count_reg_n_0_[47]
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     7.087 f  memoria_inst/clk_20_inst/count[63]_i_21__1/O
                         net (fo=1, routed)           0.606     7.693    memoria_inst/clk_20_inst/count[63]_i_21__1_n_0
    SLICE_X4Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.817 f  memoria_inst/clk_20_inst/count[63]_i_17__1/O
                         net (fo=1, routed)           0.487     8.304    memoria_inst/clk_20_inst/count[63]_i_17__1_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     8.428 f  memoria_inst/clk_20_inst/count[63]_i_6__1/O
                         net (fo=2, routed)           0.730     9.158    memoria_inst/clk_20_inst/count[63]_i_6__1_n_0
    SLICE_X4Y119         LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  memoria_inst/clk_20_inst/count[63]_i_1__1/O
                         net (fo=63, routed)          1.134    10.416    memoria_inst/clk_20_inst/clk_div
    SLICE_X5Y128         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.575    14.997    memoria_inst/clk_20_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[59]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    14.809    memoria_inst/clk_20_inst/count_reg[59]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 memoria_inst/clk_20_inst/count_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoria_inst/clk_20_inst/count_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.952ns (18.574%)  route 4.173ns (81.426%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.688     5.290    memoria_inst/clk_20_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 f  memoria_inst/clk_20_inst/count_reg[47]/Q
                         net (fo=2, routed)           1.217     6.963    memoria_inst/clk_20_inst/count_reg_n_0_[47]
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     7.087 f  memoria_inst/clk_20_inst/count[63]_i_21__1/O
                         net (fo=1, routed)           0.606     7.693    memoria_inst/clk_20_inst/count[63]_i_21__1_n_0
    SLICE_X4Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.817 f  memoria_inst/clk_20_inst/count[63]_i_17__1/O
                         net (fo=1, routed)           0.487     8.304    memoria_inst/clk_20_inst/count[63]_i_17__1_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     8.428 f  memoria_inst/clk_20_inst/count[63]_i_6__1/O
                         net (fo=2, routed)           0.730     9.158    memoria_inst/clk_20_inst/count[63]_i_6__1_n_0
    SLICE_X4Y119         LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  memoria_inst/clk_20_inst/count[63]_i_1__1/O
                         net (fo=63, routed)          1.134    10.416    memoria_inst/clk_20_inst/clk_div
    SLICE_X5Y128         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.575    14.997    memoria_inst/clk_20_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[60]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y128         FDRE (Setup_fdre_C_R)       -0.429    14.809    memoria_inst/clk_20_inst/count_reg[60]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 memoria_inst/clk_20_inst/count_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoria_inst/clk_20_inst/count_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 0.952ns (18.586%)  route 4.170ns (81.414%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.688     5.290    memoria_inst/clk_20_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 f  memoria_inst/clk_20_inst/count_reg[47]/Q
                         net (fo=2, routed)           1.217     6.963    memoria_inst/clk_20_inst/count_reg_n_0_[47]
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     7.087 f  memoria_inst/clk_20_inst/count[63]_i_21__1/O
                         net (fo=1, routed)           0.606     7.693    memoria_inst/clk_20_inst/count[63]_i_21__1_n_0
    SLICE_X4Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.817 f  memoria_inst/clk_20_inst/count[63]_i_17__1/O
                         net (fo=1, routed)           0.487     8.304    memoria_inst/clk_20_inst/count[63]_i_17__1_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     8.428 f  memoria_inst/clk_20_inst/count[63]_i_6__1/O
                         net (fo=2, routed)           0.730     9.158    memoria_inst/clk_20_inst/count[63]_i_6__1_n_0
    SLICE_X4Y119         LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  memoria_inst/clk_20_inst/count[63]_i_1__1/O
                         net (fo=63, routed)          1.130    10.412    memoria_inst/clk_20_inst/clk_div
    SLICE_X5Y129         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.576    14.998    memoria_inst/clk_20_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y129         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[61]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    14.810    memoria_inst/clk_20_inst/count_reg[61]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 memoria_inst/clk_20_inst/count_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoria_inst/clk_20_inst/count_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 0.952ns (18.586%)  route 4.170ns (81.414%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.688     5.290    memoria_inst/clk_20_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 f  memoria_inst/clk_20_inst/count_reg[47]/Q
                         net (fo=2, routed)           1.217     6.963    memoria_inst/clk_20_inst/count_reg_n_0_[47]
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     7.087 f  memoria_inst/clk_20_inst/count[63]_i_21__1/O
                         net (fo=1, routed)           0.606     7.693    memoria_inst/clk_20_inst/count[63]_i_21__1_n_0
    SLICE_X4Y124         LUT5 (Prop_lut5_I4_O)        0.124     7.817 f  memoria_inst/clk_20_inst/count[63]_i_17__1/O
                         net (fo=1, routed)           0.487     8.304    memoria_inst/clk_20_inst/count[63]_i_17__1_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     8.428 f  memoria_inst/clk_20_inst/count[63]_i_6__1/O
                         net (fo=2, routed)           0.730     9.158    memoria_inst/clk_20_inst/count[63]_i_6__1_n_0
    SLICE_X4Y119         LUT4 (Prop_lut4_I3_O)        0.124     9.282 r  memoria_inst/clk_20_inst/count[63]_i_1__1/O
                         net (fo=63, routed)          1.130    10.412    memoria_inst/clk_20_inst/clk_div
    SLICE_X5Y129         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.576    14.998    memoria_inst/clk_20_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y129         FDRE                                         r  memoria_inst/clk_20_inst/count_reg[62]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y129         FDRE (Setup_fdre_C_R)       -0.429    14.810    memoria_inst/clk_20_inst/count_reg[62]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  4.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pantalla/slow_clk_inst/count_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/slow_clk_inst/count_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.566     1.485    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  pantalla/slow_clk_inst/count_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pantalla/slow_clk_inst/count_reg[48]/Q
                         net (fo=2, routed)           0.120     1.747    pantalla/slow_clk_inst/count[48]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  pantalla/slow_clk_inst/count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    pantalla/slow_clk_inst/count_reg[48]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  pantalla/slow_clk_inst/count_reg[52]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    pantalla/slow_clk_inst/data0[49]
    SLICE_X51Y100        FDRE                                         r  pantalla/slow_clk_inst/count_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.830     1.995    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  pantalla/slow_clk_inst/count_reg[49]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    pantalla/slow_clk_inst/count_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pantalla/slow_clk_inst/count_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/slow_clk_inst/count_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.566     1.485    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  pantalla/slow_clk_inst/count_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pantalla/slow_clk_inst/count_reg[48]/Q
                         net (fo=2, routed)           0.120     1.747    pantalla/slow_clk_inst/count[48]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  pantalla/slow_clk_inst/count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    pantalla/slow_clk_inst/count_reg[48]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  pantalla/slow_clk_inst/count_reg[52]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    pantalla/slow_clk_inst/data0[51]
    SLICE_X51Y100        FDRE                                         r  pantalla/slow_clk_inst/count_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.830     1.995    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  pantalla/slow_clk_inst/count_reg[51]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    pantalla/slow_clk_inst/count_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pantalla/slow_clk_inst/count_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/slow_clk_inst/count_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.566     1.485    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  pantalla/slow_clk_inst/count_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pantalla/slow_clk_inst/count_reg[48]/Q
                         net (fo=2, routed)           0.120     1.747    pantalla/slow_clk_inst/count[48]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  pantalla/slow_clk_inst/count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    pantalla/slow_clk_inst/count_reg[48]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  pantalla/slow_clk_inst/count_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.997    pantalla/slow_clk_inst/data0[50]
    SLICE_X51Y100        FDRE                                         r  pantalla/slow_clk_inst/count_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.830     1.995    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  pantalla/slow_clk_inst/count_reg[50]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    pantalla/slow_clk_inst/count_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 pantalla/slow_clk_inst/count_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/slow_clk_inst/count_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.566     1.485    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  pantalla/slow_clk_inst/count_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pantalla/slow_clk_inst/count_reg[48]/Q
                         net (fo=2, routed)           0.120     1.747    pantalla/slow_clk_inst/count[48]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  pantalla/slow_clk_inst/count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    pantalla/slow_clk_inst/count_reg[48]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.997 r  pantalla/slow_clk_inst/count_reg[52]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.997    pantalla/slow_clk_inst/data0[52]
    SLICE_X51Y100        FDRE                                         r  pantalla/slow_clk_inst/count_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.830     1.995    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  pantalla/slow_clk_inst/count_reg[52]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    pantalla/slow_clk_inst/count_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 pantalla/slow_clk_inst/count_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/slow_clk_inst/count_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.566     1.485    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  pantalla/slow_clk_inst/count_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pantalla/slow_clk_inst/count_reg[48]/Q
                         net (fo=2, routed)           0.120     1.747    pantalla/slow_clk_inst/count[48]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  pantalla/slow_clk_inst/count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    pantalla/slow_clk_inst/count_reg[48]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  pantalla/slow_clk_inst/count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    pantalla/slow_clk_inst/count_reg[52]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  pantalla/slow_clk_inst/count_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    pantalla/slow_clk_inst/data0[53]
    SLICE_X51Y101        FDRE                                         r  pantalla/slow_clk_inst/count_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.830     1.995    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  pantalla/slow_clk_inst/count_reg[53]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    pantalla/slow_clk_inst/count_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 pantalla/slow_clk_inst/count_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/slow_clk_inst/count_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.566     1.485    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  pantalla/slow_clk_inst/count_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pantalla/slow_clk_inst/count_reg[48]/Q
                         net (fo=2, routed)           0.120     1.747    pantalla/slow_clk_inst/count[48]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  pantalla/slow_clk_inst/count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    pantalla/slow_clk_inst/count_reg[48]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  pantalla/slow_clk_inst/count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    pantalla/slow_clk_inst/count_reg[52]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  pantalla/slow_clk_inst/count_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.011    pantalla/slow_clk_inst/data0[55]
    SLICE_X51Y101        FDRE                                         r  pantalla/slow_clk_inst/count_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.830     1.995    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  pantalla/slow_clk_inst/count_reg[55]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    pantalla/slow_clk_inst/count_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 salidita/kbd_ms_inst/m_ps2read/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidita/kbd_ms_inst/new_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.317%)  route 0.114ns (44.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.587     1.506    salidita/kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  salidita/kbd_ms_inst/m_ps2read/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  salidita/kbd_ms_inst/m_ps2read/data_reg[2]/Q
                         net (fo=2, routed)           0.114     1.761    salidita/kbd_ms_inst/data[2]
    SLICE_X7Y128         FDCE                                         r  salidita/kbd_ms_inst/new_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.855     2.021    salidita/kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y128         FDCE                                         r  salidita/kbd_ms_inst/new_data_reg[2]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X7Y128         FDCE (Hold_fdce_C_D)         0.072     1.592    salidita/kbd_ms_inst/new_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 pantalla/slow_clk_inst/count_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/slow_clk_inst/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.231ns (40.741%)  route 0.336ns (59.259%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.560     1.479    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  pantalla/slow_clk_inst/count_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pantalla/slow_clk_inst/count_reg[49]/Q
                         net (fo=2, routed)           0.099     1.720    pantalla/slow_clk_inst/count[49]
    SLICE_X50Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  pantalla/slow_clk_inst/count[63]_i_5/O
                         net (fo=2, routed)           0.237     2.001    pantalla/slow_clk_inst/count[63]_i_5_n_0
    SLICE_X50Y96         LUT5 (Prop_lut5_I2_O)        0.045     2.046 r  pantalla/slow_clk_inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     2.046    pantalla/slow_clk_inst/clk_div_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  pantalla/slow_clk_inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.835     2.000    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  pantalla/slow_clk_inst/clk_div_reg/C
                         clock pessimism             -0.245     1.754    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     1.874    pantalla/slow_clk_inst/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 kbd_ms_inst/m_ps2read/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_ms_inst/new_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.634%)  route 0.122ns (46.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.585     1.504    kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  kbd_ms_inst/m_ps2read/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  kbd_ms_inst/m_ps2read/data_reg[3]/Q
                         net (fo=2, routed)           0.122     1.767    kbd_ms_inst/m_ps2read_n_24
    SLICE_X4Y125         FDCE                                         r  kbd_ms_inst/new_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.851     2.017    kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y125         FDCE                                         r  kbd_ms_inst/new_data_reg[3]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X4Y125         FDCE (Hold_fdce_C_D)         0.070     1.586    kbd_ms_inst/new_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pantalla/slow_clk_inst/count_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pantalla/slow_clk_inst/count_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.566     1.485    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  pantalla/slow_clk_inst/count_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  pantalla/slow_clk_inst/count_reg[48]/Q
                         net (fo=2, routed)           0.120     1.747    pantalla/slow_clk_inst/count[48]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  pantalla/slow_clk_inst/count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    pantalla/slow_clk_inst/count_reg[48]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  pantalla/slow_clk_inst/count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.946    pantalla/slow_clk_inst/count_reg[52]_i_1_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.036 r  pantalla/slow_clk_inst/count_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.036    pantalla/slow_clk_inst/data0[54]
    SLICE_X51Y101        FDRE                                         r  pantalla/slow_clk_inst/count_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.830     1.995    pantalla/slow_clk_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  pantalla/slow_clk_inst/count_reg[54]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    pantalla/slow_clk_inst/count_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y114    clk_divider_2_inst/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y126    kbd_ms_inst/kbs_0_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y125    kbd_ms_inst/kds_state_machine_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y124    kbd_ms_inst/kds_state_machine_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y122   memoria_inst/clk_15_inst/count_reg[33]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y122   memoria_inst/clk_15_inst/count_reg[34]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y122   memoria_inst/clk_15_inst/count_reg[35]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y122   memoria_inst/clk_15_inst/count_reg[36]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y123   memoria_inst/clk_15_inst/count_reg[37]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    clk_divider_2_inst/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    memoria_inst/clk_20_inst/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    music_inst/slow_clk_inst/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    clk_divider_2_inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    clk_divider_2_inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    clk_divider_2_inst/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    clk_divider_2_inst/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    clk_divider_2_inst/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    clk_divider_2_inst/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    clk_divider_2_inst/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y122   memoria_inst/clk_15_inst/count_reg[33]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y122   memoria_inst/clk_15_inst/count_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y122   memoria_inst/clk_15_inst/count_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y122   memoria_inst/clk_15_inst/count_reg[36]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y123   memoria_inst/clk_15_inst/count_reg[37]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y123   memoria_inst/clk_15_inst/count_reg[38]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y123   memoria_inst/clk_15_inst/count_reg[39]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y123   memoria_inst/clk_15_inst/count_reg[40]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121    music_inst/slow_clk_inst/count_reg[32]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y112    clk_divider_2_inst/count_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidita/kbd_ms_inst/kds_state_machine_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.642ns (37.371%)  route 1.076ns (62.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.696     5.298    salidita/kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.518     5.816 f  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.530     6.346    salidita/kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.124     6.470 f  salidita/kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3/O
                         net (fo=4, routed)           0.546     7.016    salidita/kbd_ms_inst/rst_state_machine
    SLICE_X7Y129         FDCE                                         f  salidita/kbd_ms_inst/kds_state_machine_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.576    14.998    salidita/kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y129         FDCE                                         r  salidita/kbd_ms_inst/kds_state_machine_reg[3]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X7Y129         FDCE (Recov_fdce_C_CLR)     -0.405    14.817    salidita/kbd_ms_inst/kds_state_machine_reg[3]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_ms_inst/kds_state_machine_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.702ns  (logic 0.642ns (37.722%)  route 1.060ns (62.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.691     5.293    kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.811 f  kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.530     6.342    kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.124     6.466 f  kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3__0/O
                         net (fo=4, routed)           0.530     6.995    kbd_ms_inst/rst_state_machine
    SLICE_X1Y124         FDCE                                         f  kbd_ms_inst/kds_state_machine_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.572    14.994    kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  kbd_ms_inst/kds_state_machine_reg[1]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X1Y124         FDCE (Recov_fdce_C_CLR)     -0.405    14.813    kbd_ms_inst/kds_state_machine_reg[1]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidita/kbd_ms_inst/kds_state_machine_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.642ns (37.371%)  route 1.076ns (62.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.696     5.298    salidita/kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.518     5.816 f  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.530     6.346    salidita/kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.124     6.470 f  salidita/kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3/O
                         net (fo=4, routed)           0.546     7.016    salidita/kbd_ms_inst/rst_state_machine
    SLICE_X7Y129         FDPE                                         f  salidita/kbd_ms_inst/kds_state_machine_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.576    14.998    salidita/kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y129         FDPE                                         r  salidita/kbd_ms_inst/kds_state_machine_reg[0]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X7Y129         FDPE (Recov_fdpe_C_PRE)     -0.359    14.863    salidita/kbd_ms_inst/kds_state_machine_reg[0]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.887ns  (required time - arrival time)
  Source:                 salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidita/kbd_ms_inst/kds_state_machine_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.642ns (37.371%)  route 1.076ns (62.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.696     5.298    salidita/kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.518     5.816 f  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.530     6.346    salidita/kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.124     6.470 f  salidita/kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3/O
                         net (fo=4, routed)           0.546     7.016    salidita/kbd_ms_inst/rst_state_machine
    SLICE_X6Y129         FDCE                                         f  salidita/kbd_ms_inst/kds_state_machine_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.576    14.998    salidita/kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  salidita/kbd_ms_inst/kds_state_machine_reg[1]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X6Y129         FDCE (Recov_fdce_C_CLR)     -0.319    14.903    salidita/kbd_ms_inst/kds_state_machine_reg[1]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  7.887    

Slack (MET) :             7.887ns  (required time - arrival time)
  Source:                 salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidita/kbd_ms_inst/kds_state_machine_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.642ns (37.371%)  route 1.076ns (62.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.696     5.298    salidita/kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.518     5.816 f  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.530     6.346    salidita/kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.124     6.470 f  salidita/kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3/O
                         net (fo=4, routed)           0.546     7.016    salidita/kbd_ms_inst/rst_state_machine
    SLICE_X6Y129         FDCE                                         f  salidita/kbd_ms_inst/kds_state_machine_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.576    14.998    salidita/kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  salidita/kbd_ms_inst/kds_state_machine_reg[2]/C
                         clock pessimism              0.259    15.257    
                         clock uncertainty           -0.035    15.222    
    SLICE_X6Y129         FDCE (Recov_fdce_C_CLR)     -0.319    14.903    salidita/kbd_ms_inst/kds_state_machine_reg[2]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  7.887    

Slack (MET) :             8.089ns  (required time - arrival time)
  Source:                 kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_ms_inst/kds_state_machine_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.642ns (41.889%)  route 0.891ns (58.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.691     5.293    kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.811 f  kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.530     6.342    kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.124     6.466 f  kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3__0/O
                         net (fo=4, routed)           0.360     6.826    kbd_ms_inst/rst_state_machine
    SLICE_X2Y125         FDPE                                         f  kbd_ms_inst/kds_state_machine_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.572    14.994    kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y125         FDPE                                         r  kbd_ms_inst/kds_state_machine_reg[0]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y125         FDPE (Recov_fdpe_C_PRE)     -0.319    14.915    kbd_ms_inst/kds_state_machine_reg[0]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  8.089    

Slack (MET) :             8.089ns  (required time - arrival time)
  Source:                 kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_ms_inst/kds_state_machine_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.642ns (41.889%)  route 0.891ns (58.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.691     5.293    kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.811 f  kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.530     6.342    kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.124     6.466 f  kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3__0/O
                         net (fo=4, routed)           0.360     6.826    kbd_ms_inst/rst_state_machine
    SLICE_X2Y125         FDCE                                         f  kbd_ms_inst/kds_state_machine_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.572    14.994    kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y125         FDCE                                         r  kbd_ms_inst/kds_state_machine_reg[2]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y125         FDCE (Recov_fdce_C_CLR)     -0.319    14.915    kbd_ms_inst/kds_state_machine_reg[2]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  8.089    

Slack (MET) :             8.089ns  (required time - arrival time)
  Source:                 kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_ms_inst/kds_state_machine_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.642ns (41.889%)  route 0.891ns (58.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.691     5.293    kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.518     5.811 f  kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.530     6.342    kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.124     6.466 f  kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3__0/O
                         net (fo=4, routed)           0.360     6.826    kbd_ms_inst/rst_state_machine
    SLICE_X2Y125         FDCE                                         f  kbd_ms_inst/kds_state_machine_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         1.572    14.994    kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y125         FDCE                                         r  kbd_ms_inst/kds_state_machine_reg[3]/C
                         clock pessimism              0.275    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X2Y125         FDCE (Recov_fdce_C_CLR)     -0.319    14.915    kbd_ms_inst/kds_state_machine_reg[3]
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  8.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_ms_inst/kds_state_machine_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.851%)  route 0.303ns (59.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.586     1.505    kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.164     1.669 f  kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.174     1.844    kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.045     1.889 f  kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3__0/O
                         net (fo=4, routed)           0.128     2.017    kbd_ms_inst/rst_state_machine
    SLICE_X2Y125         FDCE                                         f  kbd_ms_inst/kds_state_machine_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.855     2.020    kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y125         FDCE                                         r  kbd_ms_inst/kds_state_machine_reg[2]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X2Y125         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    kbd_ms_inst/kds_state_machine_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_ms_inst/kds_state_machine_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.851%)  route 0.303ns (59.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.586     1.505    kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.164     1.669 f  kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.174     1.844    kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.045     1.889 f  kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3__0/O
                         net (fo=4, routed)           0.128     2.017    kbd_ms_inst/rst_state_machine
    SLICE_X2Y125         FDCE                                         f  kbd_ms_inst/kds_state_machine_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.855     2.020    kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y125         FDCE                                         r  kbd_ms_inst/kds_state_machine_reg[3]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X2Y125         FDCE (Remov_fdce_C_CLR)     -0.067     1.450    kbd_ms_inst/kds_state_machine_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_ms_inst/kds_state_machine_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.851%)  route 0.303ns (59.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.586     1.505    kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.164     1.669 f  kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.174     1.844    kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.045     1.889 f  kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3__0/O
                         net (fo=4, routed)           0.128     2.017    kbd_ms_inst/rst_state_machine
    SLICE_X2Y125         FDPE                                         f  kbd_ms_inst/kds_state_machine_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.855     2.020    kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y125         FDPE                                         r  kbd_ms_inst/kds_state_machine_reg[0]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X2Y125         FDPE (Remov_fdpe_C_PRE)     -0.071     1.446    kbd_ms_inst/kds_state_machine_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidita/kbd_ms_inst/kds_state_machine_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.545%)  route 0.363ns (63.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.589     1.508    salidita/kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.164     1.672 f  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.174     1.846    salidita/kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.045     1.891 f  salidita/kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3/O
                         net (fo=4, routed)           0.189     2.080    salidita/kbd_ms_inst/rst_state_machine
    SLICE_X6Y129         FDCE                                         f  salidita/kbd_ms_inst/kds_state_machine_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.856     2.022    salidita/kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  salidita/kbd_ms_inst/kds_state_machine_reg[1]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X6Y129         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    salidita/kbd_ms_inst/kds_state_machine_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidita/kbd_ms_inst/kds_state_machine_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.545%)  route 0.363ns (63.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.589     1.508    salidita/kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.164     1.672 f  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.174     1.846    salidita/kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.045     1.891 f  salidita/kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3/O
                         net (fo=4, routed)           0.189     2.080    salidita/kbd_ms_inst/rst_state_machine
    SLICE_X6Y129         FDCE                                         f  salidita/kbd_ms_inst/kds_state_machine_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.856     2.022    salidita/kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y129         FDCE                                         r  salidita/kbd_ms_inst/kds_state_machine_reg[2]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X6Y129         FDCE (Remov_fdce_C_CLR)     -0.067     1.475    salidita/kbd_ms_inst/kds_state_machine_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidita/kbd_ms_inst/kds_state_machine_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.545%)  route 0.363ns (63.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.589     1.508    salidita/kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.164     1.672 f  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.174     1.846    salidita/kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.045     1.891 f  salidita/kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3/O
                         net (fo=4, routed)           0.189     2.080    salidita/kbd_ms_inst/rst_state_machine
    SLICE_X7Y129         FDCE                                         f  salidita/kbd_ms_inst/kds_state_machine_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.856     2.022    salidita/kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y129         FDCE                                         r  salidita/kbd_ms_inst/kds_state_machine_reg[3]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X7Y129         FDCE (Remov_fdce_C_CLR)     -0.092     1.450    salidita/kbd_ms_inst/kds_state_machine_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            salidita/kbd_ms_inst/kds_state_machine_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.545%)  route 0.363ns (63.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.589     1.508    salidita/kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y129         FDCE                                         r  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y129         FDCE (Prop_fdce_C_Q)         0.164     1.672 f  salidita/kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.174     1.846    salidita/kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y129         LUT2 (Prop_lut2_I0_O)        0.045     1.891 f  salidita/kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3/O
                         net (fo=4, routed)           0.189     2.080    salidita/kbd_ms_inst/rst_state_machine
    SLICE_X7Y129         FDPE                                         f  salidita/kbd_ms_inst/kds_state_machine_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.856     2.022    salidita/kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y129         FDPE                                         r  salidita/kbd_ms_inst/kds_state_machine_reg[0]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X7Y129         FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    salidita/kbd_ms_inst/kds_state_machine_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 kbd_ms_inst/m_ps2read/parity_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_ms_inst/kds_state_machine_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.209ns (35.915%)  route 0.373ns (64.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.586     1.505    kbd_ms_inst/m_ps2read/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y126         FDCE                                         r  kbd_ms_inst/m_ps2read/parity_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDCE (Prop_fdce_C_Q)         0.164     1.669 f  kbd_ms_inst/m_ps2read/parity_error_reg/Q
                         net (fo=2, routed)           0.174     1.844    kbd_ms_inst/m_ps2read/parity_error_reg_n_0
    SLICE_X2Y126         LUT2 (Prop_lut2_I0_O)        0.045     1.889 f  kbd_ms_inst/m_ps2read/kds_state_machine[3]_i_3__0/O
                         net (fo=4, routed)           0.199     2.087    kbd_ms_inst/rst_state_machine
    SLICE_X1Y124         FDCE                                         f  kbd_ms_inst/kds_state_machine_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=372, routed)         0.855     2.020    kbd_ms_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  kbd_ms_inst/kds_state_machine_reg[1]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X1Y124         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    kbd_ms_inst/kds_state_machine_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.639    





