

================================================================
== Vivado HLS Report for 'calc_hist'
================================================================
* Date:           Tue Nov 27 15:34:44 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        color_hist
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|      5.07|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1544|  1544|  1544|  1544|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- loop_y_loop_x_loop_i  |  1542|  1542|         8|          1|          1|  1536|    yes   |
        +------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    783|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     65|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    205|
|Register         |        0|      -|    1406|    608|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1406|   1661|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |color_hist_mux_16bkb_U1  |color_hist_mux_16bkb  |        0|      0|  0|  65|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  65|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_655_p2                   |     +    |      0|  0|  10|           2|           1|
    |indvar_flatten_next1_fu_509_p2  |     +    |      0|  0|  18|           1|          11|
    |indvar_flatten_op_fu_521_p2     |     +    |      0|  0|  15|           8|           1|
    |rst_d1                          |     +    |      0|  0|  23|          16|           1|
    |tmp_13_fu_676_p2                |     +    |      0|  0|  15|           8|           8|
    |tmp_36_fu_1073_p2               |     +    |      0|  0|   8|           7|           3|
    |tmp_41_fu_813_p2                |     +    |      0|  0|   8|           7|           3|
    |tmp_46_fu_1030_p2               |     +    |      0|  0|   8|           7|           3|
    |tmp_51_fu_987_p2                |     +    |      0|  0|   8|           7|           3|
    |tmp_56_fu_948_p2                |     +    |      0|  0|   8|           7|           4|
    |tmp_61_fu_909_p2                |     +    |      0|  0|   8|           7|           4|
    |tmp_66_fu_1098_p2               |     +    |      0|  0|  15|           7|           4|
    |tmp_69_fu_1088_p2               |     +    |      0|  0|  15|           7|           4|
    |x_1_fu_602_p2                   |     +    |      0|  0|  15|           1|           6|
    |y_s_fu_568_p2                   |     +    |      0|  0|  15|           1|           5|
    |tmp_16_fu_1259_p2               |     -    |      0|  0|  15|           7|           7|
    |tmp_20_fu_1216_p2               |     -    |      0|  0|  15|           7|           7|
    |tmp_25_fu_1173_p2               |     -    |      0|  0|  15|           7|           7|
    |tmp_30_fu_1130_p2               |     -    |      0|  0|  15|           7|           7|
    |tmp_35_fu_1067_p2               |     -    |      0|  0|   8|           7|           7|
    |tmp_40_fu_807_p2                |     -    |      0|  0|   8|           7|           7|
    |tmp_45_fu_1024_p2               |     -    |      0|  0|   8|           7|           7|
    |tmp_50_fu_981_p2                |     -    |      0|  0|   8|           7|           7|
    |tmp_55_fu_942_p2                |     -    |      0|  0|   8|           7|           7|
    |tmp_60_fu_903_p2                |     -    |      0|  0|   8|           7|           7|
    |tmp_65_fu_875_p2                |     -    |      0|  0|  15|           7|           7|
    |tmp_mid1_fu_641_p2              |     -    |      0|  0|  15|           8|           8|
    |tmp_s_fu_555_p2                 |     -    |      0|  0|  15|           8|           8|
    |ap_condition_479                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_486                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_493                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_500                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_585                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_593                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_598                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_603                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_608                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_613                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_637                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_653                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_659                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_665                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_671                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_677                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_683                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_689                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_695                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_701                |    and   |      0|  0|   8|           1|           1|
    |exitcond_mid_fu_596_p2          |    and   |      0|  0|   8|           1|           1|
    |exitcond_flatten1_fu_503_p2     |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_flatten_fu_515_p2      |   icmp   |      0|  0|  11|           8|           7|
    |exitcond_fu_590_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_fu_762_p2                  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_15_fu_743_p2                |   icmp   |      0|  0|  11|           8|           5|
    |tmp_19_fu_748_p2                |   icmp   |      0|  0|  11|           8|           6|
    |tmp_29_fu_768_p2                |   icmp   |      0|  0|  11|           8|           7|
    |tmp_34_fu_773_p2                |   icmp   |      0|  0|  11|           8|           7|
    |tmp_44_fu_828_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_49_fu_833_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_54_fu_838_p2                |   icmp   |      0|  0|  11|           8|           8|
    |tmp_59_fu_843_p2                |   icmp   |      0|  0|  11|           8|           7|
    |tmp_64_fu_848_p2                |   icmp   |      0|  0|  11|           8|           6|
    |tmp_21_fu_1226_p2               |    or    |      0|  0|  39|          32|           1|
    |tmp_26_fu_1179_p2               |    or    |      0|  0|  14|           7|           2|
    |tmp_31_fu_1136_p2               |    or    |      0|  0|  14|           7|           2|
    |tmp_39_fu_608_p2                |    or    |      0|  0|   8|           1|           1|
    |i_mid2_fu_613_p3                |  select  |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_527_p3   |  select  |      0|  0|   8|           1|           1|
    |tmp_mid2_fu_667_p3              |  select  |      0|  0|   8|           1|           8|
    |tmp_mid_fu_661_p3               |  select  |      0|  0|   8|           1|           1|
    |x_mid2_fu_647_p3                |  select  |      0|  0|   6|           1|           6|
    |x_mid_fu_561_p3                 |  select  |      0|  0|   6|           1|           1|
    |y_t_mid2_v_fu_574_p3            |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                   |    xor   |      0|  0|   8|           1|           2|
    |not_exitcond_flatten_fu_585_p2  |    xor   |      0|  0|   8|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 783|         358|         291|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7     |   9|          2|    1|          2|
    |ap_phi_mux_y_phi_fu_463_p4  |   9|          2|    5|         10|
    |i_reg_481                   |   9|          2|    2|          4|
    |indvar_flatten1_reg_437     |   9|          2|   11|         22|
    |indvar_flatten_reg_448      |   9|          2|    8|         16|
    |rst_address0                |  56|         13|    6|         78|
    |rst_address1                |  56|         13|    6|         78|
    |x_reg_470                   |   9|          2|    6|         12|
    |y_reg_459                   |   9|          2|    5|         10|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 205|         46|   52|        238|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_1283  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_24_reg_1307            |   4|   0|    4|          0|
    |ap_reg_pp0_iter6_rst_addr_11_reg_1546       |   4|   0|    6|          2|
    |ap_reg_pp0_iter6_rst_addr_12_reg_1540       |   4|   0|    6|          2|
    |ap_reg_pp0_iter6_rst_addr_2_reg_1564        |   4|   0|    6|          2|
    |ap_reg_pp0_iter6_rst_addr_3_reg_1558        |   4|   0|    6|          2|
    |ap_reg_pp0_iter6_rst_addr_4_reg_1552        |   4|   0|    6|          2|
    |ap_reg_pp0_iter6_rst_addr_reg_1570          |   4|   0|    6|          2|
    |exitcond_flatten1_reg_1274                  |   1|   0|    1|          0|
    |exitcond_flatten_reg_1283                   |   1|   0|    1|          0|
    |exitcond_mid_reg_1312                       |   1|   0|    1|          0|
    |i_mid2_reg_1317                             |   2|   0|    2|          0|
    |i_reg_481                                   |   2|   0|    2|          0|
    |icmp_reg_1462                               |   1|   0|    1|          0|
    |indvar_flatten1_reg_437                     |  11|   0|   11|          0|
    |indvar_flatten_reg_448                      |   8|   0|    8|          0|
    |pix_reg_1439                                |   8|   0|    8|          0|
    |reg_492                                     |  16|   0|   16|          0|
    |rst_addr_10_reg_1510                        |   4|   0|    6|          2|
    |rst_addr_11_reg_1546                        |   4|   0|    6|          2|
    |rst_addr_12_reg_1540                        |   4|   0|    6|          2|
    |rst_addr_2_reg_1564                         |   4|   0|    6|          2|
    |rst_addr_3_reg_1558                         |   4|   0|    6|          2|
    |rst_addr_4_reg_1552                         |   4|   0|    6|          2|
    |rst_addr_5_reg_1534                         |   4|   0|    6|          2|
    |rst_addr_6_reg_1478                         |   4|   0|    6|          2|
    |rst_addr_7_reg_1528                         |   4|   0|    6|          2|
    |rst_addr_8_reg_1522                         |   4|   0|    6|          2|
    |rst_addr_9_reg_1516                         |   4|   0|    6|          2|
    |rst_addr_reg_1570                           |   4|   0|    6|          2|
    |tmp_15_reg_1454                             |   1|   0|    1|          0|
    |tmp_19_reg_1458                             |   1|   0|    1|          0|
    |tmp_24_reg_1307                             |   4|   0|    4|          0|
    |tmp_29_reg_1466                             |   1|   0|    1|          0|
    |tmp_34_reg_1470                             |   1|   0|    1|          0|
    |tmp_44_reg_1484                             |   1|   0|    1|          0|
    |tmp_49_reg_1488                             |   1|   0|    1|          0|
    |tmp_54_reg_1492                             |   1|   0|    1|          0|
    |tmp_59_reg_1496                             |   1|   0|    1|          0|
    |tmp_64_reg_1500                             |   1|   0|    1|          0|
    |tmp_65_reg_1504                             |   5|   0|    7|          2|
    |tmp_74_reg_1474                             |   1|   0|    1|          0|
    |tmp_mid1_reg_1344                           |   8|   0|    8|          0|
    |tmp_s_reg_1297                              |   8|   0|    8|          0|
    |x_reg_470                                   |   6|   0|    6|          0|
    |y_reg_459                                   |   5|   0|    5|          0|
    |y_t_mid2_v_reg_1302                         |   5|   0|    5|          0|
    |exitcond_flatten1_reg_1274                  |  64|  32|    1|          0|
    |i_mid2_reg_1317                             |  64|  32|    2|          0|
    |icmp_reg_1462                               |  64|  32|    1|          0|
    |rst_addr_10_reg_1510                        |  64|  32|    6|          2|
    |rst_addr_5_reg_1534                         |  64|  32|    6|          2|
    |rst_addr_6_reg_1478                         |  64|  32|    6|          2|
    |rst_addr_7_reg_1528                         |  64|  32|    6|          2|
    |rst_addr_8_reg_1522                         |  64|  32|    6|          2|
    |rst_addr_9_reg_1516                         |  64|  32|    6|          2|
    |tmp_15_reg_1454                             |  64|  32|    1|          0|
    |tmp_19_reg_1458                             |  64|  32|    1|          0|
    |tmp_29_reg_1466                             |  64|  32|    1|          0|
    |tmp_34_reg_1470                             |  64|  32|    1|          0|
    |tmp_44_reg_1484                             |  64|  32|    1|          0|
    |tmp_49_reg_1488                             |  64|  32|    1|          0|
    |tmp_54_reg_1492                             |  64|  32|    1|          0|
    |tmp_59_reg_1496                             |  64|  32|    1|          0|
    |tmp_64_reg_1500                             |  64|  32|    1|          0|
    |tmp_74_reg_1474                             |  64|  32|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |1406| 608|  278|         50|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |    calc_hist    | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |    calc_hist    | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |    calc_hist    | return value |
|ap_done                   | out |    1| ap_ctrl_hs |    calc_hist    | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |    calc_hist    | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |    calc_hist    | return value |
|image_buffer_0_address0   | out |    7|  ap_memory |  image_buffer_0 |     array    |
|image_buffer_0_ce0        | out |    1|  ap_memory |  image_buffer_0 |     array    |
|image_buffer_0_q0         |  in |    8|  ap_memory |  image_buffer_0 |     array    |
|image_buffer_1_address0   | out |    7|  ap_memory |  image_buffer_1 |     array    |
|image_buffer_1_ce0        | out |    1|  ap_memory |  image_buffer_1 |     array    |
|image_buffer_1_q0         |  in |    8|  ap_memory |  image_buffer_1 |     array    |
|image_buffer_2_address0   | out |    7|  ap_memory |  image_buffer_2 |     array    |
|image_buffer_2_ce0        | out |    1|  ap_memory |  image_buffer_2 |     array    |
|image_buffer_2_q0         |  in |    8|  ap_memory |  image_buffer_2 |     array    |
|image_buffer_3_address0   | out |    7|  ap_memory |  image_buffer_3 |     array    |
|image_buffer_3_ce0        | out |    1|  ap_memory |  image_buffer_3 |     array    |
|image_buffer_3_q0         |  in |    8|  ap_memory |  image_buffer_3 |     array    |
|image_buffer_4_address0   | out |    7|  ap_memory |  image_buffer_4 |     array    |
|image_buffer_4_ce0        | out |    1|  ap_memory |  image_buffer_4 |     array    |
|image_buffer_4_q0         |  in |    8|  ap_memory |  image_buffer_4 |     array    |
|image_buffer_5_address0   | out |    7|  ap_memory |  image_buffer_5 |     array    |
|image_buffer_5_ce0        | out |    1|  ap_memory |  image_buffer_5 |     array    |
|image_buffer_5_q0         |  in |    8|  ap_memory |  image_buffer_5 |     array    |
|image_buffer_6_address0   | out |    7|  ap_memory |  image_buffer_6 |     array    |
|image_buffer_6_ce0        | out |    1|  ap_memory |  image_buffer_6 |     array    |
|image_buffer_6_q0         |  in |    8|  ap_memory |  image_buffer_6 |     array    |
|image_buffer_7_address0   | out |    7|  ap_memory |  image_buffer_7 |     array    |
|image_buffer_7_ce0        | out |    1|  ap_memory |  image_buffer_7 |     array    |
|image_buffer_7_q0         |  in |    8|  ap_memory |  image_buffer_7 |     array    |
|image_buffer_8_address0   | out |    7|  ap_memory |  image_buffer_8 |     array    |
|image_buffer_8_ce0        | out |    1|  ap_memory |  image_buffer_8 |     array    |
|image_buffer_8_q0         |  in |    8|  ap_memory |  image_buffer_8 |     array    |
|image_buffer_9_address0   | out |    7|  ap_memory |  image_buffer_9 |     array    |
|image_buffer_9_ce0        | out |    1|  ap_memory |  image_buffer_9 |     array    |
|image_buffer_9_q0         |  in |    8|  ap_memory |  image_buffer_9 |     array    |
|image_buffer_10_address0  | out |    7|  ap_memory | image_buffer_10 |     array    |
|image_buffer_10_ce0       | out |    1|  ap_memory | image_buffer_10 |     array    |
|image_buffer_10_q0        |  in |    8|  ap_memory | image_buffer_10 |     array    |
|image_buffer_11_address0  | out |    7|  ap_memory | image_buffer_11 |     array    |
|image_buffer_11_ce0       | out |    1|  ap_memory | image_buffer_11 |     array    |
|image_buffer_11_q0        |  in |    8|  ap_memory | image_buffer_11 |     array    |
|image_buffer_12_address0  | out |    7|  ap_memory | image_buffer_12 |     array    |
|image_buffer_12_ce0       | out |    1|  ap_memory | image_buffer_12 |     array    |
|image_buffer_12_q0        |  in |    8|  ap_memory | image_buffer_12 |     array    |
|image_buffer_13_address0  | out |    7|  ap_memory | image_buffer_13 |     array    |
|image_buffer_13_ce0       | out |    1|  ap_memory | image_buffer_13 |     array    |
|image_buffer_13_q0        |  in |    8|  ap_memory | image_buffer_13 |     array    |
|image_buffer_14_address0  | out |    7|  ap_memory | image_buffer_14 |     array    |
|image_buffer_14_ce0       | out |    1|  ap_memory | image_buffer_14 |     array    |
|image_buffer_14_q0        |  in |    8|  ap_memory | image_buffer_14 |     array    |
|image_buffer_15_address0  | out |    7|  ap_memory | image_buffer_15 |     array    |
|image_buffer_15_ce0       | out |    1|  ap_memory | image_buffer_15 |     array    |
|image_buffer_15_q0        |  in |    8|  ap_memory | image_buffer_15 |     array    |
|rst_address0              | out |    6|  ap_memory |       rst       |     array    |
|rst_ce0                   | out |    1|  ap_memory |       rst       |     array    |
|rst_q0                    |  in |   16|  ap_memory |       rst       |     array    |
|rst_address1              | out |    6|  ap_memory |       rst       |     array    |
|rst_ce1                   | out |    1|  ap_memory |       rst       |     array    |
|rst_we1                   | out |    1|  ap_memory |       rst       |     array    |
|rst_d1                    | out |   16|  ap_memory |       rst       |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

