/*
 * Realtek RTD1293/RTD1295/RTD1296 SoC
 *
 * Copyright (c) 2016-2017 Andreas FÃ¤rber
 *
 * SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 */

/memreserve/	0x0000000000000000 0x0000000000030000;
/memreserve/	0x000000000001f000 0x0000000000001000;
/memreserve/	0x0000000000030000 0x00000000000d0000;
/memreserve/	0x0000000001b00000 0x00000000004be000;
/memreserve/	0x0000000001ffe000 0x0000000000004000;

#include <dt-bindings/clock/realtek,rtd1295.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/reset/realtek,rtd1295.h>

/ {
	interrupt-parent = <&gic>;
	#address-cells = <1>;
	#size-cells = <1>;

	arm_pmu: arm-pmu {
		compatible = "arm,cortex-a53-pmu";
		interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
	};

	osc27M: osc {
		compatible = "fixed-clock";
		clock-frequency = <27000000>;
		#clock-cells = <0>;
		clock-output-names = "osc27M";
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		/* Exclude up to 2 GiB of RAM */
		ranges = <0x80000000 0x80000000 0x80000000>;

		clkc: clock-controller@98000000 {
			compatible = "realtek,rtd1295-clk";
			reg = <0x98000000 0x1000>;
			clocks = <&osc27M>;
			#clock-cells = <1>;
		};

		reset1: reset-controller@98000000 {
			compatible = "realtek,rtd1295-reset";
			reg = <0x98000000 0x4>;
			#reset-cells = <1>;
		};

		reset2: reset-controller@98000004 {
			compatible = "realtek,rtd1295-reset";
			reg = <0x98000004 0x4>;
			#reset-cells = <1>;
		};

		reset3: reset-controller@98000008 {
			compatible = "realtek,rtd1295-reset";
			reg = <0x98000008 0x4>;
			#reset-cells = <1>;
		};

		reset4: reset-controller@98000050 {
			compatible = "realtek,rtd1295-reset";
			reg = <0x98000050 0x4>;
			#reset-cells = <1>;
		};

		iso_clkc: clock-controller@98007000 {
			compatible = "realtek,rtd1295-iso-clk";
			reg = <0x98007000 0x100>;
			clocks = <&osc27M>;
			#clock-cells = <1>;
		};

		iso_irq_mux: interrupt-controller@98007000 {
			compatible = "realtek,rtd1295-iso-irq-mux";
			reg = <0x98007000 0x100>;
			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-controller;
			#interrupt-cells = <1>;
		};

		iso_reset: reset-controller@98007088 {
			compatible = "realtek,rtd1295-reset";
			reg = <0x98007088 0x4>;
			#reset-cells = <1>;
		};

		iso_gpio: gpio@98007100 {
			compatible = "realtek,rtd1295-iso-gpio";
			reg = <0x98007100 0x100>;
			gpio-controller;
			gpio-ranges = <&iso_pinctrl 0 0 35>;
			#gpio-cells = <2>;

			interrupt-parent = <&iso_irq_mux>;
			interrupts = <19>, <20>;
			interrupt-controller;
			#interrupt-cells = <1>;
		};

		iso_pinctrl: pinctrl@98007300 {
			compatible = "realtek,rtd1295-iso-pinctrl";
			reg = <0x98007300 0x24>;

			i2c0_pins: i2c0-pins {
				function = "i2c0";
				groups = "i2c0";
			};

			i2c1_pins: i2c1-pins {
				function = "i2c1";
				groups = "i2c1";
			};

			uart0_pins: uart0-pins {
				function = "uart0";
				groups = "uart0";
			};

			uart1_pins: uart1-pins {
				function = "uart1";
				groups = "uart1";
			};

			uart2_0_pins: uart2-0-pins {
				function = "uart2_0";
				groups = "uart2_0";
			};

			uart2_1_pins: uart2-1-pins {
				function = "uart2_1";
				groups = "uart2_1";
			};
		};

		irda: irda@98007400 {
			compatible = "realtek,rtd1295-irda";
			reg = <0x98007400 0x100>;
			interrupt-parent = <&iso_irq_mux>;
			interrupts = <5>;
			status = "disabled";
		};

		wdt: watchdog@98007680 {
			compatible = "realtek,rtd1295-watchdog";
			reg = <0x98007680 0x100>;
			clocks = <&osc27M>;
		};

		uart0: serial@98007800 {
			compatible = "snps,dw-apb-uart";
			reg = <0x98007800 0x400>;
			reg-shift = <2>;
			reg-io-width = <4>;
			pinctrl-names = "default";
			pinctrl-0 = <&uart0_pins>;
			clocks = <&iso_clkc RTD1295_ISO_CLK_EN_MISC_UR0>;
			resets = <&iso_reset RTD1295_ISO_RSTN_UR0>;
			interrupt-parent = <&iso_irq_mux>;
			interrupts = <2>;
			status = "disabled";
		};

		i2c_1: i2c@98007c00 {
			compatible = "snps,designware-i2c";
			reg = <0x98007c00 0x100>;
			pinctrl-names = "default";
			pinctrl-0 = <&i2c1_pins>;
			clocks = <&iso_clkc RTD1295_ISO_CLK_EN_I2C_1>;
			interrupt-parent = <&iso_irq_mux>;
			interrupts = <11>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c_0: i2c@98007d00 {
			compatible = "snps,designware-i2c";
			reg = <0x98007d00 0x100>;
			pinctrl-names = "default";
			pinctrl-0 = <&i2c0_pins>;
			clocks = <&iso_clkc RTD1295_ISO_CLK_EN_I2C_0>;
			resets = <&iso_reset RTD1295_ISO_RSTN_I2C_0>;
			interrupt-parent = <&iso_irq_mux>;
			interrupts = <8>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		md@9800b000 {
			compatible = "realtek,rtd1295-md";
			reg = <0x9800b000 0x1000>;
			interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
		};

		se@9800c000 {
			compatible = "realtek,rtd1295-se";
			reg = <0x9800c000 0x1000>;
			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
		};

		sdmmc: mmc@98010400 {
			compatible = "realtek,rtd1295-sdmmc";
			reg = <0x98010400 0x200>;
			interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
		};

		sdio: sdio@98010c00 {
			compatible = "realtek,rtd1295-sdio";
			reg = <0x98010c00 0x200>;
			interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
		};

		emmc: mmc@98012000 {
			compatible = "realtek,rtd1295-emmc";
			reg = <0x98012000 0xa00>;
			interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
		};

		cr_pinctrl: pinctrl@98012600 {
			compatible = "realtek,rtd1295-cr-pinctrl";
			reg = <0x98012600 0x100>;
		};

		sb2@9801a000 {
			compatible = "realtek,rtd1295-sb2";
			reg = <0x9801a000 0x100>;
			interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
		};

		rpc@9801a104 {
			compatible = "realtek,rtd1295-rpc";
			reg = <0x9801a104 0xc>, <0x1ffe000 0x4000>, <0x1f000 0x1000>;
			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
		};

		sb2_pinctrl: pinctrl@9801a900 {
			compatible = "realtek,rtd1295-sb2-pinctrl";
			reg = <0x9801a900 0x100>;

			i2c2_pins: i2c2-pins {
				function = "i2c2";
				groups = "tp1_sync", "tp1_clk";
			};

			i2c3_pins: i2c3-pins {
				function = "i2c3";
				groups = "tp1_data", "tp1_valid";
			};

			i2c4_pins: i2c4-pins {
				function = "i2c4";
				groups = "i2c_scl_4", "i2c_sda_4";
			};

			i2c5_pins: i2c5-pins {
				function = "i2c5";
				groups = "i2c_scl_5", "i2c_sda_5";
			};
		};

		misc_irq_mux: interrupt-controller@9801b000 {
			compatible = "realtek,rtd1295-misc-irq-mux";
			reg = <0x9801b000 0x100>;
			interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-controller;
			#interrupt-cells = <1>;
		};

		misc_gpio: gpio@9801b100 {
			compatible = "realtek,rtd1295-misc-gpio";
			reg = <0x9801b100 0x100>;
			gpio-controller;
			gpio-ranges = <&sb2_pinctrl   0 0 54>,
				      <&disp_pinctrl 54 0 10>,
				      <&cr_pinctrl   64 0 37>;
			#gpio-cells = <2>;

			interrupt-parent = <&misc_irq_mux>;
			interrupts = <19>, <20>;
			interrupt-controller;
			#interrupt-cells = <1>;
		};

		uart1: serial@9801b200 {
			compatible = "snps,dw-apb-uart";
			reg = <0x9801b200 0x100>;
			reg-shift = <2>;
			reg-io-width = <4>;
			pinctrl-names = "default";
			pinctrl-0 = <&uart1_pins>;
			clocks = <&clkc RTD1295_CLK_EN_UR1>;
			resets = <&reset2 RTD1295_RSTN_UR1>;
			interrupt-parent = <&misc_irq_mux>;
			interrupts = <3>, <5>;
			status = "disabled";
		};

		uart2: serial@9801b400 {
			compatible = "snps,dw-apb-uart";
			reg = <0x9801b400 0x100>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clocks = <&clkc RTD1295_CLK_EN_UR2>;
			resets = <&reset2 RTD1295_RSTN_UR2>;
			interrupt-parent = <&misc_irq_mux>;
			interrupts = <8>, <13>;
			status = "disabled";
		};

		rtc: rtc@9801b600 {
			compatible = "realtek,rtd1295-rtc";
			reg = <0x9801b600 0x100>;
			clocks = <&clkc RTD1295_CLK_EN_MISC_RTC>;
		};

		i2c_2: i2c@9801b700 {
			compatible = "snps,designware-i2c";
			reg = <0x9801b700 0x100>;
			pinctrl-names = "default";
			pinctrl-0 = <&i2c2_pins>;
			clocks = <&clkc RTD1295_CLK_EN_MISC_I2C_2>;
			interrupt-parent = <&misc_irq_mux>;
			interrupts = <26>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c_3: i2c@9801b900 {
			compatible = "snps,designware-i2c";
			reg = <0x9801b900 0x100>;
			pinctrl-names = "default";
			pinctrl-0 = <&i2c3_pins>;
			clocks = <&clkc RTD1295_CLK_EN_MISC_I2C_3>;
			interrupt-parent = <&misc_irq_mux>;
			interrupts = <23>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c_4: i2c@9801ba00 {
			compatible = "snps,designware-i2c";
			reg = <0x9801ba00 0x100>;
			pinctrl-names = "default";
			pinctrl-0 = <&i2c4_pins>;
			clocks = <&clkc RTD1295_CLK_EN_MISC_I2C_4>;
			interrupt-parent = <&misc_irq_mux>;
			interrupts = <15>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		i2c_5: i2c@9801bb00 {
			compatible = "snps,designware-i2c";
			reg = <0x9801bb00 0x100>;
			pinctrl-names = "default";
			pinctrl-0 = <&i2c5_pins>;
			clocks = <&clkc RTD1295_CLK_EN_MISC_I2C_5>;
			interrupt-parent = <&misc_irq_mux>;
			interrupts = <14>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		scpu@9801d000 {
			compatible = "realtek,rtd1295-scpu-wrapper";
			reg = <0x9801d000 0x500>;
			interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
		};

		jpeg: jpeg@9803e000 {
			compatible = "realtek,rtd1295-jpeg";
			reg = <0x9803e000 0x1000>;
			interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
		};

		ve1: ve1@98040000 {
			compatible = "realtek,rtd1295-ve1";
			reg = <0x98040000 0x8000>;
			interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
			             <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
		};

		ve3: ve3@98048000 {
			compatible = "realtek,rtd1295-ve3";
			reg = <0x98040000 0x4000>;
			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
		};

		disp_pinctrl: pinctrl@9804d000 {
			compatible = "realtek,rtd1295-disp-pinctrl";
			reg = <0x9804d000 0x100>;
		};

		pcie1: pci@9804e000 {
			compatible = "realtek,rtd1295-pcie";
			reg = <0x9804e000 0x1000>,
			      <0x9804f000 0x1000>;
		};

		gic: interrupt-controller@ff011000 {
			compatible = "arm,gic-400";
			reg = <0xff011000 0x1000>,
			      <0xff012000 0x2000>,
			      <0xff014000 0x2000>,
			      <0xff016000 0x2000>;
			interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
			interrupt-controller;
			#interrupt-cells = <3>;
		};
	};
};
