<stg><name>window_macc</name>


<trans_list>

<trans id="2881" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2885" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2893" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2894" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2895" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2896" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2897" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2898" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2899" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2900" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2901" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2902" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2903" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2904" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2905" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2906" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2907" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2908" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2909" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2910" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2911" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2912" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2913" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2914" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2915" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2916" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2917" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2918" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2919" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2920" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2921" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2922" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2923" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2924" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2925" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2926" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2927" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2928" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2929" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2930" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2931" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2932" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2933" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2934" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2935" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2936" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2937" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2938" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2939" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2940" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2941" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2942" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:0  %weight_offset_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %weight_offset)

]]></Node>
<StgValue><ssdm name="weight_offset_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:1  %window_2_2_val_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %window_2_2_val_rea)

]]></Node>
<StgValue><ssdm name="window_2_2_val_rea_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2  %window_2_1_val_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %window_2_1_val_rea)

]]></Node>
<StgValue><ssdm name="window_2_1_val_rea_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:3  %window_2_0_val_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %window_2_0_val_rea)

]]></Node>
<StgValue><ssdm name="window_2_0_val_rea_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:4  %window_1_2_val_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %window_1_2_val_rea)

]]></Node>
<StgValue><ssdm name="window_1_2_val_rea_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:5  %window_1_1_val_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %window_1_1_val_rea)

]]></Node>
<StgValue><ssdm name="window_1_1_val_rea_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:6  %window_1_0_val_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %window_1_0_val_rea)

]]></Node>
<StgValue><ssdm name="window_1_0_val_rea_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:7  %window_0_2_val_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %window_0_2_val_rea)

]]></Node>
<StgValue><ssdm name="window_0_2_val_rea_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:8  %window_0_1_val_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %window_0_1_val_rea)

]]></Node>
<StgValue><ssdm name="window_0_1_val_rea_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:9  %window_0_0_val_rea_1 = call float @_ssdm_op_Read.ap_auto.float(float %window_0_0_val_rea)

]]></Node>
<StgValue><ssdm name="window_0_0_val_rea_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:14  %urem_ln175 = urem i9 %weight_offset_read, 27

]]></Node>
<StgValue><ssdm name="urem_ln175"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:3  %add_ln175_3 = add i9 %weight_offset_read, 4

]]></Node>
<StgValue><ssdm name="add_ln175_3"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="20" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:4  %zext_ln175_13 = zext i9 %add_ln175_3 to i20

]]></Node>
<StgValue><ssdm name="zext_ln175_13"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:5  %mul_ln175_4 = mul i20 %zext_ln175_13, 607

]]></Node>
<StgValue><ssdm name="mul_ln175_4"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="6" op_0_bw="6" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:6  %tmp_90 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul_ln175_4, i32 14, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:8  %urem_ln175_4 = urem i9 %add_ln175_3, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="80" st_id="2" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:14  %urem_ln175 = urem i9 %weight_offset_read, 27

]]></Node>
<StgValue><ssdm name="urem_ln175"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:3  %add_ln175_1 = add i9 %weight_offset_read, 2

]]></Node>
<StgValue><ssdm name="add_ln175_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="20" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:4  %zext_ln175_11 = zext i9 %add_ln175_1 to i20

]]></Node>
<StgValue><ssdm name="zext_ln175_11"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:5  %mul_ln175_2 = mul i20 %zext_ln175_11, 607

]]></Node>
<StgValue><ssdm name="mul_ln175_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="6" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:6  %tmp_88 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul_ln175_2, i32 14, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:8  %urem_ln175_2 = urem i9 %add_ln175_1, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="6">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:7  %sext_ln175_4 = sext i6 %tmp_90 to i9

]]></Node>
<StgValue><ssdm name="sext_ln175_4"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:8  %urem_ln175_4 = urem i9 %add_ln175_3, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_4"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0" op_6_bw="9" op_7_bw="0" op_8_bw="9" op_9_bw="0" op_10_bw="9" op_11_bw="0" op_12_bw="9" op_13_bw="0" op_14_bw="9" op_15_bw="0" op_16_bw="9" op_17_bw="0" op_18_bw="9" op_19_bw="0" op_20_bw="9" op_21_bw="0" op_22_bw="9" op_23_bw="0" op_24_bw="9" op_25_bw="0" op_26_bw="9" op_27_bw="0" op_28_bw="9" op_29_bw="0" op_30_bw="9" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:10  switch i9 %sext_ln175_4, label %case15.i198 [
    i9 0, label %case0.i153
    i9 1, label %case1.i156
    i9 2, label %case2.i159
    i9 3, label %case3.i162
    i9 4, label %case4.i165
    i9 5, label %case5.i168
    i9 6, label %case6.i171
    i9 7, label %case7.i174
    i9 8, label %case8.i177
    i9 9, label %case9.i180
    i9 10, label %case10.i183
    i9 11, label %case11.i186
    i9 12, label %case12.i189
    i9 13, label %case13.i192
    i9 14, label %case14.i195
  ]

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:14  %urem_ln175 = urem i9 %weight_offset_read, 27

]]></Node>
<StgValue><ssdm name="urem_ln175"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="6">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:7  %sext_ln175_2 = sext i6 %tmp_88 to i9

]]></Node>
<StgValue><ssdm name="sext_ln175_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:8  %urem_ln175_2 = urem i9 %add_ln175_1, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0" op_6_bw="9" op_7_bw="0" op_8_bw="9" op_9_bw="0" op_10_bw="9" op_11_bw="0" op_12_bw="9" op_13_bw="0" op_14_bw="9" op_15_bw="0" op_16_bw="9" op_17_bw="0" op_18_bw="9" op_19_bw="0" op_20_bw="9" op_21_bw="0" op_22_bw="9" op_23_bw="0" op_24_bw="9" op_25_bw="0" op_26_bw="9" op_27_bw="0" op_28_bw="9" op_29_bw="0" op_30_bw="9" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:10  switch i9 %sext_ln175_2, label %case15.i98 [
    i9 0, label %case0.i53
    i9 1, label %case1.i56
    i9 2, label %case2.i59
    i9 3, label %case3.i62
    i9 4, label %case4.i65
    i9 5, label %case5.i68
    i9 6, label %case6.i71
    i9 7, label %case7.i74
    i9 8, label %case8.i77
    i9 9, label %case9.i80
    i9 10, label %case10.i83
    i9 11, label %case11.i86
    i9 12, label %case12.i89
    i9 13, label %case13.i92
    i9 14, label %case14.i95
  ]

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:8  %urem_ln175_4 = urem i9 %add_ln175_3, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:14  %urem_ln175 = urem i9 %weight_offset_read, 27

]]></Node>
<StgValue><ssdm name="urem_ln175"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:8  %urem_ln175_2 = urem i9 %add_ln175_1, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:8  %urem_ln175_4 = urem i9 %add_ln175_3, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="97" st_id="5" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:14  %urem_ln175 = urem i9 %weight_offset_read, 27

]]></Node>
<StgValue><ssdm name="urem_ln175"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:8  %urem_ln175_2 = urem i9 %add_ln175_1, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:8  %urem_ln175_4 = urem i9 %add_ln175_3, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="100" st_id="6" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:14  %urem_ln175 = urem i9 %weight_offset_read, 27

]]></Node>
<StgValue><ssdm name="urem_ln175"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:3  %add_ln175 = add i9 %weight_offset_read, 1

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="20" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:4  %zext_ln175_10 = zext i9 %add_ln175 to i20

]]></Node>
<StgValue><ssdm name="zext_ln175_10"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:5  %mul_ln175_1 = mul i20 %zext_ln175_10, 607

]]></Node>
<StgValue><ssdm name="mul_ln175_1"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:6  %tmp_87 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul_ln175_1, i32 14, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:8  %urem_ln175_1 = urem i9 %add_ln175, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:8  %urem_ln175_2 = urem i9 %add_ln175_1, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_2"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:8  %urem_ln175_4 = urem i9 %add_ln175_3, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:14  %urem_ln175 = urem i9 %weight_offset_read, 27

]]></Node>
<StgValue><ssdm name="urem_ln175"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="6">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:7  %sext_ln175_1 = sext i6 %tmp_87 to i9

]]></Node>
<StgValue><ssdm name="sext_ln175_1"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:8  %urem_ln175_1 = urem i9 %add_ln175, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_1"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0" op_6_bw="9" op_7_bw="0" op_8_bw="9" op_9_bw="0" op_10_bw="9" op_11_bw="0" op_12_bw="9" op_13_bw="0" op_14_bw="9" op_15_bw="0" op_16_bw="9" op_17_bw="0" op_18_bw="9" op_19_bw="0" op_20_bw="9" op_21_bw="0" op_22_bw="9" op_23_bw="0" op_24_bw="9" op_25_bw="0" op_26_bw="9" op_27_bw="0" op_28_bw="9" op_29_bw="0" op_30_bw="9" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:10  switch i9 %sext_ln175_1, label %case15.i48 [
    i9 0, label %case0.i3
    i9 1, label %case1.i6
    i9 2, label %case2.i9
    i9 3, label %case3.i12
    i9 4, label %case4.i15
    i9 5, label %case5.i18
    i9 6, label %case6.i21
    i9 7, label %case7.i24
    i9 8, label %case8.i27
    i9 9, label %case9.i30
    i9 10, label %case10.i33
    i9 11, label %case11.i36
    i9 12, label %case12.i39
    i9 13, label %case13.i42
    i9 14, label %case14.i45
  ]

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:8  %urem_ln175_2 = urem i9 %add_ln175_1, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_2"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:8  %urem_ln175_4 = urem i9 %add_ln175_3, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="114" st_id="8" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:14  %urem_ln175 = urem i9 %weight_offset_read, 27

]]></Node>
<StgValue><ssdm name="urem_ln175"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:8  %urem_ln175_1 = urem i9 %add_ln175, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_1"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:8  %urem_ln175_2 = urem i9 %add_ln175_1, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_2"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:8  %urem_ln175_4 = urem i9 %add_ln175_3, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="118" st_id="9" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:14  %urem_ln175 = urem i9 %weight_offset_read, 27

]]></Node>
<StgValue><ssdm name="urem_ln175"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:8  %urem_ln175_1 = urem i9 %add_ln175, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_1"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:8  %urem_ln175_2 = urem i9 %add_ln175_1, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_2"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:8  %urem_ln175_4 = urem i9 %add_ln175_3, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="122" st_id="10" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:14  %urem_ln175 = urem i9 %weight_offset_read, 27

]]></Node>
<StgValue><ssdm name="urem_ln175"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:8  %urem_ln175_1 = urem i9 %add_ln175, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_1"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:8  %urem_ln175_2 = urem i9 %add_ln175_1, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_2"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:8  %urem_ln175_4 = urem i9 %add_ln175_3, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_4"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="126" st_id="11" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:14  %urem_ln175 = urem i9 %weight_offset_read, 27

]]></Node>
<StgValue><ssdm name="urem_ln175"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:8  %urem_ln175_1 = urem i9 %add_ln175, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_1"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:8  %urem_ln175_2 = urem i9 %add_ln175_1, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_2"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:8  %urem_ln175_4 = urem i9 %add_ln175_3, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="20" op_0_bw="9">
<![CDATA[
.preheader.preheader.0:10  %zext_ln175_9 = zext i9 %weight_offset_read to i20

]]></Node>
<StgValue><ssdm name="zext_ln175_9"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader.0:11  %mul_ln175 = mul i20 %zext_ln175_9, 607

]]></Node>
<StgValue><ssdm name="mul_ln175"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:12  %tmp = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul_ln175, i32 14, i32 19)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:14  %urem_ln175 = urem i9 %weight_offset_read, 27

]]></Node>
<StgValue><ssdm name="urem_ln175"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:8  %urem_ln175_1 = urem i9 %add_ln175, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_1"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:8  %urem_ln175_2 = urem i9 %add_ln175_1, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_2"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:8  %urem_ln175_4 = urem i9 %add_ln175_3, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="6">
<![CDATA[
.preheader.preheader.0:13  %sext_ln175 = sext i6 %tmp to i9

]]></Node>
<StgValue><ssdm name="sext_ln175"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader.0:14  %urem_ln175 = urem i9 %weight_offset_read, 27

]]></Node>
<StgValue><ssdm name="urem_ln175"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader.0:15  %zext_ln175 = zext i9 %urem_ln175 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0" op_6_bw="9" op_7_bw="0" op_8_bw="9" op_9_bw="0" op_10_bw="9" op_11_bw="0" op_12_bw="9" op_13_bw="0" op_14_bw="9" op_15_bw="0" op_16_bw="9" op_17_bw="0" op_18_bw="9" op_19_bw="0" op_20_bw="9" op_21_bw="0" op_22_bw="9" op_23_bw="0" op_24_bw="9" op_25_bw="0" op_26_bw="9" op_27_bw="0" op_28_bw="9" op_29_bw="0" op_30_bw="9" op_31_bw="0">
<![CDATA[
.preheader.preheader.0:16  switch i9 %sext_ln175, label %case15.i [
    i9 0, label %case0.i
    i9 1, label %case1.i
    i9 2, label %case2.i
    i9 3, label %case3.i
    i9 4, label %case4.i
    i9 5, label %case5.i
    i9 6, label %case6.i
    i9 7, label %case7.i
    i9 8, label %case8.i
    i9 9, label %case9.i
    i9 10, label %case10.i
    i9 11, label %case11.i
    i9 12, label %case12.i
    i9 13, label %case13.i
    i9 14, label %case14.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case14.i:0  %kernel_weight_14_add = getelementptr [27 x float]* @kernel_weight_14, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_14_add"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="5">
<![CDATA[
case14.i:1  %kernel_weight_14_loa = load float* %kernel_weight_14_add, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case13.i:0  %kernel_weight_13_add = getelementptr [27 x float]* @kernel_weight_13, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_13_add"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
case13.i:1  %kernel_weight_13_loa = load float* %kernel_weight_13_add, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case12.i:0  %kernel_weight_12_add = getelementptr [27 x float]* @kernel_weight_12, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_12_add"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="5">
<![CDATA[
case12.i:1  %kernel_weight_12_loa = load float* %kernel_weight_12_add, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case11.i:0  %kernel_weight_11_add = getelementptr [27 x float]* @kernel_weight_11, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_11_add"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
case11.i:1  %kernel_weight_11_loa = load float* %kernel_weight_11_add, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case10.i:0  %kernel_weight_10_add = getelementptr [27 x float]* @kernel_weight_10, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_10_add"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="5">
<![CDATA[
case10.i:1  %kernel_weight_10_loa = load float* %kernel_weight_10_add, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case9.i:0  %kernel_weight_9_addr = getelementptr [27 x float]* @kernel_weight_9, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_9_addr"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="5">
<![CDATA[
case9.i:1  %kernel_weight_9_load = load float* %kernel_weight_9_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case8.i:0  %kernel_weight_8_addr = getelementptr [27 x float]* @kernel_weight_8, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_8_addr"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
case8.i:1  %kernel_weight_8_load = load float* %kernel_weight_8_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case7.i:0  %kernel_weight_7_addr = getelementptr [27 x float]* @kernel_weight_7, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_7_addr"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="5">
<![CDATA[
case7.i:1  %kernel_weight_7_load = load float* %kernel_weight_7_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case6.i:0  %kernel_weight_6_addr = getelementptr [27 x float]* @kernel_weight_6, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_6_addr"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="5">
<![CDATA[
case6.i:1  %kernel_weight_6_load = load float* %kernel_weight_6_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case5.i:0  %kernel_weight_5_addr = getelementptr [27 x float]* @kernel_weight_5, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_5_addr"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5">
<![CDATA[
case5.i:1  %kernel_weight_5_load = load float* %kernel_weight_5_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case4.i:0  %kernel_weight_4_addr = getelementptr [27 x float]* @kernel_weight_4, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_4_addr"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="5">
<![CDATA[
case4.i:1  %kernel_weight_4_load = load float* %kernel_weight_4_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case3.i:0  %kernel_weight_3_addr = getelementptr [27 x float]* @kernel_weight_3, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_3_addr"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
case3.i:1  %kernel_weight_3_load = load float* %kernel_weight_3_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case2.i:0  %kernel_weight_2_addr = getelementptr [27 x float]* @kernel_weight_2, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_2_addr"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="5">
<![CDATA[
case2.i:1  %kernel_weight_2_load = load float* %kernel_weight_2_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case1.i:0  %kernel_weight_1_addr = getelementptr [27 x float]* @kernel_weight_1, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_1_addr"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="5">
<![CDATA[
case1.i:1  %kernel_weight_1_load = load float* %kernel_weight_1_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case0.i:0  %kernel_weight_0_addr = getelementptr [27 x float]* @kernel_weight_0, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_0_addr"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="5">
<![CDATA[
case0.i:1  %kernel_weight_0_load = load float* %kernel_weight_0_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="!0"/>
<literal name="sext_ln175" val="!1"/>
<literal name="sext_ln175" val="!2"/>
<literal name="sext_ln175" val="!3"/>
<literal name="sext_ln175" val="!4"/>
<literal name="sext_ln175" val="!5"/>
<literal name="sext_ln175" val="!6"/>
<literal name="sext_ln175" val="!7"/>
<literal name="sext_ln175" val="!8"/>
<literal name="sext_ln175" val="!9"/>
<literal name="sext_ln175" val="!10"/>
<literal name="sext_ln175" val="!11"/>
<literal name="sext_ln175" val="!12"/>
<literal name="sext_ln175" val="!13"/>
<literal name="sext_ln175" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case15.i:0  %kernel_weight_15_add = getelementptr [27 x float]* @kernel_weight_15, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="kernel_weight_15_add"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="!0"/>
<literal name="sext_ln175" val="!1"/>
<literal name="sext_ln175" val="!2"/>
<literal name="sext_ln175" val="!3"/>
<literal name="sext_ln175" val="!4"/>
<literal name="sext_ln175" val="!5"/>
<literal name="sext_ln175" val="!6"/>
<literal name="sext_ln175" val="!7"/>
<literal name="sext_ln175" val="!8"/>
<literal name="sext_ln175" val="!9"/>
<literal name="sext_ln175" val="!10"/>
<literal name="sext_ln175" val="!11"/>
<literal name="sext_ln175" val="!12"/>
<literal name="sext_ln175" val="!13"/>
<literal name="sext_ln175" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="5">
<![CDATA[
case15.i:1  %kernel_weight_15_loa = load float* %kernel_weight_15_add, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:8  %urem_ln175_1 = urem i9 %add_ln175, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_1"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:8  %urem_ln175_2 = urem i9 %add_ln175_1, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_2"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:8  %urem_ln175_4 = urem i9 %add_ln175_3, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_4"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:9  %zext_ln175_4 = zext i9 %urem_ln175_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_4"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case14.i195:0  %kernel_weight_14_add_4 = getelementptr [27 x float]* @kernel_weight_14, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_add_4"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="5">
<![CDATA[
case14.i195:1  %kernel_weight_14_loa_4 = load float* %kernel_weight_14_add_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_4"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case13.i192:0  %kernel_weight_13_add_4 = getelementptr [27 x float]* @kernel_weight_13, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_add_4"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="5">
<![CDATA[
case13.i192:1  %kernel_weight_13_loa_4 = load float* %kernel_weight_13_add_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_4"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case12.i189:0  %kernel_weight_12_add_4 = getelementptr [27 x float]* @kernel_weight_12, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_add_4"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="5">
<![CDATA[
case12.i189:1  %kernel_weight_12_loa_4 = load float* %kernel_weight_12_add_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_4"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case11.i186:0  %kernel_weight_11_add_4 = getelementptr [27 x float]* @kernel_weight_11, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_add_4"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="5">
<![CDATA[
case11.i186:1  %kernel_weight_11_loa_4 = load float* %kernel_weight_11_add_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_4"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case10.i183:0  %kernel_weight_10_add_4 = getelementptr [27 x float]* @kernel_weight_10, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_add_4"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="5">
<![CDATA[
case10.i183:1  %kernel_weight_10_loa_4 = load float* %kernel_weight_10_add_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_4"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case9.i180:0  %kernel_weight_9_addr_4 = getelementptr [27 x float]* @kernel_weight_9, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_addr_4"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="5">
<![CDATA[
case9.i180:1  %kernel_weight_9_load_4 = load float* %kernel_weight_9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_4"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case8.i177:0  %kernel_weight_8_addr_4 = getelementptr [27 x float]* @kernel_weight_8, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_addr_4"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="5">
<![CDATA[
case8.i177:1  %kernel_weight_8_load_4 = load float* %kernel_weight_8_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_4"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case7.i174:0  %kernel_weight_7_addr_4 = getelementptr [27 x float]* @kernel_weight_7, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_addr_4"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="5">
<![CDATA[
case7.i174:1  %kernel_weight_7_load_4 = load float* %kernel_weight_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_4"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case6.i171:0  %kernel_weight_6_addr_4 = getelementptr [27 x float]* @kernel_weight_6, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_addr_4"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="5">
<![CDATA[
case6.i171:1  %kernel_weight_6_load_4 = load float* %kernel_weight_6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_4"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case5.i168:0  %kernel_weight_5_addr_4 = getelementptr [27 x float]* @kernel_weight_5, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_addr_4"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="5">
<![CDATA[
case5.i168:1  %kernel_weight_5_load_4 = load float* %kernel_weight_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_4"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case4.i165:0  %kernel_weight_4_addr_4 = getelementptr [27 x float]* @kernel_weight_4, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_addr_4"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="5">
<![CDATA[
case4.i165:1  %kernel_weight_4_load_4 = load float* %kernel_weight_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_4"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case3.i162:0  %kernel_weight_3_addr_4 = getelementptr [27 x float]* @kernel_weight_3, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_addr_4"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="5">
<![CDATA[
case3.i162:1  %kernel_weight_3_load_4 = load float* %kernel_weight_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_4"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case2.i159:0  %kernel_weight_2_addr_4 = getelementptr [27 x float]* @kernel_weight_2, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_addr_4"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="5">
<![CDATA[
case2.i159:1  %kernel_weight_2_load_4 = load float* %kernel_weight_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_4"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case1.i156:0  %kernel_weight_1_addr_4 = getelementptr [27 x float]* @kernel_weight_1, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_addr_4"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="5">
<![CDATA[
case1.i156:1  %kernel_weight_1_load_4 = load float* %kernel_weight_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_4"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case0.i153:0  %kernel_weight_0_addr_4 = getelementptr [27 x float]* @kernel_weight_0, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_addr_4"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="5">
<![CDATA[
case0.i153:1  %kernel_weight_0_load_4 = load float* %kernel_weight_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_4"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="!0"/>
<literal name="sext_ln175_4" val="!1"/>
<literal name="sext_ln175_4" val="!2"/>
<literal name="sext_ln175_4" val="!3"/>
<literal name="sext_ln175_4" val="!4"/>
<literal name="sext_ln175_4" val="!5"/>
<literal name="sext_ln175_4" val="!6"/>
<literal name="sext_ln175_4" val="!7"/>
<literal name="sext_ln175_4" val="!8"/>
<literal name="sext_ln175_4" val="!9"/>
<literal name="sext_ln175_4" val="!10"/>
<literal name="sext_ln175_4" val="!11"/>
<literal name="sext_ln175_4" val="!12"/>
<literal name="sext_ln175_4" val="!13"/>
<literal name="sext_ln175_4" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case15.i198:0  %kernel_weight_15_add_4 = getelementptr [27 x float]* @kernel_weight_15, i64 0, i64 %zext_ln175_4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_add_4"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="!0"/>
<literal name="sext_ln175_4" val="!1"/>
<literal name="sext_ln175_4" val="!2"/>
<literal name="sext_ln175_4" val="!3"/>
<literal name="sext_ln175_4" val="!4"/>
<literal name="sext_ln175_4" val="!5"/>
<literal name="sext_ln175_4" val="!6"/>
<literal name="sext_ln175_4" val="!7"/>
<literal name="sext_ln175_4" val="!8"/>
<literal name="sext_ln175_4" val="!9"/>
<literal name="sext_ln175_4" val="!10"/>
<literal name="sext_ln175_4" val="!11"/>
<literal name="sext_ln175_4" val="!12"/>
<literal name="sext_ln175_4" val="!13"/>
<literal name="sext_ln175_4" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="5">
<![CDATA[
case15.i198:1  %kernel_weight_15_loa_4 = load float* %kernel_weight_15_add_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="209" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="5">
<![CDATA[
case14.i:1  %kernel_weight_14_loa = load float* %kernel_weight_14_add, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
case14.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="5">
<![CDATA[
case13.i:1  %kernel_weight_13_loa = load float* %kernel_weight_13_add, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
case13.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="5">
<![CDATA[
case12.i:1  %kernel_weight_12_loa = load float* %kernel_weight_12_add, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
case12.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
case11.i:1  %kernel_weight_11_loa = load float* %kernel_weight_11_add, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
case11.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="5">
<![CDATA[
case10.i:1  %kernel_weight_10_loa = load float* %kernel_weight_10_add, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
case10.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="5">
<![CDATA[
case9.i:1  %kernel_weight_9_load = load float* %kernel_weight_9_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
case9.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
case8.i:1  %kernel_weight_8_load = load float* %kernel_weight_8_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
case8.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="5">
<![CDATA[
case7.i:1  %kernel_weight_7_load = load float* %kernel_weight_7_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
case7.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="5">
<![CDATA[
case6.i:1  %kernel_weight_6_load = load float* %kernel_weight_6_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
case6.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5">
<![CDATA[
case5.i:1  %kernel_weight_5_load = load float* %kernel_weight_5_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
case5.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="5">
<![CDATA[
case4.i:1  %kernel_weight_4_load = load float* %kernel_weight_4_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
case4.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
case3.i:1  %kernel_weight_3_load = load float* %kernel_weight_3_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
case3.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="5">
<![CDATA[
case2.i:1  %kernel_weight_2_load = load float* %kernel_weight_2_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
case2.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="5">
<![CDATA[
case1.i:1  %kernel_weight_1_load = load float* %kernel_weight_1_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
case1.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="5">
<![CDATA[
case0.i:1  %kernel_weight_0_load = load float* %kernel_weight_0_addr, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
case0.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="!0"/>
<literal name="sext_ln175" val="!1"/>
<literal name="sext_ln175" val="!2"/>
<literal name="sext_ln175" val="!3"/>
<literal name="sext_ln175" val="!4"/>
<literal name="sext_ln175" val="!5"/>
<literal name="sext_ln175" val="!6"/>
<literal name="sext_ln175" val="!7"/>
<literal name="sext_ln175" val="!8"/>
<literal name="sext_ln175" val="!9"/>
<literal name="sext_ln175" val="!10"/>
<literal name="sext_ln175" val="!11"/>
<literal name="sext_ln175" val="!12"/>
<literal name="sext_ln175" val="!13"/>
<literal name="sext_ln175" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="5">
<![CDATA[
case15.i:1  %kernel_weight_15_loa = load float* %kernel_weight_15_add, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175" val="!0"/>
<literal name="sext_ln175" val="!1"/>
<literal name="sext_ln175" val="!2"/>
<literal name="sext_ln175" val="!3"/>
<literal name="sext_ln175" val="!4"/>
<literal name="sext_ln175" val="!5"/>
<literal name="sext_ln175" val="!6"/>
<literal name="sext_ln175" val="!7"/>
<literal name="sext_ln175" val="!8"/>
<literal name="sext_ln175" val="!9"/>
<literal name="sext_ln175" val="!10"/>
<literal name="sext_ln175" val="!11"/>
<literal name="sext_ln175" val="!12"/>
<literal name="sext_ln175" val="!13"/>
<literal name="sext_ln175" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
case15.i:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:8  %urem_ln175_1 = urem i9 %add_ln175, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_1"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:8  %urem_ln175_2 = urem i9 %add_ln175_1, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_2"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:9  %zext_ln175_2 = zext i9 %urem_ln175_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_2"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case14.i95:0  %kernel_weight_14_add_2 = getelementptr [27 x float]* @kernel_weight_14, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_14_add_2"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="5">
<![CDATA[
case14.i95:1  %kernel_weight_14_loa_2 = load float* %kernel_weight_14_add_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_2"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case13.i92:0  %kernel_weight_13_add_2 = getelementptr [27 x float]* @kernel_weight_13, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_13_add_2"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="5">
<![CDATA[
case13.i92:1  %kernel_weight_13_loa_2 = load float* %kernel_weight_13_add_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_2"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case12.i89:0  %kernel_weight_12_add_2 = getelementptr [27 x float]* @kernel_weight_12, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_12_add_2"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="5">
<![CDATA[
case12.i89:1  %kernel_weight_12_loa_2 = load float* %kernel_weight_12_add_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_2"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case11.i86:0  %kernel_weight_11_add_2 = getelementptr [27 x float]* @kernel_weight_11, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_11_add_2"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="5">
<![CDATA[
case11.i86:1  %kernel_weight_11_loa_2 = load float* %kernel_weight_11_add_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_2"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case10.i83:0  %kernel_weight_10_add_2 = getelementptr [27 x float]* @kernel_weight_10, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_10_add_2"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="5">
<![CDATA[
case10.i83:1  %kernel_weight_10_loa_2 = load float* %kernel_weight_10_add_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_2"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case9.i80:0  %kernel_weight_9_addr_2 = getelementptr [27 x float]* @kernel_weight_9, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_9_addr_2"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="5">
<![CDATA[
case9.i80:1  %kernel_weight_9_load_2 = load float* %kernel_weight_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_2"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case8.i77:0  %kernel_weight_8_addr_2 = getelementptr [27 x float]* @kernel_weight_8, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_8_addr_2"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="5">
<![CDATA[
case8.i77:1  %kernel_weight_8_load_2 = load float* %kernel_weight_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_2"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case7.i74:0  %kernel_weight_7_addr_2 = getelementptr [27 x float]* @kernel_weight_7, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_7_addr_2"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="5">
<![CDATA[
case7.i74:1  %kernel_weight_7_load_2 = load float* %kernel_weight_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_2"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case6.i71:0  %kernel_weight_6_addr_2 = getelementptr [27 x float]* @kernel_weight_6, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_6_addr_2"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="5">
<![CDATA[
case6.i71:1  %kernel_weight_6_load_2 = load float* %kernel_weight_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_2"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case5.i68:0  %kernel_weight_5_addr_2 = getelementptr [27 x float]* @kernel_weight_5, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_5_addr_2"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="5">
<![CDATA[
case5.i68:1  %kernel_weight_5_load_2 = load float* %kernel_weight_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_2"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case4.i65:0  %kernel_weight_4_addr_2 = getelementptr [27 x float]* @kernel_weight_4, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_4_addr_2"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="5">
<![CDATA[
case4.i65:1  %kernel_weight_4_load_2 = load float* %kernel_weight_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_2"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case3.i62:0  %kernel_weight_3_addr_2 = getelementptr [27 x float]* @kernel_weight_3, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_3_addr_2"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="5">
<![CDATA[
case3.i62:1  %kernel_weight_3_load_2 = load float* %kernel_weight_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_2"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case2.i59:0  %kernel_weight_2_addr_2 = getelementptr [27 x float]* @kernel_weight_2, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_2_addr_2"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="5">
<![CDATA[
case2.i59:1  %kernel_weight_2_load_2 = load float* %kernel_weight_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_2"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case1.i56:0  %kernel_weight_1_addr_2 = getelementptr [27 x float]* @kernel_weight_1, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_1_addr_2"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="5">
<![CDATA[
case1.i56:1  %kernel_weight_1_load_2 = load float* %kernel_weight_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_2"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case0.i53:0  %kernel_weight_0_addr_2 = getelementptr [27 x float]* @kernel_weight_0, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_0_addr_2"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="5">
<![CDATA[
case0.i53:1  %kernel_weight_0_load_2 = load float* %kernel_weight_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_2"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="!0"/>
<literal name="sext_ln175_2" val="!1"/>
<literal name="sext_ln175_2" val="!2"/>
<literal name="sext_ln175_2" val="!3"/>
<literal name="sext_ln175_2" val="!4"/>
<literal name="sext_ln175_2" val="!5"/>
<literal name="sext_ln175_2" val="!6"/>
<literal name="sext_ln175_2" val="!7"/>
<literal name="sext_ln175_2" val="!8"/>
<literal name="sext_ln175_2" val="!9"/>
<literal name="sext_ln175_2" val="!10"/>
<literal name="sext_ln175_2" val="!11"/>
<literal name="sext_ln175_2" val="!12"/>
<literal name="sext_ln175_2" val="!13"/>
<literal name="sext_ln175_2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case15.i98:0  %kernel_weight_15_add_2 = getelementptr [27 x float]* @kernel_weight_15, i64 0, i64 %zext_ln175_2

]]></Node>
<StgValue><ssdm name="kernel_weight_15_add_2"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="!0"/>
<literal name="sext_ln175_2" val="!1"/>
<literal name="sext_ln175_2" val="!2"/>
<literal name="sext_ln175_2" val="!3"/>
<literal name="sext_ln175_2" val="!4"/>
<literal name="sext_ln175_2" val="!5"/>
<literal name="sext_ln175_2" val="!6"/>
<literal name="sext_ln175_2" val="!7"/>
<literal name="sext_ln175_2" val="!8"/>
<literal name="sext_ln175_2" val="!9"/>
<literal name="sext_ln175_2" val="!10"/>
<literal name="sext_ln175_2" val="!11"/>
<literal name="sext_ln175_2" val="!12"/>
<literal name="sext_ln175_2" val="!13"/>
<literal name="sext_ln175_2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="5">
<![CDATA[
case15.i98:1  %kernel_weight_15_loa_2 = load float* %kernel_weight_15_add_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_2"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="5">
<![CDATA[
case14.i195:1  %kernel_weight_14_loa_4 = load float* %kernel_weight_14_add_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_4"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
case14.i195:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="5">
<![CDATA[
case13.i192:1  %kernel_weight_13_loa_4 = load float* %kernel_weight_13_add_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_4"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
case13.i192:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="5">
<![CDATA[
case12.i189:1  %kernel_weight_12_loa_4 = load float* %kernel_weight_12_add_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_4"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
case12.i189:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="5">
<![CDATA[
case11.i186:1  %kernel_weight_11_loa_4 = load float* %kernel_weight_11_add_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_4"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
case11.i186:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="5">
<![CDATA[
case10.i183:1  %kernel_weight_10_loa_4 = load float* %kernel_weight_10_add_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_4"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
case10.i183:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="5">
<![CDATA[
case9.i180:1  %kernel_weight_9_load_4 = load float* %kernel_weight_9_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_4"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
case9.i180:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="5">
<![CDATA[
case8.i177:1  %kernel_weight_8_load_4 = load float* %kernel_weight_8_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_4"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
case8.i177:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="5">
<![CDATA[
case7.i174:1  %kernel_weight_7_load_4 = load float* %kernel_weight_7_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_4"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
case7.i174:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="5">
<![CDATA[
case6.i171:1  %kernel_weight_6_load_4 = load float* %kernel_weight_6_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_4"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
case6.i171:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="5">
<![CDATA[
case5.i168:1  %kernel_weight_5_load_4 = load float* %kernel_weight_5_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_4"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
case5.i168:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="5">
<![CDATA[
case4.i165:1  %kernel_weight_4_load_4 = load float* %kernel_weight_4_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_4"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
case4.i165:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="5">
<![CDATA[
case3.i162:1  %kernel_weight_3_load_4 = load float* %kernel_weight_3_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_4"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
case3.i162:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="5">
<![CDATA[
case2.i159:1  %kernel_weight_2_load_4 = load float* %kernel_weight_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_4"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
case2.i159:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="5">
<![CDATA[
case1.i156:1  %kernel_weight_1_load_4 = load float* %kernel_weight_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_4"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
case1.i156:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="5">
<![CDATA[
case0.i153:1  %kernel_weight_0_load_4 = load float* %kernel_weight_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_4"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
case0.i153:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="!0"/>
<literal name="sext_ln175_4" val="!1"/>
<literal name="sext_ln175_4" val="!2"/>
<literal name="sext_ln175_4" val="!3"/>
<literal name="sext_ln175_4" val="!4"/>
<literal name="sext_ln175_4" val="!5"/>
<literal name="sext_ln175_4" val="!6"/>
<literal name="sext_ln175_4" val="!7"/>
<literal name="sext_ln175_4" val="!8"/>
<literal name="sext_ln175_4" val="!9"/>
<literal name="sext_ln175_4" val="!10"/>
<literal name="sext_ln175_4" val="!11"/>
<literal name="sext_ln175_4" val="!12"/>
<literal name="sext_ln175_4" val="!13"/>
<literal name="sext_ln175_4" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="5">
<![CDATA[
case15.i198:1  %kernel_weight_15_loa_4 = load float* %kernel_weight_15_add_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_4"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_4" val="!0"/>
<literal name="sext_ln175_4" val="!1"/>
<literal name="sext_ln175_4" val="!2"/>
<literal name="sext_ln175_4" val="!3"/>
<literal name="sext_ln175_4" val="!4"/>
<literal name="sext_ln175_4" val="!5"/>
<literal name="sext_ln175_4" val="!6"/>
<literal name="sext_ln175_4" val="!7"/>
<literal name="sext_ln175_4" val="!8"/>
<literal name="sext_ln175_4" val="!9"/>
<literal name="sext_ln175_4" val="!10"/>
<literal name="sext_ln175_4" val="!11"/>
<literal name="sext_ln175_4" val="!12"/>
<literal name="sext_ln175_4" val="!13"/>
<literal name="sext_ln175_4" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
case15.i198:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit200"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:0  %UnifiedRetVal_i = phi float [ %kernel_weight_0_load, %case0.i ], [ %kernel_weight_1_load, %case1.i ], [ %kernel_weight_2_load, %case2.i ], [ %kernel_weight_3_load, %case3.i ], [ %kernel_weight_4_load, %case4.i ], [ %kernel_weight_5_load, %case5.i ], [ %kernel_weight_6_load, %case6.i ], [ %kernel_weight_7_load, %case7.i ], [ %kernel_weight_8_load, %case8.i ], [ %kernel_weight_9_load, %case9.i ], [ %kernel_weight_10_loa, %case10.i ], [ %kernel_weight_11_loa, %case11.i ], [ %kernel_weight_12_loa, %case12.i ], [ %kernel_weight_13_loa, %case13.i ], [ %kernel_weight_14_loa, %case14.i ], [ %kernel_weight_15_loa, %case15.i ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:1  %val_1 = fmul float %UnifiedRetVal_i, %window_0_0_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:8  %urem_ln175_1 = urem i9 %add_ln175, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_1"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="5">
<![CDATA[
case14.i95:1  %kernel_weight_14_loa_2 = load float* %kernel_weight_14_add_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_2"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
case14.i95:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="5">
<![CDATA[
case13.i92:1  %kernel_weight_13_loa_2 = load float* %kernel_weight_13_add_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_2"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
case13.i92:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="5">
<![CDATA[
case12.i89:1  %kernel_weight_12_loa_2 = load float* %kernel_weight_12_add_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_2"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
case12.i89:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="5">
<![CDATA[
case11.i86:1  %kernel_weight_11_loa_2 = load float* %kernel_weight_11_add_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_2"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
case11.i86:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="5">
<![CDATA[
case10.i83:1  %kernel_weight_10_loa_2 = load float* %kernel_weight_10_add_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_2"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
case10.i83:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="5">
<![CDATA[
case9.i80:1  %kernel_weight_9_load_2 = load float* %kernel_weight_9_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_2"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
case9.i80:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="5">
<![CDATA[
case8.i77:1  %kernel_weight_8_load_2 = load float* %kernel_weight_8_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_2"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
case8.i77:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="5">
<![CDATA[
case7.i74:1  %kernel_weight_7_load_2 = load float* %kernel_weight_7_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_2"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
case7.i74:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="5">
<![CDATA[
case6.i71:1  %kernel_weight_6_load_2 = load float* %kernel_weight_6_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_2"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
case6.i71:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="5">
<![CDATA[
case5.i68:1  %kernel_weight_5_load_2 = load float* %kernel_weight_5_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_2"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
case5.i68:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="5">
<![CDATA[
case4.i65:1  %kernel_weight_4_load_2 = load float* %kernel_weight_4_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_2"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
case4.i65:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="5">
<![CDATA[
case3.i62:1  %kernel_weight_3_load_2 = load float* %kernel_weight_3_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_2"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
case3.i62:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="5">
<![CDATA[
case2.i59:1  %kernel_weight_2_load_2 = load float* %kernel_weight_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_2"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
case2.i59:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="5">
<![CDATA[
case1.i56:1  %kernel_weight_1_load_2 = load float* %kernel_weight_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_2"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
case1.i56:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="5">
<![CDATA[
case0.i53:1  %kernel_weight_0_load_2 = load float* %kernel_weight_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_2"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
case0.i53:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="!0"/>
<literal name="sext_ln175_2" val="!1"/>
<literal name="sext_ln175_2" val="!2"/>
<literal name="sext_ln175_2" val="!3"/>
<literal name="sext_ln175_2" val="!4"/>
<literal name="sext_ln175_2" val="!5"/>
<literal name="sext_ln175_2" val="!6"/>
<literal name="sext_ln175_2" val="!7"/>
<literal name="sext_ln175_2" val="!8"/>
<literal name="sext_ln175_2" val="!9"/>
<literal name="sext_ln175_2" val="!10"/>
<literal name="sext_ln175_2" val="!11"/>
<literal name="sext_ln175_2" val="!12"/>
<literal name="sext_ln175_2" val="!13"/>
<literal name="sext_ln175_2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="5">
<![CDATA[
case15.i98:1  %kernel_weight_15_loa_2 = load float* %kernel_weight_15_add_2, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_2"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_2" val="!0"/>
<literal name="sext_ln175_2" val="!1"/>
<literal name="sext_ln175_2" val="!2"/>
<literal name="sext_ln175_2" val="!3"/>
<literal name="sext_ln175_2" val="!4"/>
<literal name="sext_ln175_2" val="!5"/>
<literal name="sext_ln175_2" val="!6"/>
<literal name="sext_ln175_2" val="!7"/>
<literal name="sext_ln175_2" val="!8"/>
<literal name="sext_ln175_2" val="!9"/>
<literal name="sext_ln175_2" val="!10"/>
<literal name="sext_ln175_2" val="!11"/>
<literal name="sext_ln175_2" val="!12"/>
<literal name="sext_ln175_2" val="!13"/>
<literal name="sext_ln175_2" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
case15.i98:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit100"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:0  %UnifiedRetVal_i199 = phi float [ %kernel_weight_0_load_4, %case0.i153 ], [ %kernel_weight_1_load_4, %case1.i156 ], [ %kernel_weight_2_load_4, %case2.i159 ], [ %kernel_weight_3_load_4, %case3.i162 ], [ %kernel_weight_4_load_4, %case4.i165 ], [ %kernel_weight_5_load_4, %case5.i168 ], [ %kernel_weight_6_load_4, %case6.i171 ], [ %kernel_weight_7_load_4, %case7.i174 ], [ %kernel_weight_8_load_4, %case8.i177 ], [ %kernel_weight_9_load_4, %case9.i180 ], [ %kernel_weight_10_loa_4, %case10.i183 ], [ %kernel_weight_11_loa_4, %case11.i186 ], [ %kernel_weight_12_loa_4, %case12.i189 ], [ %kernel_weight_13_loa_4, %case13.i192 ], [ %kernel_weight_14_loa_4, %case14.i195 ], [ %kernel_weight_15_loa_4, %case15.i198 ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i199"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:1  %val_1_1_1 = fmul float %UnifiedRetVal_i199, %window_1_1_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_1_1"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:3  %add_ln175_4 = add i9 %weight_offset_read, 5

]]></Node>
<StgValue><ssdm name="add_ln175_4"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="20" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:4  %zext_ln175_14 = zext i9 %add_ln175_4 to i20

]]></Node>
<StgValue><ssdm name="zext_ln175_14"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:5  %mul_ln175_5 = mul i20 %zext_ln175_14, 607

]]></Node>
<StgValue><ssdm name="mul_ln175_5"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="6" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:6  %tmp_91 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul_ln175_5, i32 14, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:8  %urem_ln175_5 = urem i9 %add_ln175_4, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_5"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:3  %add_ln175_6 = add i9 %weight_offset_read, 7

]]></Node>
<StgValue><ssdm name="add_ln175_6"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="20" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:4  %zext_ln175_16 = zext i9 %add_ln175_6 to i20

]]></Node>
<StgValue><ssdm name="zext_ln175_16"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:5  %mul_ln175_7 = mul i20 %zext_ln175_16, 607

]]></Node>
<StgValue><ssdm name="mul_ln175_7"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="6" op_0_bw="6" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:6  %tmp_93 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul_ln175_7, i32 14, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:8  %urem_ln175_7 = urem i9 %add_ln175_6, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="355" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:1  %val_1 = fmul float %UnifiedRetVal_i, %window_0_0_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:8  %urem_ln175_1 = urem i9 %add_ln175, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_1"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:0  %UnifiedRetVal_i99 = phi float [ %kernel_weight_0_load_2, %case0.i53 ], [ %kernel_weight_1_load_2, %case1.i56 ], [ %kernel_weight_2_load_2, %case2.i59 ], [ %kernel_weight_3_load_2, %case3.i62 ], [ %kernel_weight_4_load_2, %case4.i65 ], [ %kernel_weight_5_load_2, %case5.i68 ], [ %kernel_weight_6_load_2, %case6.i71 ], [ %kernel_weight_7_load_2, %case7.i74 ], [ %kernel_weight_8_load_2, %case8.i77 ], [ %kernel_weight_9_load_2, %case9.i80 ], [ %kernel_weight_10_loa_2, %case10.i83 ], [ %kernel_weight_11_loa_2, %case11.i86 ], [ %kernel_weight_12_loa_2, %case12.i89 ], [ %kernel_weight_13_loa_2, %case13.i92 ], [ %kernel_weight_14_loa_2, %case14.i95 ], [ %kernel_weight_15_loa_2, %case15.i98 ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i99"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:1  %val_1_0_2 = fmul float %UnifiedRetVal_i99, %window_0_2_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_0_2"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:3  %add_ln175_2 = add i9 %weight_offset_read, 3

]]></Node>
<StgValue><ssdm name="add_ln175_2"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="20" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:4  %zext_ln175_12 = zext i9 %add_ln175_2 to i20

]]></Node>
<StgValue><ssdm name="zext_ln175_12"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:5  %mul_ln175_3 = mul i20 %zext_ln175_12, 607

]]></Node>
<StgValue><ssdm name="mul_ln175_3"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="6" op_0_bw="6" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:6  %tmp_89 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul_ln175_3, i32 14, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:8  %urem_ln175_3 = urem i9 %add_ln175_2, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_3"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:1  %val_1_1_1 = fmul float %UnifiedRetVal_i199, %window_1_1_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_1_1"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="6">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:7  %sext_ln175_5 = sext i6 %tmp_91 to i9

]]></Node>
<StgValue><ssdm name="sext_ln175_5"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:8  %urem_ln175_5 = urem i9 %add_ln175_4, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_5"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0" op_6_bw="9" op_7_bw="0" op_8_bw="9" op_9_bw="0" op_10_bw="9" op_11_bw="0" op_12_bw="9" op_13_bw="0" op_14_bw="9" op_15_bw="0" op_16_bw="9" op_17_bw="0" op_18_bw="9" op_19_bw="0" op_20_bw="9" op_21_bw="0" op_22_bw="9" op_23_bw="0" op_24_bw="9" op_25_bw="0" op_26_bw="9" op_27_bw="0" op_28_bw="9" op_29_bw="0" op_30_bw="9" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:10  switch i9 %sext_ln175_5, label %case15.i248 [
    i9 0, label %case0.i203
    i9 1, label %case1.i206
    i9 2, label %case2.i209
    i9 3, label %case3.i212
    i9 4, label %case4.i215
    i9 5, label %case5.i218
    i9 6, label %case6.i221
    i9 7, label %case7.i224
    i9 8, label %case8.i227
    i9 9, label %case9.i230
    i9 10, label %case10.i233
    i9 11, label %case11.i236
    i9 12, label %case12.i239
    i9 13, label %case13.i242
    i9 14, label %case14.i245
  ]

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="9" op_0_bw="6">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:7  %sext_ln175_7 = sext i6 %tmp_93 to i9

]]></Node>
<StgValue><ssdm name="sext_ln175_7"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:8  %urem_ln175_7 = urem i9 %add_ln175_6, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_7"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0" op_6_bw="9" op_7_bw="0" op_8_bw="9" op_9_bw="0" op_10_bw="9" op_11_bw="0" op_12_bw="9" op_13_bw="0" op_14_bw="9" op_15_bw="0" op_16_bw="9" op_17_bw="0" op_18_bw="9" op_19_bw="0" op_20_bw="9" op_21_bw="0" op_22_bw="9" op_23_bw="0" op_24_bw="9" op_25_bw="0" op_26_bw="9" op_27_bw="0" op_28_bw="9" op_29_bw="0" op_30_bw="9" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:10  switch i9 %sext_ln175_7, label %case15.i348 [
    i9 0, label %case0.i303
    i9 1, label %case1.i306
    i9 2, label %case2.i309
    i9 3, label %case3.i312
    i9 4, label %case4.i315
    i9 5, label %case5.i318
    i9 6, label %case6.i321
    i9 7, label %case7.i324
    i9 8, label %case8.i327
    i9 9, label %case9.i330
    i9 10, label %case10.i333
    i9 11, label %case11.i336
    i9 12, label %case12.i339
    i9 13, label %case13.i342
    i9 14, label %case14.i345
  ]

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="371" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:1  %val_1 = fmul float %UnifiedRetVal_i, %window_0_0_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:8  %urem_ln175_1 = urem i9 %add_ln175, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_1"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:1  %val_1_0_2 = fmul float %UnifiedRetVal_i99, %window_0_2_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_0_2"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="6">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:7  %sext_ln175_3 = sext i6 %tmp_89 to i9

]]></Node>
<StgValue><ssdm name="sext_ln175_3"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:8  %urem_ln175_3 = urem i9 %add_ln175_2, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_3"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0" op_6_bw="9" op_7_bw="0" op_8_bw="9" op_9_bw="0" op_10_bw="9" op_11_bw="0" op_12_bw="9" op_13_bw="0" op_14_bw="9" op_15_bw="0" op_16_bw="9" op_17_bw="0" op_18_bw="9" op_19_bw="0" op_20_bw="9" op_21_bw="0" op_22_bw="9" op_23_bw="0" op_24_bw="9" op_25_bw="0" op_26_bw="9" op_27_bw="0" op_28_bw="9" op_29_bw="0" op_30_bw="9" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:10  switch i9 %sext_ln175_3, label %case15.i148 [
    i9 0, label %case0.i103
    i9 1, label %case1.i106
    i9 2, label %case2.i109
    i9 3, label %case3.i112
    i9 4, label %case4.i115
    i9 5, label %case5.i118
    i9 6, label %case6.i121
    i9 7, label %case7.i124
    i9 8, label %case8.i127
    i9 9, label %case9.i130
    i9 10, label %case10.i133
    i9 11, label %case11.i136
    i9 12, label %case12.i139
    i9 13, label %case13.i142
    i9 14, label %case14.i145
  ]

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:1  %val_1_1_1 = fmul float %UnifiedRetVal_i199, %window_1_1_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_1_1"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:8  %urem_ln175_5 = urem i9 %add_ln175_4, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_5"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:8  %urem_ln175_7 = urem i9 %add_ln175_6, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_7"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="380" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:1  %val_1 = fmul float %UnifiedRetVal_i, %window_0_0_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:8  %urem_ln175_1 = urem i9 %add_ln175, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_1"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:9  %zext_ln175_1 = zext i9 %urem_ln175_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_1"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case14.i45:0  %kernel_weight_14_add_1 = getelementptr [27 x float]* @kernel_weight_14, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_14_add_1"/></StgValue>
</operation>

<operation id="384" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="5">
<![CDATA[
case14.i45:1  %kernel_weight_14_loa_1 = load float* %kernel_weight_14_add_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_1"/></StgValue>
</operation>

<operation id="385" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case13.i42:0  %kernel_weight_13_add_1 = getelementptr [27 x float]* @kernel_weight_13, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_13_add_1"/></StgValue>
</operation>

<operation id="386" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="5">
<![CDATA[
case13.i42:1  %kernel_weight_13_loa_1 = load float* %kernel_weight_13_add_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_1"/></StgValue>
</operation>

<operation id="387" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case12.i39:0  %kernel_weight_12_add_1 = getelementptr [27 x float]* @kernel_weight_12, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_12_add_1"/></StgValue>
</operation>

<operation id="388" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
case12.i39:1  %kernel_weight_12_loa_1 = load float* %kernel_weight_12_add_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_1"/></StgValue>
</operation>

<operation id="389" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case11.i36:0  %kernel_weight_11_add_1 = getelementptr [27 x float]* @kernel_weight_11, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_11_add_1"/></StgValue>
</operation>

<operation id="390" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
case11.i36:1  %kernel_weight_11_loa_1 = load float* %kernel_weight_11_add_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_1"/></StgValue>
</operation>

<operation id="391" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case10.i33:0  %kernel_weight_10_add_1 = getelementptr [27 x float]* @kernel_weight_10, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_10_add_1"/></StgValue>
</operation>

<operation id="392" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="5">
<![CDATA[
case10.i33:1  %kernel_weight_10_loa_1 = load float* %kernel_weight_10_add_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_1"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case9.i30:0  %kernel_weight_9_addr_1 = getelementptr [27 x float]* @kernel_weight_9, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_9_addr_1"/></StgValue>
</operation>

<operation id="394" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="5">
<![CDATA[
case9.i30:1  %kernel_weight_9_load_1 = load float* %kernel_weight_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_1"/></StgValue>
</operation>

<operation id="395" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case8.i27:0  %kernel_weight_8_addr_1 = getelementptr [27 x float]* @kernel_weight_8, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_8_addr_1"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="5">
<![CDATA[
case8.i27:1  %kernel_weight_8_load_1 = load float* %kernel_weight_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_1"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case7.i24:0  %kernel_weight_7_addr_1 = getelementptr [27 x float]* @kernel_weight_7, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_7_addr_1"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="5">
<![CDATA[
case7.i24:1  %kernel_weight_7_load_1 = load float* %kernel_weight_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_1"/></StgValue>
</operation>

<operation id="399" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case6.i21:0  %kernel_weight_6_addr_1 = getelementptr [27 x float]* @kernel_weight_6, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_6_addr_1"/></StgValue>
</operation>

<operation id="400" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="5">
<![CDATA[
case6.i21:1  %kernel_weight_6_load_1 = load float* %kernel_weight_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_1"/></StgValue>
</operation>

<operation id="401" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case5.i18:0  %kernel_weight_5_addr_1 = getelementptr [27 x float]* @kernel_weight_5, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_5_addr_1"/></StgValue>
</operation>

<operation id="402" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="5">
<![CDATA[
case5.i18:1  %kernel_weight_5_load_1 = load float* %kernel_weight_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_1"/></StgValue>
</operation>

<operation id="403" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case4.i15:0  %kernel_weight_4_addr_1 = getelementptr [27 x float]* @kernel_weight_4, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_4_addr_1"/></StgValue>
</operation>

<operation id="404" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="5">
<![CDATA[
case4.i15:1  %kernel_weight_4_load_1 = load float* %kernel_weight_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_1"/></StgValue>
</operation>

<operation id="405" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case3.i12:0  %kernel_weight_3_addr_1 = getelementptr [27 x float]* @kernel_weight_3, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_3_addr_1"/></StgValue>
</operation>

<operation id="406" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="5">
<![CDATA[
case3.i12:1  %kernel_weight_3_load_1 = load float* %kernel_weight_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_1"/></StgValue>
</operation>

<operation id="407" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case2.i9:0  %kernel_weight_2_addr_1 = getelementptr [27 x float]* @kernel_weight_2, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_2_addr_1"/></StgValue>
</operation>

<operation id="408" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="5">
<![CDATA[
case2.i9:1  %kernel_weight_2_load_1 = load float* %kernel_weight_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_1"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case1.i6:0  %kernel_weight_1_addr_1 = getelementptr [27 x float]* @kernel_weight_1, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_1_addr_1"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="5">
<![CDATA[
case1.i6:1  %kernel_weight_1_load_1 = load float* %kernel_weight_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_1"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case0.i3:0  %kernel_weight_0_addr_1 = getelementptr [27 x float]* @kernel_weight_0, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_0_addr_1"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="5">
<![CDATA[
case0.i3:1  %kernel_weight_0_load_1 = load float* %kernel_weight_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_1"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="!0"/>
<literal name="sext_ln175_1" val="!1"/>
<literal name="sext_ln175_1" val="!2"/>
<literal name="sext_ln175_1" val="!3"/>
<literal name="sext_ln175_1" val="!4"/>
<literal name="sext_ln175_1" val="!5"/>
<literal name="sext_ln175_1" val="!6"/>
<literal name="sext_ln175_1" val="!7"/>
<literal name="sext_ln175_1" val="!8"/>
<literal name="sext_ln175_1" val="!9"/>
<literal name="sext_ln175_1" val="!10"/>
<literal name="sext_ln175_1" val="!11"/>
<literal name="sext_ln175_1" val="!12"/>
<literal name="sext_ln175_1" val="!13"/>
<literal name="sext_ln175_1" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case15.i48:0  %kernel_weight_15_add_1 = getelementptr [27 x float]* @kernel_weight_15, i64 0, i64 %zext_ln175_1

]]></Node>
<StgValue><ssdm name="kernel_weight_15_add_1"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="!0"/>
<literal name="sext_ln175_1" val="!1"/>
<literal name="sext_ln175_1" val="!2"/>
<literal name="sext_ln175_1" val="!3"/>
<literal name="sext_ln175_1" val="!4"/>
<literal name="sext_ln175_1" val="!5"/>
<literal name="sext_ln175_1" val="!6"/>
<literal name="sext_ln175_1" val="!7"/>
<literal name="sext_ln175_1" val="!8"/>
<literal name="sext_ln175_1" val="!9"/>
<literal name="sext_ln175_1" val="!10"/>
<literal name="sext_ln175_1" val="!11"/>
<literal name="sext_ln175_1" val="!12"/>
<literal name="sext_ln175_1" val="!13"/>
<literal name="sext_ln175_1" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="5">
<![CDATA[
case15.i48:1  %kernel_weight_15_loa_1 = load float* %kernel_weight_15_add_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_1"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:1  %val_1_0_2 = fmul float %UnifiedRetVal_i99, %window_0_2_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_0_2"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:8  %urem_ln175_3 = urem i9 %add_ln175_2, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_3"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:1  %val_1_1_1 = fmul float %UnifiedRetVal_i199, %window_1_1_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_1_1"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:8  %urem_ln175_5 = urem i9 %add_ln175_4, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_5"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:8  %urem_ln175_7 = urem i9 %add_ln175_6, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="420" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:2  %sum_s = fadd float %val_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="5">
<![CDATA[
case14.i45:1  %kernel_weight_14_loa_1 = load float* %kernel_weight_14_add_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_1"/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
case14.i45:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="5">
<![CDATA[
case13.i42:1  %kernel_weight_13_loa_1 = load float* %kernel_weight_13_add_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_1"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
case13.i42:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="5">
<![CDATA[
case12.i39:1  %kernel_weight_12_loa_1 = load float* %kernel_weight_12_add_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_1"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
case12.i39:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="5">
<![CDATA[
case11.i36:1  %kernel_weight_11_loa_1 = load float* %kernel_weight_11_add_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_1"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
case11.i36:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="5">
<![CDATA[
case10.i33:1  %kernel_weight_10_loa_1 = load float* %kernel_weight_10_add_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_1"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
case10.i33:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="5">
<![CDATA[
case9.i30:1  %kernel_weight_9_load_1 = load float* %kernel_weight_9_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_1"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
case9.i30:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="5">
<![CDATA[
case8.i27:1  %kernel_weight_8_load_1 = load float* %kernel_weight_8_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_1"/></StgValue>
</operation>

<operation id="434" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
case8.i27:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="435" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="5">
<![CDATA[
case7.i24:1  %kernel_weight_7_load_1 = load float* %kernel_weight_7_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_1"/></StgValue>
</operation>

<operation id="436" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
case7.i24:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="437" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="5">
<![CDATA[
case6.i21:1  %kernel_weight_6_load_1 = load float* %kernel_weight_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_1"/></StgValue>
</operation>

<operation id="438" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
case6.i21:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="439" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="5">
<![CDATA[
case5.i18:1  %kernel_weight_5_load_1 = load float* %kernel_weight_5_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_1"/></StgValue>
</operation>

<operation id="440" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
case5.i18:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="441" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="5">
<![CDATA[
case4.i15:1  %kernel_weight_4_load_1 = load float* %kernel_weight_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_1"/></StgValue>
</operation>

<operation id="442" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
case4.i15:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="443" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="5">
<![CDATA[
case3.i12:1  %kernel_weight_3_load_1 = load float* %kernel_weight_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_1"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
case3.i12:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="5">
<![CDATA[
case2.i9:1  %kernel_weight_2_load_1 = load float* %kernel_weight_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_1"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
case2.i9:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="5">
<![CDATA[
case1.i6:1  %kernel_weight_1_load_1 = load float* %kernel_weight_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_1"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
case1.i6:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="5">
<![CDATA[
case0.i3:1  %kernel_weight_0_load_1 = load float* %kernel_weight_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_1"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
case0.i3:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="!0"/>
<literal name="sext_ln175_1" val="!1"/>
<literal name="sext_ln175_1" val="!2"/>
<literal name="sext_ln175_1" val="!3"/>
<literal name="sext_ln175_1" val="!4"/>
<literal name="sext_ln175_1" val="!5"/>
<literal name="sext_ln175_1" val="!6"/>
<literal name="sext_ln175_1" val="!7"/>
<literal name="sext_ln175_1" val="!8"/>
<literal name="sext_ln175_1" val="!9"/>
<literal name="sext_ln175_1" val="!10"/>
<literal name="sext_ln175_1" val="!11"/>
<literal name="sext_ln175_1" val="!12"/>
<literal name="sext_ln175_1" val="!13"/>
<literal name="sext_ln175_1" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="5">
<![CDATA[
case15.i48:1  %kernel_weight_15_loa_1 = load float* %kernel_weight_15_add_1, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_1"/></StgValue>
</operation>

<operation id="452" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_1" val="!0"/>
<literal name="sext_ln175_1" val="!1"/>
<literal name="sext_ln175_1" val="!2"/>
<literal name="sext_ln175_1" val="!3"/>
<literal name="sext_ln175_1" val="!4"/>
<literal name="sext_ln175_1" val="!5"/>
<literal name="sext_ln175_1" val="!6"/>
<literal name="sext_ln175_1" val="!7"/>
<literal name="sext_ln175_1" val="!8"/>
<literal name="sext_ln175_1" val="!9"/>
<literal name="sext_ln175_1" val="!10"/>
<literal name="sext_ln175_1" val="!11"/>
<literal name="sext_ln175_1" val="!12"/>
<literal name="sext_ln175_1" val="!13"/>
<literal name="sext_ln175_1" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
case15.i48:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit50"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:1  %val_1_0_2 = fmul float %UnifiedRetVal_i99, %window_0_2_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_0_2"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:8  %urem_ln175_3 = urem i9 %add_ln175_2, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_3"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:8  %urem_ln175_5 = urem i9 %add_ln175_4, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_5"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:8  %urem_ln175_7 = urem i9 %add_ln175_6, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="457" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:2  %sum_s = fadd float %val_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>

<operation id="458" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:0  %UnifiedRetVal_i49 = phi float [ %kernel_weight_0_load_1, %case0.i3 ], [ %kernel_weight_1_load_1, %case1.i6 ], [ %kernel_weight_2_load_1, %case2.i9 ], [ %kernel_weight_3_load_1, %case3.i12 ], [ %kernel_weight_4_load_1, %case4.i15 ], [ %kernel_weight_5_load_1, %case5.i18 ], [ %kernel_weight_6_load_1, %case6.i21 ], [ %kernel_weight_7_load_1, %case7.i24 ], [ %kernel_weight_8_load_1, %case8.i27 ], [ %kernel_weight_9_load_1, %case9.i30 ], [ %kernel_weight_10_loa_1, %case10.i33 ], [ %kernel_weight_11_loa_1, %case11.i36 ], [ %kernel_weight_12_loa_1, %case12.i39 ], [ %kernel_weight_13_loa_1, %case13.i42 ], [ %kernel_weight_14_loa_1, %case14.i45 ], [ %kernel_weight_15_loa_1, %case15.i48 ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i49"/></StgValue>
</operation>

<operation id="459" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:1  %val_1_0_1 = fmul float %UnifiedRetVal_i49, %window_0_1_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_0_1"/></StgValue>
</operation>

<operation id="460" st_id="20" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:8  %urem_ln175_3 = urem i9 %add_ln175_2, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_3"/></StgValue>
</operation>

<operation id="461" st_id="20" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:8  %urem_ln175_5 = urem i9 %add_ln175_4, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_5"/></StgValue>
</operation>

<operation id="462" st_id="20" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:8  %urem_ln175_7 = urem i9 %add_ln175_6, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_7"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="463" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:2  %sum_s = fadd float %val_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>

<operation id="464" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:1  %val_1_0_1 = fmul float %UnifiedRetVal_i49, %window_0_1_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_0_1"/></StgValue>
</operation>

<operation id="465" st_id="21" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:8  %urem_ln175_3 = urem i9 %add_ln175_2, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_3"/></StgValue>
</operation>

<operation id="466" st_id="21" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:8  %urem_ln175_5 = urem i9 %add_ln175_4, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_5"/></StgValue>
</operation>

<operation id="467" st_id="21" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:8  %urem_ln175_7 = urem i9 %add_ln175_6, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="468" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:2  %sum_s = fadd float %val_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>

<operation id="469" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:1  %val_1_0_1 = fmul float %UnifiedRetVal_i49, %window_0_1_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_0_1"/></StgValue>
</operation>

<operation id="470" st_id="22" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:8  %urem_ln175_3 = urem i9 %add_ln175_2, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_3"/></StgValue>
</operation>

<operation id="471" st_id="22" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:8  %urem_ln175_5 = urem i9 %add_ln175_4, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_5"/></StgValue>
</operation>

<operation id="472" st_id="22" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:8  %urem_ln175_7 = urem i9 %add_ln175_6, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="473" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit:2  %sum_s = fadd float %val_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>

<operation id="474" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:1  %val_1_0_1 = fmul float %UnifiedRetVal_i49, %window_0_1_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_0_1"/></StgValue>
</operation>

<operation id="475" st_id="23" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:8  %urem_ln175_3 = urem i9 %add_ln175_2, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_3"/></StgValue>
</operation>

<operation id="476" st_id="23" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:8  %urem_ln175_5 = urem i9 %add_ln175_4, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_5"/></StgValue>
</operation>

<operation id="477" st_id="23" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:8  %urem_ln175_7 = urem i9 %add_ln175_6, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_7"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="478" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:2  %sum_010_1 = fadd float %sum_s, %val_1_0_1

]]></Node>
<StgValue><ssdm name="sum_010_1"/></StgValue>
</operation>

<operation id="479" st_id="24" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:8  %urem_ln175_3 = urem i9 %add_ln175_2, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_3"/></StgValue>
</operation>

<operation id="480" st_id="24" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:8  %urem_ln175_5 = urem i9 %add_ln175_4, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_5"/></StgValue>
</operation>

<operation id="481" st_id="24" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:8  %urem_ln175_7 = urem i9 %add_ln175_6, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="482" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:2  %sum_010_1 = fadd float %sum_s, %val_1_0_1

]]></Node>
<StgValue><ssdm name="sum_010_1"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:8  %urem_ln175_3 = urem i9 %add_ln175_2, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_3"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:8  %urem_ln175_5 = urem i9 %add_ln175_4, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_5"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:8  %urem_ln175_7 = urem i9 %add_ln175_6, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="486" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:2  %sum_010_1 = fadd float %sum_s, %val_1_0_1

]]></Node>
<StgValue><ssdm name="sum_010_1"/></StgValue>
</operation>

<operation id="487" st_id="26" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:8  %urem_ln175_3 = urem i9 %add_ln175_2, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_3"/></StgValue>
</operation>

<operation id="488" st_id="26" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:8  %urem_ln175_5 = urem i9 %add_ln175_4, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_5"/></StgValue>
</operation>

<operation id="489" st_id="26" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:8  %urem_ln175_7 = urem i9 %add_ln175_6, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="490" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:2  %sum_010_1 = fadd float %sum_s, %val_1_0_1

]]></Node>
<StgValue><ssdm name="sum_010_1"/></StgValue>
</operation>

<operation id="491" st_id="27" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:8  %urem_ln175_3 = urem i9 %add_ln175_2, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_3"/></StgValue>
</operation>

<operation id="492" st_id="27" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:8  %urem_ln175_5 = urem i9 %add_ln175_4, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_5"/></StgValue>
</operation>

<operation id="493" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:9  %zext_ln175_5 = zext i9 %urem_ln175_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_5"/></StgValue>
</operation>

<operation id="494" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case14.i245:0  %kernel_weight_14_add_5 = getelementptr [27 x float]* @kernel_weight_14, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_14_add_5"/></StgValue>
</operation>

<operation id="495" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="5">
<![CDATA[
case14.i245:1  %kernel_weight_14_loa_5 = load float* %kernel_weight_14_add_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_5"/></StgValue>
</operation>

<operation id="496" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case13.i242:0  %kernel_weight_13_add_5 = getelementptr [27 x float]* @kernel_weight_13, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_13_add_5"/></StgValue>
</operation>

<operation id="497" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="5">
<![CDATA[
case13.i242:1  %kernel_weight_13_loa_5 = load float* %kernel_weight_13_add_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_5"/></StgValue>
</operation>

<operation id="498" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case12.i239:0  %kernel_weight_12_add_5 = getelementptr [27 x float]* @kernel_weight_12, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_12_add_5"/></StgValue>
</operation>

<operation id="499" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="5">
<![CDATA[
case12.i239:1  %kernel_weight_12_loa_5 = load float* %kernel_weight_12_add_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_5"/></StgValue>
</operation>

<operation id="500" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case11.i236:0  %kernel_weight_11_add_5 = getelementptr [27 x float]* @kernel_weight_11, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_11_add_5"/></StgValue>
</operation>

<operation id="501" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="5">
<![CDATA[
case11.i236:1  %kernel_weight_11_loa_5 = load float* %kernel_weight_11_add_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_5"/></StgValue>
</operation>

<operation id="502" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case10.i233:0  %kernel_weight_10_add_5 = getelementptr [27 x float]* @kernel_weight_10, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_10_add_5"/></StgValue>
</operation>

<operation id="503" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="5">
<![CDATA[
case10.i233:1  %kernel_weight_10_loa_5 = load float* %kernel_weight_10_add_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_5"/></StgValue>
</operation>

<operation id="504" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case9.i230:0  %kernel_weight_9_addr_5 = getelementptr [27 x float]* @kernel_weight_9, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_9_addr_5"/></StgValue>
</operation>

<operation id="505" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="5">
<![CDATA[
case9.i230:1  %kernel_weight_9_load_5 = load float* %kernel_weight_9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_5"/></StgValue>
</operation>

<operation id="506" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case8.i227:0  %kernel_weight_8_addr_5 = getelementptr [27 x float]* @kernel_weight_8, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_8_addr_5"/></StgValue>
</operation>

<operation id="507" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="5">
<![CDATA[
case8.i227:1  %kernel_weight_8_load_5 = load float* %kernel_weight_8_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_5"/></StgValue>
</operation>

<operation id="508" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case7.i224:0  %kernel_weight_7_addr_5 = getelementptr [27 x float]* @kernel_weight_7, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_7_addr_5"/></StgValue>
</operation>

<operation id="509" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="5">
<![CDATA[
case7.i224:1  %kernel_weight_7_load_5 = load float* %kernel_weight_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_5"/></StgValue>
</operation>

<operation id="510" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case6.i221:0  %kernel_weight_6_addr_5 = getelementptr [27 x float]* @kernel_weight_6, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_6_addr_5"/></StgValue>
</operation>

<operation id="511" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="5">
<![CDATA[
case6.i221:1  %kernel_weight_6_load_5 = load float* %kernel_weight_6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_5"/></StgValue>
</operation>

<operation id="512" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case5.i218:0  %kernel_weight_5_addr_5 = getelementptr [27 x float]* @kernel_weight_5, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_5_addr_5"/></StgValue>
</operation>

<operation id="513" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="5">
<![CDATA[
case5.i218:1  %kernel_weight_5_load_5 = load float* %kernel_weight_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_5"/></StgValue>
</operation>

<operation id="514" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case4.i215:0  %kernel_weight_4_addr_5 = getelementptr [27 x float]* @kernel_weight_4, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_4_addr_5"/></StgValue>
</operation>

<operation id="515" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="5">
<![CDATA[
case4.i215:1  %kernel_weight_4_load_5 = load float* %kernel_weight_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_5"/></StgValue>
</operation>

<operation id="516" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case3.i212:0  %kernel_weight_3_addr_5 = getelementptr [27 x float]* @kernel_weight_3, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_3_addr_5"/></StgValue>
</operation>

<operation id="517" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="5">
<![CDATA[
case3.i212:1  %kernel_weight_3_load_5 = load float* %kernel_weight_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_5"/></StgValue>
</operation>

<operation id="518" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case2.i209:0  %kernel_weight_2_addr_5 = getelementptr [27 x float]* @kernel_weight_2, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_2_addr_5"/></StgValue>
</operation>

<operation id="519" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="5">
<![CDATA[
case2.i209:1  %kernel_weight_2_load_5 = load float* %kernel_weight_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_5"/></StgValue>
</operation>

<operation id="520" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case1.i206:0  %kernel_weight_1_addr_5 = getelementptr [27 x float]* @kernel_weight_1, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_1_addr_5"/></StgValue>
</operation>

<operation id="521" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="5">
<![CDATA[
case1.i206:1  %kernel_weight_1_load_5 = load float* %kernel_weight_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_5"/></StgValue>
</operation>

<operation id="522" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case0.i203:0  %kernel_weight_0_addr_5 = getelementptr [27 x float]* @kernel_weight_0, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_0_addr_5"/></StgValue>
</operation>

<operation id="523" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="5">
<![CDATA[
case0.i203:1  %kernel_weight_0_load_5 = load float* %kernel_weight_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_5"/></StgValue>
</operation>

<operation id="524" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="!0"/>
<literal name="sext_ln175_5" val="!1"/>
<literal name="sext_ln175_5" val="!2"/>
<literal name="sext_ln175_5" val="!3"/>
<literal name="sext_ln175_5" val="!4"/>
<literal name="sext_ln175_5" val="!5"/>
<literal name="sext_ln175_5" val="!6"/>
<literal name="sext_ln175_5" val="!7"/>
<literal name="sext_ln175_5" val="!8"/>
<literal name="sext_ln175_5" val="!9"/>
<literal name="sext_ln175_5" val="!10"/>
<literal name="sext_ln175_5" val="!11"/>
<literal name="sext_ln175_5" val="!12"/>
<literal name="sext_ln175_5" val="!13"/>
<literal name="sext_ln175_5" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case15.i248:0  %kernel_weight_15_add_5 = getelementptr [27 x float]* @kernel_weight_15, i64 0, i64 %zext_ln175_5

]]></Node>
<StgValue><ssdm name="kernel_weight_15_add_5"/></StgValue>
</operation>

<operation id="525" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="!0"/>
<literal name="sext_ln175_5" val="!1"/>
<literal name="sext_ln175_5" val="!2"/>
<literal name="sext_ln175_5" val="!3"/>
<literal name="sext_ln175_5" val="!4"/>
<literal name="sext_ln175_5" val="!5"/>
<literal name="sext_ln175_5" val="!6"/>
<literal name="sext_ln175_5" val="!7"/>
<literal name="sext_ln175_5" val="!8"/>
<literal name="sext_ln175_5" val="!9"/>
<literal name="sext_ln175_5" val="!10"/>
<literal name="sext_ln175_5" val="!11"/>
<literal name="sext_ln175_5" val="!12"/>
<literal name="sext_ln175_5" val="!13"/>
<literal name="sext_ln175_5" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="5">
<![CDATA[
case15.i248:1  %kernel_weight_15_loa_5 = load float* %kernel_weight_15_add_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_5"/></StgValue>
</operation>

<operation id="526" st_id="27" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:8  %urem_ln175_7 = urem i9 %add_ln175_6, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_7"/></StgValue>
</operation>

<operation id="527" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:9  %zext_ln175_7 = zext i9 %urem_ln175_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_7"/></StgValue>
</operation>

<operation id="528" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case14.i345:0  %kernel_weight_14_add_7 = getelementptr [27 x float]* @kernel_weight_14, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_14_add_7"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="5">
<![CDATA[
case14.i345:1  %kernel_weight_14_loa_7 = load float* %kernel_weight_14_add_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_7"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case13.i342:0  %kernel_weight_13_add_7 = getelementptr [27 x float]* @kernel_weight_13, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_13_add_7"/></StgValue>
</operation>

<operation id="531" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="5">
<![CDATA[
case13.i342:1  %kernel_weight_13_loa_7 = load float* %kernel_weight_13_add_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_7"/></StgValue>
</operation>

<operation id="532" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case12.i339:0  %kernel_weight_12_add_7 = getelementptr [27 x float]* @kernel_weight_12, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_12_add_7"/></StgValue>
</operation>

<operation id="533" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="5">
<![CDATA[
case12.i339:1  %kernel_weight_12_loa_7 = load float* %kernel_weight_12_add_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_7"/></StgValue>
</operation>

<operation id="534" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case11.i336:0  %kernel_weight_11_add_7 = getelementptr [27 x float]* @kernel_weight_11, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_11_add_7"/></StgValue>
</operation>

<operation id="535" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="5">
<![CDATA[
case11.i336:1  %kernel_weight_11_loa_7 = load float* %kernel_weight_11_add_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_7"/></StgValue>
</operation>

<operation id="536" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case10.i333:0  %kernel_weight_10_add_7 = getelementptr [27 x float]* @kernel_weight_10, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_10_add_7"/></StgValue>
</operation>

<operation id="537" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="5">
<![CDATA[
case10.i333:1  %kernel_weight_10_loa_7 = load float* %kernel_weight_10_add_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_7"/></StgValue>
</operation>

<operation id="538" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case9.i330:0  %kernel_weight_9_addr_7 = getelementptr [27 x float]* @kernel_weight_9, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_9_addr_7"/></StgValue>
</operation>

<operation id="539" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="5">
<![CDATA[
case9.i330:1  %kernel_weight_9_load_7 = load float* %kernel_weight_9_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_7"/></StgValue>
</operation>

<operation id="540" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case8.i327:0  %kernel_weight_8_addr_7 = getelementptr [27 x float]* @kernel_weight_8, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_8_addr_7"/></StgValue>
</operation>

<operation id="541" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="5">
<![CDATA[
case8.i327:1  %kernel_weight_8_load_7 = load float* %kernel_weight_8_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_7"/></StgValue>
</operation>

<operation id="542" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case7.i324:0  %kernel_weight_7_addr_7 = getelementptr [27 x float]* @kernel_weight_7, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_7_addr_7"/></StgValue>
</operation>

<operation id="543" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="5">
<![CDATA[
case7.i324:1  %kernel_weight_7_load_7 = load float* %kernel_weight_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_7"/></StgValue>
</operation>

<operation id="544" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case6.i321:0  %kernel_weight_6_addr_7 = getelementptr [27 x float]* @kernel_weight_6, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_6_addr_7"/></StgValue>
</operation>

<operation id="545" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="5">
<![CDATA[
case6.i321:1  %kernel_weight_6_load_7 = load float* %kernel_weight_6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_7"/></StgValue>
</operation>

<operation id="546" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case5.i318:0  %kernel_weight_5_addr_7 = getelementptr [27 x float]* @kernel_weight_5, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_5_addr_7"/></StgValue>
</operation>

<operation id="547" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="5">
<![CDATA[
case5.i318:1  %kernel_weight_5_load_7 = load float* %kernel_weight_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_7"/></StgValue>
</operation>

<operation id="548" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case4.i315:0  %kernel_weight_4_addr_7 = getelementptr [27 x float]* @kernel_weight_4, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_4_addr_7"/></StgValue>
</operation>

<operation id="549" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="5">
<![CDATA[
case4.i315:1  %kernel_weight_4_load_7 = load float* %kernel_weight_4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_7"/></StgValue>
</operation>

<operation id="550" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case3.i312:0  %kernel_weight_3_addr_7 = getelementptr [27 x float]* @kernel_weight_3, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_3_addr_7"/></StgValue>
</operation>

<operation id="551" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="5">
<![CDATA[
case3.i312:1  %kernel_weight_3_load_7 = load float* %kernel_weight_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_7"/></StgValue>
</operation>

<operation id="552" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case2.i309:0  %kernel_weight_2_addr_7 = getelementptr [27 x float]* @kernel_weight_2, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_2_addr_7"/></StgValue>
</operation>

<operation id="553" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="5">
<![CDATA[
case2.i309:1  %kernel_weight_2_load_7 = load float* %kernel_weight_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_7"/></StgValue>
</operation>

<operation id="554" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case1.i306:0  %kernel_weight_1_addr_7 = getelementptr [27 x float]* @kernel_weight_1, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_1_addr_7"/></StgValue>
</operation>

<operation id="555" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="5">
<![CDATA[
case1.i306:1  %kernel_weight_1_load_7 = load float* %kernel_weight_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_7"/></StgValue>
</operation>

<operation id="556" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case0.i303:0  %kernel_weight_0_addr_7 = getelementptr [27 x float]* @kernel_weight_0, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_0_addr_7"/></StgValue>
</operation>

<operation id="557" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="5">
<![CDATA[
case0.i303:1  %kernel_weight_0_load_7 = load float* %kernel_weight_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_7"/></StgValue>
</operation>

<operation id="558" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="!0"/>
<literal name="sext_ln175_7" val="!1"/>
<literal name="sext_ln175_7" val="!2"/>
<literal name="sext_ln175_7" val="!3"/>
<literal name="sext_ln175_7" val="!4"/>
<literal name="sext_ln175_7" val="!5"/>
<literal name="sext_ln175_7" val="!6"/>
<literal name="sext_ln175_7" val="!7"/>
<literal name="sext_ln175_7" val="!8"/>
<literal name="sext_ln175_7" val="!9"/>
<literal name="sext_ln175_7" val="!10"/>
<literal name="sext_ln175_7" val="!11"/>
<literal name="sext_ln175_7" val="!12"/>
<literal name="sext_ln175_7" val="!13"/>
<literal name="sext_ln175_7" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case15.i348:0  %kernel_weight_15_add_7 = getelementptr [27 x float]* @kernel_weight_15, i64 0, i64 %zext_ln175_7

]]></Node>
<StgValue><ssdm name="kernel_weight_15_add_7"/></StgValue>
</operation>

<operation id="559" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="!0"/>
<literal name="sext_ln175_7" val="!1"/>
<literal name="sext_ln175_7" val="!2"/>
<literal name="sext_ln175_7" val="!3"/>
<literal name="sext_ln175_7" val="!4"/>
<literal name="sext_ln175_7" val="!5"/>
<literal name="sext_ln175_7" val="!6"/>
<literal name="sext_ln175_7" val="!7"/>
<literal name="sext_ln175_7" val="!8"/>
<literal name="sext_ln175_7" val="!9"/>
<literal name="sext_ln175_7" val="!10"/>
<literal name="sext_ln175_7" val="!11"/>
<literal name="sext_ln175_7" val="!12"/>
<literal name="sext_ln175_7" val="!13"/>
<literal name="sext_ln175_7" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="5">
<![CDATA[
case15.i348:1  %kernel_weight_15_loa_7 = load float* %kernel_weight_15_add_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_7"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="560" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit50:2  %sum_010_1 = fadd float %sum_s, %val_1_0_1

]]></Node>
<StgValue><ssdm name="sum_010_1"/></StgValue>
</operation>

<operation id="561" st_id="28" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:8  %urem_ln175_3 = urem i9 %add_ln175_2, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_3"/></StgValue>
</operation>

<operation id="562" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:9  %zext_ln175_3 = zext i9 %urem_ln175_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_3"/></StgValue>
</operation>

<operation id="563" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case14.i145:0  %kernel_weight_14_add_3 = getelementptr [27 x float]* @kernel_weight_14, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_14_add_3"/></StgValue>
</operation>

<operation id="564" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="5">
<![CDATA[
case14.i145:1  %kernel_weight_14_loa_3 = load float* %kernel_weight_14_add_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_3"/></StgValue>
</operation>

<operation id="565" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case13.i142:0  %kernel_weight_13_add_3 = getelementptr [27 x float]* @kernel_weight_13, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_13_add_3"/></StgValue>
</operation>

<operation id="566" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="5">
<![CDATA[
case13.i142:1  %kernel_weight_13_loa_3 = load float* %kernel_weight_13_add_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_3"/></StgValue>
</operation>

<operation id="567" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case12.i139:0  %kernel_weight_12_add_3 = getelementptr [27 x float]* @kernel_weight_12, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_12_add_3"/></StgValue>
</operation>

<operation id="568" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="5">
<![CDATA[
case12.i139:1  %kernel_weight_12_loa_3 = load float* %kernel_weight_12_add_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_3"/></StgValue>
</operation>

<operation id="569" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case11.i136:0  %kernel_weight_11_add_3 = getelementptr [27 x float]* @kernel_weight_11, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_11_add_3"/></StgValue>
</operation>

<operation id="570" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="5">
<![CDATA[
case11.i136:1  %kernel_weight_11_loa_3 = load float* %kernel_weight_11_add_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_3"/></StgValue>
</operation>

<operation id="571" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case10.i133:0  %kernel_weight_10_add_3 = getelementptr [27 x float]* @kernel_weight_10, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_10_add_3"/></StgValue>
</operation>

<operation id="572" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="5">
<![CDATA[
case10.i133:1  %kernel_weight_10_loa_3 = load float* %kernel_weight_10_add_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_3"/></StgValue>
</operation>

<operation id="573" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case9.i130:0  %kernel_weight_9_addr_3 = getelementptr [27 x float]* @kernel_weight_9, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_9_addr_3"/></StgValue>
</operation>

<operation id="574" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="5">
<![CDATA[
case9.i130:1  %kernel_weight_9_load_3 = load float* %kernel_weight_9_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_3"/></StgValue>
</operation>

<operation id="575" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case8.i127:0  %kernel_weight_8_addr_3 = getelementptr [27 x float]* @kernel_weight_8, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_8_addr_3"/></StgValue>
</operation>

<operation id="576" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="5">
<![CDATA[
case8.i127:1  %kernel_weight_8_load_3 = load float* %kernel_weight_8_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_3"/></StgValue>
</operation>

<operation id="577" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case7.i124:0  %kernel_weight_7_addr_3 = getelementptr [27 x float]* @kernel_weight_7, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_7_addr_3"/></StgValue>
</operation>

<operation id="578" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="5">
<![CDATA[
case7.i124:1  %kernel_weight_7_load_3 = load float* %kernel_weight_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_3"/></StgValue>
</operation>

<operation id="579" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case6.i121:0  %kernel_weight_6_addr_3 = getelementptr [27 x float]* @kernel_weight_6, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_6_addr_3"/></StgValue>
</operation>

<operation id="580" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="5">
<![CDATA[
case6.i121:1  %kernel_weight_6_load_3 = load float* %kernel_weight_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_3"/></StgValue>
</operation>

<operation id="581" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case5.i118:0  %kernel_weight_5_addr_3 = getelementptr [27 x float]* @kernel_weight_5, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_5_addr_3"/></StgValue>
</operation>

<operation id="582" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="5">
<![CDATA[
case5.i118:1  %kernel_weight_5_load_3 = load float* %kernel_weight_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_3"/></StgValue>
</operation>

<operation id="583" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case4.i115:0  %kernel_weight_4_addr_3 = getelementptr [27 x float]* @kernel_weight_4, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_4_addr_3"/></StgValue>
</operation>

<operation id="584" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="5">
<![CDATA[
case4.i115:1  %kernel_weight_4_load_3 = load float* %kernel_weight_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_3"/></StgValue>
</operation>

<operation id="585" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case3.i112:0  %kernel_weight_3_addr_3 = getelementptr [27 x float]* @kernel_weight_3, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_3_addr_3"/></StgValue>
</operation>

<operation id="586" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="5">
<![CDATA[
case3.i112:1  %kernel_weight_3_load_3 = load float* %kernel_weight_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_3"/></StgValue>
</operation>

<operation id="587" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case2.i109:0  %kernel_weight_2_addr_3 = getelementptr [27 x float]* @kernel_weight_2, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_2_addr_3"/></StgValue>
</operation>

<operation id="588" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="5">
<![CDATA[
case2.i109:1  %kernel_weight_2_load_3 = load float* %kernel_weight_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_3"/></StgValue>
</operation>

<operation id="589" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case1.i106:0  %kernel_weight_1_addr_3 = getelementptr [27 x float]* @kernel_weight_1, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_1_addr_3"/></StgValue>
</operation>

<operation id="590" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="5">
<![CDATA[
case1.i106:1  %kernel_weight_1_load_3 = load float* %kernel_weight_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_3"/></StgValue>
</operation>

<operation id="591" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case0.i103:0  %kernel_weight_0_addr_3 = getelementptr [27 x float]* @kernel_weight_0, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_0_addr_3"/></StgValue>
</operation>

<operation id="592" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="5">
<![CDATA[
case0.i103:1  %kernel_weight_0_load_3 = load float* %kernel_weight_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_3"/></StgValue>
</operation>

<operation id="593" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="!0"/>
<literal name="sext_ln175_3" val="!1"/>
<literal name="sext_ln175_3" val="!2"/>
<literal name="sext_ln175_3" val="!3"/>
<literal name="sext_ln175_3" val="!4"/>
<literal name="sext_ln175_3" val="!5"/>
<literal name="sext_ln175_3" val="!6"/>
<literal name="sext_ln175_3" val="!7"/>
<literal name="sext_ln175_3" val="!8"/>
<literal name="sext_ln175_3" val="!9"/>
<literal name="sext_ln175_3" val="!10"/>
<literal name="sext_ln175_3" val="!11"/>
<literal name="sext_ln175_3" val="!12"/>
<literal name="sext_ln175_3" val="!13"/>
<literal name="sext_ln175_3" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case15.i148:0  %kernel_weight_15_add_3 = getelementptr [27 x float]* @kernel_weight_15, i64 0, i64 %zext_ln175_3

]]></Node>
<StgValue><ssdm name="kernel_weight_15_add_3"/></StgValue>
</operation>

<operation id="594" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="!0"/>
<literal name="sext_ln175_3" val="!1"/>
<literal name="sext_ln175_3" val="!2"/>
<literal name="sext_ln175_3" val="!3"/>
<literal name="sext_ln175_3" val="!4"/>
<literal name="sext_ln175_3" val="!5"/>
<literal name="sext_ln175_3" val="!6"/>
<literal name="sext_ln175_3" val="!7"/>
<literal name="sext_ln175_3" val="!8"/>
<literal name="sext_ln175_3" val="!9"/>
<literal name="sext_ln175_3" val="!10"/>
<literal name="sext_ln175_3" val="!11"/>
<literal name="sext_ln175_3" val="!12"/>
<literal name="sext_ln175_3" val="!13"/>
<literal name="sext_ln175_3" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="5">
<![CDATA[
case15.i148:1  %kernel_weight_15_loa_3 = load float* %kernel_weight_15_add_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_3"/></StgValue>
</operation>

<operation id="595" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="5">
<![CDATA[
case14.i245:1  %kernel_weight_14_loa_5 = load float* %kernel_weight_14_add_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_5"/></StgValue>
</operation>

<operation id="596" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
case14.i245:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="597" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="5">
<![CDATA[
case13.i242:1  %kernel_weight_13_loa_5 = load float* %kernel_weight_13_add_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_5"/></StgValue>
</operation>

<operation id="598" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
case13.i242:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="599" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="5">
<![CDATA[
case12.i239:1  %kernel_weight_12_loa_5 = load float* %kernel_weight_12_add_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_5"/></StgValue>
</operation>

<operation id="600" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
case12.i239:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="601" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="5">
<![CDATA[
case11.i236:1  %kernel_weight_11_loa_5 = load float* %kernel_weight_11_add_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_5"/></StgValue>
</operation>

<operation id="602" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
case11.i236:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="603" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="5">
<![CDATA[
case10.i233:1  %kernel_weight_10_loa_5 = load float* %kernel_weight_10_add_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_5"/></StgValue>
</operation>

<operation id="604" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
case10.i233:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="605" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="5">
<![CDATA[
case9.i230:1  %kernel_weight_9_load_5 = load float* %kernel_weight_9_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_5"/></StgValue>
</operation>

<operation id="606" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
case9.i230:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="607" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="5">
<![CDATA[
case8.i227:1  %kernel_weight_8_load_5 = load float* %kernel_weight_8_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_5"/></StgValue>
</operation>

<operation id="608" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
case8.i227:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="609" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="5">
<![CDATA[
case7.i224:1  %kernel_weight_7_load_5 = load float* %kernel_weight_7_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_5"/></StgValue>
</operation>

<operation id="610" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
case7.i224:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="611" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="5">
<![CDATA[
case6.i221:1  %kernel_weight_6_load_5 = load float* %kernel_weight_6_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_5"/></StgValue>
</operation>

<operation id="612" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
case6.i221:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="613" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="5">
<![CDATA[
case5.i218:1  %kernel_weight_5_load_5 = load float* %kernel_weight_5_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_5"/></StgValue>
</operation>

<operation id="614" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
case5.i218:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="615" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="5">
<![CDATA[
case4.i215:1  %kernel_weight_4_load_5 = load float* %kernel_weight_4_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_5"/></StgValue>
</operation>

<operation id="616" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
case4.i215:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="617" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="5">
<![CDATA[
case3.i212:1  %kernel_weight_3_load_5 = load float* %kernel_weight_3_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_5"/></StgValue>
</operation>

<operation id="618" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
case3.i212:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="619" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="5">
<![CDATA[
case2.i209:1  %kernel_weight_2_load_5 = load float* %kernel_weight_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_5"/></StgValue>
</operation>

<operation id="620" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
case2.i209:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="621" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="5">
<![CDATA[
case1.i206:1  %kernel_weight_1_load_5 = load float* %kernel_weight_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_5"/></StgValue>
</operation>

<operation id="622" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
case1.i206:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="623" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="5">
<![CDATA[
case0.i203:1  %kernel_weight_0_load_5 = load float* %kernel_weight_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_5"/></StgValue>
</operation>

<operation id="624" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
case0.i203:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="625" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="!0"/>
<literal name="sext_ln175_5" val="!1"/>
<literal name="sext_ln175_5" val="!2"/>
<literal name="sext_ln175_5" val="!3"/>
<literal name="sext_ln175_5" val="!4"/>
<literal name="sext_ln175_5" val="!5"/>
<literal name="sext_ln175_5" val="!6"/>
<literal name="sext_ln175_5" val="!7"/>
<literal name="sext_ln175_5" val="!8"/>
<literal name="sext_ln175_5" val="!9"/>
<literal name="sext_ln175_5" val="!10"/>
<literal name="sext_ln175_5" val="!11"/>
<literal name="sext_ln175_5" val="!12"/>
<literal name="sext_ln175_5" val="!13"/>
<literal name="sext_ln175_5" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="5">
<![CDATA[
case15.i248:1  %kernel_weight_15_loa_5 = load float* %kernel_weight_15_add_5, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_5"/></StgValue>
</operation>

<operation id="626" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_5" val="!0"/>
<literal name="sext_ln175_5" val="!1"/>
<literal name="sext_ln175_5" val="!2"/>
<literal name="sext_ln175_5" val="!3"/>
<literal name="sext_ln175_5" val="!4"/>
<literal name="sext_ln175_5" val="!5"/>
<literal name="sext_ln175_5" val="!6"/>
<literal name="sext_ln175_5" val="!7"/>
<literal name="sext_ln175_5" val="!8"/>
<literal name="sext_ln175_5" val="!9"/>
<literal name="sext_ln175_5" val="!10"/>
<literal name="sext_ln175_5" val="!11"/>
<literal name="sext_ln175_5" val="!12"/>
<literal name="sext_ln175_5" val="!13"/>
<literal name="sext_ln175_5" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
case15.i248:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit250"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="627" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="5">
<![CDATA[
case14.i345:1  %kernel_weight_14_loa_7 = load float* %kernel_weight_14_add_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_7"/></StgValue>
</operation>

<operation id="628" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
case14.i345:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="629" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="5">
<![CDATA[
case13.i342:1  %kernel_weight_13_loa_7 = load float* %kernel_weight_13_add_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_7"/></StgValue>
</operation>

<operation id="630" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
case13.i342:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="631" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="5">
<![CDATA[
case12.i339:1  %kernel_weight_12_loa_7 = load float* %kernel_weight_12_add_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_7"/></StgValue>
</operation>

<operation id="632" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
case12.i339:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="633" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="5">
<![CDATA[
case11.i336:1  %kernel_weight_11_loa_7 = load float* %kernel_weight_11_add_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_7"/></StgValue>
</operation>

<operation id="634" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0">
<![CDATA[
case11.i336:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="635" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="5">
<![CDATA[
case10.i333:1  %kernel_weight_10_loa_7 = load float* %kernel_weight_10_add_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_7"/></StgValue>
</operation>

<operation id="636" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
case10.i333:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="637" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="5">
<![CDATA[
case9.i330:1  %kernel_weight_9_load_7 = load float* %kernel_weight_9_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_7"/></StgValue>
</operation>

<operation id="638" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
case9.i330:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="639" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="5">
<![CDATA[
case8.i327:1  %kernel_weight_8_load_7 = load float* %kernel_weight_8_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_7"/></StgValue>
</operation>

<operation id="640" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
case8.i327:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="641" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="5">
<![CDATA[
case7.i324:1  %kernel_weight_7_load_7 = load float* %kernel_weight_7_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_7"/></StgValue>
</operation>

<operation id="642" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
case7.i324:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="643" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="5">
<![CDATA[
case6.i321:1  %kernel_weight_6_load_7 = load float* %kernel_weight_6_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_7"/></StgValue>
</operation>

<operation id="644" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
case6.i321:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="645" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="5">
<![CDATA[
case5.i318:1  %kernel_weight_5_load_7 = load float* %kernel_weight_5_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_7"/></StgValue>
</operation>

<operation id="646" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
case5.i318:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="647" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="5">
<![CDATA[
case4.i315:1  %kernel_weight_4_load_7 = load float* %kernel_weight_4_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_7"/></StgValue>
</operation>

<operation id="648" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
case4.i315:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="649" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="5">
<![CDATA[
case3.i312:1  %kernel_weight_3_load_7 = load float* %kernel_weight_3_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_7"/></StgValue>
</operation>

<operation id="650" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
case3.i312:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="651" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="5">
<![CDATA[
case2.i309:1  %kernel_weight_2_load_7 = load float* %kernel_weight_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_7"/></StgValue>
</operation>

<operation id="652" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
case2.i309:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="653" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="5">
<![CDATA[
case1.i306:1  %kernel_weight_1_load_7 = load float* %kernel_weight_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_7"/></StgValue>
</operation>

<operation id="654" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
case1.i306:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="655" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="5">
<![CDATA[
case0.i303:1  %kernel_weight_0_load_7 = load float* %kernel_weight_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_7"/></StgValue>
</operation>

<operation id="656" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
case0.i303:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="657" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="!0"/>
<literal name="sext_ln175_7" val="!1"/>
<literal name="sext_ln175_7" val="!2"/>
<literal name="sext_ln175_7" val="!3"/>
<literal name="sext_ln175_7" val="!4"/>
<literal name="sext_ln175_7" val="!5"/>
<literal name="sext_ln175_7" val="!6"/>
<literal name="sext_ln175_7" val="!7"/>
<literal name="sext_ln175_7" val="!8"/>
<literal name="sext_ln175_7" val="!9"/>
<literal name="sext_ln175_7" val="!10"/>
<literal name="sext_ln175_7" val="!11"/>
<literal name="sext_ln175_7" val="!12"/>
<literal name="sext_ln175_7" val="!13"/>
<literal name="sext_ln175_7" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="5">
<![CDATA[
case15.i348:1  %kernel_weight_15_loa_7 = load float* %kernel_weight_15_add_7, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_7"/></StgValue>
</operation>

<operation id="658" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_7" val="!0"/>
<literal name="sext_ln175_7" val="!1"/>
<literal name="sext_ln175_7" val="!2"/>
<literal name="sext_ln175_7" val="!3"/>
<literal name="sext_ln175_7" val="!4"/>
<literal name="sext_ln175_7" val="!5"/>
<literal name="sext_ln175_7" val="!6"/>
<literal name="sext_ln175_7" val="!7"/>
<literal name="sext_ln175_7" val="!8"/>
<literal name="sext_ln175_7" val="!9"/>
<literal name="sext_ln175_7" val="!10"/>
<literal name="sext_ln175_7" val="!11"/>
<literal name="sext_ln175_7" val="!12"/>
<literal name="sext_ln175_7" val="!13"/>
<literal name="sext_ln175_7" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
case15.i348:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit350"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="659" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:2  %sum_010_2 = fadd float %sum_010_1, %val_1_0_2

]]></Node>
<StgValue><ssdm name="sum_010_2"/></StgValue>
</operation>

<operation id="660" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="5">
<![CDATA[
case14.i145:1  %kernel_weight_14_loa_3 = load float* %kernel_weight_14_add_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_3"/></StgValue>
</operation>

<operation id="661" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
case14.i145:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="662" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="5">
<![CDATA[
case13.i142:1  %kernel_weight_13_loa_3 = load float* %kernel_weight_13_add_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_3"/></StgValue>
</operation>

<operation id="663" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
case13.i142:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="664" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="5">
<![CDATA[
case12.i139:1  %kernel_weight_12_loa_3 = load float* %kernel_weight_12_add_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_3"/></StgValue>
</operation>

<operation id="665" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
case12.i139:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="666" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="5">
<![CDATA[
case11.i136:1  %kernel_weight_11_loa_3 = load float* %kernel_weight_11_add_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_3"/></StgValue>
</operation>

<operation id="667" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
case11.i136:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="668" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="5">
<![CDATA[
case10.i133:1  %kernel_weight_10_loa_3 = load float* %kernel_weight_10_add_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_3"/></StgValue>
</operation>

<operation id="669" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
case10.i133:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="670" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="5">
<![CDATA[
case9.i130:1  %kernel_weight_9_load_3 = load float* %kernel_weight_9_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_3"/></StgValue>
</operation>

<operation id="671" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
case9.i130:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="672" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="5">
<![CDATA[
case8.i127:1  %kernel_weight_8_load_3 = load float* %kernel_weight_8_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_3"/></StgValue>
</operation>

<operation id="673" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
case8.i127:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="674" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="5">
<![CDATA[
case7.i124:1  %kernel_weight_7_load_3 = load float* %kernel_weight_7_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_3"/></StgValue>
</operation>

<operation id="675" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
case7.i124:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="676" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="5">
<![CDATA[
case6.i121:1  %kernel_weight_6_load_3 = load float* %kernel_weight_6_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_3"/></StgValue>
</operation>

<operation id="677" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
case6.i121:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="678" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="5">
<![CDATA[
case5.i118:1  %kernel_weight_5_load_3 = load float* %kernel_weight_5_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_3"/></StgValue>
</operation>

<operation id="679" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
case5.i118:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="680" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="5">
<![CDATA[
case4.i115:1  %kernel_weight_4_load_3 = load float* %kernel_weight_4_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_3"/></StgValue>
</operation>

<operation id="681" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
case4.i115:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="682" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="5">
<![CDATA[
case3.i112:1  %kernel_weight_3_load_3 = load float* %kernel_weight_3_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_3"/></StgValue>
</operation>

<operation id="683" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
case3.i112:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="684" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="5">
<![CDATA[
case2.i109:1  %kernel_weight_2_load_3 = load float* %kernel_weight_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_3"/></StgValue>
</operation>

<operation id="685" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
case2.i109:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="686" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="5">
<![CDATA[
case1.i106:1  %kernel_weight_1_load_3 = load float* %kernel_weight_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_3"/></StgValue>
</operation>

<operation id="687" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
case1.i106:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="688" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="5">
<![CDATA[
case0.i103:1  %kernel_weight_0_load_3 = load float* %kernel_weight_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_3"/></StgValue>
</operation>

<operation id="689" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
case0.i103:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="690" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="!0"/>
<literal name="sext_ln175_3" val="!1"/>
<literal name="sext_ln175_3" val="!2"/>
<literal name="sext_ln175_3" val="!3"/>
<literal name="sext_ln175_3" val="!4"/>
<literal name="sext_ln175_3" val="!5"/>
<literal name="sext_ln175_3" val="!6"/>
<literal name="sext_ln175_3" val="!7"/>
<literal name="sext_ln175_3" val="!8"/>
<literal name="sext_ln175_3" val="!9"/>
<literal name="sext_ln175_3" val="!10"/>
<literal name="sext_ln175_3" val="!11"/>
<literal name="sext_ln175_3" val="!12"/>
<literal name="sext_ln175_3" val="!13"/>
<literal name="sext_ln175_3" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="5">
<![CDATA[
case15.i148:1  %kernel_weight_15_loa_3 = load float* %kernel_weight_15_add_3, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_3"/></StgValue>
</operation>

<operation id="691" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_3" val="!0"/>
<literal name="sext_ln175_3" val="!1"/>
<literal name="sext_ln175_3" val="!2"/>
<literal name="sext_ln175_3" val="!3"/>
<literal name="sext_ln175_3" val="!4"/>
<literal name="sext_ln175_3" val="!5"/>
<literal name="sext_ln175_3" val="!6"/>
<literal name="sext_ln175_3" val="!7"/>
<literal name="sext_ln175_3" val="!8"/>
<literal name="sext_ln175_3" val="!9"/>
<literal name="sext_ln175_3" val="!10"/>
<literal name="sext_ln175_3" val="!11"/>
<literal name="sext_ln175_3" val="!12"/>
<literal name="sext_ln175_3" val="!13"/>
<literal name="sext_ln175_3" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
case15.i148:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit150"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="692" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:0  %UnifiedRetVal_i249 = phi float [ %kernel_weight_0_load_5, %case0.i203 ], [ %kernel_weight_1_load_5, %case1.i206 ], [ %kernel_weight_2_load_5, %case2.i209 ], [ %kernel_weight_3_load_5, %case3.i212 ], [ %kernel_weight_4_load_5, %case4.i215 ], [ %kernel_weight_5_load_5, %case5.i218 ], [ %kernel_weight_6_load_5, %case6.i221 ], [ %kernel_weight_7_load_5, %case7.i224 ], [ %kernel_weight_8_load_5, %case8.i227 ], [ %kernel_weight_9_load_5, %case9.i230 ], [ %kernel_weight_10_loa_5, %case10.i233 ], [ %kernel_weight_11_loa_5, %case11.i236 ], [ %kernel_weight_12_loa_5, %case12.i239 ], [ %kernel_weight_13_loa_5, %case13.i242 ], [ %kernel_weight_14_loa_5, %case14.i245 ], [ %kernel_weight_15_loa_5, %case15.i248 ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i249"/></StgValue>
</operation>

<operation id="693" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:1  %val_1_1_2 = fmul float %UnifiedRetVal_i249, %window_1_2_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_1_2"/></StgValue>
</operation>

<operation id="694" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:3  %add_ln175_5 = add i9 %weight_offset_read, 6

]]></Node>
<StgValue><ssdm name="add_ln175_5"/></StgValue>
</operation>

<operation id="695" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="20" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:4  %zext_ln175_15 = zext i9 %add_ln175_5 to i20

]]></Node>
<StgValue><ssdm name="zext_ln175_15"/></StgValue>
</operation>

<operation id="696" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:5  %mul_ln175_6 = mul i20 %zext_ln175_15, 607

]]></Node>
<StgValue><ssdm name="mul_ln175_6"/></StgValue>
</operation>

<operation id="697" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="6" op_0_bw="6" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:6  %tmp_92 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul_ln175_6, i32 14, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="698" st_id="29" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:8  %urem_ln175_6 = urem i9 %add_ln175_5, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_6"/></StgValue>
</operation>

<operation id="699" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:0  %UnifiedRetVal_i349 = phi float [ %kernel_weight_0_load_7, %case0.i303 ], [ %kernel_weight_1_load_7, %case1.i306 ], [ %kernel_weight_2_load_7, %case2.i309 ], [ %kernel_weight_3_load_7, %case3.i312 ], [ %kernel_weight_4_load_7, %case4.i315 ], [ %kernel_weight_5_load_7, %case5.i318 ], [ %kernel_weight_6_load_7, %case6.i321 ], [ %kernel_weight_7_load_7, %case7.i324 ], [ %kernel_weight_8_load_7, %case8.i327 ], [ %kernel_weight_9_load_7, %case9.i330 ], [ %kernel_weight_10_loa_7, %case10.i333 ], [ %kernel_weight_11_loa_7, %case11.i336 ], [ %kernel_weight_12_loa_7, %case12.i339 ], [ %kernel_weight_13_loa_7, %case13.i342 ], [ %kernel_weight_14_loa_7, %case14.i345 ], [ %kernel_weight_15_loa_7, %case15.i348 ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i349"/></StgValue>
</operation>

<operation id="700" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:1  %val_1_2_1 = fmul float %UnifiedRetVal_i349, %window_2_1_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_2_1"/></StgValue>
</operation>

<operation id="701" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:3  %add_ln175_7 = add i9 %weight_offset_read, 8

]]></Node>
<StgValue><ssdm name="add_ln175_7"/></StgValue>
</operation>

<operation id="702" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="20" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:4  %zext_ln175_17 = zext i9 %add_ln175_7 to i20

]]></Node>
<StgValue><ssdm name="zext_ln175_17"/></StgValue>
</operation>

<operation id="703" st_id="29" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:5  %mul_ln175_8 = mul i20 %zext_ln175_17, 607

]]></Node>
<StgValue><ssdm name="mul_ln175_8"/></StgValue>
</operation>

<operation id="704" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="6" op_0_bw="6" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:6  %tmp_94 = call i6 @_ssdm_op_PartSelect.i6.i20.i32.i32(i20 %mul_ln175_8, i32 14, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="705" st_id="29" stage="13" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:8  %urem_ln175_8 = urem i9 %add_ln175_7, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_8"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="706" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:2  %sum_010_2 = fadd float %sum_010_1, %val_1_0_2

]]></Node>
<StgValue><ssdm name="sum_010_2"/></StgValue>
</operation>

<operation id="707" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:0  %UnifiedRetVal_i149 = phi float [ %kernel_weight_0_load_3, %case0.i103 ], [ %kernel_weight_1_load_3, %case1.i106 ], [ %kernel_weight_2_load_3, %case2.i109 ], [ %kernel_weight_3_load_3, %case3.i112 ], [ %kernel_weight_4_load_3, %case4.i115 ], [ %kernel_weight_5_load_3, %case5.i118 ], [ %kernel_weight_6_load_3, %case6.i121 ], [ %kernel_weight_7_load_3, %case7.i124 ], [ %kernel_weight_8_load_3, %case8.i127 ], [ %kernel_weight_9_load_3, %case9.i130 ], [ %kernel_weight_10_loa_3, %case10.i133 ], [ %kernel_weight_11_loa_3, %case11.i136 ], [ %kernel_weight_12_loa_3, %case12.i139 ], [ %kernel_weight_13_loa_3, %case13.i142 ], [ %kernel_weight_14_loa_3, %case14.i145 ], [ %kernel_weight_15_loa_3, %case15.i148 ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i149"/></StgValue>
</operation>

<operation id="708" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:1  %val_1_1 = fmul float %UnifiedRetVal_i149, %window_1_0_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_1"/></StgValue>
</operation>

<operation id="709" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:1  %val_1_1_2 = fmul float %UnifiedRetVal_i249, %window_1_2_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_1_2"/></StgValue>
</operation>

<operation id="710" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="6">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:7  %sext_ln175_6 = sext i6 %tmp_92 to i9

]]></Node>
<StgValue><ssdm name="sext_ln175_6"/></StgValue>
</operation>

<operation id="711" st_id="30" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:8  %urem_ln175_6 = urem i9 %add_ln175_5, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_6"/></StgValue>
</operation>

<operation id="712" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0" op_6_bw="9" op_7_bw="0" op_8_bw="9" op_9_bw="0" op_10_bw="9" op_11_bw="0" op_12_bw="9" op_13_bw="0" op_14_bw="9" op_15_bw="0" op_16_bw="9" op_17_bw="0" op_18_bw="9" op_19_bw="0" op_20_bw="9" op_21_bw="0" op_22_bw="9" op_23_bw="0" op_24_bw="9" op_25_bw="0" op_26_bw="9" op_27_bw="0" op_28_bw="9" op_29_bw="0" op_30_bw="9" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:10  switch i9 %sext_ln175_6, label %case15.i298 [
    i9 0, label %case0.i253
    i9 1, label %case1.i256
    i9 2, label %case2.i259
    i9 3, label %case3.i262
    i9 4, label %case4.i265
    i9 5, label %case5.i268
    i9 6, label %case6.i271
    i9 7, label %case7.i274
    i9 8, label %case8.i277
    i9 9, label %case9.i280
    i9 10, label %case10.i283
    i9 11, label %case11.i286
    i9 12, label %case12.i289
    i9 13, label %case13.i292
    i9 14, label %case14.i295
  ]

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>

<operation id="713" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:1  %val_1_2_1 = fmul float %UnifiedRetVal_i349, %window_2_1_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_2_1"/></StgValue>
</operation>

<operation id="714" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="9" op_0_bw="6">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:7  %sext_ln175_8 = sext i6 %tmp_94 to i9

]]></Node>
<StgValue><ssdm name="sext_ln175_8"/></StgValue>
</operation>

<operation id="715" st_id="30" stage="12" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:8  %urem_ln175_8 = urem i9 %add_ln175_7, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_8"/></StgValue>
</operation>

<operation id="716" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0" op_4_bw="9" op_5_bw="0" op_6_bw="9" op_7_bw="0" op_8_bw="9" op_9_bw="0" op_10_bw="9" op_11_bw="0" op_12_bw="9" op_13_bw="0" op_14_bw="9" op_15_bw="0" op_16_bw="9" op_17_bw="0" op_18_bw="9" op_19_bw="0" op_20_bw="9" op_21_bw="0" op_22_bw="9" op_23_bw="0" op_24_bw="9" op_25_bw="0" op_26_bw="9" op_27_bw="0" op_28_bw="9" op_29_bw="0" op_30_bw="9" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:10  switch i9 %sext_ln175_8, label %case15.i398 [
    i9 0, label %case0.i353
    i9 1, label %case1.i356
    i9 2, label %case2.i359
    i9 3, label %case3.i362
    i9 4, label %case4.i365
    i9 5, label %case5.i368
    i9 6, label %case6.i371
    i9 7, label %case7.i374
    i9 8, label %case8.i377
    i9 9, label %case9.i380
    i9 10, label %case10.i383
    i9 11, label %case11.i386
    i9 12, label %case12.i389
    i9 13, label %case13.i392
    i9 14, label %case14.i395
  ]

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="717" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:2  %sum_010_2 = fadd float %sum_010_1, %val_1_0_2

]]></Node>
<StgValue><ssdm name="sum_010_2"/></StgValue>
</operation>

<operation id="718" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:1  %val_1_1 = fmul float %UnifiedRetVal_i149, %window_1_0_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_1"/></StgValue>
</operation>

<operation id="719" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:1  %val_1_1_2 = fmul float %UnifiedRetVal_i249, %window_1_2_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_1_2"/></StgValue>
</operation>

<operation id="720" st_id="31" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:8  %urem_ln175_6 = urem i9 %add_ln175_5, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_6"/></StgValue>
</operation>

<operation id="721" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:1  %val_1_2_1 = fmul float %UnifiedRetVal_i349, %window_2_1_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_2_1"/></StgValue>
</operation>

<operation id="722" st_id="31" stage="11" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:8  %urem_ln175_8 = urem i9 %add_ln175_7, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_8"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="723" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:2  %sum_010_2 = fadd float %sum_010_1, %val_1_0_2

]]></Node>
<StgValue><ssdm name="sum_010_2"/></StgValue>
</operation>

<operation id="724" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:1  %val_1_1 = fmul float %UnifiedRetVal_i149, %window_1_0_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_1"/></StgValue>
</operation>

<operation id="725" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:1  %val_1_1_2 = fmul float %UnifiedRetVal_i249, %window_1_2_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_1_2"/></StgValue>
</operation>

<operation id="726" st_id="32" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:8  %urem_ln175_6 = urem i9 %add_ln175_5, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_6"/></StgValue>
</operation>

<operation id="727" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:1  %val_1_2_1 = fmul float %UnifiedRetVal_i349, %window_2_1_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_2_1"/></StgValue>
</operation>

<operation id="728" st_id="32" stage="10" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:8  %urem_ln175_8 = urem i9 %add_ln175_7, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_8"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="729" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit100:2  %sum_010_2 = fadd float %sum_010_1, %val_1_0_2

]]></Node>
<StgValue><ssdm name="sum_010_2"/></StgValue>
</operation>

<operation id="730" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:1  %val_1_1 = fmul float %UnifiedRetVal_i149, %window_1_0_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_1"/></StgValue>
</operation>

<operation id="731" st_id="33" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:8  %urem_ln175_6 = urem i9 %add_ln175_5, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_6"/></StgValue>
</operation>

<operation id="732" st_id="33" stage="9" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:8  %urem_ln175_8 = urem i9 %add_ln175_7, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_8"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="733" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:2  %sum_1 = fadd float %sum_010_2, %val_1_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="734" st_id="34" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:8  %urem_ln175_6 = urem i9 %add_ln175_5, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_6"/></StgValue>
</operation>

<operation id="735" st_id="34" stage="8" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:8  %urem_ln175_8 = urem i9 %add_ln175_7, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_8"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="736" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:2  %sum_1 = fadd float %sum_010_2, %val_1_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="737" st_id="35" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:8  %urem_ln175_6 = urem i9 %add_ln175_5, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_6"/></StgValue>
</operation>

<operation id="738" st_id="35" stage="7" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:8  %urem_ln175_8 = urem i9 %add_ln175_7, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_8"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="739" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:2  %sum_1 = fadd float %sum_010_2, %val_1_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="740" st_id="36" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:8  %urem_ln175_6 = urem i9 %add_ln175_5, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_6"/></StgValue>
</operation>

<operation id="741" st_id="36" stage="6" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:8  %urem_ln175_8 = urem i9 %add_ln175_7, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_8"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="742" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:2  %sum_1 = fadd float %sum_010_2, %val_1_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="743" st_id="37" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:8  %urem_ln175_6 = urem i9 %add_ln175_5, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_6"/></StgValue>
</operation>

<operation id="744" st_id="37" stage="5" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:8  %urem_ln175_8 = urem i9 %add_ln175_7, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_8"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="745" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit150:2  %sum_1 = fadd float %sum_010_2, %val_1_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="746" st_id="38" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:8  %urem_ln175_6 = urem i9 %add_ln175_5, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_6"/></StgValue>
</operation>

<operation id="747" st_id="38" stage="4" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:8  %urem_ln175_8 = urem i9 %add_ln175_7, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_8"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="748" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:2  %sum_113_1 = fadd float %sum_1, %val_1_1_1

]]></Node>
<StgValue><ssdm name="sum_113_1"/></StgValue>
</operation>

<operation id="749" st_id="39" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:8  %urem_ln175_6 = urem i9 %add_ln175_5, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_6"/></StgValue>
</operation>

<operation id="750" st_id="39" stage="3" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:8  %urem_ln175_8 = urem i9 %add_ln175_7, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_8"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="751" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:2  %sum_113_1 = fadd float %sum_1, %val_1_1_1

]]></Node>
<StgValue><ssdm name="sum_113_1"/></StgValue>
</operation>

<operation id="752" st_id="40" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:8  %urem_ln175_6 = urem i9 %add_ln175_5, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_6"/></StgValue>
</operation>

<operation id="753" st_id="40" stage="2" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:8  %urem_ln175_8 = urem i9 %add_ln175_7, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_8"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="754" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:2  %sum_113_1 = fadd float %sum_1, %val_1_1_1

]]></Node>
<StgValue><ssdm name="sum_113_1"/></StgValue>
</operation>

<operation id="755" st_id="41" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:8  %urem_ln175_6 = urem i9 %add_ln175_5, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_6"/></StgValue>
</operation>

<operation id="756" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:9  %zext_ln175_6 = zext i9 %urem_ln175_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_6"/></StgValue>
</operation>

<operation id="757" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case14.i295:0  %kernel_weight_14_add_6 = getelementptr [27 x float]* @kernel_weight_14, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_14_add_6"/></StgValue>
</operation>

<operation id="758" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="5">
<![CDATA[
case14.i295:1  %kernel_weight_14_loa_6 = load float* %kernel_weight_14_add_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_6"/></StgValue>
</operation>

<operation id="759" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case13.i292:0  %kernel_weight_13_add_6 = getelementptr [27 x float]* @kernel_weight_13, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_13_add_6"/></StgValue>
</operation>

<operation id="760" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="5">
<![CDATA[
case13.i292:1  %kernel_weight_13_loa_6 = load float* %kernel_weight_13_add_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_6"/></StgValue>
</operation>

<operation id="761" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case12.i289:0  %kernel_weight_12_add_6 = getelementptr [27 x float]* @kernel_weight_12, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_12_add_6"/></StgValue>
</operation>

<operation id="762" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="5">
<![CDATA[
case12.i289:1  %kernel_weight_12_loa_6 = load float* %kernel_weight_12_add_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_6"/></StgValue>
</operation>

<operation id="763" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case11.i286:0  %kernel_weight_11_add_6 = getelementptr [27 x float]* @kernel_weight_11, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_11_add_6"/></StgValue>
</operation>

<operation id="764" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="5">
<![CDATA[
case11.i286:1  %kernel_weight_11_loa_6 = load float* %kernel_weight_11_add_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_6"/></StgValue>
</operation>

<operation id="765" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case10.i283:0  %kernel_weight_10_add_6 = getelementptr [27 x float]* @kernel_weight_10, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_10_add_6"/></StgValue>
</operation>

<operation id="766" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="5">
<![CDATA[
case10.i283:1  %kernel_weight_10_loa_6 = load float* %kernel_weight_10_add_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_6"/></StgValue>
</operation>

<operation id="767" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case9.i280:0  %kernel_weight_9_addr_6 = getelementptr [27 x float]* @kernel_weight_9, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_9_addr_6"/></StgValue>
</operation>

<operation id="768" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="5">
<![CDATA[
case9.i280:1  %kernel_weight_9_load_6 = load float* %kernel_weight_9_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_6"/></StgValue>
</operation>

<operation id="769" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case8.i277:0  %kernel_weight_8_addr_6 = getelementptr [27 x float]* @kernel_weight_8, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_8_addr_6"/></StgValue>
</operation>

<operation id="770" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="5">
<![CDATA[
case8.i277:1  %kernel_weight_8_load_6 = load float* %kernel_weight_8_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_6"/></StgValue>
</operation>

<operation id="771" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case7.i274:0  %kernel_weight_7_addr_6 = getelementptr [27 x float]* @kernel_weight_7, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_7_addr_6"/></StgValue>
</operation>

<operation id="772" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="5">
<![CDATA[
case7.i274:1  %kernel_weight_7_load_6 = load float* %kernel_weight_7_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_6"/></StgValue>
</operation>

<operation id="773" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case6.i271:0  %kernel_weight_6_addr_6 = getelementptr [27 x float]* @kernel_weight_6, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_6_addr_6"/></StgValue>
</operation>

<operation id="774" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="5">
<![CDATA[
case6.i271:1  %kernel_weight_6_load_6 = load float* %kernel_weight_6_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_6"/></StgValue>
</operation>

<operation id="775" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case5.i268:0  %kernel_weight_5_addr_6 = getelementptr [27 x float]* @kernel_weight_5, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_5_addr_6"/></StgValue>
</operation>

<operation id="776" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="5">
<![CDATA[
case5.i268:1  %kernel_weight_5_load_6 = load float* %kernel_weight_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_6"/></StgValue>
</operation>

<operation id="777" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case4.i265:0  %kernel_weight_4_addr_6 = getelementptr [27 x float]* @kernel_weight_4, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_4_addr_6"/></StgValue>
</operation>

<operation id="778" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="5">
<![CDATA[
case4.i265:1  %kernel_weight_4_load_6 = load float* %kernel_weight_4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_6"/></StgValue>
</operation>

<operation id="779" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case3.i262:0  %kernel_weight_3_addr_6 = getelementptr [27 x float]* @kernel_weight_3, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_3_addr_6"/></StgValue>
</operation>

<operation id="780" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="5">
<![CDATA[
case3.i262:1  %kernel_weight_3_load_6 = load float* %kernel_weight_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_6"/></StgValue>
</operation>

<operation id="781" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case2.i259:0  %kernel_weight_2_addr_6 = getelementptr [27 x float]* @kernel_weight_2, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_2_addr_6"/></StgValue>
</operation>

<operation id="782" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="5">
<![CDATA[
case2.i259:1  %kernel_weight_2_load_6 = load float* %kernel_weight_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_6"/></StgValue>
</operation>

<operation id="783" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case1.i256:0  %kernel_weight_1_addr_6 = getelementptr [27 x float]* @kernel_weight_1, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_1_addr_6"/></StgValue>
</operation>

<operation id="784" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="5">
<![CDATA[
case1.i256:1  %kernel_weight_1_load_6 = load float* %kernel_weight_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_6"/></StgValue>
</operation>

<operation id="785" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case0.i253:0  %kernel_weight_0_addr_6 = getelementptr [27 x float]* @kernel_weight_0, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_0_addr_6"/></StgValue>
</operation>

<operation id="786" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="5">
<![CDATA[
case0.i253:1  %kernel_weight_0_load_6 = load float* %kernel_weight_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_6"/></StgValue>
</operation>

<operation id="787" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="!0"/>
<literal name="sext_ln175_6" val="!1"/>
<literal name="sext_ln175_6" val="!2"/>
<literal name="sext_ln175_6" val="!3"/>
<literal name="sext_ln175_6" val="!4"/>
<literal name="sext_ln175_6" val="!5"/>
<literal name="sext_ln175_6" val="!6"/>
<literal name="sext_ln175_6" val="!7"/>
<literal name="sext_ln175_6" val="!8"/>
<literal name="sext_ln175_6" val="!9"/>
<literal name="sext_ln175_6" val="!10"/>
<literal name="sext_ln175_6" val="!11"/>
<literal name="sext_ln175_6" val="!12"/>
<literal name="sext_ln175_6" val="!13"/>
<literal name="sext_ln175_6" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case15.i298:0  %kernel_weight_15_add_6 = getelementptr [27 x float]* @kernel_weight_15, i64 0, i64 %zext_ln175_6

]]></Node>
<StgValue><ssdm name="kernel_weight_15_add_6"/></StgValue>
</operation>

<operation id="788" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="!0"/>
<literal name="sext_ln175_6" val="!1"/>
<literal name="sext_ln175_6" val="!2"/>
<literal name="sext_ln175_6" val="!3"/>
<literal name="sext_ln175_6" val="!4"/>
<literal name="sext_ln175_6" val="!5"/>
<literal name="sext_ln175_6" val="!6"/>
<literal name="sext_ln175_6" val="!7"/>
<literal name="sext_ln175_6" val="!8"/>
<literal name="sext_ln175_6" val="!9"/>
<literal name="sext_ln175_6" val="!10"/>
<literal name="sext_ln175_6" val="!11"/>
<literal name="sext_ln175_6" val="!12"/>
<literal name="sext_ln175_6" val="!13"/>
<literal name="sext_ln175_6" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="5">
<![CDATA[
case15.i298:1  %kernel_weight_15_loa_6 = load float* %kernel_weight_15_add_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_6"/></StgValue>
</operation>

<operation id="789" st_id="41" stage="1" lat="13">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:8  %urem_ln175_8 = urem i9 %add_ln175_7, 27

]]></Node>
<StgValue><ssdm name="urem_ln175_8"/></StgValue>
</operation>

<operation id="790" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="9">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:9  %zext_ln175_8 = zext i9 %urem_ln175_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln175_8"/></StgValue>
</operation>

<operation id="791" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case14.i395:0  %kernel_weight_14_add_8 = getelementptr [27 x float]* @kernel_weight_14, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_14_add_8"/></StgValue>
</operation>

<operation id="792" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="5">
<![CDATA[
case14.i395:1  %kernel_weight_14_loa_8 = load float* %kernel_weight_14_add_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_8"/></StgValue>
</operation>

<operation id="793" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case13.i392:0  %kernel_weight_13_add_8 = getelementptr [27 x float]* @kernel_weight_13, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_13_add_8"/></StgValue>
</operation>

<operation id="794" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="5">
<![CDATA[
case13.i392:1  %kernel_weight_13_loa_8 = load float* %kernel_weight_13_add_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_8"/></StgValue>
</operation>

<operation id="795" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case12.i389:0  %kernel_weight_12_add_8 = getelementptr [27 x float]* @kernel_weight_12, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_12_add_8"/></StgValue>
</operation>

<operation id="796" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="5">
<![CDATA[
case12.i389:1  %kernel_weight_12_loa_8 = load float* %kernel_weight_12_add_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_8"/></StgValue>
</operation>

<operation id="797" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case11.i386:0  %kernel_weight_11_add_8 = getelementptr [27 x float]* @kernel_weight_11, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_11_add_8"/></StgValue>
</operation>

<operation id="798" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="5">
<![CDATA[
case11.i386:1  %kernel_weight_11_loa_8 = load float* %kernel_weight_11_add_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_8"/></StgValue>
</operation>

<operation id="799" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case10.i383:0  %kernel_weight_10_add_8 = getelementptr [27 x float]* @kernel_weight_10, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_10_add_8"/></StgValue>
</operation>

<operation id="800" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="5">
<![CDATA[
case10.i383:1  %kernel_weight_10_loa_8 = load float* %kernel_weight_10_add_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_8"/></StgValue>
</operation>

<operation id="801" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case9.i380:0  %kernel_weight_9_addr_8 = getelementptr [27 x float]* @kernel_weight_9, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_9_addr_8"/></StgValue>
</operation>

<operation id="802" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="5">
<![CDATA[
case9.i380:1  %kernel_weight_9_load_8 = load float* %kernel_weight_9_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_8"/></StgValue>
</operation>

<operation id="803" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case8.i377:0  %kernel_weight_8_addr_8 = getelementptr [27 x float]* @kernel_weight_8, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_8_addr_8"/></StgValue>
</operation>

<operation id="804" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="5">
<![CDATA[
case8.i377:1  %kernel_weight_8_load_8 = load float* %kernel_weight_8_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_8"/></StgValue>
</operation>

<operation id="805" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case7.i374:0  %kernel_weight_7_addr_8 = getelementptr [27 x float]* @kernel_weight_7, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_7_addr_8"/></StgValue>
</operation>

<operation id="806" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="5">
<![CDATA[
case7.i374:1  %kernel_weight_7_load_8 = load float* %kernel_weight_7_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_8"/></StgValue>
</operation>

<operation id="807" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case6.i371:0  %kernel_weight_6_addr_8 = getelementptr [27 x float]* @kernel_weight_6, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_6_addr_8"/></StgValue>
</operation>

<operation id="808" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="5">
<![CDATA[
case6.i371:1  %kernel_weight_6_load_8 = load float* %kernel_weight_6_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_8"/></StgValue>
</operation>

<operation id="809" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case5.i368:0  %kernel_weight_5_addr_8 = getelementptr [27 x float]* @kernel_weight_5, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_5_addr_8"/></StgValue>
</operation>

<operation id="810" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="5">
<![CDATA[
case5.i368:1  %kernel_weight_5_load_8 = load float* %kernel_weight_5_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_8"/></StgValue>
</operation>

<operation id="811" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case4.i365:0  %kernel_weight_4_addr_8 = getelementptr [27 x float]* @kernel_weight_4, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_4_addr_8"/></StgValue>
</operation>

<operation id="812" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="5">
<![CDATA[
case4.i365:1  %kernel_weight_4_load_8 = load float* %kernel_weight_4_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_8"/></StgValue>
</operation>

<operation id="813" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case3.i362:0  %kernel_weight_3_addr_8 = getelementptr [27 x float]* @kernel_weight_3, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_3_addr_8"/></StgValue>
</operation>

<operation id="814" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="5">
<![CDATA[
case3.i362:1  %kernel_weight_3_load_8 = load float* %kernel_weight_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_8"/></StgValue>
</operation>

<operation id="815" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case2.i359:0  %kernel_weight_2_addr_8 = getelementptr [27 x float]* @kernel_weight_2, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_2_addr_8"/></StgValue>
</operation>

<operation id="816" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="5">
<![CDATA[
case2.i359:1  %kernel_weight_2_load_8 = load float* %kernel_weight_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_8"/></StgValue>
</operation>

<operation id="817" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case1.i356:0  %kernel_weight_1_addr_8 = getelementptr [27 x float]* @kernel_weight_1, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_1_addr_8"/></StgValue>
</operation>

<operation id="818" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="5">
<![CDATA[
case1.i356:1  %kernel_weight_1_load_8 = load float* %kernel_weight_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_8"/></StgValue>
</operation>

<operation id="819" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case0.i353:0  %kernel_weight_0_addr_8 = getelementptr [27 x float]* @kernel_weight_0, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_0_addr_8"/></StgValue>
</operation>

<operation id="820" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="5">
<![CDATA[
case0.i353:1  %kernel_weight_0_load_8 = load float* %kernel_weight_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_8"/></StgValue>
</operation>

<operation id="821" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="!0"/>
<literal name="sext_ln175_8" val="!1"/>
<literal name="sext_ln175_8" val="!2"/>
<literal name="sext_ln175_8" val="!3"/>
<literal name="sext_ln175_8" val="!4"/>
<literal name="sext_ln175_8" val="!5"/>
<literal name="sext_ln175_8" val="!6"/>
<literal name="sext_ln175_8" val="!7"/>
<literal name="sext_ln175_8" val="!8"/>
<literal name="sext_ln175_8" val="!9"/>
<literal name="sext_ln175_8" val="!10"/>
<literal name="sext_ln175_8" val="!11"/>
<literal name="sext_ln175_8" val="!12"/>
<literal name="sext_ln175_8" val="!13"/>
<literal name="sext_ln175_8" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
case15.i398:0  %kernel_weight_15_add_8 = getelementptr [27 x float]* @kernel_weight_15, i64 0, i64 %zext_ln175_8

]]></Node>
<StgValue><ssdm name="kernel_weight_15_add_8"/></StgValue>
</operation>

<operation id="822" st_id="41" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="!0"/>
<literal name="sext_ln175_8" val="!1"/>
<literal name="sext_ln175_8" val="!2"/>
<literal name="sext_ln175_8" val="!3"/>
<literal name="sext_ln175_8" val="!4"/>
<literal name="sext_ln175_8" val="!5"/>
<literal name="sext_ln175_8" val="!6"/>
<literal name="sext_ln175_8" val="!7"/>
<literal name="sext_ln175_8" val="!8"/>
<literal name="sext_ln175_8" val="!9"/>
<literal name="sext_ln175_8" val="!10"/>
<literal name="sext_ln175_8" val="!11"/>
<literal name="sext_ln175_8" val="!12"/>
<literal name="sext_ln175_8" val="!13"/>
<literal name="sext_ln175_8" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="5">
<![CDATA[
case15.i398:1  %kernel_weight_15_loa_8 = load float* %kernel_weight_15_add_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_8"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="823" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:2  %sum_113_1 = fadd float %sum_1, %val_1_1_1

]]></Node>
<StgValue><ssdm name="sum_113_1"/></StgValue>
</operation>

<operation id="824" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="5">
<![CDATA[
case14.i295:1  %kernel_weight_14_loa_6 = load float* %kernel_weight_14_add_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_6"/></StgValue>
</operation>

<operation id="825" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
case14.i295:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="826" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="5">
<![CDATA[
case13.i292:1  %kernel_weight_13_loa_6 = load float* %kernel_weight_13_add_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_6"/></StgValue>
</operation>

<operation id="827" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
case13.i292:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="828" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="5">
<![CDATA[
case12.i289:1  %kernel_weight_12_loa_6 = load float* %kernel_weight_12_add_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_6"/></StgValue>
</operation>

<operation id="829" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
case12.i289:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="830" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="5">
<![CDATA[
case11.i286:1  %kernel_weight_11_loa_6 = load float* %kernel_weight_11_add_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_6"/></StgValue>
</operation>

<operation id="831" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0">
<![CDATA[
case11.i286:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="832" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="5">
<![CDATA[
case10.i283:1  %kernel_weight_10_loa_6 = load float* %kernel_weight_10_add_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_6"/></StgValue>
</operation>

<operation id="833" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
case10.i283:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="834" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="5">
<![CDATA[
case9.i280:1  %kernel_weight_9_load_6 = load float* %kernel_weight_9_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_6"/></StgValue>
</operation>

<operation id="835" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
case9.i280:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="836" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="5">
<![CDATA[
case8.i277:1  %kernel_weight_8_load_6 = load float* %kernel_weight_8_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_6"/></StgValue>
</operation>

<operation id="837" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0">
<![CDATA[
case8.i277:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="838" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="5">
<![CDATA[
case7.i274:1  %kernel_weight_7_load_6 = load float* %kernel_weight_7_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_6"/></StgValue>
</operation>

<operation id="839" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
case7.i274:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="840" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="5">
<![CDATA[
case6.i271:1  %kernel_weight_6_load_6 = load float* %kernel_weight_6_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_6"/></StgValue>
</operation>

<operation id="841" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
case6.i271:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="842" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="5">
<![CDATA[
case5.i268:1  %kernel_weight_5_load_6 = load float* %kernel_weight_5_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_6"/></StgValue>
</operation>

<operation id="843" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
case5.i268:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="844" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="5">
<![CDATA[
case4.i265:1  %kernel_weight_4_load_6 = load float* %kernel_weight_4_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_6"/></StgValue>
</operation>

<operation id="845" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
case4.i265:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="846" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="5">
<![CDATA[
case3.i262:1  %kernel_weight_3_load_6 = load float* %kernel_weight_3_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_6"/></StgValue>
</operation>

<operation id="847" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
case3.i262:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="848" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="5">
<![CDATA[
case2.i259:1  %kernel_weight_2_load_6 = load float* %kernel_weight_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_6"/></StgValue>
</operation>

<operation id="849" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
case2.i259:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="850" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="5">
<![CDATA[
case1.i256:1  %kernel_weight_1_load_6 = load float* %kernel_weight_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_6"/></StgValue>
</operation>

<operation id="851" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
case1.i256:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="852" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="5">
<![CDATA[
case0.i253:1  %kernel_weight_0_load_6 = load float* %kernel_weight_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_6"/></StgValue>
</operation>

<operation id="853" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
case0.i253:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="854" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="!0"/>
<literal name="sext_ln175_6" val="!1"/>
<literal name="sext_ln175_6" val="!2"/>
<literal name="sext_ln175_6" val="!3"/>
<literal name="sext_ln175_6" val="!4"/>
<literal name="sext_ln175_6" val="!5"/>
<literal name="sext_ln175_6" val="!6"/>
<literal name="sext_ln175_6" val="!7"/>
<literal name="sext_ln175_6" val="!8"/>
<literal name="sext_ln175_6" val="!9"/>
<literal name="sext_ln175_6" val="!10"/>
<literal name="sext_ln175_6" val="!11"/>
<literal name="sext_ln175_6" val="!12"/>
<literal name="sext_ln175_6" val="!13"/>
<literal name="sext_ln175_6" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="5">
<![CDATA[
case15.i298:1  %kernel_weight_15_loa_6 = load float* %kernel_weight_15_add_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_6"/></StgValue>
</operation>

<operation id="855" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_6" val="!0"/>
<literal name="sext_ln175_6" val="!1"/>
<literal name="sext_ln175_6" val="!2"/>
<literal name="sext_ln175_6" val="!3"/>
<literal name="sext_ln175_6" val="!4"/>
<literal name="sext_ln175_6" val="!5"/>
<literal name="sext_ln175_6" val="!6"/>
<literal name="sext_ln175_6" val="!7"/>
<literal name="sext_ln175_6" val="!8"/>
<literal name="sext_ln175_6" val="!9"/>
<literal name="sext_ln175_6" val="!10"/>
<literal name="sext_ln175_6" val="!11"/>
<literal name="sext_ln175_6" val="!12"/>
<literal name="sext_ln175_6" val="!13"/>
<literal name="sext_ln175_6" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
case15.i298:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit300"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="856" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="5">
<![CDATA[
case14.i395:1  %kernel_weight_14_loa_8 = load float* %kernel_weight_14_add_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_14_loa_8"/></StgValue>
</operation>

<operation id="857" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
case14.i395:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="858" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="5">
<![CDATA[
case13.i392:1  %kernel_weight_13_loa_8 = load float* %kernel_weight_13_add_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_13_loa_8"/></StgValue>
</operation>

<operation id="859" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0">
<![CDATA[
case13.i392:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="860" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="5">
<![CDATA[
case12.i389:1  %kernel_weight_12_loa_8 = load float* %kernel_weight_12_add_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_12_loa_8"/></StgValue>
</operation>

<operation id="861" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
case12.i389:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="862" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="5">
<![CDATA[
case11.i386:1  %kernel_weight_11_loa_8 = load float* %kernel_weight_11_add_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_11_loa_8"/></StgValue>
</operation>

<operation id="863" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
case11.i386:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="864" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="5">
<![CDATA[
case10.i383:1  %kernel_weight_10_loa_8 = load float* %kernel_weight_10_add_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_10_loa_8"/></StgValue>
</operation>

<operation id="865" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
case10.i383:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="866" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="5">
<![CDATA[
case9.i380:1  %kernel_weight_9_load_8 = load float* %kernel_weight_9_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_9_load_8"/></StgValue>
</operation>

<operation id="867" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0">
<![CDATA[
case9.i380:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="868" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="5">
<![CDATA[
case8.i377:1  %kernel_weight_8_load_8 = load float* %kernel_weight_8_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_8_load_8"/></StgValue>
</operation>

<operation id="869" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
case8.i377:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="870" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="5">
<![CDATA[
case7.i374:1  %kernel_weight_7_load_8 = load float* %kernel_weight_7_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_7_load_8"/></StgValue>
</operation>

<operation id="871" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
case7.i374:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="872" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="5">
<![CDATA[
case6.i371:1  %kernel_weight_6_load_8 = load float* %kernel_weight_6_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_6_load_8"/></StgValue>
</operation>

<operation id="873" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
case6.i371:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="874" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="5">
<![CDATA[
case5.i368:1  %kernel_weight_5_load_8 = load float* %kernel_weight_5_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_5_load_8"/></StgValue>
</operation>

<operation id="875" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
case5.i368:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="876" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="5">
<![CDATA[
case4.i365:1  %kernel_weight_4_load_8 = load float* %kernel_weight_4_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_4_load_8"/></StgValue>
</operation>

<operation id="877" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
case4.i365:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="878" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="5">
<![CDATA[
case3.i362:1  %kernel_weight_3_load_8 = load float* %kernel_weight_3_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_3_load_8"/></StgValue>
</operation>

<operation id="879" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
case3.i362:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="880" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="5">
<![CDATA[
case2.i359:1  %kernel_weight_2_load_8 = load float* %kernel_weight_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_2_load_8"/></StgValue>
</operation>

<operation id="881" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
case2.i359:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="882" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="5">
<![CDATA[
case1.i356:1  %kernel_weight_1_load_8 = load float* %kernel_weight_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_1_load_8"/></StgValue>
</operation>

<operation id="883" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0">
<![CDATA[
case1.i356:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="884" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="5">
<![CDATA[
case0.i353:1  %kernel_weight_0_load_8 = load float* %kernel_weight_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_0_load_8"/></StgValue>
</operation>

<operation id="885" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
case0.i353:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="886" st_id="42" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="!0"/>
<literal name="sext_ln175_8" val="!1"/>
<literal name="sext_ln175_8" val="!2"/>
<literal name="sext_ln175_8" val="!3"/>
<literal name="sext_ln175_8" val="!4"/>
<literal name="sext_ln175_8" val="!5"/>
<literal name="sext_ln175_8" val="!6"/>
<literal name="sext_ln175_8" val="!7"/>
<literal name="sext_ln175_8" val="!8"/>
<literal name="sext_ln175_8" val="!9"/>
<literal name="sext_ln175_8" val="!10"/>
<literal name="sext_ln175_8" val="!11"/>
<literal name="sext_ln175_8" val="!12"/>
<literal name="sext_ln175_8" val="!13"/>
<literal name="sext_ln175_8" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="5">
<![CDATA[
case15.i398:1  %kernel_weight_15_loa_8 = load float* %kernel_weight_15_add_8, align 4

]]></Node>
<StgValue><ssdm name="kernel_weight_15_loa_8"/></StgValue>
</operation>

<operation id="887" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sext_ln175_8" val="!0"/>
<literal name="sext_ln175_8" val="!1"/>
<literal name="sext_ln175_8" val="!2"/>
<literal name="sext_ln175_8" val="!3"/>
<literal name="sext_ln175_8" val="!4"/>
<literal name="sext_ln175_8" val="!5"/>
<literal name="sext_ln175_8" val="!6"/>
<literal name="sext_ln175_8" val="!7"/>
<literal name="sext_ln175_8" val="!8"/>
<literal name="sext_ln175_8" val="!9"/>
<literal name="sext_ln175_8" val="!10"/>
<literal name="sext_ln175_8" val="!11"/>
<literal name="sext_ln175_8" val="!12"/>
<literal name="sext_ln175_8" val="!13"/>
<literal name="sext_ln175_8" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
case15.i398:2  br label %"aesl_mux_load.16[27 x float]P.i64.i64.exit400"

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="888" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit200:2  %sum_113_1 = fadd float %sum_1, %val_1_1_1

]]></Node>
<StgValue><ssdm name="sum_113_1"/></StgValue>
</operation>

<operation id="889" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:0  %UnifiedRetVal_i299 = phi float [ %kernel_weight_0_load_6, %case0.i253 ], [ %kernel_weight_1_load_6, %case1.i256 ], [ %kernel_weight_2_load_6, %case2.i259 ], [ %kernel_weight_3_load_6, %case3.i262 ], [ %kernel_weight_4_load_6, %case4.i265 ], [ %kernel_weight_5_load_6, %case5.i268 ], [ %kernel_weight_6_load_6, %case6.i271 ], [ %kernel_weight_7_load_6, %case7.i274 ], [ %kernel_weight_8_load_6, %case8.i277 ], [ %kernel_weight_9_load_6, %case9.i280 ], [ %kernel_weight_10_loa_6, %case10.i283 ], [ %kernel_weight_11_loa_6, %case11.i286 ], [ %kernel_weight_12_loa_6, %case12.i289 ], [ %kernel_weight_13_loa_6, %case13.i292 ], [ %kernel_weight_14_loa_6, %case14.i295 ], [ %kernel_weight_15_loa_6, %case15.i298 ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i299"/></StgValue>
</operation>

<operation id="890" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:1  %val_1_2 = fmul float %UnifiedRetVal_i299, %window_2_0_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_2"/></StgValue>
</operation>

<operation id="891" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit400:0  %UnifiedRetVal_i399 = phi float [ %kernel_weight_0_load_8, %case0.i353 ], [ %kernel_weight_1_load_8, %case1.i356 ], [ %kernel_weight_2_load_8, %case2.i359 ], [ %kernel_weight_3_load_8, %case3.i362 ], [ %kernel_weight_4_load_8, %case4.i365 ], [ %kernel_weight_5_load_8, %case5.i368 ], [ %kernel_weight_6_load_8, %case6.i371 ], [ %kernel_weight_7_load_8, %case7.i374 ], [ %kernel_weight_8_load_8, %case8.i377 ], [ %kernel_weight_9_load_8, %case9.i380 ], [ %kernel_weight_10_loa_8, %case10.i383 ], [ %kernel_weight_11_loa_8, %case11.i386 ], [ %kernel_weight_12_loa_8, %case12.i389 ], [ %kernel_weight_13_loa_8, %case13.i392 ], [ %kernel_weight_14_loa_8, %case14.i395 ], [ %kernel_weight_15_loa_8, %case15.i398 ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal_i399"/></StgValue>
</operation>

<operation id="892" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit400:1  %val_1_2_2 = fmul float %UnifiedRetVal_i399, %window_2_2_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_2_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="893" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:2  %sum_113_2 = fadd float %sum_113_1, %val_1_1_2

]]></Node>
<StgValue><ssdm name="sum_113_2"/></StgValue>
</operation>

<operation id="894" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:1  %val_1_2 = fmul float %UnifiedRetVal_i299, %window_2_0_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_2"/></StgValue>
</operation>

<operation id="895" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit400:1  %val_1_2_2 = fmul float %UnifiedRetVal_i399, %window_2_2_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_2_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="896" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:2  %sum_113_2 = fadd float %sum_113_1, %val_1_1_2

]]></Node>
<StgValue><ssdm name="sum_113_2"/></StgValue>
</operation>

<operation id="897" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:1  %val_1_2 = fmul float %UnifiedRetVal_i299, %window_2_0_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_2"/></StgValue>
</operation>

<operation id="898" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit400:1  %val_1_2_2 = fmul float %UnifiedRetVal_i399, %window_2_2_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_2_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="899" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:2  %sum_113_2 = fadd float %sum_113_1, %val_1_1_2

]]></Node>
<StgValue><ssdm name="sum_113_2"/></StgValue>
</operation>

<operation id="900" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:1  %val_1_2 = fmul float %UnifiedRetVal_i299, %window_2_0_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_2"/></StgValue>
</operation>

<operation id="901" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit400:1  %val_1_2_2 = fmul float %UnifiedRetVal_i399, %window_2_2_val_rea_1

]]></Node>
<StgValue><ssdm name="val_1_2_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="902" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:2  %sum_113_2 = fadd float %sum_113_1, %val_1_1_2

]]></Node>
<StgValue><ssdm name="sum_113_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="903" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit250:2  %sum_113_2 = fadd float %sum_113_1, %val_1_1_2

]]></Node>
<StgValue><ssdm name="sum_113_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="904" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:2  %sum_2 = fadd float %sum_113_2, %val_1_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="905" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:2  %sum_2 = fadd float %sum_113_2, %val_1_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="906" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:2  %sum_2 = fadd float %sum_113_2, %val_1_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="907" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:2  %sum_2 = fadd float %sum_113_2, %val_1_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="908" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit300:2  %sum_2 = fadd float %sum_113_2, %val_1_2

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="909" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:2  %sum_2_1 = fadd float %sum_2, %val_1_2_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="910" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:2  %sum_2_1 = fadd float %sum_2, %val_1_2_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="911" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:2  %sum_2_1 = fadd float %sum_2, %val_1_2_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="912" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:2  %sum_2_1 = fadd float %sum_2, %val_1_2_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="913" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit350:2  %sum_2_1 = fadd float %sum_2, %val_1_2_1

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="914" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit400:2  %sum_2_2 = fadd float %sum_2_1, %val_1_2_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="915" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit400:2  %sum_2_2 = fadd float %sum_2_1, %val_1_2_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="916" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit400:2  %sum_2_2 = fadd float %sum_2_1, %val_1_2_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="917" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit400:2  %sum_2_2 = fadd float %sum_2_1, %val_1_2_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="918" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit400:2  %sum_2_2 = fadd float %sum_2_1, %val_1_2_2

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>

<operation id="919" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="32">
<![CDATA[
aesl_mux_load.16[27 x float]P.i64.i64.exit400:3  ret float %sum_2_2

]]></Node>
<StgValue><ssdm name="ret_ln179"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
