<component id="root" name="root">
	<component id="system" name="system">
		
		<param name="number_of_cores" value="64" />
		<param name="number_of_L1Directories" value="0" />
		<param name="number_of_L2Directories" value="0" />
		<param name="number_of_L2s" value="64" /> 
		<param name="number_of_L3s" value="0" /> 
		<param name="number_of_NoCs" value="1" />
		<param name="homogeneous_cores" value="1" />
		<param name="homogeneous_L2s" value="1" />
		<param name="homogeneous_L1Directories" value="1" />
		<param name="homogeneous_L2Directories" value="1" />
		<param name="homogeneous_L3s" value="1" />
		<param name="homogeneous_ccs" value="1" />
		<param name="homogeneous_NoCs" value="1" />
		<param name="core_tech_node" value="22" />
		<param name="target_core_clockrate" value="3500" />
		<param name="temperature" value="360" /> 
		<param name="number_cache_levels" value="2" />
		<param name="interconnect_projection_type" value="0" />
		<param name="device_type" value="0" />
		<param name="longer_channel_device" value="1" />
		<param name="power_gating" value="1" />
		<param name="machine_bits" value="64" />
		<param name="virtual_address_width" value="64" />
		<param name="physical_address_width" value="52" />
		<param name="virtual_memory_page_size" value="4096" />
		<stat name="total_cycles" value="100000" />
		<stat name="idle_cycles" value="0" />
		<stat name="busy_cycles" value="100000" />
			
		
		<component id="system.core0" name="core0">
			
			<param name="clock_rate" value="3900" />
			<param name="vdd" value="0" />
			<param name="instruction_length" value="32" />
			<param name="opcode_width" value="9" />
			 
			<param name="machine_type" value="1" />
			
			<param name="number_hardware_threads" value="4" />
			 
			<param name="fetch_width" value="1" />
			
			<param name="number_instruction_fetch_ports" value="1" />
			<param name="decode_width" value="1" />
			
			<param name="issue_width" value="1" />
			
			<param name="commit_width" value="1" />
			
			<param name="fp_issue_width" value="1" />
			<param name="prediction_width" value="0" /> 
			
			 
			<param name="pipelines_per_core" value="1,1" />
			
			<param name="pipeline_depth" value="6,6" />
			
			
			<param name="ALU_per_core" value="1" />
			
			<param name="MUL_per_core" value="1" />
			
			<param name="FPU_per_core" value="0.125" />		
			
			<param name="instruction_buffer_size" value="16" />
			
			<param name="decoded_stream_buffer_size" value="16" />
			<param name="instruction_window_scheme" value="0" />
			
			<param name="instruction_window_size" value="16" />
			<param name="fp_instruction_window_size" value="16" />
			
			<param name="ROB_size" value="80" />
			
			
			<param name="archi_Regs_IRF_size" value="32" />			
			<param name="archi_Regs_FRF_size" value="32" />
			
			<param name="phy_Regs_IRF_size" value="80" />
			<param name="phy_Regs_FRF_size" value="80" />
			
			<param name="rename_scheme" value="0" />
			
			<param name="register_windows_size" value="8" />
			
			
			<param name="LSU_order" value="inorder" />
			<param name="store_buffer_size" value="32" />
			
			<param name="load_buffer_size" value="32" />	
			 
			<param name="memory_ports" value="1" />	
				
			
			<param name="RAS_size" value="32" />						
			
			
			<stat name="total_instructions" value="800000" />
			<stat name="int_instructions" value="600000" />
			<stat name="fp_instructions" value="20000" />
			<stat name="branch_instructions" value="0" />
			<stat name="branch_mispredictions" value="0" />
			<stat name="load_instructions" value="100000" />
			<stat name="store_instructions" value="100000" />
			<stat name="committed_instructions" value="800000" />
			<stat name="committed_int_instructions" value="600000" />
			<stat name="committed_fp_instructions" value="20000" />
			<stat name="pipeline_duty_cycle" value="0.6" />
			
			<stat name="total_cycles" value="100000" />
		    <stat name="idle_cycles" value="0" />
		    <stat name="busy_cycles" value="100000" />
			
			
			<stat name="ROB_reads" value="263886" />
			<stat name="ROB_writes" value="263886" />
			
			<stat name="rename_accesses" value="263886" />
			<stat name="fp_rename_accesses" value="263886" />
			
			
			<stat name="inst_window_reads" value="263886" />
			<stat name="inst_window_writes" value="263886" />
			<stat name="inst_window_wakeup_accesses" value="263886" />
			<stat name="fp_inst_window_reads" value="263886" />
			<stat name="fp_inst_window_writes" value="263886" />
			<stat name="fp_inst_window_wakeup_accesses" value="263886" />
			
			<stat name="int_regfile_reads" value="1600000" />
			<stat name="float_regfile_reads" value="40000" />
			<stat name="int_regfile_writes" value="800000" />
			<stat name="float_regfile_writes" value="20000" />
			
			<stat name="function_calls" value="5" />
			<stat name="context_switches" value="260343" />
			
			
			<stat name="ialu_accesses" value="800000" />			
			<stat name="fpu_accesses" value="10000" />
			<stat name="mul_accesses" value="100000" />
			<stat name="cdb_alu_accesses" value="1000000" />
			<stat name="cdb_mul_accesses" value="0" />
			<stat name="cdb_fpu_accesses" value="0" />
			
			
			
			<stat name="IFU_duty_cycle" value="0.25" />  	
			<stat name="LSU_duty_cycle" value="0.25" />
			<stat name="MemManU_I_duty_cycle" value="0.25" />
			<stat name="MemManU_D_duty_cycle" value="0.25" />
			<stat name="ALU_duty_cycle" value="0.9" />
			<stat name="MUL_duty_cycle" value="0.5" />
			<stat name="FPU_duty_cycle" value="0.4" />
			<stat name="ALU_cdb_duty_cycle" value="0.9" />
			<stat name="MUL_cdb_duty_cycle" value="0.5" />
			<stat name="FPU_cdb_duty_cycle" value="0.4" />
			<component id="system.core0.predictor" name="PBT">
				
				<param name="local_predictor_size" value="10,3" />
				<param name="local_predictor_entries" value="1024" />
				<param name="global_predictor_entries" value="4096" />
				<param name="global_predictor_bits" value="2" />
				<param name="chooser_predictor_entries" value="4096" />
				<param name="chooser_predictor_bits" value="2" />
				
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="64" />
				<stat name="total_accesses" value="100000" />
				<stat name="total_misses" value="4" />
				<stat name="conflicts" value="0" />	
				
			</component>
			<component id="system.core0.icache" name="icache">
				
				<param name="icache_config" value="16384,32,4,1,1,3,8,0" />
				
				
				<param name="buffer_sizes" value="16, 16, 16,0" />
				 
				<stat name="read_accesses" value="100000" />
				<stat name="read_misses" value="0" />
				<stat name="conflicts" value="0" />				
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64" />
				<stat name="total_accesses" value="100000" />
				<stat name="total_misses" value="4" />
				<stat name="conflicts" value="0" />	
			</component>
			<component id="system.core0.dcache" name="dcache">
			        
				<param name="dcache_config" value="8192,16,4,1,1,3,16,0" />
				<param name="buffer_sizes" value="16, 16, 16, 16" />
					
				<stat name="read_accesses" value="100000" />
				<stat name="write_accesses" value="27276" />
				<stat name="read_misses" value="1632" />
				<stat name="write_misses" value="183" />
				<stat name="conflicts" value="0" />	
			</component>
			<component id="system.core0.BTB" name="BTB">
			        
				<param name="BTB_config" value="8192,4,2,1, 1,3" />
				
			</component>
	</component>
		<component id="system.L1Directory0" name="L1Directory0">
				<param name="Directory_type" value="0" />
			    	
				<param name="Dir_config" value="2048,1,0,1, 4, 4,8" />
				
			    <param name="buffer_sizes" value="8, 8, 8, 8" />	
				
			    <param name="clockrate" value="3500" />
				<param name="ports" value="1,1,1" />
				
				<param name="device_type" value="0" />
				<param name="vdd" value="0" />
				
				<stat name="read_accesses" value="800000" />
				<stat name="write_accesses" value="27276" />
				<stat name="read_misses" value="1632" />
				<stat name="write_misses" value="183" />
				<stat name="conflicts" value="20" />	
				<stat name="duty_cycle" value="0.2" />	
		</component>
		<component id="system.L2Directory0" name="L2Directory0">
				<param name="Directory_type" value="0" />
			    	
			    
				<param name="Dir_config" value="8388608,9,0,1,100, 100" />
				
			    <param name="buffer_sizes" value="8, 8, 8, 8" />	
				
			    <param name="clockrate" value="3500" />
				<param name="ports" value="1,1,8" />
				
				<param name="device_type" value="0" />
				<param name="vdd" value="0" />
				
				<stat name="read_accesses" value="58824" />
				<stat name="write_accesses" value="27276" />
				<stat name="read_misses" value="1632" />
				<stat name="write_misses" value="183" />
				<stat name="conflicts" value="100" />
			    <stat name="duty_cycle" value="0.2" />		
		</component>
		<component id="system.L20" name="L20">
			
				<param name="L2_config" value="1048576,64,16,1, 4,23, 64, 1" />
			    
				
				<param name="buffer_sizes" value="16, 16, 16, 16" />
					
				<param name="clockrate" value="3500" />
				<param name="ports" value="1,1,1" />
				
				<param name="device_type" value="0" />
				<param name="vdd" value="0" />
				<stat name="read_accesses" value="100000" />
				<stat name="write_accesses" value="0" />
				<stat name="read_misses" value="0" />
				<stat name="write_misses" value="0" />
				<stat name="conflicts" value="0" />	
			    <stat name="duty_cycle" value="0.2" />
			    <stat name="coherent_read_accesses" value="400000" />
				<stat name="coherent_write_accesses" value="0" />
				<stat name="coherent_read_misses" value="400000" />
				<stat name="coherent_write_misses" value="0" />
			    <stat name="dir_duty_cycle" value="0.5" />	
		</component>
		

<component id="system.L30" name="L30">
				<param name="L3_config" value="1048576,64,16,1, 2,100, 64,1" />
				
				<param name="clockrate" value="3500" />
				<param name="ports" value="1,1,1" />
				
				<param name="device_type" value="0" />
				<param name="vdd" value="0" />
				<param name="buffer_sizes" value="16, 16, 16, 16" />
					
				<stat name="read_accesses" value="58824" />
				<stat name="write_accesses" value="27276" />
				<stat name="read_misses" value="1632" />
				<stat name="write_misses" value="183" />
				<stat name="conflicts" value="0" />	
	            <stat name="duty_cycle" value="0.35" />	
	            <param name="Merged_dir" value="1" />
				<stat name="coherent_read_accesses" value="400000" />
				<stat name="coherent_write_accesses" value="0" />
				<stat name="coherent_read_misses" value="400000" />
				<stat name="coherent_write_misses" value="0" />
			    <stat name="dir_duty_cycle" value="0.5" />
		</component>

		<component id="system.NoC0" name="noc0">
			<param name="clockrate" value="3500" />
			<param name="vdd" value="0" />
			<param name="type" value="1" />
			
			<param name="horizontal_nodes" value="8" />
			<param name="vertical_nodes" value="8" />
			<param name="has_global_link" value="1" />
			
			<param name="link_throughput" value="1" />
			<param name="link_latency" value="1" />
			
			
			<param name="input_ports" value="5" />
			<param name="output_ports" value="5" />
			<param name="virtual_channel_per_port" value="1" />
			
			<param name="flit_bits" value="256" />
			<param name="input_buffer_entries_per_vc" value="4" />
			<param name="chip_coverage" value="1" />
			
			<stat name="total_accesses" value="360000" />
			
			<stat name="duty_cycle" value="0.1" />
		</component>
		

		<component id="system.mc" name="mc">
			
			
			<param name="type" value="0" /> 
			<param name="mc_clock" value="200" /> 
			<param name="vdd" value="0" />
			<param name="peak_transfer_rate" value="3200" />
			<param name="block_size" value="64" />
			<param name="number_mcs" value="0" />
			
			<param name="memory_channels_per_mc" value="1" />
			<param name="number_ranks" value="2" />
			<param name="withPHY" value="0" />
			
			<param name="req_window_size_per_channel" value="32" />
			<param name="IO_buffer_size_per_channel" value="32" />
			<param name="databus_width" value="128" />
			<param name="addressbus_width" value="51" />
			
			<stat name="memory_accesses" value="33333" />
			<stat name="memory_reads" value="16667" />
			<stat name="memory_writes" value="16667" />
			  			
		</component>

		<component id="system.niu" name="niu">
			
			
			<param name="type" value="0" /> 
			<param name="clockrate" value="350" />
			<param name="vdd" value="0" />
			<param name="number_units" value="0" /> 
			<stat name="duty_cycle" value="1.0" /> 
			<stat name="total_load_perc" value="0.7" /> 
			  			
		</component>

		<component id="system.pcie" name="pcie">
			
			
			<param name="type" value="0" /> 
			<param name="withPHY" value="1" />
			<param name="clockrate" value="350" />
			<param name="vdd" value="0" />
			<param name="number_units" value="0" />
			<param name="num_channels" value="8" /> 
			<stat name="duty_cycle" value="1.0" /> 
			<stat name="total_load_perc" value="0.7" /> 
			  			
		</component>

		<component id="system.flashc" name="flashc">
		    <param name="number_flashcs" value="0" />
			<param name="type" value="1" /> 
			<param name="vdd" value="0" />
            <param name="withPHY" value="1" />
			<param name="peak_transfer_rate" value="200" />
			<stat name="duty_cycle" value="1.0" /> 
			<stat name="total_load_perc" value="0.7" /> 
			  			
		</component>


		</component>
</component>