 
****************************************
Report : qor
Design : systolic_array
Version: L-2016.03-SP5
Date   : Wed Dec 21 12:24:55 2022
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:         15.66
  Critical Path Slack:          11.72
  Critical Path Clk Period:     40.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          8.02
  Critical Path Slack:          19.48
  Critical Path Clk Period:     40.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_p'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          6.00
  Critical Path Slack:          33.38
  Critical Path Clk Period:     40.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               3955
  Buf/Inv Cell Count:             477
  Buf Cell Count:                  78
  Inv Cell Count:                 399
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3172
  Sequential Cell Count:          783
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    49444.684811
  Noncombinational Area: 32730.432941
  Buf/Inv Area:           3850.380741
  Total Buffer Area:          1220.53
  Total Inverter Area:        2629.85
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       81555.02
  Net YLength        :       72807.65
  -----------------------------------
  Cell Area:             82175.117752
  Design Area:           82175.117752
  Net Length        :       154362.67


  Design Rules
  -----------------------------------
  Total Number of Nets:          4264
  Nets With Violations:           231
  Max Trans Violations:           231
  Max Cap Violations:               0
  -----------------------------------


  Hostname: c01n10

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                8.57
  -----------------------------------------
  Overall Compile Time:               23.84
  Overall Compile Wall Clock Time:    24.59

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
