

================================================================
== Vivado HLS Report for 'leds_controller'
================================================================
* Date:           Thu May 27 15:55:05 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        final_project_hls_leds_controller
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.46|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|    6|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    255|    137|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      1|    191|    145|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     54|
|Register         |        -|      -|    115|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      1|    561|    336|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      1|      1|      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |leds_controller_mbkb_U0  |leds_controller_mbkb  |        0|      1|  191|  145|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      1|  191|  145|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+-----+----+------------+------------+
    |   Variable Name   | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+-----+----+------------+------------+
    |neg_mul_fu_136_p2  |     -    |      0|  125|  45|           1|          40|
    |neg_ti_fu_165_p2   |     -    |      0|   65|  25|           1|          20|
    |tmp_1_tr_fu_99_p2  |     -    |      0|   65|  25|          20|          20|
    |p_s_fu_188_p3      |  select  |      0|    0|   2|           1|           1|
    |tmp_2_fu_171_p3    |  select  |      0|    0|  20|           1|          20|
    |tmp_6_fu_158_p3    |  select  |      0|    0|  20|           1|          20|
    +-------------------+----------+-------+-----+----+------------+------------+
    |Total              |          |      0|  255| 137|          25|         121|
    +-------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  45|          8|    1|          8|
    |out_V_V_blk_n  |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  54|         10|    2|         10|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   7|   0|    7|          0|
    |neg_ti_reg_232    |  20|   0|   20|          0|
    |tmp_1_tr_reg_201  |  20|   0|   20|          0|
    |tmp_3_reg_217     |  40|   0|   40|          0|
    |tmp_5_reg_227     |  20|   0|   20|          0|
    |tmp_7_reg_206     |   1|   0|    1|          0|
    |tmp_9_reg_222     |   7|   0|    7|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 115|   0|  115|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+----------------+-----+-----+--------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_none | leds_controller | return value |
|ap_rst          |  in |    1| ap_ctrl_none | leds_controller | return value |
|out_V_V_din     | out |    7|    ap_fifo   |     out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|    ap_fifo   |     out_V_V     |    pointer   |
|out_V_V_write   | out |    1|    ap_fifo   |     out_V_V     |    pointer   |
|x               |  in |   16|    ap_none   |        x        |    scalar    |
|col_V           |  in |    4|    ap_none   |      col_V      |    scalar    |
+----------------+-----+-----+--------------+-----------------+--------------+

