
016Task2_ADC_USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010bd0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e0  08010da0  08010da0  00011da0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011680  08011680  000131e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011680  08011680  00012680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011688  08011688  000131e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011688  08011688  00012688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801168c  0801168c  0001268c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  08011690  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000148ac  200001e0  08011870  000131e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20014a8c  08011870  00013a8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000131e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001eaf4  00000000  00000000  00013210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f00  00000000  00000000  00031d04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a78  00000000  00000000  00036c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000145c  00000000  00000000  00038680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029e73  00000000  00000000  00039adc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002456a  00000000  00000000  0006394f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0457  00000000  00000000  00087eb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00178310  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008394  00000000  00000000  00178354  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000df  00000000  00000000  001806e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010d88 	.word	0x08010d88

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08010d88 	.word	0x08010d88

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	2001313c 	.word	0x2001313c
	...

080002b0 <memchr>:
 80002b0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002b4:	2a10      	cmp	r2, #16
 80002b6:	db2b      	blt.n	8000310 <memchr+0x60>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	d008      	beq.n	80002d0 <memchr+0x20>
 80002be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c2:	3a01      	subs	r2, #1
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d02d      	beq.n	8000324 <memchr+0x74>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	b342      	cbz	r2, 8000320 <memchr+0x70>
 80002ce:	d1f6      	bne.n	80002be <memchr+0xe>
 80002d0:	b4f0      	push	{r4, r5, r6, r7}
 80002d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002da:	f022 0407 	bic.w	r4, r2, #7
 80002de:	f07f 0700 	mvns.w	r7, #0
 80002e2:	2300      	movs	r3, #0
 80002e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002e8:	3c08      	subs	r4, #8
 80002ea:	ea85 0501 	eor.w	r5, r5, r1
 80002ee:	ea86 0601 	eor.w	r6, r6, r1
 80002f2:	fa85 f547 	uadd8	r5, r5, r7
 80002f6:	faa3 f587 	sel	r5, r3, r7
 80002fa:	fa86 f647 	uadd8	r6, r6, r7
 80002fe:	faa5 f687 	sel	r6, r5, r7
 8000302:	b98e      	cbnz	r6, 8000328 <memchr+0x78>
 8000304:	d1ee      	bne.n	80002e4 <memchr+0x34>
 8000306:	bcf0      	pop	{r4, r5, r6, r7}
 8000308:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800030c:	f002 0207 	and.w	r2, r2, #7
 8000310:	b132      	cbz	r2, 8000320 <memchr+0x70>
 8000312:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000316:	3a01      	subs	r2, #1
 8000318:	ea83 0301 	eor.w	r3, r3, r1
 800031c:	b113      	cbz	r3, 8000324 <memchr+0x74>
 800031e:	d1f8      	bne.n	8000312 <memchr+0x62>
 8000320:	2000      	movs	r0, #0
 8000322:	4770      	bx	lr
 8000324:	3801      	subs	r0, #1
 8000326:	4770      	bx	lr
 8000328:	2d00      	cmp	r5, #0
 800032a:	bf06      	itte	eq
 800032c:	4635      	moveq	r5, r6
 800032e:	3803      	subeq	r0, #3
 8000330:	3807      	subne	r0, #7
 8000332:	f015 0f01 	tst.w	r5, #1
 8000336:	d107      	bne.n	8000348 <memchr+0x98>
 8000338:	3001      	adds	r0, #1
 800033a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800033e:	bf02      	ittt	eq
 8000340:	3001      	addeq	r0, #1
 8000342:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000346:	3001      	addeq	r0, #1
 8000348:	bcf0      	pop	{r4, r5, r6, r7}
 800034a:	3801      	subs	r0, #1
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop

08000350 <strlen>:
 8000350:	4603      	mov	r3, r0
 8000352:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000356:	2a00      	cmp	r2, #0
 8000358:	d1fb      	bne.n	8000352 <strlen+0x2>
 800035a:	1a18      	subs	r0, r3, r0
 800035c:	3801      	subs	r0, #1
 800035e:	4770      	bx	lr

08000360 <__aeabi_drsub>:
 8000360:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000364:	e002      	b.n	800036c <__adddf3>
 8000366:	bf00      	nop

08000368 <__aeabi_dsub>:
 8000368:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800036c <__adddf3>:
 800036c:	b530      	push	{r4, r5, lr}
 800036e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000372:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000376:	ea94 0f05 	teq	r4, r5
 800037a:	bf08      	it	eq
 800037c:	ea90 0f02 	teqeq	r0, r2
 8000380:	bf1f      	itttt	ne
 8000382:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000386:	ea55 0c02 	orrsne.w	ip, r5, r2
 800038a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800038e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000392:	f000 80e2 	beq.w	800055a <__adddf3+0x1ee>
 8000396:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800039a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800039e:	bfb8      	it	lt
 80003a0:	426d      	neglt	r5, r5
 80003a2:	dd0c      	ble.n	80003be <__adddf3+0x52>
 80003a4:	442c      	add	r4, r5
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	ea82 0000 	eor.w	r0, r2, r0
 80003b2:	ea83 0101 	eor.w	r1, r3, r1
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	2d36      	cmp	r5, #54	@ 0x36
 80003c0:	bf88      	it	hi
 80003c2:	bd30      	pophi	{r4, r5, pc}
 80003c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003d4:	d002      	beq.n	80003dc <__adddf3+0x70>
 80003d6:	4240      	negs	r0, r0
 80003d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003e8:	d002      	beq.n	80003f0 <__adddf3+0x84>
 80003ea:	4252      	negs	r2, r2
 80003ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003f0:	ea94 0f05 	teq	r4, r5
 80003f4:	f000 80a7 	beq.w	8000546 <__adddf3+0x1da>
 80003f8:	f1a4 0401 	sub.w	r4, r4, #1
 80003fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000400:	db0d      	blt.n	800041e <__adddf3+0xb2>
 8000402:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000406:	fa22 f205 	lsr.w	r2, r2, r5
 800040a:	1880      	adds	r0, r0, r2
 800040c:	f141 0100 	adc.w	r1, r1, #0
 8000410:	fa03 f20e 	lsl.w	r2, r3, lr
 8000414:	1880      	adds	r0, r0, r2
 8000416:	fa43 f305 	asr.w	r3, r3, r5
 800041a:	4159      	adcs	r1, r3
 800041c:	e00e      	b.n	800043c <__adddf3+0xd0>
 800041e:	f1a5 0520 	sub.w	r5, r5, #32
 8000422:	f10e 0e20 	add.w	lr, lr, #32
 8000426:	2a01      	cmp	r2, #1
 8000428:	fa03 fc0e 	lsl.w	ip, r3, lr
 800042c:	bf28      	it	cs
 800042e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000432:	fa43 f305 	asr.w	r3, r3, r5
 8000436:	18c0      	adds	r0, r0, r3
 8000438:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800043c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000440:	d507      	bpl.n	8000452 <__adddf3+0xe6>
 8000442:	f04f 0e00 	mov.w	lr, #0
 8000446:	f1dc 0c00 	rsbs	ip, ip, #0
 800044a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800044e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000452:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000456:	d31b      	bcc.n	8000490 <__adddf3+0x124>
 8000458:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800045c:	d30c      	bcc.n	8000478 <__adddf3+0x10c>
 800045e:	0849      	lsrs	r1, r1, #1
 8000460:	ea5f 0030 	movs.w	r0, r0, rrx
 8000464:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000468:	f104 0401 	add.w	r4, r4, #1
 800046c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000470:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000474:	f080 809a 	bcs.w	80005ac <__adddf3+0x240>
 8000478:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800047c:	bf08      	it	eq
 800047e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000482:	f150 0000 	adcs.w	r0, r0, #0
 8000486:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800048a:	ea41 0105 	orr.w	r1, r1, r5
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000494:	4140      	adcs	r0, r0
 8000496:	eb41 0101 	adc.w	r1, r1, r1
 800049a:	3c01      	subs	r4, #1
 800049c:	bf28      	it	cs
 800049e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004a2:	d2e9      	bcs.n	8000478 <__adddf3+0x10c>
 80004a4:	f091 0f00 	teq	r1, #0
 80004a8:	bf04      	itt	eq
 80004aa:	4601      	moveq	r1, r0
 80004ac:	2000      	moveq	r0, #0
 80004ae:	fab1 f381 	clz	r3, r1
 80004b2:	bf08      	it	eq
 80004b4:	3320      	addeq	r3, #32
 80004b6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ba:	f1b3 0220 	subs.w	r2, r3, #32
 80004be:	da0c      	bge.n	80004da <__adddf3+0x16e>
 80004c0:	320c      	adds	r2, #12
 80004c2:	dd08      	ble.n	80004d6 <__adddf3+0x16a>
 80004c4:	f102 0c14 	add.w	ip, r2, #20
 80004c8:	f1c2 020c 	rsb	r2, r2, #12
 80004cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004d0:	fa21 f102 	lsr.w	r1, r1, r2
 80004d4:	e00c      	b.n	80004f0 <__adddf3+0x184>
 80004d6:	f102 0214 	add.w	r2, r2, #20
 80004da:	bfd8      	it	le
 80004dc:	f1c2 0c20 	rsble	ip, r2, #32
 80004e0:	fa01 f102 	lsl.w	r1, r1, r2
 80004e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004e8:	bfdc      	itt	le
 80004ea:	ea41 010c 	orrle.w	r1, r1, ip
 80004ee:	4090      	lslle	r0, r2
 80004f0:	1ae4      	subs	r4, r4, r3
 80004f2:	bfa2      	ittt	ge
 80004f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004f8:	4329      	orrge	r1, r5
 80004fa:	bd30      	popge	{r4, r5, pc}
 80004fc:	ea6f 0404 	mvn.w	r4, r4
 8000500:	3c1f      	subs	r4, #31
 8000502:	da1c      	bge.n	800053e <__adddf3+0x1d2>
 8000504:	340c      	adds	r4, #12
 8000506:	dc0e      	bgt.n	8000526 <__adddf3+0x1ba>
 8000508:	f104 0414 	add.w	r4, r4, #20
 800050c:	f1c4 0220 	rsb	r2, r4, #32
 8000510:	fa20 f004 	lsr.w	r0, r0, r4
 8000514:	fa01 f302 	lsl.w	r3, r1, r2
 8000518:	ea40 0003 	orr.w	r0, r0, r3
 800051c:	fa21 f304 	lsr.w	r3, r1, r4
 8000520:	ea45 0103 	orr.w	r1, r5, r3
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f1c4 040c 	rsb	r4, r4, #12
 800052a:	f1c4 0220 	rsb	r2, r4, #32
 800052e:	fa20 f002 	lsr.w	r0, r0, r2
 8000532:	fa01 f304 	lsl.w	r3, r1, r4
 8000536:	ea40 0003 	orr.w	r0, r0, r3
 800053a:	4629      	mov	r1, r5
 800053c:	bd30      	pop	{r4, r5, pc}
 800053e:	fa21 f004 	lsr.w	r0, r1, r4
 8000542:	4629      	mov	r1, r5
 8000544:	bd30      	pop	{r4, r5, pc}
 8000546:	f094 0f00 	teq	r4, #0
 800054a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800054e:	bf06      	itte	eq
 8000550:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000554:	3401      	addeq	r4, #1
 8000556:	3d01      	subne	r5, #1
 8000558:	e74e      	b.n	80003f8 <__adddf3+0x8c>
 800055a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800055e:	bf18      	it	ne
 8000560:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000564:	d029      	beq.n	80005ba <__adddf3+0x24e>
 8000566:	ea94 0f05 	teq	r4, r5
 800056a:	bf08      	it	eq
 800056c:	ea90 0f02 	teqeq	r0, r2
 8000570:	d005      	beq.n	800057e <__adddf3+0x212>
 8000572:	ea54 0c00 	orrs.w	ip, r4, r0
 8000576:	bf04      	itt	eq
 8000578:	4619      	moveq	r1, r3
 800057a:	4610      	moveq	r0, r2
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	ea91 0f03 	teq	r1, r3
 8000582:	bf1e      	ittt	ne
 8000584:	2100      	movne	r1, #0
 8000586:	2000      	movne	r0, #0
 8000588:	bd30      	popne	{r4, r5, pc}
 800058a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800058e:	d105      	bne.n	800059c <__adddf3+0x230>
 8000590:	0040      	lsls	r0, r0, #1
 8000592:	4149      	adcs	r1, r1
 8000594:	bf28      	it	cs
 8000596:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005a0:	bf3c      	itt	cc
 80005a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005a6:	bd30      	popcc	{r4, r5, pc}
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005b4:	f04f 0000 	mov.w	r0, #0
 80005b8:	bd30      	pop	{r4, r5, pc}
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf1a      	itte	ne
 80005c0:	4619      	movne	r1, r3
 80005c2:	4610      	movne	r0, r2
 80005c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005c8:	bf1c      	itt	ne
 80005ca:	460b      	movne	r3, r1
 80005cc:	4602      	movne	r2, r0
 80005ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005d2:	bf06      	itte	eq
 80005d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005d8:	ea91 0f03 	teqeq	r1, r3
 80005dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	bf00      	nop

080005e4 <__aeabi_ui2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005f8:	f04f 0500 	mov.w	r5, #0
 80005fc:	f04f 0100 	mov.w	r1, #0
 8000600:	e750      	b.n	80004a4 <__adddf3+0x138>
 8000602:	bf00      	nop

08000604 <__aeabi_i2d>:
 8000604:	f090 0f00 	teq	r0, #0
 8000608:	bf04      	itt	eq
 800060a:	2100      	moveq	r1, #0
 800060c:	4770      	bxeq	lr
 800060e:	b530      	push	{r4, r5, lr}
 8000610:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000614:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000618:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800061c:	bf48      	it	mi
 800061e:	4240      	negmi	r0, r0
 8000620:	f04f 0100 	mov.w	r1, #0
 8000624:	e73e      	b.n	80004a4 <__adddf3+0x138>
 8000626:	bf00      	nop

08000628 <__aeabi_f2d>:
 8000628:	0042      	lsls	r2, r0, #1
 800062a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800062e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000632:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000636:	bf1f      	itttt	ne
 8000638:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800063c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000640:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000644:	4770      	bxne	lr
 8000646:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800064a:	bf08      	it	eq
 800064c:	4770      	bxeq	lr
 800064e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000652:	bf04      	itt	eq
 8000654:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000658:	4770      	bxeq	lr
 800065a:	b530      	push	{r4, r5, lr}
 800065c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000660:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000664:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000668:	e71c      	b.n	80004a4 <__adddf3+0x138>
 800066a:	bf00      	nop

0800066c <__aeabi_ul2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	e00a      	b.n	8000692 <__aeabi_l2d+0x16>

0800067c <__aeabi_l2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800068a:	d502      	bpl.n	8000692 <__aeabi_l2d+0x16>
 800068c:	4240      	negs	r0, r0
 800068e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000692:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000696:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800069a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800069e:	f43f aed8 	beq.w	8000452 <__adddf3+0xe6>
 80006a2:	f04f 0203 	mov.w	r2, #3
 80006a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006aa:	bf18      	it	ne
 80006ac:	3203      	addne	r2, #3
 80006ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006b2:	bf18      	it	ne
 80006b4:	3203      	addne	r2, #3
 80006b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ba:	f1c2 0320 	rsb	r3, r2, #32
 80006be:	fa00 fc03 	lsl.w	ip, r0, r3
 80006c2:	fa20 f002 	lsr.w	r0, r0, r2
 80006c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ca:	ea40 000e 	orr.w	r0, r0, lr
 80006ce:	fa21 f102 	lsr.w	r1, r1, r2
 80006d2:	4414      	add	r4, r2
 80006d4:	e6bd      	b.n	8000452 <__adddf3+0xe6>
 80006d6:	bf00      	nop

080006d8 <__aeabi_dmul>:
 80006d8:	b570      	push	{r4, r5, r6, lr}
 80006da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006e6:	bf1d      	ittte	ne
 80006e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006ec:	ea94 0f0c 	teqne	r4, ip
 80006f0:	ea95 0f0c 	teqne	r5, ip
 80006f4:	f000 f8de 	bleq	80008b4 <__aeabi_dmul+0x1dc>
 80006f8:	442c      	add	r4, r5
 80006fa:	ea81 0603 	eor.w	r6, r1, r3
 80006fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000702:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000706:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800070a:	bf18      	it	ne
 800070c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000710:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000714:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000718:	d038      	beq.n	800078c <__aeabi_dmul+0xb4>
 800071a:	fba0 ce02 	umull	ip, lr, r0, r2
 800071e:	f04f 0500 	mov.w	r5, #0
 8000722:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000726:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800072a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800072e:	f04f 0600 	mov.w	r6, #0
 8000732:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000736:	f09c 0f00 	teq	ip, #0
 800073a:	bf18      	it	ne
 800073c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000740:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000744:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000748:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800074c:	d204      	bcs.n	8000758 <__aeabi_dmul+0x80>
 800074e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000752:	416d      	adcs	r5, r5
 8000754:	eb46 0606 	adc.w	r6, r6, r6
 8000758:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800075c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000760:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000764:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000768:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800076c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000770:	bf88      	it	hi
 8000772:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000776:	d81e      	bhi.n	80007b6 <__aeabi_dmul+0xde>
 8000778:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800077c:	bf08      	it	eq
 800077e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000782:	f150 0000 	adcs.w	r0, r0, #0
 8000786:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000790:	ea46 0101 	orr.w	r1, r6, r1
 8000794:	ea40 0002 	orr.w	r0, r0, r2
 8000798:	ea81 0103 	eor.w	r1, r1, r3
 800079c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007a0:	bfc2      	ittt	gt
 80007a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007aa:	bd70      	popgt	{r4, r5, r6, pc}
 80007ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007b0:	f04f 0e00 	mov.w	lr, #0
 80007b4:	3c01      	subs	r4, #1
 80007b6:	f300 80ab 	bgt.w	8000910 <__aeabi_dmul+0x238>
 80007ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007be:	bfde      	ittt	le
 80007c0:	2000      	movle	r0, #0
 80007c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007c6:	bd70      	pople	{r4, r5, r6, pc}
 80007c8:	f1c4 0400 	rsb	r4, r4, #0
 80007cc:	3c20      	subs	r4, #32
 80007ce:	da35      	bge.n	800083c <__aeabi_dmul+0x164>
 80007d0:	340c      	adds	r4, #12
 80007d2:	dc1b      	bgt.n	800080c <__aeabi_dmul+0x134>
 80007d4:	f104 0414 	add.w	r4, r4, #20
 80007d8:	f1c4 0520 	rsb	r5, r4, #32
 80007dc:	fa00 f305 	lsl.w	r3, r0, r5
 80007e0:	fa20 f004 	lsr.w	r0, r0, r4
 80007e4:	fa01 f205 	lsl.w	r2, r1, r5
 80007e8:	ea40 0002 	orr.w	r0, r0, r2
 80007ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80007f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007f8:	fa21 f604 	lsr.w	r6, r1, r4
 80007fc:	eb42 0106 	adc.w	r1, r2, r6
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f1c4 040c 	rsb	r4, r4, #12
 8000810:	f1c4 0520 	rsb	r5, r4, #32
 8000814:	fa00 f304 	lsl.w	r3, r0, r4
 8000818:	fa20 f005 	lsr.w	r0, r0, r5
 800081c:	fa01 f204 	lsl.w	r2, r1, r4
 8000820:	ea40 0002 	orr.w	r0, r0, r2
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800082c:	f141 0100 	adc.w	r1, r1, #0
 8000830:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000834:	bf08      	it	eq
 8000836:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800083a:	bd70      	pop	{r4, r5, r6, pc}
 800083c:	f1c4 0520 	rsb	r5, r4, #32
 8000840:	fa00 f205 	lsl.w	r2, r0, r5
 8000844:	ea4e 0e02 	orr.w	lr, lr, r2
 8000848:	fa20 f304 	lsr.w	r3, r0, r4
 800084c:	fa01 f205 	lsl.w	r2, r1, r5
 8000850:	ea43 0302 	orr.w	r3, r3, r2
 8000854:	fa21 f004 	lsr.w	r0, r1, r4
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800085c:	fa21 f204 	lsr.w	r2, r1, r4
 8000860:	ea20 0002 	bic.w	r0, r0, r2
 8000864:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000868:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800086c:	bf08      	it	eq
 800086e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f094 0f00 	teq	r4, #0
 8000878:	d10f      	bne.n	800089a <__aeabi_dmul+0x1c2>
 800087a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800087e:	0040      	lsls	r0, r0, #1
 8000880:	eb41 0101 	adc.w	r1, r1, r1
 8000884:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000888:	bf08      	it	eq
 800088a:	3c01      	subeq	r4, #1
 800088c:	d0f7      	beq.n	800087e <__aeabi_dmul+0x1a6>
 800088e:	ea41 0106 	orr.w	r1, r1, r6
 8000892:	f095 0f00 	teq	r5, #0
 8000896:	bf18      	it	ne
 8000898:	4770      	bxne	lr
 800089a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800089e:	0052      	lsls	r2, r2, #1
 80008a0:	eb43 0303 	adc.w	r3, r3, r3
 80008a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008a8:	bf08      	it	eq
 80008aa:	3d01      	subeq	r5, #1
 80008ac:	d0f7      	beq.n	800089e <__aeabi_dmul+0x1c6>
 80008ae:	ea43 0306 	orr.w	r3, r3, r6
 80008b2:	4770      	bx	lr
 80008b4:	ea94 0f0c 	teq	r4, ip
 80008b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008bc:	bf18      	it	ne
 80008be:	ea95 0f0c 	teqne	r5, ip
 80008c2:	d00c      	beq.n	80008de <__aeabi_dmul+0x206>
 80008c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008c8:	bf18      	it	ne
 80008ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ce:	d1d1      	bne.n	8000874 <__aeabi_dmul+0x19c>
 80008d0:	ea81 0103 	eor.w	r1, r1, r3
 80008d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008d8:	f04f 0000 	mov.w	r0, #0
 80008dc:	bd70      	pop	{r4, r5, r6, pc}
 80008de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e2:	bf06      	itte	eq
 80008e4:	4610      	moveq	r0, r2
 80008e6:	4619      	moveq	r1, r3
 80008e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ec:	d019      	beq.n	8000922 <__aeabi_dmul+0x24a>
 80008ee:	ea94 0f0c 	teq	r4, ip
 80008f2:	d102      	bne.n	80008fa <__aeabi_dmul+0x222>
 80008f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008f8:	d113      	bne.n	8000922 <__aeabi_dmul+0x24a>
 80008fa:	ea95 0f0c 	teq	r5, ip
 80008fe:	d105      	bne.n	800090c <__aeabi_dmul+0x234>
 8000900:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000904:	bf1c      	itt	ne
 8000906:	4610      	movne	r0, r2
 8000908:	4619      	movne	r1, r3
 800090a:	d10a      	bne.n	8000922 <__aeabi_dmul+0x24a>
 800090c:	ea81 0103 	eor.w	r1, r1, r3
 8000910:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000914:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000918:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	bd70      	pop	{r4, r5, r6, pc}
 8000922:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000926:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800092a:	bd70      	pop	{r4, r5, r6, pc}

0800092c <__aeabi_ddiv>:
 800092c:	b570      	push	{r4, r5, r6, lr}
 800092e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000932:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000936:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800093a:	bf1d      	ittte	ne
 800093c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000940:	ea94 0f0c 	teqne	r4, ip
 8000944:	ea95 0f0c 	teqne	r5, ip
 8000948:	f000 f8a7 	bleq	8000a9a <__aeabi_ddiv+0x16e>
 800094c:	eba4 0405 	sub.w	r4, r4, r5
 8000950:	ea81 0e03 	eor.w	lr, r1, r3
 8000954:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000958:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800095c:	f000 8088 	beq.w	8000a70 <__aeabi_ddiv+0x144>
 8000960:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000964:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000968:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800096c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000970:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000974:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000978:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800097c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000980:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000984:	429d      	cmp	r5, r3
 8000986:	bf08      	it	eq
 8000988:	4296      	cmpeq	r6, r2
 800098a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800098e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000992:	d202      	bcs.n	800099a <__aeabi_ddiv+0x6e>
 8000994:	085b      	lsrs	r3, r3, #1
 8000996:	ea4f 0232 	mov.w	r2, r2, rrx
 800099a:	1ab6      	subs	r6, r6, r2
 800099c:	eb65 0503 	sbc.w	r5, r5, r3
 80009a0:	085b      	lsrs	r3, r3, #1
 80009a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80009b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009b6:	bf22      	ittt	cs
 80009b8:	1ab6      	subcs	r6, r6, r2
 80009ba:	4675      	movcs	r5, lr
 80009bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009c0:	085b      	lsrs	r3, r3, #1
 80009c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ce:	bf22      	ittt	cs
 80009d0:	1ab6      	subcs	r6, r6, r2
 80009d2:	4675      	movcs	r5, lr
 80009d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009d8:	085b      	lsrs	r3, r3, #1
 80009da:	ea4f 0232 	mov.w	r2, r2, rrx
 80009de:	ebb6 0e02 	subs.w	lr, r6, r2
 80009e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009e6:	bf22      	ittt	cs
 80009e8:	1ab6      	subcs	r6, r6, r2
 80009ea:	4675      	movcs	r5, lr
 80009ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009f0:	085b      	lsrs	r3, r3, #1
 80009f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fe:	bf22      	ittt	cs
 8000a00:	1ab6      	subcs	r6, r6, r2
 8000a02:	4675      	movcs	r5, lr
 8000a04:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a08:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a0c:	d018      	beq.n	8000a40 <__aeabi_ddiv+0x114>
 8000a0e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a12:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a16:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a1e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a22:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a26:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a2a:	d1c0      	bne.n	80009ae <__aeabi_ddiv+0x82>
 8000a2c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a30:	d10b      	bne.n	8000a4a <__aeabi_ddiv+0x11e>
 8000a32:	ea41 0100 	orr.w	r1, r1, r0
 8000a36:	f04f 0000 	mov.w	r0, #0
 8000a3a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a3e:	e7b6      	b.n	80009ae <__aeabi_ddiv+0x82>
 8000a40:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a44:	bf04      	itt	eq
 8000a46:	4301      	orreq	r1, r0
 8000a48:	2000      	moveq	r0, #0
 8000a4a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a4e:	bf88      	it	hi
 8000a50:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a54:	f63f aeaf 	bhi.w	80007b6 <__aeabi_dmul+0xde>
 8000a58:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a5c:	bf04      	itt	eq
 8000a5e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a66:	f150 0000 	adcs.w	r0, r0, #0
 8000a6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a6e:	bd70      	pop	{r4, r5, r6, pc}
 8000a70:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a74:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a78:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a7c:	bfc2      	ittt	gt
 8000a7e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a86:	bd70      	popgt	{r4, r5, r6, pc}
 8000a88:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a8c:	f04f 0e00 	mov.w	lr, #0
 8000a90:	3c01      	subs	r4, #1
 8000a92:	e690      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a94:	ea45 0e06 	orr.w	lr, r5, r6
 8000a98:	e68d      	b.n	80007b6 <__aeabi_dmul+0xde>
 8000a9a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a9e:	ea94 0f0c 	teq	r4, ip
 8000aa2:	bf08      	it	eq
 8000aa4:	ea95 0f0c 	teqeq	r5, ip
 8000aa8:	f43f af3b 	beq.w	8000922 <__aeabi_dmul+0x24a>
 8000aac:	ea94 0f0c 	teq	r4, ip
 8000ab0:	d10a      	bne.n	8000ac8 <__aeabi_ddiv+0x19c>
 8000ab2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ab6:	f47f af34 	bne.w	8000922 <__aeabi_dmul+0x24a>
 8000aba:	ea95 0f0c 	teq	r5, ip
 8000abe:	f47f af25 	bne.w	800090c <__aeabi_dmul+0x234>
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	e72c      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000ac8:	ea95 0f0c 	teq	r5, ip
 8000acc:	d106      	bne.n	8000adc <__aeabi_ddiv+0x1b0>
 8000ace:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ad2:	f43f aefd 	beq.w	80008d0 <__aeabi_dmul+0x1f8>
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	e722      	b.n	8000922 <__aeabi_dmul+0x24a>
 8000adc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ae0:	bf18      	it	ne
 8000ae2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ae6:	f47f aec5 	bne.w	8000874 <__aeabi_dmul+0x19c>
 8000aea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000aee:	f47f af0d 	bne.w	800090c <__aeabi_dmul+0x234>
 8000af2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000af6:	f47f aeeb 	bne.w	80008d0 <__aeabi_dmul+0x1f8>
 8000afa:	e712      	b.n	8000922 <__aeabi_dmul+0x24a>

08000afc <__gedf2>:
 8000afc:	f04f 3cff 	mov.w	ip, #4294967295
 8000b00:	e006      	b.n	8000b10 <__cmpdf2+0x4>
 8000b02:	bf00      	nop

08000b04 <__ledf2>:
 8000b04:	f04f 0c01 	mov.w	ip, #1
 8000b08:	e002      	b.n	8000b10 <__cmpdf2+0x4>
 8000b0a:	bf00      	nop

08000b0c <__cmpdf2>:
 8000b0c:	f04f 0c01 	mov.w	ip, #1
 8000b10:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b14:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b26:	d01b      	beq.n	8000b60 <__cmpdf2+0x54>
 8000b28:	b001      	add	sp, #4
 8000b2a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b2e:	bf0c      	ite	eq
 8000b30:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b34:	ea91 0f03 	teqne	r1, r3
 8000b38:	bf02      	ittt	eq
 8000b3a:	ea90 0f02 	teqeq	r0, r2
 8000b3e:	2000      	moveq	r0, #0
 8000b40:	4770      	bxeq	lr
 8000b42:	f110 0f00 	cmn.w	r0, #0
 8000b46:	ea91 0f03 	teq	r1, r3
 8000b4a:	bf58      	it	pl
 8000b4c:	4299      	cmppl	r1, r3
 8000b4e:	bf08      	it	eq
 8000b50:	4290      	cmpeq	r0, r2
 8000b52:	bf2c      	ite	cs
 8000b54:	17d8      	asrcs	r0, r3, #31
 8000b56:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b5a:	f040 0001 	orr.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d102      	bne.n	8000b70 <__cmpdf2+0x64>
 8000b6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6e:	d107      	bne.n	8000b80 <__cmpdf2+0x74>
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b78:	d1d6      	bne.n	8000b28 <__cmpdf2+0x1c>
 8000b7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7e:	d0d3      	beq.n	8000b28 <__cmpdf2+0x1c>
 8000b80:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdrcmple>:
 8000b88:	4684      	mov	ip, r0
 8000b8a:	4610      	mov	r0, r2
 8000b8c:	4662      	mov	r2, ip
 8000b8e:	468c      	mov	ip, r1
 8000b90:	4619      	mov	r1, r3
 8000b92:	4663      	mov	r3, ip
 8000b94:	e000      	b.n	8000b98 <__aeabi_cdcmpeq>
 8000b96:	bf00      	nop

08000b98 <__aeabi_cdcmpeq>:
 8000b98:	b501      	push	{r0, lr}
 8000b9a:	f7ff ffb7 	bl	8000b0c <__cmpdf2>
 8000b9e:	2800      	cmp	r0, #0
 8000ba0:	bf48      	it	mi
 8000ba2:	f110 0f00 	cmnmi.w	r0, #0
 8000ba6:	bd01      	pop	{r0, pc}

08000ba8 <__aeabi_dcmpeq>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff fff4 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bb0:	bf0c      	ite	eq
 8000bb2:	2001      	moveq	r0, #1
 8000bb4:	2000      	movne	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmplt>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffea 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bc4:	bf34      	ite	cc
 8000bc6:	2001      	movcc	r0, #1
 8000bc8:	2000      	movcs	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmple>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffe0 	bl	8000b98 <__aeabi_cdcmpeq>
 8000bd8:	bf94      	ite	ls
 8000bda:	2001      	movls	r0, #1
 8000bdc:	2000      	movhi	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpge>:
 8000be4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be8:	f7ff ffce 	bl	8000b88 <__aeabi_cdrcmple>
 8000bec:	bf94      	ite	ls
 8000bee:	2001      	movls	r0, #1
 8000bf0:	2000      	movhi	r0, #0
 8000bf2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_dcmpgt>:
 8000bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bfc:	f7ff ffc4 	bl	8000b88 <__aeabi_cdrcmple>
 8000c00:	bf34      	ite	cc
 8000c02:	2001      	movcc	r0, #1
 8000c04:	2000      	movcs	r0, #0
 8000c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0a:	bf00      	nop

08000c0c <__aeabi_dcmpun>:
 8000c0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x10>
 8000c16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c1a:	d10a      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c24:	d102      	bne.n	8000c2c <__aeabi_dcmpun+0x20>
 8000c26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_dcmpun+0x26>
 8000c2c:	f04f 0000 	mov.w	r0, #0
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0001 	mov.w	r0, #1
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2iz>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c40:	d215      	bcs.n	8000c6e <__aeabi_d2iz+0x36>
 8000c42:	d511      	bpl.n	8000c68 <__aeabi_d2iz+0x30>
 8000c44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c4c:	d912      	bls.n	8000c74 <__aeabi_d2iz+0x3c>
 8000c4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c62:	bf18      	it	ne
 8000c64:	4240      	negne	r0, r0
 8000c66:	4770      	bx	lr
 8000c68:	f04f 0000 	mov.w	r0, #0
 8000c6c:	4770      	bx	lr
 8000c6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c72:	d105      	bne.n	8000c80 <__aeabi_d2iz+0x48>
 8000c74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	bf08      	it	eq
 8000c7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c7e:	4770      	bx	lr
 8000c80:	f04f 0000 	mov.w	r0, #0
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2uiz>:
 8000c88:	004a      	lsls	r2, r1, #1
 8000c8a:	d211      	bcs.n	8000cb0 <__aeabi_d2uiz+0x28>
 8000c8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c90:	d211      	bcs.n	8000cb6 <__aeabi_d2uiz+0x2e>
 8000c92:	d50d      	bpl.n	8000cb0 <__aeabi_d2uiz+0x28>
 8000c94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c9c:	d40e      	bmi.n	8000cbc <__aeabi_d2uiz+0x34>
 8000c9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ca2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ca6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000caa:	fa23 f002 	lsr.w	r0, r3, r2
 8000cae:	4770      	bx	lr
 8000cb0:	f04f 0000 	mov.w	r0, #0
 8000cb4:	4770      	bx	lr
 8000cb6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cba:	d102      	bne.n	8000cc2 <__aeabi_d2uiz+0x3a>
 8000cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc0:	4770      	bx	lr
 8000cc2:	f04f 0000 	mov.w	r0, #0
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2f>:
 8000cc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ccc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000cd0:	bf24      	itt	cs
 8000cd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000cd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000cda:	d90d      	bls.n	8000cf8 <__aeabi_d2f+0x30>
 8000cdc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ce0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ce4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ce8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000cec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cf0:	bf08      	it	eq
 8000cf2:	f020 0001 	biceq.w	r0, r0, #1
 8000cf6:	4770      	bx	lr
 8000cf8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000cfc:	d121      	bne.n	8000d42 <__aeabi_d2f+0x7a>
 8000cfe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000d02:	bfbc      	itt	lt
 8000d04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000d08:	4770      	bxlt	lr
 8000d0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000d0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d12:	f1c2 0218 	rsb	r2, r2, #24
 8000d16:	f1c2 0c20 	rsb	ip, r2, #32
 8000d1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d22:	bf18      	it	ne
 8000d24:	f040 0001 	orrne.w	r0, r0, #1
 8000d28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d34:	ea40 000c 	orr.w	r0, r0, ip
 8000d38:	fa23 f302 	lsr.w	r3, r3, r2
 8000d3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d40:	e7cc      	b.n	8000cdc <__aeabi_d2f+0x14>
 8000d42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d46:	d107      	bne.n	8000d58 <__aeabi_d2f+0x90>
 8000d48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d56:	4770      	bxne	lr
 8000d58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop

08000d68 <__aeabi_uldivmod>:
 8000d68:	b953      	cbnz	r3, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6a:	b94a      	cbnz	r2, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6c:	2900      	cmp	r1, #0
 8000d6e:	bf08      	it	eq
 8000d70:	2800      	cmpeq	r0, #0
 8000d72:	bf1c      	itt	ne
 8000d74:	f04f 31ff 	movne.w	r1, #4294967295
 8000d78:	f04f 30ff 	movne.w	r0, #4294967295
 8000d7c:	f000 b9be 	b.w	80010fc <__aeabi_idiv0>
 8000d80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d88:	f000 f83c 	bl	8000e04 <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_d2lz>:
 8000d98:	b538      	push	{r3, r4, r5, lr}
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	4604      	mov	r4, r0
 8000da0:	460d      	mov	r5, r1
 8000da2:	f7ff ff0b 	bl	8000bbc <__aeabi_dcmplt>
 8000da6:	b928      	cbnz	r0, 8000db4 <__aeabi_d2lz+0x1c>
 8000da8:	4620      	mov	r0, r4
 8000daa:	4629      	mov	r1, r5
 8000dac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000db0:	f000 b80a 	b.w	8000dc8 <__aeabi_d2ulz>
 8000db4:	4620      	mov	r0, r4
 8000db6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000dba:	f000 f805 	bl	8000dc8 <__aeabi_d2ulz>
 8000dbe:	4240      	negs	r0, r0
 8000dc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc4:	bd38      	pop	{r3, r4, r5, pc}
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_d2ulz>:
 8000dc8:	b5d0      	push	{r4, r6, r7, lr}
 8000dca:	4b0c      	ldr	r3, [pc, #48]	@ (8000dfc <__aeabi_d2ulz+0x34>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	4606      	mov	r6, r0
 8000dd0:	460f      	mov	r7, r1
 8000dd2:	f7ff fc81 	bl	80006d8 <__aeabi_dmul>
 8000dd6:	f7ff ff57 	bl	8000c88 <__aeabi_d2uiz>
 8000dda:	4604      	mov	r4, r0
 8000ddc:	f7ff fc02 	bl	80005e4 <__aeabi_ui2d>
 8000de0:	4b07      	ldr	r3, [pc, #28]	@ (8000e00 <__aeabi_d2ulz+0x38>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	f7ff fc78 	bl	80006d8 <__aeabi_dmul>
 8000de8:	4602      	mov	r2, r0
 8000dea:	460b      	mov	r3, r1
 8000dec:	4630      	mov	r0, r6
 8000dee:	4639      	mov	r1, r7
 8000df0:	f7ff faba 	bl	8000368 <__aeabi_dsub>
 8000df4:	f7ff ff48 	bl	8000c88 <__aeabi_d2uiz>
 8000df8:	4621      	mov	r1, r4
 8000dfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000dfc:	3df00000 	.word	0x3df00000
 8000e00:	41f00000 	.word	0x41f00000

08000e04 <__udivmoddi4>:
 8000e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e08:	9d08      	ldr	r5, [sp, #32]
 8000e0a:	468e      	mov	lr, r1
 8000e0c:	4604      	mov	r4, r0
 8000e0e:	4688      	mov	r8, r1
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d14a      	bne.n	8000eaa <__udivmoddi4+0xa6>
 8000e14:	428a      	cmp	r2, r1
 8000e16:	4617      	mov	r7, r2
 8000e18:	d962      	bls.n	8000ee0 <__udivmoddi4+0xdc>
 8000e1a:	fab2 f682 	clz	r6, r2
 8000e1e:	b14e      	cbz	r6, 8000e34 <__udivmoddi4+0x30>
 8000e20:	f1c6 0320 	rsb	r3, r6, #32
 8000e24:	fa01 f806 	lsl.w	r8, r1, r6
 8000e28:	fa20 f303 	lsr.w	r3, r0, r3
 8000e2c:	40b7      	lsls	r7, r6
 8000e2e:	ea43 0808 	orr.w	r8, r3, r8
 8000e32:	40b4      	lsls	r4, r6
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	fa1f fc87 	uxth.w	ip, r7
 8000e3c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e40:	0c23      	lsrs	r3, r4, #16
 8000e42:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e46:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e4a:	fb01 f20c 	mul.w	r2, r1, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d909      	bls.n	8000e66 <__udivmoddi4+0x62>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e58:	f080 80ea 	bcs.w	8001030 <__udivmoddi4+0x22c>
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	f240 80e7 	bls.w	8001030 <__udivmoddi4+0x22c>
 8000e62:	3902      	subs	r1, #2
 8000e64:	443b      	add	r3, r7
 8000e66:	1a9a      	subs	r2, r3, r2
 8000e68:	b2a3      	uxth	r3, r4
 8000e6a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e6e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e76:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e7a:	459c      	cmp	ip, r3
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x8e>
 8000e7e:	18fb      	adds	r3, r7, r3
 8000e80:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e84:	f080 80d6 	bcs.w	8001034 <__udivmoddi4+0x230>
 8000e88:	459c      	cmp	ip, r3
 8000e8a:	f240 80d3 	bls.w	8001034 <__udivmoddi4+0x230>
 8000e8e:	443b      	add	r3, r7
 8000e90:	3802      	subs	r0, #2
 8000e92:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e96:	eba3 030c 	sub.w	r3, r3, ip
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	b11d      	cbz	r5, 8000ea6 <__udivmoddi4+0xa2>
 8000e9e:	40f3      	lsrs	r3, r6
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	e9c5 3200 	strd	r3, r2, [r5]
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d905      	bls.n	8000eba <__udivmoddi4+0xb6>
 8000eae:	b10d      	cbz	r5, 8000eb4 <__udivmoddi4+0xb0>
 8000eb0:	e9c5 0100 	strd	r0, r1, [r5]
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	4608      	mov	r0, r1
 8000eb8:	e7f5      	b.n	8000ea6 <__udivmoddi4+0xa2>
 8000eba:	fab3 f183 	clz	r1, r3
 8000ebe:	2900      	cmp	r1, #0
 8000ec0:	d146      	bne.n	8000f50 <__udivmoddi4+0x14c>
 8000ec2:	4573      	cmp	r3, lr
 8000ec4:	d302      	bcc.n	8000ecc <__udivmoddi4+0xc8>
 8000ec6:	4282      	cmp	r2, r0
 8000ec8:	f200 8105 	bhi.w	80010d6 <__udivmoddi4+0x2d2>
 8000ecc:	1a84      	subs	r4, r0, r2
 8000ece:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	4690      	mov	r8, r2
 8000ed6:	2d00      	cmp	r5, #0
 8000ed8:	d0e5      	beq.n	8000ea6 <__udivmoddi4+0xa2>
 8000eda:	e9c5 4800 	strd	r4, r8, [r5]
 8000ede:	e7e2      	b.n	8000ea6 <__udivmoddi4+0xa2>
 8000ee0:	2a00      	cmp	r2, #0
 8000ee2:	f000 8090 	beq.w	8001006 <__udivmoddi4+0x202>
 8000ee6:	fab2 f682 	clz	r6, r2
 8000eea:	2e00      	cmp	r6, #0
 8000eec:	f040 80a4 	bne.w	8001038 <__udivmoddi4+0x234>
 8000ef0:	1a8a      	subs	r2, r1, r2
 8000ef2:	0c03      	lsrs	r3, r0, #16
 8000ef4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ef8:	b280      	uxth	r0, r0
 8000efa:	b2bc      	uxth	r4, r7
 8000efc:	2101      	movs	r1, #1
 8000efe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f02:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f0a:	fb04 f20c 	mul.w	r2, r4, ip
 8000f0e:	429a      	cmp	r2, r3
 8000f10:	d907      	bls.n	8000f22 <__udivmoddi4+0x11e>
 8000f12:	18fb      	adds	r3, r7, r3
 8000f14:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f18:	d202      	bcs.n	8000f20 <__udivmoddi4+0x11c>
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	f200 80e0 	bhi.w	80010e0 <__udivmoddi4+0x2dc>
 8000f20:	46c4      	mov	ip, r8
 8000f22:	1a9b      	subs	r3, r3, r2
 8000f24:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f28:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f2c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f30:	fb02 f404 	mul.w	r4, r2, r4
 8000f34:	429c      	cmp	r4, r3
 8000f36:	d907      	bls.n	8000f48 <__udivmoddi4+0x144>
 8000f38:	18fb      	adds	r3, r7, r3
 8000f3a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f3e:	d202      	bcs.n	8000f46 <__udivmoddi4+0x142>
 8000f40:	429c      	cmp	r4, r3
 8000f42:	f200 80ca 	bhi.w	80010da <__udivmoddi4+0x2d6>
 8000f46:	4602      	mov	r2, r0
 8000f48:	1b1b      	subs	r3, r3, r4
 8000f4a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f4e:	e7a5      	b.n	8000e9c <__udivmoddi4+0x98>
 8000f50:	f1c1 0620 	rsb	r6, r1, #32
 8000f54:	408b      	lsls	r3, r1
 8000f56:	fa22 f706 	lsr.w	r7, r2, r6
 8000f5a:	431f      	orrs	r7, r3
 8000f5c:	fa0e f401 	lsl.w	r4, lr, r1
 8000f60:	fa20 f306 	lsr.w	r3, r0, r6
 8000f64:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f68:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f6c:	4323      	orrs	r3, r4
 8000f6e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f72:	fa1f fc87 	uxth.w	ip, r7
 8000f76:	fbbe f0f9 	udiv	r0, lr, r9
 8000f7a:	0c1c      	lsrs	r4, r3, #16
 8000f7c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f80:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f84:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f88:	45a6      	cmp	lr, r4
 8000f8a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f8e:	d909      	bls.n	8000fa4 <__udivmoddi4+0x1a0>
 8000f90:	193c      	adds	r4, r7, r4
 8000f92:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f96:	f080 809c 	bcs.w	80010d2 <__udivmoddi4+0x2ce>
 8000f9a:	45a6      	cmp	lr, r4
 8000f9c:	f240 8099 	bls.w	80010d2 <__udivmoddi4+0x2ce>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	443c      	add	r4, r7
 8000fa4:	eba4 040e 	sub.w	r4, r4, lr
 8000fa8:	fa1f fe83 	uxth.w	lr, r3
 8000fac:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fb0:	fb09 4413 	mls	r4, r9, r3, r4
 8000fb4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000fb8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fbc:	45a4      	cmp	ip, r4
 8000fbe:	d908      	bls.n	8000fd2 <__udivmoddi4+0x1ce>
 8000fc0:	193c      	adds	r4, r7, r4
 8000fc2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fc6:	f080 8082 	bcs.w	80010ce <__udivmoddi4+0x2ca>
 8000fca:	45a4      	cmp	ip, r4
 8000fcc:	d97f      	bls.n	80010ce <__udivmoddi4+0x2ca>
 8000fce:	3b02      	subs	r3, #2
 8000fd0:	443c      	add	r4, r7
 8000fd2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000fd6:	eba4 040c 	sub.w	r4, r4, ip
 8000fda:	fba0 ec02 	umull	lr, ip, r0, r2
 8000fde:	4564      	cmp	r4, ip
 8000fe0:	4673      	mov	r3, lr
 8000fe2:	46e1      	mov	r9, ip
 8000fe4:	d362      	bcc.n	80010ac <__udivmoddi4+0x2a8>
 8000fe6:	d05f      	beq.n	80010a8 <__udivmoddi4+0x2a4>
 8000fe8:	b15d      	cbz	r5, 8001002 <__udivmoddi4+0x1fe>
 8000fea:	ebb8 0203 	subs.w	r2, r8, r3
 8000fee:	eb64 0409 	sbc.w	r4, r4, r9
 8000ff2:	fa04 f606 	lsl.w	r6, r4, r6
 8000ff6:	fa22 f301 	lsr.w	r3, r2, r1
 8000ffa:	431e      	orrs	r6, r3
 8000ffc:	40cc      	lsrs	r4, r1
 8000ffe:	e9c5 6400 	strd	r6, r4, [r5]
 8001002:	2100      	movs	r1, #0
 8001004:	e74f      	b.n	8000ea6 <__udivmoddi4+0xa2>
 8001006:	fbb1 fcf2 	udiv	ip, r1, r2
 800100a:	0c01      	lsrs	r1, r0, #16
 800100c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001010:	b280      	uxth	r0, r0
 8001012:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001016:	463b      	mov	r3, r7
 8001018:	4638      	mov	r0, r7
 800101a:	463c      	mov	r4, r7
 800101c:	46b8      	mov	r8, r7
 800101e:	46be      	mov	lr, r7
 8001020:	2620      	movs	r6, #32
 8001022:	fbb1 f1f7 	udiv	r1, r1, r7
 8001026:	eba2 0208 	sub.w	r2, r2, r8
 800102a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800102e:	e766      	b.n	8000efe <__udivmoddi4+0xfa>
 8001030:	4601      	mov	r1, r0
 8001032:	e718      	b.n	8000e66 <__udivmoddi4+0x62>
 8001034:	4610      	mov	r0, r2
 8001036:	e72c      	b.n	8000e92 <__udivmoddi4+0x8e>
 8001038:	f1c6 0220 	rsb	r2, r6, #32
 800103c:	fa2e f302 	lsr.w	r3, lr, r2
 8001040:	40b7      	lsls	r7, r6
 8001042:	40b1      	lsls	r1, r6
 8001044:	fa20 f202 	lsr.w	r2, r0, r2
 8001048:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800104c:	430a      	orrs	r2, r1
 800104e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001052:	b2bc      	uxth	r4, r7
 8001054:	fb0e 3318 	mls	r3, lr, r8, r3
 8001058:	0c11      	lsrs	r1, r2, #16
 800105a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800105e:	fb08 f904 	mul.w	r9, r8, r4
 8001062:	40b0      	lsls	r0, r6
 8001064:	4589      	cmp	r9, r1
 8001066:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800106a:	b280      	uxth	r0, r0
 800106c:	d93e      	bls.n	80010ec <__udivmoddi4+0x2e8>
 800106e:	1879      	adds	r1, r7, r1
 8001070:	f108 3cff 	add.w	ip, r8, #4294967295
 8001074:	d201      	bcs.n	800107a <__udivmoddi4+0x276>
 8001076:	4589      	cmp	r9, r1
 8001078:	d81f      	bhi.n	80010ba <__udivmoddi4+0x2b6>
 800107a:	eba1 0109 	sub.w	r1, r1, r9
 800107e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001082:	fb09 f804 	mul.w	r8, r9, r4
 8001086:	fb0e 1119 	mls	r1, lr, r9, r1
 800108a:	b292      	uxth	r2, r2
 800108c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001090:	4542      	cmp	r2, r8
 8001092:	d229      	bcs.n	80010e8 <__udivmoddi4+0x2e4>
 8001094:	18ba      	adds	r2, r7, r2
 8001096:	f109 31ff 	add.w	r1, r9, #4294967295
 800109a:	d2c4      	bcs.n	8001026 <__udivmoddi4+0x222>
 800109c:	4542      	cmp	r2, r8
 800109e:	d2c2      	bcs.n	8001026 <__udivmoddi4+0x222>
 80010a0:	f1a9 0102 	sub.w	r1, r9, #2
 80010a4:	443a      	add	r2, r7
 80010a6:	e7be      	b.n	8001026 <__udivmoddi4+0x222>
 80010a8:	45f0      	cmp	r8, lr
 80010aa:	d29d      	bcs.n	8000fe8 <__udivmoddi4+0x1e4>
 80010ac:	ebbe 0302 	subs.w	r3, lr, r2
 80010b0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010b4:	3801      	subs	r0, #1
 80010b6:	46e1      	mov	r9, ip
 80010b8:	e796      	b.n	8000fe8 <__udivmoddi4+0x1e4>
 80010ba:	eba7 0909 	sub.w	r9, r7, r9
 80010be:	4449      	add	r1, r9
 80010c0:	f1a8 0c02 	sub.w	ip, r8, #2
 80010c4:	fbb1 f9fe 	udiv	r9, r1, lr
 80010c8:	fb09 f804 	mul.w	r8, r9, r4
 80010cc:	e7db      	b.n	8001086 <__udivmoddi4+0x282>
 80010ce:	4673      	mov	r3, lr
 80010d0:	e77f      	b.n	8000fd2 <__udivmoddi4+0x1ce>
 80010d2:	4650      	mov	r0, sl
 80010d4:	e766      	b.n	8000fa4 <__udivmoddi4+0x1a0>
 80010d6:	4608      	mov	r0, r1
 80010d8:	e6fd      	b.n	8000ed6 <__udivmoddi4+0xd2>
 80010da:	443b      	add	r3, r7
 80010dc:	3a02      	subs	r2, #2
 80010de:	e733      	b.n	8000f48 <__udivmoddi4+0x144>
 80010e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80010e4:	443b      	add	r3, r7
 80010e6:	e71c      	b.n	8000f22 <__udivmoddi4+0x11e>
 80010e8:	4649      	mov	r1, r9
 80010ea:	e79c      	b.n	8001026 <__udivmoddi4+0x222>
 80010ec:	eba1 0109 	sub.w	r1, r1, r9
 80010f0:	46c4      	mov	ip, r8
 80010f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80010f6:	fb09 f804 	mul.w	r8, r9, r4
 80010fa:	e7c4      	b.n	8001086 <__udivmoddi4+0x282>

080010fc <__aeabi_idiv0>:
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop

08001100 <adcBufferInit>:

#include <main.h>

#include "measurement.h"

void adcBufferInit(Adc_Buffer_Struct *adcTemp) {
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]

	memset(adcTemp->ADC1_Val, 0, sizeof(adcTemp->ADC1_Val));
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2260      	movs	r2, #96	@ 0x60
 800110c:	2100      	movs	r1, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f00b fa3f 	bl	800c592 <memset>
	memset(adcTemp->ADC2_Val, 0, sizeof(adcTemp->ADC2_Val));
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	3360      	adds	r3, #96	@ 0x60
 8001118:	2230      	movs	r2, #48	@ 0x30
 800111a:	2100      	movs	r1, #0
 800111c:	4618      	mov	r0, r3
 800111e:	f00b fa38 	bl	800c592 <memset>
	memset(adcTemp->ADC_SUM, 0, sizeof(adcTemp->ADC_SUM));
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	3390      	adds	r3, #144	@ 0x90
 8001126:	2224      	movs	r2, #36	@ 0x24
 8001128:	2100      	movs	r1, #0
 800112a:	4618      	mov	r0, r3
 800112c:	f00b fa31 	bl	800c592 <memset>
	memset(adcTemp->ADC_AVG, 0, sizeof(adcTemp->ADC_AVG));
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	33b4      	adds	r3, #180	@ 0xb4
 8001134:	2224      	movs	r2, #36	@ 0x24
 8001136:	2100      	movs	r1, #0
 8001138:	4618      	mov	r0, r3
 800113a:	f00b fa2a 	bl	800c592 <memset>
//	for (int i = 0; i < TOTAL_ADC_PARAMETERS; i++) {
//		adcTemp->ADC_SUM[i] = 0;
//		adcTemp->ADC_AVG[i] = 0;
//	}

}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}

08001146 <paraCalcAdc1>:
/*Function description: Function to calculate Sum and  Average of ADC2 Parameters*/

void paraCalcAdc1(Adc_Buffer_Struct *adcTemp) {
 8001146:	b480      	push	{r7}
 8001148:	b087      	sub	sp, #28
 800114a:	af00      	add	r7, sp, #0
 800114c:	6078      	str	r0, [r7, #4]
//    adcTemp->ADC_SUM[2] = 0;
//    adcTemp->ADC_SUM[3] = 0;
//    adcTemp->ADC_SUM[4] = 0;
//    adcTemp->ADC_SUM[5] = 0;
//    adcTemp->ADC_SUM[6] = 0; // wrong
	for (int i = 0; i < ADC1_CHN; i++) {
 800114e:	2300      	movs	r3, #0
 8001150:	617b      	str	r3, [r7, #20]
 8001152:	e008      	b.n	8001166 <paraCalcAdc1+0x20>
		adcTemp->ADC_SUM[i] = 0;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	697a      	ldr	r2, [r7, #20]
 8001158:	3224      	adds	r2, #36	@ 0x24
 800115a:	2100      	movs	r1, #0
 800115c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (int i = 0; i < ADC1_CHN; i++) {
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	3301      	adds	r3, #1
 8001164:	617b      	str	r3, [r7, #20]
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	2b05      	cmp	r3, #5
 800116a:	ddf3      	ble.n	8001154 <paraCalcAdc1+0xe>
	}

	for (int i = 0; i < ADC_SAMPLE_SIZE; i++) {
 800116c:	2300      	movs	r3, #0
 800116e:	613b      	str	r3, [r7, #16]
 8001170:	e021      	b.n	80011b6 <paraCalcAdc1+0x70>
//        adcTemp->ADC_SUM[2] += adcTemp->ADC2_Val[(i * ADC2_CHN) + 2];  //PC4 -> ILb
//        adcTemp->ADC_SUM[3] += adcTemp->ADC2_Val[(i * ADC2_CHN) + 3];  //PC4 -> ILb
//        adcTemp->ADC_SUM[4] += adcTemp->ADC2_Val[(i * ADC2_CHN) + 4];  //PC4 -> ILb
//        adcTemp->ADC_SUM[5] += adcTemp->ADC2_Val[(i * ADC2_CHN) + 5];  //PC4 -> ILb
//        adcTemp->ADC_SUM[6] += adcTemp->ADC2_Val[(i * ADC2_CHN) + 6];  //PC4 -> ILb  // wrong
		for (int j = 0; j < ADC1_CHN; j++) {
 8001172:	2300      	movs	r3, #0
 8001174:	60fb      	str	r3, [r7, #12]
 8001176:	e018      	b.n	80011aa <paraCalcAdc1+0x64>
			adcTemp->ADC_SUM[j] += adcTemp->ADC1_Val[(i * ADC1_CHN) + j]; //PC4 -> ILb
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	68fa      	ldr	r2, [r7, #12]
 800117c:	3224      	adds	r2, #36	@ 0x24
 800117e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001182:	693a      	ldr	r2, [r7, #16]
 8001184:	4613      	mov	r3, r2
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	4413      	add	r3, r2
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	461a      	mov	r2, r3
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	441a      	add	r2, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001198:	4419      	add	r1, r3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	68fa      	ldr	r2, [r7, #12]
 800119e:	3224      	adds	r2, #36	@ 0x24
 80011a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (int j = 0; j < ADC1_CHN; j++) {
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	3301      	adds	r3, #1
 80011a8:	60fb      	str	r3, [r7, #12]
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	2b05      	cmp	r3, #5
 80011ae:	dde3      	ble.n	8001178 <paraCalcAdc1+0x32>
	for (int i = 0; i < ADC_SAMPLE_SIZE; i++) {
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	3301      	adds	r3, #1
 80011b4:	613b      	str	r3, [r7, #16]
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	2b07      	cmp	r3, #7
 80011ba:	ddda      	ble.n	8001172 <paraCalcAdc1+0x2c>
//    adcTemp->ADC_AVG[2] = (adcTemp->ADC_SUM[2] * INV_ADC_SAMPLE_SIZE);  //PC4 -> ILb
//    adcTemp->ADC_AVG[3] = (adcTemp->ADC_SUM[3] * INV_ADC_SAMPLE_SIZE);  //PC4 -> ILb
//    adcTemp->ADC_AVG[4] = (adcTemp->ADC_SUM[4] * INV_ADC_SAMPLE_SIZE);  //PC4 -> ILb
//    adcTemp->ADC_AVG[5] = (adcTemp->ADC_SUM[5] * INV_ADC_SAMPLE_SIZE);  //PC4 -> ILb
//    adcTemp->ADC_AVG[6] = (adcTemp->ADC_SUM[6] * INV_ADC_SAMPLE_SIZE);  //PC4 -> ILb // wrong
	for (int i = 0; i < ADC1_CHN; i++) {
 80011bc:	2300      	movs	r3, #0
 80011be:	60bb      	str	r3, [r7, #8]
 80011c0:	e00e      	b.n	80011e0 <paraCalcAdc1+0x9a>
		adcTemp->ADC_AVG[i] = (adcTemp->ADC_SUM[i] >> ADC_SAMPLE_IN_POW_2); //PC4 -> ILb
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	68ba      	ldr	r2, [r7, #8]
 80011c6:	3224      	adds	r2, #36	@ 0x24
 80011c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011cc:	08da      	lsrs	r2, r3, #3
 80011ce:	6879      	ldr	r1, [r7, #4]
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	332c      	adds	r3, #44	@ 0x2c
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	440b      	add	r3, r1
 80011d8:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < ADC1_CHN; i++) {
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	3301      	adds	r3, #1
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	2b05      	cmp	r3, #5
 80011e4:	dded      	ble.n	80011c2 <paraCalcAdc1+0x7c>
	}
}
 80011e6:	bf00      	nop
 80011e8:	bf00      	nop
 80011ea:	371c      	adds	r7, #28
 80011ec:	46bd      	mov	sp, r7
 80011ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f2:	4770      	bx	lr

080011f4 <paraCalcAdc2>:

void paraCalcAdc2(Adc_Buffer_Struct *adcTemp) {
 80011f4:	b480      	push	{r7}
 80011f6:	b087      	sub	sp, #28
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]

//	adcTemp->ADC_SUM[6] = 0;
//	adcTemp->ADC_SUM[7] = 0;
//	adcTemp->ADC_SUM[8] = 0;
	for (int i = ADC1_CHN; i < TOTAL_ADC_PARAMETERS; i++) {
 80011fc:	2306      	movs	r3, #6
 80011fe:	617b      	str	r3, [r7, #20]
 8001200:	e008      	b.n	8001214 <paraCalcAdc2+0x20>
		adcTemp->ADC_SUM[i] = 0;
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	697a      	ldr	r2, [r7, #20]
 8001206:	3224      	adds	r2, #36	@ 0x24
 8001208:	2100      	movs	r1, #0
 800120a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (int i = ADC1_CHN; i < TOTAL_ADC_PARAMETERS; i++) {
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	3301      	adds	r3, #1
 8001212:	617b      	str	r3, [r7, #20]
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	2b08      	cmp	r3, #8
 8001218:	ddf3      	ble.n	8001202 <paraCalcAdc2+0xe>
	}

	for (int i = 0; i < ADC_SAMPLE_SIZE; i++) {
 800121a:	2300      	movs	r3, #0
 800121c:	613b      	str	r3, [r7, #16]
 800121e:	e021      	b.n	8001264 <paraCalcAdc2+0x70>
//		adcTemp->ADC_SUM[6] += adcTemp->ADC1_Val[(i * ADC1_CHN) + 0];
//		adcTemp->ADC_SUM[7] += adcTemp->ADC1_Val[(i * ADC1_CHN) + 1];
//		adcTemp->ADC_SUM[8] += adcTemp->ADC1_Val[(i * ADC1_CHN) + 2];
		for (int j = ADC1_CHN; j < TOTAL_ADC_PARAMETERS; j++) {
 8001220:	2306      	movs	r3, #6
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	e018      	b.n	8001258 <paraCalcAdc2+0x64>
			adcTemp->ADC_SUM[j] += adcTemp->ADC2_Val[(i * ADC2_CHN)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	68fa      	ldr	r2, [r7, #12]
 800122a:	3224      	adds	r2, #36	@ 0x24
 800122c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001230:	693a      	ldr	r2, [r7, #16]
 8001232:	4613      	mov	r3, r2
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	441a      	add	r2, r3
					+ (j - ADC1_CHN)]; //PC4 -> ILb
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	3b06      	subs	r3, #6
 800123c:	441a      	add	r2, r3
			adcTemp->ADC_SUM[j] += adcTemp->ADC2_Val[(i * ADC2_CHN)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	3230      	adds	r2, #48	@ 0x30
 8001242:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001246:	4419      	add	r1, r3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	68fa      	ldr	r2, [r7, #12]
 800124c:	3224      	adds	r2, #36	@ 0x24
 800124e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (int j = ADC1_CHN; j < TOTAL_ADC_PARAMETERS; j++) {
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	3301      	adds	r3, #1
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	2b08      	cmp	r3, #8
 800125c:	dde3      	ble.n	8001226 <paraCalcAdc2+0x32>
	for (int i = 0; i < ADC_SAMPLE_SIZE; i++) {
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	3301      	adds	r3, #1
 8001262:	613b      	str	r3, [r7, #16]
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	2b07      	cmp	r3, #7
 8001268:	ddda      	ble.n	8001220 <paraCalcAdc2+0x2c>
		}

	}

	for (int i = ADC1_CHN; i < TOTAL_ADC_PARAMETERS; i++) {
 800126a:	2306      	movs	r3, #6
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	e00e      	b.n	800128e <paraCalcAdc2+0x9a>
		adcTemp->ADC_AVG[i] = (adcTemp->ADC_SUM[i] >> ADC_SAMPLE_IN_POW_2); //PC4 -> ILb
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	68ba      	ldr	r2, [r7, #8]
 8001274:	3224      	adds	r2, #36	@ 0x24
 8001276:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800127a:	08da      	lsrs	r2, r3, #3
 800127c:	6879      	ldr	r1, [r7, #4]
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	332c      	adds	r3, #44	@ 0x2c
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	440b      	add	r3, r1
 8001286:	605a      	str	r2, [r3, #4]
	for (int i = ADC1_CHN; i < TOTAL_ADC_PARAMETERS; i++) {
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	3301      	adds	r3, #1
 800128c:	60bb      	str	r3, [r7, #8]
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	2b08      	cmp	r3, #8
 8001292:	dded      	ble.n	8001270 <paraCalcAdc2+0x7c>
	}
//	adcTemp->ADC_AVG[6] = (adcTemp->ADC_SUM[6] * INV_ADC_SAMPLE_SIZE); //PC4 -> ILb
//	adcTemp->ADC_AVG[7] = (adcTemp->ADC_SUM[7] * INV_ADC_SAMPLE_SIZE); //PC4 -> ILb
//	adcTemp->ADC_AVG[8] = (adcTemp->ADC_SUM[8] * INV_ADC_SAMPLE_SIZE); //PC4 -> ILb
}
 8001294:	bf00      	nop
 8001296:	bf00      	nop
 8001298:	371c      	adds	r7, #28
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
	...

080012a4 <RTOSOneTimeInit>:

void parameterCalculations(void) {
}
void setInitVariable(void) {
}
void RTOSOneTimeInit(void) {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b090      	sub	sp, #64	@ 0x40
 80012a8:	af02      	add	r7, sp, #8
	//							RTOS Init
	//***********************************************************************
	{

		// Enable the CYCCNT counter
		DWT_CTRL |= (1 << 0);
 80012aa:	4ba1      	ldr	r3, [pc, #644]	@ (8001530 <RTOSOneTimeInit+0x28c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4aa0      	ldr	r2, [pc, #640]	@ (8001530 <RTOSOneTimeInit+0x28c>)
 80012b0:	f043 0301 	orr.w	r3, r3, #1
 80012b4:	6013      	str	r3, [r2, #0]
	//***********************************************************************
	//					RTOS : Task Creation/ Queue define
	//***********************************************************************
	{
		//<-----------------------Task Creation---------------------->
		status = xTaskCreate(Para_Calc_Handler, "Para_Calc_Task", 500, NULL, 2, &ParaCalcTaskHandle);
 80012b6:	4b9f      	ldr	r3, [pc, #636]	@ (8001534 <RTOSOneTimeInit+0x290>)
 80012b8:	9301      	str	r3, [sp, #4]
 80012ba:	2302      	movs	r3, #2
 80012bc:	9300      	str	r3, [sp, #0]
 80012be:	2300      	movs	r3, #0
 80012c0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80012c4:	499c      	ldr	r1, [pc, #624]	@ (8001538 <RTOSOneTimeInit+0x294>)
 80012c6:	489d      	ldr	r0, [pc, #628]	@ (800153c <RTOSOneTimeInit+0x298>)
 80012c8:	f001 fe9c 	bl	8003004 <xTaskCreate>
 80012cc:	4603      	mov	r3, r0
 80012ce:	4a9c      	ldr	r2, [pc, #624]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 80012d0:	6013      	str	r3, [r2, #0]
		configASSERT(status == pdPASS);
 80012d2:	4b9b      	ldr	r3, [pc, #620]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d00b      	beq.n	80012f2 <RTOSOneTimeInit+0x4e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80012da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80012de:	f383 8811 	msr	BASEPRI, r3
 80012e2:	f3bf 8f6f 	isb	sy
 80012e6:	f3bf 8f4f 	dsb	sy
 80012ea:	637b      	str	r3, [r7, #52]	@ 0x34
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	e7fd      	b.n	80012ee <RTOSOneTimeInit+0x4a>
		status = xTaskCreate(Fault_Task_Handler, "Fault_Task", 500, NULL, 2, &FaultTaskHandle);
 80012f2:	4b94      	ldr	r3, [pc, #592]	@ (8001544 <RTOSOneTimeInit+0x2a0>)
 80012f4:	9301      	str	r3, [sp, #4]
 80012f6:	2302      	movs	r3, #2
 80012f8:	9300      	str	r3, [sp, #0]
 80012fa:	2300      	movs	r3, #0
 80012fc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001300:	4991      	ldr	r1, [pc, #580]	@ (8001548 <RTOSOneTimeInit+0x2a4>)
 8001302:	4892      	ldr	r0, [pc, #584]	@ (800154c <RTOSOneTimeInit+0x2a8>)
 8001304:	f001 fe7e 	bl	8003004 <xTaskCreate>
 8001308:	4603      	mov	r3, r0
 800130a:	4a8d      	ldr	r2, [pc, #564]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 800130c:	6013      	str	r3, [r2, #0]
		configASSERT(status == pdPASS);
 800130e:	4b8c      	ldr	r3, [pc, #560]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2b01      	cmp	r3, #1
 8001314:	d00b      	beq.n	800132e <RTOSOneTimeInit+0x8a>
        __asm volatile
 8001316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800131a:	f383 8811 	msr	BASEPRI, r3
 800131e:	f3bf 8f6f 	isb	sy
 8001322:	f3bf 8f4f 	dsb	sy
 8001326:	633b      	str	r3, [r7, #48]	@ 0x30
    }
 8001328:	bf00      	nop
 800132a:	bf00      	nop
 800132c:	e7fd      	b.n	800132a <RTOSOneTimeInit+0x86>
		status = xTaskCreate(Supervisor_Task_Handler, "HeartBeat_Task", 500,
 800132e:	4b88      	ldr	r3, [pc, #544]	@ (8001550 <RTOSOneTimeInit+0x2ac>)
 8001330:	9301      	str	r3, [sp, #4]
 8001332:	2302      	movs	r3, #2
 8001334:	9300      	str	r3, [sp, #0]
 8001336:	2300      	movs	r3, #0
 8001338:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800133c:	4985      	ldr	r1, [pc, #532]	@ (8001554 <RTOSOneTimeInit+0x2b0>)
 800133e:	4886      	ldr	r0, [pc, #536]	@ (8001558 <RTOSOneTimeInit+0x2b4>)
 8001340:	f001 fe60 	bl	8003004 <xTaskCreate>
 8001344:	4603      	mov	r3, r0
 8001346:	4a7e      	ldr	r2, [pc, #504]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 8001348:	6013      	str	r3, [r2, #0]
		NULL, 2, &SupervisorTaskHandle);
		configASSERT(status == pdPASS);
 800134a:	4b7d      	ldr	r3, [pc, #500]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	2b01      	cmp	r3, #1
 8001350:	d00b      	beq.n	800136a <RTOSOneTimeInit+0xc6>
        __asm volatile
 8001352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001356:	f383 8811 	msr	BASEPRI, r3
 800135a:	f3bf 8f6f 	isb	sy
 800135e:	f3bf 8f4f 	dsb	sy
 8001362:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
 8001364:	bf00      	nop
 8001366:	bf00      	nop
 8001368:	e7fd      	b.n	8001366 <RTOSOneTimeInit+0xc2>
		status = xTaskCreate(Flash_Task_Handler, "Flash Writing Task", 500,
 800136a:	4b7c      	ldr	r3, [pc, #496]	@ (800155c <RTOSOneTimeInit+0x2b8>)
 800136c:	9301      	str	r3, [sp, #4]
 800136e:	2302      	movs	r3, #2
 8001370:	9300      	str	r3, [sp, #0]
 8001372:	2300      	movs	r3, #0
 8001374:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001378:	4979      	ldr	r1, [pc, #484]	@ (8001560 <RTOSOneTimeInit+0x2bc>)
 800137a:	487a      	ldr	r0, [pc, #488]	@ (8001564 <RTOSOneTimeInit+0x2c0>)
 800137c:	f001 fe42 	bl	8003004 <xTaskCreate>
 8001380:	4603      	mov	r3, r0
 8001382:	4a6f      	ldr	r2, [pc, #444]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 8001384:	6013      	str	r3, [r2, #0]
		NULL, 2, &FlashTaskHandle);
		configASSERT(status == pdPASS);
 8001386:	4b6e      	ldr	r3, [pc, #440]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	2b01      	cmp	r3, #1
 800138c:	d00b      	beq.n	80013a6 <RTOSOneTimeInit+0x102>
        __asm volatile
 800138e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001392:	f383 8811 	msr	BASEPRI, r3
 8001396:	f3bf 8f6f 	isb	sy
 800139a:	f3bf 8f4f 	dsb	sy
 800139e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 80013a0:	bf00      	nop
 80013a2:	bf00      	nop
 80013a4:	e7fd      	b.n	80013a2 <RTOSOneTimeInit+0xfe>

		status = xTaskCreate(Log_Task_Handler, "Log Fault Task", 500, NULL, 2, &LogTaskHandle);
 80013a6:	4b70      	ldr	r3, [pc, #448]	@ (8001568 <RTOSOneTimeInit+0x2c4>)
 80013a8:	9301      	str	r3, [sp, #4]
 80013aa:	2302      	movs	r3, #2
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	2300      	movs	r3, #0
 80013b0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80013b4:	496d      	ldr	r1, [pc, #436]	@ (800156c <RTOSOneTimeInit+0x2c8>)
 80013b6:	486e      	ldr	r0, [pc, #440]	@ (8001570 <RTOSOneTimeInit+0x2cc>)
 80013b8:	f001 fe24 	bl	8003004 <xTaskCreate>
 80013bc:	4603      	mov	r3, r0
 80013be:	4a60      	ldr	r2, [pc, #384]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 80013c0:	6013      	str	r3, [r2, #0]
		configASSERT(status == pdPASS);
 80013c2:	4b5f      	ldr	r3, [pc, #380]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d00b      	beq.n	80013e2 <RTOSOneTimeInit+0x13e>
        __asm volatile
 80013ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80013ce:	f383 8811 	msr	BASEPRI, r3
 80013d2:	f3bf 8f6f 	isb	sy
 80013d6:	f3bf 8f4f 	dsb	sy
 80013da:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 80013dc:	bf00      	nop
 80013de:	bf00      	nop
 80013e0:	e7fd      	b.n	80013de <RTOSOneTimeInit+0x13a>
		status = xTaskCreate(Print_Helper_Handler, "Print_Helper Task", 500, NULL, 2, &PrintHelperHandle);
 80013e2:	4b64      	ldr	r3, [pc, #400]	@ (8001574 <RTOSOneTimeInit+0x2d0>)
 80013e4:	9301      	str	r3, [sp, #4]
 80013e6:	2302      	movs	r3, #2
 80013e8:	9300      	str	r3, [sp, #0]
 80013ea:	2300      	movs	r3, #0
 80013ec:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80013f0:	4961      	ldr	r1, [pc, #388]	@ (8001578 <RTOSOneTimeInit+0x2d4>)
 80013f2:	4862      	ldr	r0, [pc, #392]	@ (800157c <RTOSOneTimeInit+0x2d8>)
 80013f4:	f001 fe06 	bl	8003004 <xTaskCreate>
 80013f8:	4603      	mov	r3, r0
 80013fa:	4a51      	ldr	r2, [pc, #324]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 80013fc:	6013      	str	r3, [r2, #0]
		configASSERT(status == pdPASS);
 80013fe:	4b50      	ldr	r3, [pc, #320]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2b01      	cmp	r3, #1
 8001404:	d00b      	beq.n	800141e <RTOSOneTimeInit+0x17a>
        __asm volatile
 8001406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800140a:	f383 8811 	msr	BASEPRI, r3
 800140e:	f3bf 8f6f 	isb	sy
 8001412:	f3bf 8f4f 	dsb	sy
 8001416:	623b      	str	r3, [r7, #32]
    }
 8001418:	bf00      	nop
 800141a:	bf00      	nop
 800141c:	e7fd      	b.n	800141a <RTOSOneTimeInit+0x176>
		status = xTaskCreate(Print_Handler, "Print_Task", 500, NULL, 2, &PrintHandle);
 800141e:	4b58      	ldr	r3, [pc, #352]	@ (8001580 <RTOSOneTimeInit+0x2dc>)
 8001420:	9301      	str	r3, [sp, #4]
 8001422:	2302      	movs	r3, #2
 8001424:	9300      	str	r3, [sp, #0]
 8001426:	2300      	movs	r3, #0
 8001428:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800142c:	4955      	ldr	r1, [pc, #340]	@ (8001584 <RTOSOneTimeInit+0x2e0>)
 800142e:	4856      	ldr	r0, [pc, #344]	@ (8001588 <RTOSOneTimeInit+0x2e4>)
 8001430:	f001 fde8 	bl	8003004 <xTaskCreate>
 8001434:	4603      	mov	r3, r0
 8001436:	4a42      	ldr	r2, [pc, #264]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 8001438:	6013      	str	r3, [r2, #0]
		configASSERT(status == pdPASS);
 800143a:	4b41      	ldr	r3, [pc, #260]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d00b      	beq.n	800145a <RTOSOneTimeInit+0x1b6>
        __asm volatile
 8001442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001446:	f383 8811 	msr	BASEPRI, r3
 800144a:	f3bf 8f6f 	isb	sy
 800144e:	f3bf 8f4f 	dsb	sy
 8001452:	61fb      	str	r3, [r7, #28]
    }
 8001454:	bf00      	nop
 8001456:	bf00      	nop
 8001458:	e7fd      	b.n	8001456 <RTOSOneTimeInit+0x1b2>

		status = xTaskCreate(LED_Green_Handler, "LED_Green_Task", 200, NULL, 2, &task1_handle);
 800145a:	4b4c      	ldr	r3, [pc, #304]	@ (800158c <RTOSOneTimeInit+0x2e8>)
 800145c:	9301      	str	r3, [sp, #4]
 800145e:	2302      	movs	r3, #2
 8001460:	9300      	str	r3, [sp, #0]
 8001462:	2300      	movs	r3, #0
 8001464:	22c8      	movs	r2, #200	@ 0xc8
 8001466:	494a      	ldr	r1, [pc, #296]	@ (8001590 <RTOSOneTimeInit+0x2ec>)
 8001468:	484a      	ldr	r0, [pc, #296]	@ (8001594 <RTOSOneTimeInit+0x2f0>)
 800146a:	f001 fdcb 	bl	8003004 <xTaskCreate>
 800146e:	4603      	mov	r3, r0
 8001470:	4a33      	ldr	r2, [pc, #204]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 8001472:	6013      	str	r3, [r2, #0]
		configASSERT(status == pdPASS);
 8001474:	4b32      	ldr	r3, [pc, #200]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d00b      	beq.n	8001494 <RTOSOneTimeInit+0x1f0>
        __asm volatile
 800147c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001480:	f383 8811 	msr	BASEPRI, r3
 8001484:	f3bf 8f6f 	isb	sy
 8001488:	f3bf 8f4f 	dsb	sy
 800148c:	61bb      	str	r3, [r7, #24]
    }
 800148e:	bf00      	nop
 8001490:	bf00      	nop
 8001492:	e7fd      	b.n	8001490 <RTOSOneTimeInit+0x1ec>

		status = xTaskCreate(LED_Red_Handler, "LED_Red_Task", 200, NULL, 2, &task2_handle);
 8001494:	4b40      	ldr	r3, [pc, #256]	@ (8001598 <RTOSOneTimeInit+0x2f4>)
 8001496:	9301      	str	r3, [sp, #4]
 8001498:	2302      	movs	r3, #2
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	2300      	movs	r3, #0
 800149e:	22c8      	movs	r2, #200	@ 0xc8
 80014a0:	493e      	ldr	r1, [pc, #248]	@ (800159c <RTOSOneTimeInit+0x2f8>)
 80014a2:	483f      	ldr	r0, [pc, #252]	@ (80015a0 <RTOSOneTimeInit+0x2fc>)
 80014a4:	f001 fdae 	bl	8003004 <xTaskCreate>
 80014a8:	4603      	mov	r3, r0
 80014aa:	4a25      	ldr	r2, [pc, #148]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 80014ac:	6013      	str	r3, [r2, #0]
		configASSERT(status == pdPASS);
 80014ae:	4b24      	ldr	r3, [pc, #144]	@ (8001540 <RTOSOneTimeInit+0x29c>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d00b      	beq.n	80014ce <RTOSOneTimeInit+0x22a>
        __asm volatile
 80014b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014ba:	f383 8811 	msr	BASEPRI, r3
 80014be:	f3bf 8f6f 	isb	sy
 80014c2:	f3bf 8f4f 	dsb	sy
 80014c6:	617b      	str	r3, [r7, #20]
    }
 80014c8:	bf00      	nop
 80014ca:	bf00      	nop
 80014cc:	e7fd      	b.n	80014ca <RTOSOneTimeInit+0x226>

		//<-----------------------Queue Creation---------------------->

		q_print = xQueueCreate(10, MAX_PRINT_LEN); // size = MAX_PRINT_LEN * 1 byte
 80014ce:	2200      	movs	r2, #0
 80014d0:	2120      	movs	r1, #32
 80014d2:	200a      	movs	r0, #10
 80014d4:	f001 f9f0 	bl	80028b8 <xQueueGenericCreate>
 80014d8:	4603      	mov	r3, r0
 80014da:	4a32      	ldr	r2, [pc, #200]	@ (80015a4 <RTOSOneTimeInit+0x300>)
 80014dc:	6013      	str	r3, [r2, #0]
		configASSERT(q_print != NULL);
 80014de:	4b31      	ldr	r3, [pc, #196]	@ (80015a4 <RTOSOneTimeInit+0x300>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d10b      	bne.n	80014fe <RTOSOneTimeInit+0x25a>
        __asm volatile
 80014e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80014ea:	f383 8811 	msr	BASEPRI, r3
 80014ee:	f3bf 8f6f 	isb	sy
 80014f2:	f3bf 8f4f 	dsb	sy
 80014f6:	613b      	str	r3, [r7, #16]
    }
 80014f8:	bf00      	nop
 80014fa:	bf00      	nop
 80014fc:	e7fd      	b.n	80014fa <RTOSOneTimeInit+0x256>

		q_telemetry = xQueueCreate(10, sizeof(LogEntry_t));
 80014fe:	2200      	movs	r2, #0
 8001500:	212c      	movs	r1, #44	@ 0x2c
 8001502:	200a      	movs	r0, #10
 8001504:	f001 f9d8 	bl	80028b8 <xQueueGenericCreate>
 8001508:	4603      	mov	r3, r0
 800150a:	4a27      	ldr	r2, [pc, #156]	@ (80015a8 <RTOSOneTimeInit+0x304>)
 800150c:	6013      	str	r3, [r2, #0]
		configASSERT(q_telemetry != NULL);
 800150e:	4b26      	ldr	r3, [pc, #152]	@ (80015a8 <RTOSOneTimeInit+0x304>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d14a      	bne.n	80015ac <RTOSOneTimeInit+0x308>
        __asm volatile
 8001516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800151a:	f383 8811 	msr	BASEPRI, r3
 800151e:	f3bf 8f6f 	isb	sy
 8001522:	f3bf 8f4f 	dsb	sy
 8001526:	60fb      	str	r3, [r7, #12]
    }
 8001528:	bf00      	nop
 800152a:	bf00      	nop
 800152c:	e7fd      	b.n	800152a <RTOSOneTimeInit+0x286>
 800152e:	bf00      	nop
 8001530:	e0001000 	.word	0xe0001000
 8001534:	20000208 	.word	0x20000208
 8001538:	08010da4 	.word	0x08010da4
 800153c:	080017f9 	.word	0x080017f9
 8001540:	200001fc 	.word	0x200001fc
 8001544:	20000214 	.word	0x20000214
 8001548:	08010db4 	.word	0x08010db4
 800154c:	08001b55 	.word	0x08001b55
 8001550:	20000218 	.word	0x20000218
 8001554:	08010dc0 	.word	0x08010dc0
 8001558:	08002125 	.word	0x08002125
 800155c:	20000220 	.word	0x20000220
 8001560:	08010dd0 	.word	0x08010dd0
 8001564:	08002081 	.word	0x08002081
 8001568:	2000021c 	.word	0x2000021c
 800156c:	08010de4 	.word	0x08010de4
 8001570:	08001fd1 	.word	0x08001fd1
 8001574:	2000020c 	.word	0x2000020c
 8001578:	08010df4 	.word	0x08010df4
 800157c:	08001e89 	.word	0x08001e89
 8001580:	20000210 	.word	0x20000210
 8001584:	08010e08 	.word	0x08010e08
 8001588:	08001f59 	.word	0x08001f59
 800158c:	20000200 	.word	0x20000200
 8001590:	08010e14 	.word	0x08010e14
 8001594:	08001681 	.word	0x08001681
 8001598:	20000204 	.word	0x20000204
 800159c:	08010e24 	.word	0x08010e24
 80015a0:	08001735 	.word	0x08001735
 80015a4:	20000224 	.word	0x20000224
 80015a8:	20000228 	.word	0x20000228

		flashQueue = xQueueCreate(LOG_IN_QUEUE_LEN, sizeof(LogEntry_t));
 80015ac:	2200      	movs	r2, #0
 80015ae:	212c      	movs	r1, #44	@ 0x2c
 80015b0:	2020      	movs	r0, #32
 80015b2:	f001 f981 	bl	80028b8 <xQueueGenericCreate>
 80015b6:	4603      	mov	r3, r0
 80015b8:	4a21      	ldr	r2, [pc, #132]	@ (8001640 <RTOSOneTimeInit+0x39c>)
 80015ba:	6013      	str	r3, [r2, #0]
		configASSERT(flashQueue != NULL);
 80015bc:	4b20      	ldr	r3, [pc, #128]	@ (8001640 <RTOSOneTimeInit+0x39c>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d10b      	bne.n	80015dc <RTOSOneTimeInit+0x338>
        __asm volatile
 80015c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80015c8:	f383 8811 	msr	BASEPRI, r3
 80015cc:	f3bf 8f6f 	isb	sy
 80015d0:	f3bf 8f4f 	dsb	sy
 80015d4:	60bb      	str	r3, [r7, #8]
    }
 80015d6:	bf00      	nop
 80015d8:	bf00      	nop
 80015da:	e7fd      	b.n	80015d8 <RTOSOneTimeInit+0x334>

		logInQueue = xQueueCreate(LOG_IN_QUEUE_LEN, sizeof(LogEntry_t));
 80015dc:	2200      	movs	r2, #0
 80015de:	212c      	movs	r1, #44	@ 0x2c
 80015e0:	2020      	movs	r0, #32
 80015e2:	f001 f969 	bl	80028b8 <xQueueGenericCreate>
 80015e6:	4603      	mov	r3, r0
 80015e8:	4a16      	ldr	r2, [pc, #88]	@ (8001644 <RTOSOneTimeInit+0x3a0>)
 80015ea:	6013      	str	r3, [r2, #0]
		configASSERT(logInQueue != NULL);
 80015ec:	4b15      	ldr	r3, [pc, #84]	@ (8001644 <RTOSOneTimeInit+0x3a0>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d10b      	bne.n	800160c <RTOSOneTimeInit+0x368>
        __asm volatile
 80015f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80015f8:	f383 8811 	msr	BASEPRI, r3
 80015fc:	f3bf 8f6f 	isb	sy
 8001600:	f3bf 8f4f 	dsb	sy
 8001604:	607b      	str	r3, [r7, #4]
    }
 8001606:	bf00      	nop
 8001608:	bf00      	nop
 800160a:	e7fd      	b.n	8001608 <RTOSOneTimeInit+0x364>

		//<-----------------------Event Group Creation---------------------->
		eventGroupHandle = xEventGroupCreate();
 800160c:	f000 fe7e 	bl	800230c <xEventGroupCreate>
 8001610:	4603      	mov	r3, r0
 8001612:	4a0d      	ldr	r2, [pc, #52]	@ (8001648 <RTOSOneTimeInit+0x3a4>)
 8001614:	6013      	str	r3, [r2, #0]
		configASSERT(eventGroupHandle != NULL);
 8001616:	4b0c      	ldr	r3, [pc, #48]	@ (8001648 <RTOSOneTimeInit+0x3a4>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d10b      	bne.n	8001636 <RTOSOneTimeInit+0x392>
        __asm volatile
 800161e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001622:	f383 8811 	msr	BASEPRI, r3
 8001626:	f3bf 8f6f 	isb	sy
 800162a:	f3bf 8f4f 	dsb	sy
 800162e:	603b      	str	r3, [r7, #0]
    }
 8001630:	bf00      	nop
 8001632:	bf00      	nop
 8001634:	e7fd      	b.n	8001632 <RTOSOneTimeInit+0x38e>


	}
}
 8001636:	bf00      	nop
 8001638:	3738      	adds	r7, #56	@ 0x38
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20000230 	.word	0x20000230
 8001644:	2000022c 	.word	0x2000022c
 8001648:	20000234 	.word	0x20000234

0800164c <ProcessOneTimeInit>:

void ProcessOneTimeInit(void) {
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0

	//***********************************************************************
	//							 One Time Init
	//***********************************************************************
	{
		adcBufferInit(&adc);
 8001650:	4807      	ldr	r0, [pc, #28]	@ (8001670 <ProcessOneTimeInit+0x24>)
 8001652:	f7ff fd55 	bl	8001100 <adcBufferInit>
	}
	//***********************************************************************
	//							 HAL Init
	//***********************************************************************
	{
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) (adc.ADC1_Val), ADC1_BUFF_SIZE);
 8001656:	2230      	movs	r2, #48	@ 0x30
 8001658:	4905      	ldr	r1, [pc, #20]	@ (8001670 <ProcessOneTimeInit+0x24>)
 800165a:	4806      	ldr	r0, [pc, #24]	@ (8001674 <ProcessOneTimeInit+0x28>)
 800165c:	f006 fcb8 	bl	8007fd0 <HAL_ADC_Start_DMA>
		HAL_ADC_Start_DMA(&hadc2, (uint32_t*) (adc.ADC2_Val), ADC2_BUFF_SIZE);
 8001660:	2218      	movs	r2, #24
 8001662:	4905      	ldr	r1, [pc, #20]	@ (8001678 <ProcessOneTimeInit+0x2c>)
 8001664:	4805      	ldr	r0, [pc, #20]	@ (800167c <ProcessOneTimeInit+0x30>)
 8001666:	f006 fcb3 	bl	8007fd0 <HAL_ADC_Start_DMA>

		//		HAL_ADC_Start_DMA(&hadc3, (uint32_t*) &(adc.ADC3_Val), 8);

		//		HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
	}
}
 800166a:	bf00      	nop
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	2000028c 	.word	0x2000028c
 8001674:	20014710 	.word	0x20014710
 8001678:	200002ec 	.word	0x200002ec
 800167c:	20014758 	.word	0x20014758

08001680 <LED_Green_Handler>:

void LED_Green_Handler(void *param) {
 8001680:	b580      	push	{r7, lr}
 8001682:	b08a      	sub	sp, #40	@ 0x28
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]

	char tx[MAX_PRINT_LEN];
//    int counter = 0;

	while (1) {
		ang += 0.3f;
 8001688:	4b23      	ldr	r3, [pc, #140]	@ (8001718 <LED_Green_Handler+0x98>)
 800168a:	edd3 7a00 	vldr	s15, [r3]
 800168e:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 800171c <LED_Green_Handler+0x9c>
 8001692:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001696:	4b20      	ldr	r3, [pc, #128]	@ (8001718 <LED_Green_Handler+0x98>)
 8001698:	edc3 7a00 	vstr	s15, [r3]
		if (ang >= 6.27f) {
 800169c:	4b1e      	ldr	r3, [pc, #120]	@ (8001718 <LED_Green_Handler+0x98>)
 800169e:	edd3 7a00 	vldr	s15, [r3]
 80016a2:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001720 <LED_Green_Handler+0xa0>
 80016a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ae:	db03      	blt.n	80016b8 <LED_Green_Handler+0x38>
			ang = 0;
 80016b0:	4b19      	ldr	r3, [pc, #100]	@ (8001718 <LED_Green_Handler+0x98>)
 80016b2:	f04f 0200 	mov.w	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
		}
		val = (int32_t) (1000.0f * sin(ang));
 80016b8:	4b17      	ldr	r3, [pc, #92]	@ (8001718 <LED_Green_Handler+0x98>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4618      	mov	r0, r3
 80016be:	f7fe ffb3 	bl	8000628 <__aeabi_f2d>
 80016c2:	4602      	mov	r2, r0
 80016c4:	460b      	mov	r3, r1
 80016c6:	ec43 2b10 	vmov	d0, r2, r3
 80016ca:	f00e fb39 	bl	800fd40 <sin>
 80016ce:	ec51 0b10 	vmov	r0, r1, d0
 80016d2:	f04f 0200 	mov.w	r2, #0
 80016d6:	4b13      	ldr	r3, [pc, #76]	@ (8001724 <LED_Green_Handler+0xa4>)
 80016d8:	f7fe fffe 	bl	80006d8 <__aeabi_dmul>
 80016dc:	4602      	mov	r2, r0
 80016de:	460b      	mov	r3, r1
 80016e0:	4610      	mov	r0, r2
 80016e2:	4619      	mov	r1, r3
 80016e4:	f7ff faa8 	bl	8000c38 <__aeabi_d2iz>
 80016e8:	4603      	mov	r3, r0
 80016ea:	4a0f      	ldr	r2, [pc, #60]	@ (8001728 <LED_Green_Handler+0xa8>)
 80016ec:	6013      	str	r3, [r2, #0]
		// convert integer to string safely
		snprintf(tx, sizeof(tx), "SV:%ld\r\n", val);
 80016ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001728 <LED_Green_Handler+0xa8>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f107 0008 	add.w	r0, r7, #8
 80016f6:	4a0d      	ldr	r2, [pc, #52]	@ (800172c <LED_Green_Handler+0xac>)
 80016f8:	2120      	movs	r1, #32
 80016fa:	f00a fe9f 	bl	800c43c <sniprintf>

		xQueueSend(q_print, &tx, portMAX_DELAY);
 80016fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001730 <LED_Green_Handler+0xb0>)
 8001700:	6818      	ldr	r0, [r3, #0]
 8001702:	f107 0108 	add.w	r1, r7, #8
 8001706:	2300      	movs	r3, #0
 8001708:	f04f 32ff 	mov.w	r2, #4294967295
 800170c:	f001 f960 	bl	80029d0 <xQueueGenericSend>
		//		sprintf(str_green, "%03d\n", (uint32_t) (val * 10.0f));
		//		sprintf((char*) str_g, "%03.0f\n", val); // /* , |%04.0f : sysVar.nMotor*/

		//		xQueueSend(q_print, &buffer, portMAX_DELAY);

		vTaskDelay(pdMS_TO_TICKS(50));
 8001710:	2096      	movs	r0, #150	@ 0x96
 8001712:	f001 fddb 	bl	80032cc <vTaskDelay>
		ang += 0.3f;
 8001716:	e7b7      	b.n	8001688 <LED_Green_Handler+0x8>
 8001718:	2000027c 	.word	0x2000027c
 800171c:	3e99999a 	.word	0x3e99999a
 8001720:	40c8a3d7 	.word	0x40c8a3d7
 8001724:	408f4000 	.word	0x408f4000
 8001728:	20000284 	.word	0x20000284
 800172c:	08010e34 	.word	0x08010e34
 8001730:	20000224 	.word	0x20000224

08001734 <LED_Red_Handler>:
	}

}

void LED_Red_Handler(void *param) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b08a      	sub	sp, #40	@ 0x28
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
	char tx2[MAX_PRINT_LEN];
	while (1) {
		ang2 += 0.3f;
 800173c:	4b26      	ldr	r3, [pc, #152]	@ (80017d8 <LED_Red_Handler+0xa4>)
 800173e:	edd3 7a00 	vldr	s15, [r3]
 8001742:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80017dc <LED_Red_Handler+0xa8>
 8001746:	ee77 7a87 	vadd.f32	s15, s15, s14
 800174a:	4b23      	ldr	r3, [pc, #140]	@ (80017d8 <LED_Red_Handler+0xa4>)
 800174c:	edc3 7a00 	vstr	s15, [r3]
		if (ang2 >= 6.27f) {
 8001750:	4b21      	ldr	r3, [pc, #132]	@ (80017d8 <LED_Red_Handler+0xa4>)
 8001752:	edd3 7a00 	vldr	s15, [r3]
 8001756:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80017e0 <LED_Red_Handler+0xac>
 800175a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800175e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001762:	db03      	blt.n	800176c <LED_Red_Handler+0x38>
			ang2 = 0;
 8001764:	4b1c      	ldr	r3, [pc, #112]	@ (80017d8 <LED_Red_Handler+0xa4>)
 8001766:	f04f 0200 	mov.w	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
		}
		val2 = (int32_t) (1000.0f * sin(ang2 + 0.1f));
 800176c:	4b1a      	ldr	r3, [pc, #104]	@ (80017d8 <LED_Red_Handler+0xa4>)
 800176e:	edd3 7a00 	vldr	s15, [r3]
 8001772:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80017e4 <LED_Red_Handler+0xb0>
 8001776:	ee77 7a87 	vadd.f32	s15, s15, s14
 800177a:	ee17 0a90 	vmov	r0, s15
 800177e:	f7fe ff53 	bl	8000628 <__aeabi_f2d>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	ec43 2b10 	vmov	d0, r2, r3
 800178a:	f00e fad9 	bl	800fd40 <sin>
 800178e:	ec51 0b10 	vmov	r0, r1, d0
 8001792:	f04f 0200 	mov.w	r2, #0
 8001796:	4b14      	ldr	r3, [pc, #80]	@ (80017e8 <LED_Red_Handler+0xb4>)
 8001798:	f7fe ff9e 	bl	80006d8 <__aeabi_dmul>
 800179c:	4602      	mov	r2, r0
 800179e:	460b      	mov	r3, r1
 80017a0:	4610      	mov	r0, r2
 80017a2:	4619      	mov	r1, r3
 80017a4:	f7ff fa48 	bl	8000c38 <__aeabi_d2iz>
 80017a8:	4603      	mov	r3, r0
 80017aa:	4a10      	ldr	r2, [pc, #64]	@ (80017ec <LED_Red_Handler+0xb8>)
 80017ac:	6013      	str	r3, [r2, #0]
		// convert integer to string safely
		snprintf(tx2, sizeof(tx2), "SI:%ld\r\n", val2);
 80017ae:	4b0f      	ldr	r3, [pc, #60]	@ (80017ec <LED_Red_Handler+0xb8>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f107 0008 	add.w	r0, r7, #8
 80017b6:	4a0e      	ldr	r2, [pc, #56]	@ (80017f0 <LED_Red_Handler+0xbc>)
 80017b8:	2120      	movs	r1, #32
 80017ba:	f00a fe3f 	bl	800c43c <sniprintf>

		xQueueSend(q_print, &tx2, portMAX_DELAY);
 80017be:	4b0d      	ldr	r3, [pc, #52]	@ (80017f4 <LED_Red_Handler+0xc0>)
 80017c0:	6818      	ldr	r0, [r3, #0]
 80017c2:	f107 0108 	add.w	r1, r7, #8
 80017c6:	2300      	movs	r3, #0
 80017c8:	f04f 32ff 	mov.w	r2, #4294967295
 80017cc:	f001 f900 	bl	80029d0 <xQueueGenericSend>
		vTaskDelay(pdMS_TO_TICKS(50));
 80017d0:	2096      	movs	r0, #150	@ 0x96
 80017d2:	f001 fd7b 	bl	80032cc <vTaskDelay>
		ang2 += 0.3f;
 80017d6:	e7b1      	b.n	800173c <LED_Red_Handler+0x8>
 80017d8:	20000280 	.word	0x20000280
 80017dc:	3e99999a 	.word	0x3e99999a
 80017e0:	40c8a3d7 	.word	0x40c8a3d7
 80017e4:	3dcccccd 	.word	0x3dcccccd
 80017e8:	408f4000 	.word	0x408f4000
 80017ec:	20000288 	.word	0x20000288
 80017f0:	08010e40 	.word	0x08010e40
 80017f4:	20000224 	.word	0x20000224

080017f8 <Para_Calc_Handler>:
//		vTaskDelay(pdMS_TO_TICKS(1000));
//	}
//
//}

static void Para_Calc_Handler(void *param) {
 80017f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017fa:	b093      	sub	sp, #76	@ 0x4c
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]

	unsigned long long int frame_no = 0;
 8001800:	f04f 0200 	mov.w	r2, #0
 8001804:	f04f 0300 	mov.w	r3, #0
 8001808:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
	while (1) {
		ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 800180c:	f04f 32ff 	mov.w	r2, #4294967295
 8001810:	2101      	movs	r1, #1
 8001812:	2000      	movs	r0, #0
 8001814:	f002 faf4 	bl	8003e00 <ulTaskGenericNotifyTake>
		m1.Vdc = (float) (adc.ADC_AVG[0]) * 500.0f / 4096.0f;
 8001818:	4b90      	ldr	r3, [pc, #576]	@ (8001a5c <Para_Calc_Handler+0x264>)
 800181a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800181e:	ee07 3a90 	vmov	s15, r3
 8001822:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001826:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8001a60 <Para_Calc_Handler+0x268>
 800182a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800182e:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 8001a64 <Para_Calc_Handler+0x26c>
 8001832:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001836:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800183a:	ee17 2a90 	vmov	r2, s15
 800183e:	4b8a      	ldr	r3, [pc, #552]	@ (8001a68 <Para_Calc_Handler+0x270>)
 8001840:	601a      	str	r2, [r3, #0]
		m1.Idc = (float) (adc.ADC_AVG[1]) * 500.0f / 4096.0f;
 8001842:	4b86      	ldr	r3, [pc, #536]	@ (8001a5c <Para_Calc_Handler+0x264>)
 8001844:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8001848:	ee07 3a90 	vmov	s15, r3
 800184c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001850:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8001a60 <Para_Calc_Handler+0x268>
 8001854:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001858:	eddf 6a82 	vldr	s13, [pc, #520]	@ 8001a64 <Para_Calc_Handler+0x26c>
 800185c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001860:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001864:	ee17 2a90 	vmov	r2, s15
 8001868:	4b7f      	ldr	r3, [pc, #508]	@ (8001a68 <Para_Calc_Handler+0x270>)
 800186a:	605a      	str	r2, [r3, #4]
		m1.Temprature = (float) (adc.ADC_AVG[2]) * 500.0f / 4096.0f;
 800186c:	4b7b      	ldr	r3, [pc, #492]	@ (8001a5c <Para_Calc_Handler+0x264>)
 800186e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001872:	ee07 3a90 	vmov	s15, r3
 8001876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800187a:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 8001a60 <Para_Calc_Handler+0x268>
 800187e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001882:	eddf 6a78 	vldr	s13, [pc, #480]	@ 8001a64 <Para_Calc_Handler+0x26c>
 8001886:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800188a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800188e:	ee17 2a90 	vmov	r2, s15
 8001892:	4b75      	ldr	r3, [pc, #468]	@ (8001a68 <Para_Calc_Handler+0x270>)
 8001894:	60da      	str	r2, [r3, #12]
		m1.Pow = m1.Vdc * m1.Idc;
 8001896:	4b74      	ldr	r3, [pc, #464]	@ (8001a68 <Para_Calc_Handler+0x270>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a73      	ldr	r2, [pc, #460]	@ (8001a68 <Para_Calc_Handler+0x270>)
 800189c:	6852      	ldr	r2, [r2, #4]
 800189e:	fb02 f303 	mul.w	r3, r2, r3
 80018a2:	4a71      	ldr	r2, [pc, #452]	@ (8001a68 <Para_Calc_Handler+0x270>)
 80018a4:	6093      	str	r3, [r2, #8]

		m2.Vdc = (float) (adc.ADC_AVG[3]) * 500.0f / 4096.0f;
 80018a6:	4b6d      	ldr	r3, [pc, #436]	@ (8001a5c <Para_Calc_Handler+0x264>)
 80018a8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80018ac:	ee07 3a90 	vmov	s15, r3
 80018b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018b4:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8001a60 <Para_Calc_Handler+0x268>
 80018b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018bc:	eddf 6a69 	vldr	s13, [pc, #420]	@ 8001a64 <Para_Calc_Handler+0x26c>
 80018c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018c8:	ee17 2a90 	vmov	r2, s15
 80018cc:	4b67      	ldr	r3, [pc, #412]	@ (8001a6c <Para_Calc_Handler+0x274>)
 80018ce:	601a      	str	r2, [r3, #0]
		m2.Idc = (float) (adc.ADC_AVG[4]) * 500.0f / 4096.0f;
 80018d0:	4b62      	ldr	r3, [pc, #392]	@ (8001a5c <Para_Calc_Handler+0x264>)
 80018d2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80018d6:	ee07 3a90 	vmov	s15, r3
 80018da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018de:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8001a60 <Para_Calc_Handler+0x268>
 80018e2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018e6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8001a64 <Para_Calc_Handler+0x26c>
 80018ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80018f2:	ee17 2a90 	vmov	r2, s15
 80018f6:	4b5d      	ldr	r3, [pc, #372]	@ (8001a6c <Para_Calc_Handler+0x274>)
 80018f8:	605a      	str	r2, [r3, #4]
		m2.Temprature = (float) (adc.ADC_AVG[5]) * 500.0f / 4096.0f;
 80018fa:	4b58      	ldr	r3, [pc, #352]	@ (8001a5c <Para_Calc_Handler+0x264>)
 80018fc:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001900:	ee07 3a90 	vmov	s15, r3
 8001904:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001908:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8001a60 <Para_Calc_Handler+0x268>
 800190c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001910:	eddf 6a54 	vldr	s13, [pc, #336]	@ 8001a64 <Para_Calc_Handler+0x26c>
 8001914:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001918:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800191c:	ee17 2a90 	vmov	r2, s15
 8001920:	4b52      	ldr	r3, [pc, #328]	@ (8001a6c <Para_Calc_Handler+0x274>)
 8001922:	60da      	str	r2, [r3, #12]
		m2.Pow = m2.Vdc * m2.Idc;
 8001924:	4b51      	ldr	r3, [pc, #324]	@ (8001a6c <Para_Calc_Handler+0x274>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a50      	ldr	r2, [pc, #320]	@ (8001a6c <Para_Calc_Handler+0x274>)
 800192a:	6852      	ldr	r2, [r2, #4]
 800192c:	fb02 f303 	mul.w	r3, r2, r3
 8001930:	4a4e      	ldr	r2, [pc, #312]	@ (8001a6c <Para_Calc_Handler+0x274>)
 8001932:	6093      	str	r3, [r2, #8]

		m3.Vdc = (float) (adc.ADC_AVG[6]) * 500.0f / 4096.0f;
 8001934:	4b49      	ldr	r3, [pc, #292]	@ (8001a5c <Para_Calc_Handler+0x264>)
 8001936:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800193a:	ee07 3a90 	vmov	s15, r3
 800193e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001942:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8001a60 <Para_Calc_Handler+0x268>
 8001946:	ee27 7a87 	vmul.f32	s14, s15, s14
 800194a:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8001a64 <Para_Calc_Handler+0x26c>
 800194e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001952:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001956:	ee17 2a90 	vmov	r2, s15
 800195a:	4b45      	ldr	r3, [pc, #276]	@ (8001a70 <Para_Calc_Handler+0x278>)
 800195c:	601a      	str	r2, [r3, #0]
		m3.Idc = (float) (adc.ADC_AVG[7]) * 500.0f / 4096.0f;
 800195e:	4b3f      	ldr	r3, [pc, #252]	@ (8001a5c <Para_Calc_Handler+0x264>)
 8001960:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8001964:	ee07 3a90 	vmov	s15, r3
 8001968:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800196c:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001a60 <Para_Calc_Handler+0x268>
 8001970:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001974:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8001a64 <Para_Calc_Handler+0x26c>
 8001978:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800197c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001980:	ee17 2a90 	vmov	r2, s15
 8001984:	4b3a      	ldr	r3, [pc, #232]	@ (8001a70 <Para_Calc_Handler+0x278>)
 8001986:	605a      	str	r2, [r3, #4]
		m3.Temprature = (float) (adc.ADC_AVG[8]) * 500.0f / 4096.0f;
 8001988:	4b34      	ldr	r3, [pc, #208]	@ (8001a5c <Para_Calc_Handler+0x264>)
 800198a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800198e:	ee07 3a90 	vmov	s15, r3
 8001992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001996:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001a60 <Para_Calc_Handler+0x268>
 800199a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800199e:	eddf 6a31 	vldr	s13, [pc, #196]	@ 8001a64 <Para_Calc_Handler+0x26c>
 80019a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019aa:	ee17 2a90 	vmov	r2, s15
 80019ae:	4b30      	ldr	r3, [pc, #192]	@ (8001a70 <Para_Calc_Handler+0x278>)
 80019b0:	60da      	str	r2, [r3, #12]
		m3.Pow = m3.Vdc * m3.Idc;
 80019b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001a70 <Para_Calc_Handler+0x278>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a2e      	ldr	r2, [pc, #184]	@ (8001a70 <Para_Calc_Handler+0x278>)
 80019b8:	6852      	ldr	r2, [r2, #4]
 80019ba:	fb02 f303 	mul.w	r3, r2, r3
 80019be:	4a2c      	ldr	r2, [pc, #176]	@ (8001a70 <Para_Calc_Handler+0x278>)
 80019c0:	6093      	str	r3, [r2, #8]
		//		power_int = (uint32_t) power;
		//		temperature_int = (uint32_t) temperature;

		// Fault Checking

		fault_no = checkMotorPara(&m1);
 80019c2:	4829      	ldr	r0, [pc, #164]	@ (8001a68 <Para_Calc_Handler+0x270>)
 80019c4:	f000 f85a 	bl	8001a7c <checkMotorPara>
 80019c8:	4603      	mov	r3, r0
 80019ca:	461a      	mov	r2, r3
 80019cc:	4b29      	ldr	r3, [pc, #164]	@ (8001a74 <Para_Calc_Handler+0x27c>)
 80019ce:	701a      	strb	r2, [r3, #0]
		if (fault_no != HEALTHY) {

		}
		fault_no = checkMotorPara(&m2);
 80019d0:	4826      	ldr	r0, [pc, #152]	@ (8001a6c <Para_Calc_Handler+0x274>)
 80019d2:	f000 f853 	bl	8001a7c <checkMotorPara>
 80019d6:	4603      	mov	r3, r0
 80019d8:	461a      	mov	r2, r3
 80019da:	4b26      	ldr	r3, [pc, #152]	@ (8001a74 <Para_Calc_Handler+0x27c>)
 80019dc:	701a      	strb	r2, [r3, #0]
		if (fault_no != HEALTHY) {
			// FAULT OCCURED
		}
		fault_no = checkMotorPara(&m3);
 80019de:	4824      	ldr	r0, [pc, #144]	@ (8001a70 <Para_Calc_Handler+0x278>)
 80019e0:	f000 f84c 	bl	8001a7c <checkMotorPara>
 80019e4:	4603      	mov	r3, r0
 80019e6:	461a      	mov	r2, r3
 80019e8:	4b22      	ldr	r3, [pc, #136]	@ (8001a74 <Para_Calc_Handler+0x27c>)
 80019ea:	701a      	strb	r2, [r3, #0]

		// command to stop system immediately

		// Send Data to Communication Task / UART
		Telemetry_t t;
		t.fltFlag = 0;
 80019ec:	2300      	movs	r3, #0
 80019ee:	723b      	strb	r3, [r7, #8]
		t.seq = frame_no++;
 80019f0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80019f4:	1c54      	adds	r4, r2, #1
 80019f6:	f143 0500 	adc.w	r5, r3, #0
 80019fa:	e9c7 4510 	strd	r4, r5, [r7, #64]	@ 0x40
 80019fe:	4613      	mov	r3, r2
 8001a00:	60fb      	str	r3, [r7, #12]
		if (frame_no >= ULLINT_MAX) {
 8001a02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001a06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a0a:	bf08      	it	eq
 8001a0c:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8001a10:	d105      	bne.n	8001a1e <Para_Calc_Handler+0x226>
			frame_no = 0;
 8001a12:	f04f 0200 	mov.w	r2, #0
 8001a16:	f04f 0300 	mov.w	r3, #0
 8001a1a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
		}
		t.m1 = m1, t.m2 = m2, t.m3 = m3;
 8001a1e:	4b12      	ldr	r3, [pc, #72]	@ (8001a68 <Para_Calc_Handler+0x270>)
 8001a20:	f107 0610 	add.w	r6, r7, #16
 8001a24:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a26:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8001a2a:	4b10      	ldr	r3, [pc, #64]	@ (8001a6c <Para_Calc_Handler+0x274>)
 8001a2c:	f107 0620 	add.w	r6, r7, #32
 8001a30:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a32:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8001a36:	4b0e      	ldr	r3, [pc, #56]	@ (8001a70 <Para_Calc_Handler+0x278>)
 8001a38:	f107 0630 	add.w	r6, r7, #48	@ 0x30
 8001a3c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a3e:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
		xQueueSend(q_telemetry, &t, pdMS_TO_TICKS (5));
 8001a42:	4b0d      	ldr	r3, [pc, #52]	@ (8001a78 <Para_Calc_Handler+0x280>)
 8001a44:	6818      	ldr	r0, [r3, #0]
 8001a46:	f107 0108 	add.w	r1, r7, #8
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	220f      	movs	r2, #15
 8001a4e:	f000 ffbf 	bl	80029d0 <xQueueGenericSend>

		// Heartbeat
		sendHeartBeat(HB_CONTROL_TASK_BIT);
 8001a52:	2001      	movs	r0, #1
 8001a54:	f000 fbc8 	bl	80021e8 <sendHeartBeat>
	while (1) {
 8001a58:	e6d8      	b.n	800180c <Para_Calc_Handler+0x14>
 8001a5a:	bf00      	nop
 8001a5c:	2000028c 	.word	0x2000028c
 8001a60:	43fa0000 	.word	0x43fa0000
 8001a64:	45800000 	.word	0x45800000
 8001a68:	20000238 	.word	0x20000238
 8001a6c:	20000248 	.word	0x20000248
 8001a70:	20000258 	.word	0x20000258
 8001a74:	20000268 	.word	0x20000268
 8001a78:	20000228 	.word	0x20000228

08001a7c <checkMotorPara>:
	}
}

FaultCode_e checkMotorPara(Motor_t *m) {
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b082      	sub	sp, #8
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
	if ((*m).Vdc < MOTOR_UNDER_VDC_LIM) {
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	2bbd      	cmp	r3, #189	@ 0xbd
 8001a8a:	d807      	bhi.n	8001a9c <checkMotorPara+0x20>
		xEventGroupSetBits(eventGroupHandle, FAULT_UNDER_VDC_EVENTBIT);
 8001a8c:	4b30      	ldr	r3, [pc, #192]	@ (8001b50 <checkMotorPara+0xd4>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2110      	movs	r1, #16
 8001a92:	4618      	mov	r0, r3
 8001a94:	f000 fd43 	bl	800251e <xEventGroupSetBits>

		return FLT_UNDER_VOLT;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e055      	b.n	8001b48 <checkMotorPara+0xcc>
	}
	if ((*m).Idc < MOTOR_UNDER_IDC_LIM) {
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d107      	bne.n	8001ab4 <checkMotorPara+0x38>
		xEventGroupSetBits(eventGroupHandle, FAULT_UNDER_IDC_EVENTBIT);
 8001aa4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b50 <checkMotorPara+0xd4>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	2120      	movs	r1, #32
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f000 fd37 	bl	800251e <xEventGroupSetBits>
		return FLT_UNDER_CURR;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	e049      	b.n	8001b48 <checkMotorPara+0xcc>
	}
	if ((*m).Pow < MOTOR_UNDER_POW_LIM) {
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	2bc7      	cmp	r3, #199	@ 0xc7
 8001aba:	d807      	bhi.n	8001acc <checkMotorPara+0x50>
		xEventGroupSetBits(eventGroupHandle, FAULT_UNDER_POW_EVENTBIT);
 8001abc:	4b24      	ldr	r3, [pc, #144]	@ (8001b50 <checkMotorPara+0xd4>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2140      	movs	r1, #64	@ 0x40
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f000 fd2b 	bl	800251e <xEventGroupSetBits>
		return FLT_UNDER_POW;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e03d      	b.n	8001b48 <checkMotorPara+0xcc>
	}
	if ((*m).Temprature < MOTOR_UNDER_TEMPRATURE_LIM) {
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	2b09      	cmp	r3, #9
 8001ad2:	d807      	bhi.n	8001ae4 <checkMotorPara+0x68>
		xEventGroupSetBits(eventGroupHandle, FAULT_UNDER_TEMP_EVENTBIT);
 8001ad4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b50 <checkMotorPara+0xd4>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	2180      	movs	r1, #128	@ 0x80
 8001ada:	4618      	mov	r0, r3
 8001adc:	f000 fd1f 	bl	800251e <xEventGroupSetBits>
		return FLT_UNDER_TEMP;
 8001ae0:	2304      	movs	r3, #4
 8001ae2:	e031      	b.n	8001b48 <checkMotorPara+0xcc>
	}

	if ((*m).Vdc > MOTOR_OVER_VDC_LIM) {
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2bfa      	cmp	r3, #250	@ 0xfa
 8001aea:	d907      	bls.n	8001afc <checkMotorPara+0x80>
		xEventGroupSetBits(eventGroupHandle, FAULT_OVER_VDC_EVENTBIT);
 8001aec:	4b18      	ldr	r3, [pc, #96]	@ (8001b50 <checkMotorPara+0xd4>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2101      	movs	r1, #1
 8001af2:	4618      	mov	r0, r3
 8001af4:	f000 fd13 	bl	800251e <xEventGroupSetBits>
		return FLT_OVER_VOLT;
 8001af8:	2305      	movs	r3, #5
 8001afa:	e025      	b.n	8001b48 <checkMotorPara+0xcc>
	}
	if ((*m).Idc > MOTOR_OVER_IDC_LIM) {
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	2b06      	cmp	r3, #6
 8001b02:	d907      	bls.n	8001b14 <checkMotorPara+0x98>
		xEventGroupSetBits(eventGroupHandle, FAULT_OVER_IDC_EVENTBIT);
 8001b04:	4b12      	ldr	r3, [pc, #72]	@ (8001b50 <checkMotorPara+0xd4>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2102      	movs	r1, #2
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f000 fd07 	bl	800251e <xEventGroupSetBits>
		return FLT_OVER_CURR;
 8001b10:	2306      	movs	r3, #6
 8001b12:	e019      	b.n	8001b48 <checkMotorPara+0xcc>
	}
	if ((*m).Pow > MOTOR_OVER_POW_LIM) {
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 8001b1c:	d907      	bls.n	8001b2e <checkMotorPara+0xb2>
		xEventGroupSetBits(eventGroupHandle, FAULT_OVER_POW_EVENTBIT);
 8001b1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001b50 <checkMotorPara+0xd4>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2104      	movs	r1, #4
 8001b24:	4618      	mov	r0, r3
 8001b26:	f000 fcfa 	bl	800251e <xEventGroupSetBits>
		return FLT_OVER_POW;
 8001b2a:	2307      	movs	r3, #7
 8001b2c:	e00c      	b.n	8001b48 <checkMotorPara+0xcc>
	}
	if ((*m).Temprature > MOTOR_OVER_TEMPRATURE_LIM) {
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	2b64      	cmp	r3, #100	@ 0x64
 8001b34:	d907      	bls.n	8001b46 <checkMotorPara+0xca>
		xEventGroupSetBits(eventGroupHandle, FAULT_OVER_TEMP_EVENTBIT);
 8001b36:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <checkMotorPara+0xd4>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2108      	movs	r1, #8
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f000 fcee 	bl	800251e <xEventGroupSetBits>
		return FLT_OVER_TEMP;
 8001b42:	2308      	movs	r3, #8
 8001b44:	e000      	b.n	8001b48 <checkMotorPara+0xcc>
	}
	return HEALTHY;
 8001b46:	2300      	movs	r3, #0

}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	20000234 	.word	0x20000234

08001b54 <Fault_Task_Handler>:

static void Fault_Task_Handler(void *param) {
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b092      	sub	sp, #72	@ 0x48
 8001b58:	af02      	add	r7, sp, #8
 8001b5a:	6078      	str	r0, [r7, #4]

	EventBits_t fault_no;
//	EventBits_t uxBits;
	uint32_t flt = FAULT_OVER_VDC_EVENTBIT | FAULT_OVER_IDC_EVENTBIT | FAULT_OVER_POW_EVENTBIT | FAULT_OVER_TEMP_EVENTBIT | FAULT_UNDER_VDC_EVENTBIT | FAULT_UNDER_IDC_EVENTBIT | FAULT_UNDER_POW_EVENTBIT | FAULT_UNDER_TEMP_EVENTBIT;
 8001b5c:	23ff      	movs	r3, #255	@ 0xff
 8001b5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	for (;;) {

		fault_no = xEventGroupWaitBits(eventGroupHandle, flt, pdTRUE,  // clear on exit
 8001b60:	4b5a      	ldr	r3, [pc, #360]	@ (8001ccc <Fault_Task_Handler+0x178>)
 8001b62:	6818      	ldr	r0, [r3, #0]
 8001b64:	f04f 33ff 	mov.w	r3, #4294967295
 8001b68:	9300      	str	r3, [sp, #0]
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001b70:	f000 fbe4 	bl	800233c <xEventGroupWaitBits>
 8001b74:	63b8      	str	r0, [r7, #56]	@ 0x38
		pdFALSE, // wait for any
		portMAX_DELAY);

		if (fault_no & FAULT_OVER_VDC_EVENTBIT) // extract "FAULT_OVER_VDC_EVENTBIT" bit from "fault_no" and check if 1 or 0
 8001b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b78:	f003 0301 	and.w	r3, r3, #1
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d00f      	beq.n	8001ba0 <Fault_Task_Handler+0x4c>
		{
			// Log the Fault and send it to queue
			LogEntry_t log = make_log(FAULT_OVER_VDC_EVENTBIT, get_timestamp());
 8001b80:	f001 fcea 	bl	8003558 <xTaskGetTickCount>
 8001b84:	4602      	mov	r2, r0
 8001b86:	f107 030c 	add.w	r3, r7, #12
 8001b8a:	2101      	movs	r1, #1
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f000 f89f 	bl	8001cd0 <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001b92:	f107 030c 	add.w	r3, r7, #12
 8001b96:	f04f 31ff 	mov.w	r1, #4294967295
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f000 fa52 	bl	8002044 <Log_Task_Send>
			// Notify Communication
		}
		if (fault_no & FAULT_OVER_IDC_EVENTBIT) { // Log the Fault and send it to queue
 8001ba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ba2:	f003 0302 	and.w	r3, r3, #2
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d00f      	beq.n	8001bca <Fault_Task_Handler+0x76>
			LogEntry_t log = make_log(FAULT_OVER_IDC_EVENTBIT, get_timestamp());
 8001baa:	f001 fcd5 	bl	8003558 <xTaskGetTickCount>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	f107 030c 	add.w	r3, r7, #12
 8001bb4:	2102      	movs	r1, #2
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f000 f88a 	bl	8001cd0 <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001bbc:	f107 030c 	add.w	r3, r7, #12
 8001bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f000 fa3d 	bl	8002044 <Log_Task_Send>
			// Notify Communication
		}
		if (fault_no & FAULT_OVER_POW_EVENTBIT) { // Log the Fault and send it to queue
 8001bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001bcc:	f003 0304 	and.w	r3, r3, #4
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d00f      	beq.n	8001bf4 <Fault_Task_Handler+0xa0>
			LogEntry_t log = make_log(FAULT_OVER_POW_EVENTBIT, get_timestamp());
 8001bd4:	f001 fcc0 	bl	8003558 <xTaskGetTickCount>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	f107 030c 	add.w	r3, r7, #12
 8001bde:	2104      	movs	r1, #4
 8001be0:	4618      	mov	r0, r3
 8001be2:	f000 f875 	bl	8001cd0 <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001be6:	f107 030c 	add.w	r3, r7, #12
 8001bea:	f04f 31ff 	mov.w	r1, #4294967295
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 fa28 	bl	8002044 <Log_Task_Send>
			// Notify Communication
		}
		if (fault_no & FAULT_OVER_TEMP_EVENTBIT) { // Log the Fault and send it to queue
 8001bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001bf6:	f003 0308 	and.w	r3, r3, #8
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d00f      	beq.n	8001c1e <Fault_Task_Handler+0xca>
			LogEntry_t log = make_log(FAULT_OVER_TEMP_EVENTBIT, get_timestamp());
 8001bfe:	f001 fcab 	bl	8003558 <xTaskGetTickCount>
 8001c02:	4602      	mov	r2, r0
 8001c04:	f107 030c 	add.w	r3, r7, #12
 8001c08:	2108      	movs	r1, #8
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f000 f860 	bl	8001cd0 <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001c10:	f107 030c 	add.w	r3, r7, #12
 8001c14:	f04f 31ff 	mov.w	r1, #4294967295
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f000 fa13 	bl	8002044 <Log_Task_Send>
			// Notify Communication
		}
		if (fault_no & FAULT_UNDER_VDC_EVENTBIT) { // Log the Fault and send it to queue
 8001c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c20:	f003 0310 	and.w	r3, r3, #16
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d00f      	beq.n	8001c48 <Fault_Task_Handler+0xf4>
			LogEntry_t log = make_log(FAULT_UNDER_VDC_EVENTBIT, get_timestamp());
 8001c28:	f001 fc96 	bl	8003558 <xTaskGetTickCount>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	f107 030c 	add.w	r3, r7, #12
 8001c32:	2110      	movs	r1, #16
 8001c34:	4618      	mov	r0, r3
 8001c36:	f000 f84b 	bl	8001cd0 <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001c3a:	f107 030c 	add.w	r3, r7, #12
 8001c3e:	f04f 31ff 	mov.w	r1, #4294967295
 8001c42:	4618      	mov	r0, r3
 8001c44:	f000 f9fe 	bl	8002044 <Log_Task_Send>

			// Notify Communication
		}
		if (fault_no & FAULT_UNDER_IDC_EVENTBIT) { // Log the Fault and send it to queue
 8001c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c4a:	f003 0320 	and.w	r3, r3, #32
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d00f      	beq.n	8001c72 <Fault_Task_Handler+0x11e>
			LogEntry_t log = make_log(FAULT_UNDER_IDC_EVENTBIT, get_timestamp());
 8001c52:	f001 fc81 	bl	8003558 <xTaskGetTickCount>
 8001c56:	4602      	mov	r2, r0
 8001c58:	f107 030c 	add.w	r3, r7, #12
 8001c5c:	2120      	movs	r1, #32
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f000 f836 	bl	8001cd0 <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001c64:	f107 030c 	add.w	r3, r7, #12
 8001c68:	f04f 31ff 	mov.w	r1, #4294967295
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f000 f9e9 	bl	8002044 <Log_Task_Send>
			// Notify Communication
		}
		if (fault_no & FAULT_UNDER_POW_EVENTBIT) { // Log the Fault and send it to queue
 8001c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d00f      	beq.n	8001c9c <Fault_Task_Handler+0x148>
			LogEntry_t log = make_log(FAULT_UNDER_POW_EVENTBIT, get_timestamp());
 8001c7c:	f001 fc6c 	bl	8003558 <xTaskGetTickCount>
 8001c80:	4602      	mov	r2, r0
 8001c82:	f107 030c 	add.w	r3, r7, #12
 8001c86:	2140      	movs	r1, #64	@ 0x40
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f000 f821 	bl	8001cd0 <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001c8e:	f107 030c 	add.w	r3, r7, #12
 8001c92:	f04f 31ff 	mov.w	r1, #4294967295
 8001c96:	4618      	mov	r0, r3
 8001c98:	f000 f9d4 	bl	8002044 <Log_Task_Send>
		}
		if (fault_no & FAULT_UNDER_TEMP_EVENTBIT) {	// Log the Fault and send it to queue
 8001c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	f43f af5c 	beq.w	8001b60 <Fault_Task_Handler+0xc>
			LogEntry_t log = make_log(FAULT_UNDER_TEMP_EVENTBIT, get_timestamp());
 8001ca8:	f001 fc56 	bl	8003558 <xTaskGetTickCount>
 8001cac:	4602      	mov	r2, r0
 8001cae:	f107 030c 	add.w	r3, r7, #12
 8001cb2:	2180      	movs	r1, #128	@ 0x80
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f000 f80b 	bl	8001cd0 <make_log>
			Log_Task_Send(&log, portMAX_DELAY);
 8001cba:	f107 030c 	add.w	r3, r7, #12
 8001cbe:	f04f 31ff 	mov.w	r1, #4294967295
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f000 f9be 	bl	8002044 <Log_Task_Send>
		fault_no = xEventGroupWaitBits(eventGroupHandle, flt, pdTRUE,  // clear on exit
 8001cc8:	e74a      	b.n	8001b60 <Fault_Task_Handler+0xc>
 8001cca:	bf00      	nop
 8001ccc:	20000234 	.word	0x20000234

08001cd0 <make_log>:
		}
	}

}

LogEntry_t make_log(uint32_t fault_bit, uint32_t timestamp) {
 8001cd0:	b5b0      	push	{r4, r5, r7, lr}
 8001cd2:	b090      	sub	sp, #64	@ 0x40
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
	LogEntry_t e;

	e.seq = 0;              // LogManagerTask or FlashTask can overwrite
 8001cdc:	2300      	movs	r3, #0
 8001cde:	617b      	str	r3, [r7, #20]
	e.ts = timestamp;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	61bb      	str	r3, [r7, #24]
	e.level = fault_bit;
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	773b      	strb	r3, [r7, #28]

	switch (fault_bit) {
 8001cea:	68bb      	ldr	r3, [r7, #8]
 8001cec:	2b80      	cmp	r3, #128	@ 0x80
 8001cee:	f000 8096 	beq.w	8001e1e <make_log+0x14e>
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	2b80      	cmp	r3, #128	@ 0x80
 8001cf6:	f200 809b 	bhi.w	8001e30 <make_log+0x160>
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	2b20      	cmp	r3, #32
 8001cfe:	d84b      	bhi.n	8001d98 <make_log+0xc8>
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	f000 8094 	beq.w	8001e30 <make_log+0x160>
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	2b1f      	cmp	r3, #31
 8001d0e:	f200 808f 	bhi.w	8001e30 <make_log+0x160>
 8001d12:	a201      	add	r2, pc, #4	@ (adr r2, 8001d18 <make_log+0x48>)
 8001d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d18:	08001da1 	.word	0x08001da1
 8001d1c:	08001db3 	.word	0x08001db3
 8001d20:	08001e31 	.word	0x08001e31
 8001d24:	08001dc5 	.word	0x08001dc5
 8001d28:	08001e31 	.word	0x08001e31
 8001d2c:	08001e31 	.word	0x08001e31
 8001d30:	08001e31 	.word	0x08001e31
 8001d34:	08001dd7 	.word	0x08001dd7
 8001d38:	08001e31 	.word	0x08001e31
 8001d3c:	08001e31 	.word	0x08001e31
 8001d40:	08001e31 	.word	0x08001e31
 8001d44:	08001e31 	.word	0x08001e31
 8001d48:	08001e31 	.word	0x08001e31
 8001d4c:	08001e31 	.word	0x08001e31
 8001d50:	08001e31 	.word	0x08001e31
 8001d54:	08001de9 	.word	0x08001de9
 8001d58:	08001e31 	.word	0x08001e31
 8001d5c:	08001e31 	.word	0x08001e31
 8001d60:	08001e31 	.word	0x08001e31
 8001d64:	08001e31 	.word	0x08001e31
 8001d68:	08001e31 	.word	0x08001e31
 8001d6c:	08001e31 	.word	0x08001e31
 8001d70:	08001e31 	.word	0x08001e31
 8001d74:	08001e31 	.word	0x08001e31
 8001d78:	08001e31 	.word	0x08001e31
 8001d7c:	08001e31 	.word	0x08001e31
 8001d80:	08001e31 	.word	0x08001e31
 8001d84:	08001e31 	.word	0x08001e31
 8001d88:	08001e31 	.word	0x08001e31
 8001d8c:	08001e31 	.word	0x08001e31
 8001d90:	08001e31 	.word	0x08001e31
 8001d94:	08001dfb 	.word	0x08001dfb
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	2b40      	cmp	r3, #64	@ 0x40
 8001d9c:	d036      	beq.n	8001e0c <make_log+0x13c>
 8001d9e:	e047      	b.n	8001e30 <make_log+0x160>
	case FAULT_OVER_VDC_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Over VDC ");
 8001da0:	f107 0314 	add.w	r3, r7, #20
 8001da4:	3309      	adds	r3, #9
 8001da6:	4a2f      	ldr	r2, [pc, #188]	@ (8001e64 <make_log+0x194>)
 8001da8:	2120      	movs	r1, #32
 8001daa:	4618      	mov	r0, r3
 8001dac:	f00a fb46 	bl	800c43c <sniprintf>
		break;
 8001db0:	e048      	b.n	8001e44 <make_log+0x174>

	case FAULT_OVER_IDC_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Over IDC");
 8001db2:	f107 0314 	add.w	r3, r7, #20
 8001db6:	3309      	adds	r3, #9
 8001db8:	4a2b      	ldr	r2, [pc, #172]	@ (8001e68 <make_log+0x198>)
 8001dba:	2120      	movs	r1, #32
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f00a fb3d 	bl	800c43c <sniprintf>
		break;
 8001dc2:	e03f      	b.n	8001e44 <make_log+0x174>

	case FAULT_OVER_POW_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Over Power");
 8001dc4:	f107 0314 	add.w	r3, r7, #20
 8001dc8:	3309      	adds	r3, #9
 8001dca:	4a28      	ldr	r2, [pc, #160]	@ (8001e6c <make_log+0x19c>)
 8001dcc:	2120      	movs	r1, #32
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f00a fb34 	bl	800c43c <sniprintf>
		break;
 8001dd4:	e036      	b.n	8001e44 <make_log+0x174>

	case FAULT_OVER_TEMP_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Over Temperature");
 8001dd6:	f107 0314 	add.w	r3, r7, #20
 8001dda:	3309      	adds	r3, #9
 8001ddc:	4a24      	ldr	r2, [pc, #144]	@ (8001e70 <make_log+0x1a0>)
 8001dde:	2120      	movs	r1, #32
 8001de0:	4618      	mov	r0, r3
 8001de2:	f00a fb2b 	bl	800c43c <sniprintf>
		break;
 8001de6:	e02d      	b.n	8001e44 <make_log+0x174>

	case FAULT_UNDER_VDC_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Under VDC");
 8001de8:	f107 0314 	add.w	r3, r7, #20
 8001dec:	3309      	adds	r3, #9
 8001dee:	4a21      	ldr	r2, [pc, #132]	@ (8001e74 <make_log+0x1a4>)
 8001df0:	2120      	movs	r1, #32
 8001df2:	4618      	mov	r0, r3
 8001df4:	f00a fb22 	bl	800c43c <sniprintf>
		break;
 8001df8:	e024      	b.n	8001e44 <make_log+0x174>

	case FAULT_UNDER_IDC_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Under IDC");
 8001dfa:	f107 0314 	add.w	r3, r7, #20
 8001dfe:	3309      	adds	r3, #9
 8001e00:	4a1d      	ldr	r2, [pc, #116]	@ (8001e78 <make_log+0x1a8>)
 8001e02:	2120      	movs	r1, #32
 8001e04:	4618      	mov	r0, r3
 8001e06:	f00a fb19 	bl	800c43c <sniprintf>
		break;
 8001e0a:	e01b      	b.n	8001e44 <make_log+0x174>

	case FAULT_UNDER_POW_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Under Power");
 8001e0c:	f107 0314 	add.w	r3, r7, #20
 8001e10:	3309      	adds	r3, #9
 8001e12:	4a1a      	ldr	r2, [pc, #104]	@ (8001e7c <make_log+0x1ac>)
 8001e14:	2120      	movs	r1, #32
 8001e16:	4618      	mov	r0, r3
 8001e18:	f00a fb10 	bl	800c43c <sniprintf>
		break;
 8001e1c:	e012      	b.n	8001e44 <make_log+0x174>

	case FAULT_UNDER_TEMP_EVENTBIT:
		snprintf(e.msg, sizeof(e.msg), "FAULT: Under Temperature");
 8001e1e:	f107 0314 	add.w	r3, r7, #20
 8001e22:	3309      	adds	r3, #9
 8001e24:	4a16      	ldr	r2, [pc, #88]	@ (8001e80 <make_log+0x1b0>)
 8001e26:	2120      	movs	r1, #32
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f00a fb07 	bl	800c43c <sniprintf>
		break;
 8001e2e:	e009      	b.n	8001e44 <make_log+0x174>

	default:
		snprintf(e.msg, sizeof(e.msg), "FAULT: fault 0x%08lx", (unsigned long) fault_bit);
 8001e30:	f107 0314 	add.w	r3, r7, #20
 8001e34:	f103 0009 	add.w	r0, r3, #9
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	4a12      	ldr	r2, [pc, #72]	@ (8001e84 <make_log+0x1b4>)
 8001e3c:	2120      	movs	r1, #32
 8001e3e:	f00a fafd 	bl	800c43c <sniprintf>
		break;
 8001e42:	bf00      	nop
	}

	return e;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	461d      	mov	r5, r3
 8001e48:	f107 0414 	add.w	r4, r7, #20
 8001e4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e54:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001e58:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8001e5c:	68f8      	ldr	r0, [r7, #12]
 8001e5e:	3740      	adds	r7, #64	@ 0x40
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bdb0      	pop	{r4, r5, r7, pc}
 8001e64:	08010e4c 	.word	0x08010e4c
 8001e68:	08010e60 	.word	0x08010e60
 8001e6c:	08010e70 	.word	0x08010e70
 8001e70:	08010e84 	.word	0x08010e84
 8001e74:	08010e9c 	.word	0x08010e9c
 8001e78:	08010eb0 	.word	0x08010eb0
 8001e7c:	08010ec4 	.word	0x08010ec4
 8001e80:	08010ed8 	.word	0x08010ed8
 8001e84:	08010ef4 	.word	0x08010ef4

08001e88 <Print_Helper_Handler>:

// ****************************************************************************************************
//                                      Print / Communication Task
// ****************************************************************************************************

static void Print_Helper_Handler(void *pv) {
 8001e88:	b590      	push	{r4, r7, lr}
 8001e8a:	b09d      	sub	sp, #116	@ 0x74
 8001e8c:	af04      	add	r7, sp, #16
 8001e8e:	6078      	str	r0, [r7, #4]
	Telemetry_t tl;
	char tx[MAX_PRINT_LEN];

	for (;;) {
		/* Wait for telemetry (blocking) */
		if (xQueueReceive(q_telemetry, &tl, portMAX_DELAY) == pdPASS) {
 8001e90:	4b2c      	ldr	r3, [pc, #176]	@ (8001f44 <Print_Helper_Handler+0xbc>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001e98:	f04f 32ff 	mov.w	r2, #4294967295
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f000 fea7 	bl	8002bf0 <xQueueReceive>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d1f3      	bne.n	8001e90 <Print_Helper_Handler+0x8>

			if (tl.fltFlag == 0) { // No Fault
 8001ea8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d1ef      	bne.n	8001e90 <Print_Helper_Handler+0x8>

				/* safe format with snprintf; ensure not to overflow tx */
				snprintf(tx, sizeof(tx), "NV:M1:%d %d %d %d\n", (int) tl.m1.Vdc, (int) tl.m1.Idc, (int) tl.m1.Pow, (int) tl.m1.Temprature);
 8001eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001eb2:	461c      	mov	r4, r3
 8001eb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001eb6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001eb8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8001eba:	f107 0008 	add.w	r0, r7, #8
 8001ebe:	9102      	str	r1, [sp, #8]
 8001ec0:	9201      	str	r2, [sp, #4]
 8001ec2:	9300      	str	r3, [sp, #0]
 8001ec4:	4623      	mov	r3, r4
 8001ec6:	4a20      	ldr	r2, [pc, #128]	@ (8001f48 <Print_Helper_Handler+0xc0>)
 8001ec8:	2120      	movs	r1, #32
 8001eca:	f00a fab7 	bl	800c43c <sniprintf>

				/* send the full string buffer to q_print (queue element size must be MAX_PRINT_LINE_LEN) */
				/* xQueueSend copies the contents of tx into the queue */
				xQueueSend(q_print, &tx, portMAX_DELAY);
 8001ece:	4b1f      	ldr	r3, [pc, #124]	@ (8001f4c <Print_Helper_Handler+0xc4>)
 8001ed0:	6818      	ldr	r0, [r3, #0]
 8001ed2:	f107 0108 	add.w	r1, r7, #8
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8001edc:	f000 fd78 	bl	80029d0 <xQueueGenericSend>

				snprintf(tx, sizeof(tx), "NV:M2:%d %d %d %d\n", (int) tl.m2.Vdc, (int) tl.m2.Idc, (int) tl.m2.Pow, (int) tl.m2.Temprature);
 8001ee0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ee2:	461c      	mov	r4, r3
 8001ee4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ee6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001ee8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001eea:	f107 0008 	add.w	r0, r7, #8
 8001eee:	9102      	str	r1, [sp, #8]
 8001ef0:	9201      	str	r2, [sp, #4]
 8001ef2:	9300      	str	r3, [sp, #0]
 8001ef4:	4623      	mov	r3, r4
 8001ef6:	4a16      	ldr	r2, [pc, #88]	@ (8001f50 <Print_Helper_Handler+0xc8>)
 8001ef8:	2120      	movs	r1, #32
 8001efa:	f00a fa9f 	bl	800c43c <sniprintf>
				xQueueSend(q_print, &tx, portMAX_DELAY);
 8001efe:	4b13      	ldr	r3, [pc, #76]	@ (8001f4c <Print_Helper_Handler+0xc4>)
 8001f00:	6818      	ldr	r0, [r3, #0]
 8001f02:	f107 0108 	add.w	r1, r7, #8
 8001f06:	2300      	movs	r3, #0
 8001f08:	f04f 32ff 	mov.w	r2, #4294967295
 8001f0c:	f000 fd60 	bl	80029d0 <xQueueGenericSend>

				snprintf(tx, sizeof(tx), "NV:M3:%d %d %d %d\n", (int) tl.m3.Vdc, (int) tl.m3.Idc, (int) tl.m3.Pow, (int) tl.m3.Temprature);
 8001f10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f12:	461c      	mov	r4, r3
 8001f14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f16:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001f18:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8001f1a:	f107 0008 	add.w	r0, r7, #8
 8001f1e:	9102      	str	r1, [sp, #8]
 8001f20:	9201      	str	r2, [sp, #4]
 8001f22:	9300      	str	r3, [sp, #0]
 8001f24:	4623      	mov	r3, r4
 8001f26:	4a0b      	ldr	r2, [pc, #44]	@ (8001f54 <Print_Helper_Handler+0xcc>)
 8001f28:	2120      	movs	r1, #32
 8001f2a:	f00a fa87 	bl	800c43c <sniprintf>

				xQueueSend(q_print, &tx, portMAX_DELAY);
 8001f2e:	4b07      	ldr	r3, [pc, #28]	@ (8001f4c <Print_Helper_Handler+0xc4>)
 8001f30:	6818      	ldr	r0, [r3, #0]
 8001f32:	f107 0108 	add.w	r1, r7, #8
 8001f36:	2300      	movs	r3, #0
 8001f38:	f04f 32ff 	mov.w	r2, #4294967295
 8001f3c:	f000 fd48 	bl	80029d0 <xQueueGenericSend>
		if (xQueueReceive(q_telemetry, &tl, portMAX_DELAY) == pdPASS) {
 8001f40:	e7a6      	b.n	8001e90 <Print_Helper_Handler+0x8>
 8001f42:	bf00      	nop
 8001f44:	20000228 	.word	0x20000228
 8001f48:	08010f0c 	.word	0x08010f0c
 8001f4c:	20000224 	.word	0x20000224
 8001f50:	08010f20 	.word	0x08010f20
 8001f54:	08010f34 	.word	0x08010f34

08001f58 <Print_Handler>:

		}
	}
}

void Print_Handler(void *param) {
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08c      	sub	sp, #48	@ 0x30
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
	char rx[MAX_PRINT_LEN] = "start\n";
 8001f60:	4a18      	ldr	r2, [pc, #96]	@ (8001fc4 <Print_Handler+0x6c>)
 8001f62:	f107 030c 	add.w	r3, r7, #12
 8001f66:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f6a:	6018      	str	r0, [r3, #0]
 8001f6c:	3304      	adds	r3, #4
 8001f6e:	8019      	strh	r1, [r3, #0]
 8001f70:	3302      	adds	r3, #2
 8001f72:	0c0a      	lsrs	r2, r1, #16
 8001f74:	701a      	strb	r2, [r3, #0]
 8001f76:	f107 0313 	add.w	r3, r7, #19
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	601a      	str	r2, [r3, #0]
 8001f7e:	605a      	str	r2, [r3, #4]
 8001f80:	609a      	str	r2, [r3, #8]
 8001f82:	60da      	str	r2, [r3, #12]
 8001f84:	611a      	str	r2, [r3, #16]
 8001f86:	615a      	str	r2, [r3, #20]
 8001f88:	761a      	strb	r2, [r3, #24]
	while (1) {
		xQueueReceive(q_print, rx, portMAX_DELAY);
 8001f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc8 <Print_Handler+0x70>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f107 010c 	add.w	r1, r7, #12
 8001f92:	f04f 32ff 	mov.w	r2, #4294967295
 8001f96:	4618      	mov	r0, r3
 8001f98:	f000 fe2a 	bl	8002bf0 <xQueueReceive>
		size_t len = strnlen(rx, MAX_PRINT_LEN); // safe check
 8001f9c:	f107 030c 	add.w	r3, r7, #12
 8001fa0:	2120      	movs	r1, #32
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f00a fafd 	bl	800c5a2 <strnlen>
 8001fa8:	62f8      	str	r0, [r7, #44]	@ 0x2c
		if (len > 0) {
 8001faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d0ec      	beq.n	8001f8a <Print_Handler+0x32>
//			HAL_UART_Transmit(&huart2, (uint8_t*) rx, len,HAL_MAX_DELAY);
			HAL_UART_Transmit_IT(&huart1, (uint8_t*) rx, len);
 8001fb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	f107 030c 	add.w	r3, r7, #12
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4804      	ldr	r0, [pc, #16]	@ (8001fcc <Print_Handler+0x74>)
 8001fbc:	f008 fc00 	bl	800a7c0 <HAL_UART_Transmit_IT>
	while (1) {
 8001fc0:	e7e3      	b.n	8001f8a <Print_Handler+0x32>
 8001fc2:	bf00      	nop
 8001fc4:	08010f48 	.word	0x08010f48
 8001fc8:	20000224 	.word	0x20000224
 8001fcc:	200148ac 	.word	0x200148ac

08001fd0 <Log_Task_Handler>:

// ****************************************************************************************************
//                                      Logging Fault Task
// ****************************************************************************************************

static void Log_Task_Handler(void *pv) {
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08e      	sub	sp, #56	@ 0x38
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
	(void) pv;
	LogEntry_t log;
	uint32_t seq = 0;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	637b      	str	r3, [r7, #52]	@ 0x34

	for (;;) {
		if (xQueueReceive(logInQueue, &log, portMAX_DELAY) == pdPASS) {
 8001fdc:	4b16      	ldr	r3, [pc, #88]	@ (8002038 <Log_Task_Handler+0x68>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f107 0108 	add.w	r1, r7, #8
 8001fe4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f000 fe01 	bl	8002bf0 <xQueueReceive>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d1f3      	bne.n	8001fdc <Log_Task_Handler+0xc>
			log.seq = seq++;
 8001ff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ff6:	1c5a      	adds	r2, r3, #1
 8001ff8:	637a      	str	r2, [r7, #52]	@ 0x34
 8001ffa:	60bb      	str	r3, [r7, #8]
			log.ts = xTaskGetTickCount();
 8001ffc:	f001 faac 	bl	8003558 <xTaskGetTickCount>
 8002000:	4603      	mov	r3, r0
 8002002:	60fb      	str	r3, [r7, #12]
			if (seq >= 1000) { // to protect overflow
 8002004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002006:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800200a:	d301      	bcc.n	8002010 <Log_Task_Handler+0x40>
				seq = 0;
 800200c:	2300      	movs	r3, #0
 800200e:	637b      	str	r3, [r7, #52]	@ 0x34
			}
			/*forward to UART for Logging
			 * */
			xQueueSend(q_print, &log.msg, portMAX_DELAY);
 8002010:	4b0a      	ldr	r3, [pc, #40]	@ (800203c <Log_Task_Handler+0x6c>)
 8002012:	6818      	ldr	r0, [r3, #0]
 8002014:	f107 0308 	add.w	r3, r7, #8
 8002018:	f103 0109 	add.w	r1, r3, #9
 800201c:	2300      	movs	r3, #0
 800201e:	f04f 32ff 	mov.w	r2, #4294967295
 8002022:	f000 fcd5 	bl	80029d0 <xQueueGenericSend>

			/* forward to Flash for Logging
			 if full, block a short while then drop to avoid deadlock */
			if (xQueueSend (flashQueue, &log, pdMS_TO_TICKS (50)) != pdPASS) {
 8002026:	4b06      	ldr	r3, [pc, #24]	@ (8002040 <Log_Task_Handler+0x70>)
 8002028:	6818      	ldr	r0, [r3, #0]
 800202a:	f107 0108 	add.w	r1, r7, #8
 800202e:	2300      	movs	r3, #0
 8002030:	2296      	movs	r2, #150	@ 0x96
 8002032:	f000 fccd 	bl	80029d0 <xQueueGenericSend>
		if (xQueueReceive(logInQueue, &log, portMAX_DELAY) == pdPASS) {
 8002036:	e7d1      	b.n	8001fdc <Log_Task_Handler+0xc>
 8002038:	2000022c 	.word	0x2000022c
 800203c:	20000224 	.word	0x20000224
 8002040:	20000230 	.word	0x20000230

08002044 <Log_Task_Send>:
		}
	}
}

// Use Case API
BaseType_t Log_Task_Send(const LogEntry_t *entry, TickType_t ticks_to_wait) {
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
 800204c:	6039      	str	r1, [r7, #0]
	if (entry == NULL)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d101      	bne.n	8002058 <Log_Task_Send+0x14>
		return pdFAIL;
 8002054:	2300      	movs	r3, #0
 8002056:	e00d      	b.n	8002074 <Log_Task_Send+0x30>
	if (logInQueue == NULL)
 8002058:	4b08      	ldr	r3, [pc, #32]	@ (800207c <Log_Task_Send+0x38>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d101      	bne.n	8002064 <Log_Task_Send+0x20>
		return pdFAIL;
 8002060:	2300      	movs	r3, #0
 8002062:	e007      	b.n	8002074 <Log_Task_Send+0x30>

	return xQueueSend(logInQueue, (void* ) entry, ticks_to_wait);
 8002064:	4b05      	ldr	r3, [pc, #20]	@ (800207c <Log_Task_Send+0x38>)
 8002066:	6818      	ldr	r0, [r3, #0]
 8002068:	2300      	movs	r3, #0
 800206a:	683a      	ldr	r2, [r7, #0]
 800206c:	6879      	ldr	r1, [r7, #4]
 800206e:	f000 fcaf 	bl	80029d0 <xQueueGenericSend>
 8002072:	4603      	mov	r3, r0

}
 8002074:	4618      	mov	r0, r3
 8002076:	3708      	adds	r7, #8
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}
 800207c:	2000022c 	.word	0x2000022c

08002080 <Flash_Task_Handler>:

// ****************************************************************************************************
//             supporting Logging Fault Task : Flash Writing Task
// ****************************************************************************************************

static void Flash_Task_Handler(void *pv) {
 8002080:	b580      	push	{r7, lr}
 8002082:	b0dc      	sub	sp, #368	@ 0x170
 8002084:	af00      	add	r7, sp, #0
 8002086:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800208a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800208e:	6018      	str	r0, [r3, #0]
	(void) pv;
	LogEntry_t batch[FLASH_BATCH_SIZE];
	for (;;) {
		/* Block until at least one entry is available */
		if (xQueueReceive(flashQueue, &batch[0], portMAX_DELAY) == pdPASS) {
 8002090:	4b1c      	ldr	r3, [pc, #112]	@ (8002104 <Flash_Task_Handler+0x84>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f107 0108 	add.w	r1, r7, #8
 8002098:	f04f 32ff 	mov.w	r2, #4294967295
 800209c:	4618      	mov	r0, r3
 800209e:	f000 fda7 	bl	8002bf0 <xQueueReceive>
 80020a2:	4603      	mov	r3, r0
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d1f3      	bne.n	8002090 <Flash_Task_Handler+0x10>
			/* try to collect more entries up to FLASH_BATCH_SIZE without blocking long */
			size_t count = 1;
 80020a8:	2301      	movs	r3, #1
 80020aa:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
			TickType_t short_wait = pdMS_TO_TICKS(10);
 80020ae:	231e      	movs	r3, #30
 80020b0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
			while (count < FLASH_BATCH_SIZE && xQueueReceive(flashQueue, &batch[count], short_wait) == pdPASS) {
 80020b4:	e004      	b.n	80020c0 <Flash_Task_Handler+0x40>
				count++;
 80020b6:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80020ba:	3301      	adds	r3, #1
 80020bc:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
			while (count < FLASH_BATCH_SIZE && xQueueReceive(flashQueue, &batch[count], short_wait) == pdPASS) {
 80020c0:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80020c4:	2b07      	cmp	r3, #7
 80020c6:	d811      	bhi.n	80020ec <Flash_Task_Handler+0x6c>
 80020c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002104 <Flash_Task_Handler+0x84>)
 80020ca:	6818      	ldr	r0, [r3, #0]
 80020cc:	f107 0208 	add.w	r2, r7, #8
 80020d0:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80020d4:	212c      	movs	r1, #44	@ 0x2c
 80020d6:	fb01 f303 	mul.w	r3, r1, r3
 80020da:	4413      	add	r3, r2
 80020dc:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 80020e0:	4619      	mov	r1, r3
 80020e2:	f000 fd85 	bl	8002bf0 <xQueueReceive>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d0e4      	beq.n	80020b6 <Flash_Task_Handler+0x36>
			}

			/* Now write batch to flash (platform-specific) */
			/* Note: we serialize entries in a simple binary blob. In production you might
			 want headers, checksums, wear-leveling, filesystem, etc. */
			if (flash_write_block(batch, sizeof(LogEntry_t) * count) != pdPASS) {
 80020ec:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80020f0:	222c      	movs	r2, #44	@ 0x2c
 80020f2:	fb03 f202 	mul.w	r2, r3, r2
 80020f6:	f107 0308 	add.w	r3, r7, #8
 80020fa:	4611      	mov	r1, r2
 80020fc:	4618      	mov	r0, r3
 80020fe:	f000 f803 	bl	8002108 <flash_write_block>
		if (xQueueReceive(flashQueue, &batch[0], portMAX_DELAY) == pdPASS) {
 8002102:	e7c5      	b.n	8002090 <Flash_Task_Handler+0x10>
 8002104:	20000230 	.word	0x20000230

08002108 <flash_write_block>:
			}
		}
	}
}

static BaseType_t flash_write_block(const void *buf, size_t len) {
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
	(void) buf;
	(void) len;
	/* simulate write latency (e.g., 10-50ms) */
	vTaskDelay(pdMS_TO_TICKS(25));
 8002112:	204b      	movs	r0, #75	@ 0x4b
 8002114:	f001 f8da 	bl	80032cc <vTaskDelay>
	return pdPASS;
 8002118:	2301      	movs	r3, #1
}
 800211a:	4618      	mov	r0, r3
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
	...

08002124 <Supervisor_Task_Handler>:
// Use Case API Fxns;
// ****************************************************************************************************
//                                      Supervisor Task
// ****************************************************************************************************

static void Supervisor_Task_Handler(void *pv) {
 8002124:	b580      	push	{r7, lr}
 8002126:	b088      	sub	sp, #32
 8002128:	af02      	add	r7, sp, #8
 800212a:	6078      	str	r0, [r7, #4]
	const TickType_t check_period = pdMS_TO_TICKS(HEARTBEAT_WINDOW_MS);
 800212c:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8002130:	617b      	str	r3, [r7, #20]
	const TickType_t timeout_ticks = pdMS_TO_TICKS(HEARTBEAT_TIMEOUT_MS);
 8002132:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8002136:	613b      	str	r3, [r7, #16]

	TickType_t now = xTaskGetTickCount();
 8002138:	f001 fa0e 	bl	8003558 <xTaskGetTickCount>
 800213c:	4603      	mov	r3, r0
 800213e:	60fb      	str	r3, [r7, #12]

	last_hb_control = now;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	4a25      	ldr	r2, [pc, #148]	@ (80021d8 <Supervisor_Task_Handler+0xb4>)
 8002144:	6013      	str	r3, [r2, #0]
	last_hb_comm = now;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	4a24      	ldr	r2, [pc, #144]	@ (80021dc <Supervisor_Task_Handler+0xb8>)
 800214a:	6013      	str	r3, [r2, #0]
	last_hb_log = now;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	4a24      	ldr	r2, [pc, #144]	@ (80021e0 <Supervisor_Task_Handler+0xbc>)
 8002150:	6013      	str	r3, [r2, #0]
	last_hb_fault = now;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	4a23      	ldr	r2, [pc, #140]	@ (80021e4 <Supervisor_Task_Handler+0xc0>)
 8002156:	6013      	str	r3, [r2, #0]

	for (;;) {
		uint32_t NOTIFY_VAL = 0;
 8002158:	2300      	movs	r3, #0
 800215a:	60bb      	str	r3, [r7, #8]

		(void) xTaskNotifyWait(0x00, /* dont clear on entry */
 800215c:	f107 0208 	add.w	r2, r7, #8
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	4613      	mov	r3, r2
 8002166:	f04f 32ff 	mov.w	r2, #4294967295
 800216a:	2100      	movs	r1, #0
 800216c:	2000      	movs	r0, #0
 800216e:	f001 feb5 	bl	8003edc <xTaskGenericNotifyWait>
		0xFFFFFFFF, /* clear all bits on exit */
		&NOTIFY_VAL, /* value containing bits set by notifying tasks */
		check_period); /* block for check_period ticks */

		now = xTaskGetTickCount();
 8002172:	f001 f9f1 	bl	8003558 <xTaskGetTickCount>
 8002176:	4603      	mov	r3, r0
 8002178:	60fb      	str	r3, [r7, #12]

		checkFaultForHeartbeat(&NOTIFY_VAL, &last_hb_control, &now, HB_CONTROL_TASK_BIT, &timeout_ticks);
 800217a:	f107 020c 	add.w	r2, r7, #12
 800217e:	f107 0008 	add.w	r0, r7, #8
 8002182:	f107 0310 	add.w	r3, r7, #16
 8002186:	9300      	str	r3, [sp, #0]
 8002188:	2301      	movs	r3, #1
 800218a:	4913      	ldr	r1, [pc, #76]	@ (80021d8 <Supervisor_Task_Handler+0xb4>)
 800218c:	f000 f840 	bl	8002210 <checkFaultForHeartbeat>
		checkFaultForHeartbeat(&NOTIFY_VAL, &last_hb_comm, &now, HB_COMM_TASK_BIT, &timeout_ticks);
 8002190:	f107 020c 	add.w	r2, r7, #12
 8002194:	f107 0008 	add.w	r0, r7, #8
 8002198:	f107 0310 	add.w	r3, r7, #16
 800219c:	9300      	str	r3, [sp, #0]
 800219e:	2304      	movs	r3, #4
 80021a0:	490e      	ldr	r1, [pc, #56]	@ (80021dc <Supervisor_Task_Handler+0xb8>)
 80021a2:	f000 f835 	bl	8002210 <checkFaultForHeartbeat>
		checkFaultForHeartbeat(&NOTIFY_VAL, &last_hb_log, &now, HB_LOG_TASK_BIT, &timeout_ticks);
 80021a6:	f107 020c 	add.w	r2, r7, #12
 80021aa:	f107 0008 	add.w	r0, r7, #8
 80021ae:	f107 0310 	add.w	r3, r7, #16
 80021b2:	9300      	str	r3, [sp, #0]
 80021b4:	2308      	movs	r3, #8
 80021b6:	490a      	ldr	r1, [pc, #40]	@ (80021e0 <Supervisor_Task_Handler+0xbc>)
 80021b8:	f000 f82a 	bl	8002210 <checkFaultForHeartbeat>
		checkFaultForHeartbeat(&NOTIFY_VAL, &last_hb_fault, &now, HB_FAULT_TASK_BIT, &timeout_ticks);
 80021bc:	f107 020c 	add.w	r2, r7, #12
 80021c0:	f107 0008 	add.w	r0, r7, #8
 80021c4:	f107 0310 	add.w	r3, r7, #16
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	2302      	movs	r3, #2
 80021cc:	4905      	ldr	r1, [pc, #20]	@ (80021e4 <Supervisor_Task_Handler+0xc0>)
 80021ce:	f000 f81f 	bl	8002210 <checkFaultForHeartbeat>
	for (;;) {
 80021d2:	bf00      	nop
 80021d4:	e7c0      	b.n	8002158 <Supervisor_Task_Handler+0x34>
 80021d6:	bf00      	nop
 80021d8:	2000026c 	.word	0x2000026c
 80021dc:	20000270 	.word	0x20000270
 80021e0:	20000274 	.word	0x20000274
 80021e4:	20000278 	.word	0x20000278

080021e8 <sendHeartBeat>:
	}
}

inline void sendHeartBeat(FaultEventBit_e hb_bit) {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af02      	add	r7, sp, #8
 80021ee:	4603      	mov	r3, r0
 80021f0:	80fb      	strh	r3, [r7, #6]
	xTaskNotify(SupervisorTaskHandle, hb_bit, eSetBits);
 80021f2:	4b06      	ldr	r3, [pc, #24]	@ (800220c <sendHeartBeat+0x24>)
 80021f4:	6818      	ldr	r0, [r3, #0]
 80021f6:	88fa      	ldrh	r2, [r7, #6]
 80021f8:	2300      	movs	r3, #0
 80021fa:	9300      	str	r3, [sp, #0]
 80021fc:	2301      	movs	r3, #1
 80021fe:	2100      	movs	r1, #0
 8002200:	f001 fef6 	bl	8003ff0 <xTaskGenericNotify>
}
 8002204:	bf00      	nop
 8002206:	3708      	adds	r7, #8
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	20000218 	.word	0x20000218

08002210 <checkFaultForHeartbeat>:

void checkFaultForHeartbeat(uint32_t *NOTIFY_VAL, TickType_t *last_heartbeat, TickType_t *now, uint32_t HEARTBEAT_BIT, const TickType_t *timeout_ticks) {
 8002210:	b580      	push	{r7, lr}
 8002212:	b086      	sub	sp, #24
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
 800221c:	603b      	str	r3, [r7, #0]
	if (NOTIFY_VAL == NULL || last_heartbeat == NULL || now == NULL || timeout_ticks == NULL) {
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d036      	beq.n	8002292 <checkFaultForHeartbeat+0x82>
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d033      	beq.n	8002292 <checkFaultForHeartbeat+0x82>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d030      	beq.n	8002292 <checkFaultForHeartbeat+0x82>
 8002230:	6a3b      	ldr	r3, [r7, #32]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d02d      	beq.n	8002292 <checkFaultForHeartbeat+0x82>
		return;
	}

	if ((*NOTIFY_VAL & HEARTBEAT_BIT) != 0U) {
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	4013      	ands	r3, r2
 800223e:	2b00      	cmp	r3, #0
 8002240:	d003      	beq.n	800224a <checkFaultForHeartbeat+0x3a>
		*last_heartbeat = *now;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	601a      	str	r2, [r3, #0]
	}

	/* Determine whether this task is within timeout */
	const TickType_t elapsed = (*now - *last_heartbeat);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	617b      	str	r3, [r7, #20]
	const uint8_t task_ok = (elapsed <= (*timeout_ticks));
 8002256:	6a3b      	ldr	r3, [r7, #32]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	697a      	ldr	r2, [r7, #20]
 800225c:	429a      	cmp	r2, r3
 800225e:	bf94      	ite	ls
 8002260:	2301      	movls	r3, #1
 8002262:	2300      	movhi	r3, #0
 8002264:	b2db      	uxtb	r3, r3
 8002266:	74fb      	strb	r3, [r7, #19]

	if (task_ok == 1) {
 8002268:	7cfb      	ldrb	r3, [r7, #19]
 800226a:	2b01      	cmp	r3, #1
 800226c:	d109      	bne.n	8002282 <checkFaultForHeartbeat+0x72>
		//	Task is healthy. Refresh watchdog and clear stall fault
		refresh_watchdog();
 800226e:	f000 f817 	bl	80022a0 <refresh_watchdog>
		xEventGroupClearBits(eventGroupHandle, FAULT_TASK_STALLED);
 8002272:	4b0a      	ldr	r3, [pc, #40]	@ (800229c <checkFaultForHeartbeat+0x8c>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800227a:	4618      	mov	r0, r3
 800227c:	f000 f916 	bl	80024ac <xEventGroupClearBits>
 8002280:	e008      	b.n	8002294 <checkFaultForHeartbeat+0x84>

	} else {
		// Task Is Not Responding
		xEventGroupSetBits(eventGroupHandle, FAULT_TASK_STALLED);
 8002282:	4b06      	ldr	r3, [pc, #24]	@ (800229c <checkFaultForHeartbeat+0x8c>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800228a:	4618      	mov	r0, r3
 800228c:	f000 f947 	bl	800251e <xEventGroupSetBits>
 8002290:	e000      	b.n	8002294 <checkFaultForHeartbeat+0x84>
		return;
 8002292:	bf00      	nop
		// #TOBEDONE
		// Log Task stalled Fault

//		vTaskDelay(pdMS_TO_TICKS(100));
	}
}
 8002294:	3718      	adds	r7, #24
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	20000234 	.word	0x20000234

080022a0 <refresh_watchdog>:

void refresh_watchdog(void) {
 80022a0:	b480      	push	{r7}
 80022a2:	af00      	add	r7, sp, #0

}
 80022a4:	bf00      	nop
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
	...

080022b0 <HAL_ADC_ConvCpltCallback>:
//***********************************************************************
//								ISR
//***********************************************************************
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]

	// --------------------------------------------------------------------------
	//                  ADC Avg Value Calculation with Averaging
	// --------------------------------------------------------------------------
	{
		paraCalcAdc1(&adc);
 80022b8:	4811      	ldr	r0, [pc, #68]	@ (8002300 <HAL_ADC_ConvCpltCallback+0x50>)
 80022ba:	f7fe ff44 	bl	8001146 <paraCalcAdc1>
		paraCalcAdc2(&adc);
 80022be:	4810      	ldr	r0, [pc, #64]	@ (8002300 <HAL_ADC_ConvCpltCallback+0x50>)
 80022c0:	f7fe ff98 	bl	80011f4 <paraCalcAdc2>
	}

	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80022c4:	2300      	movs	r3, #0
 80022c6:	60fb      	str	r3, [r7, #12]
	vTaskNotifyGiveFromISR(ParaCalcTaskHandle, &xHigherPriorityTaskWoken);
 80022c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002304 <HAL_ADC_ConvCpltCallback+0x54>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f107 020c 	add.w	r2, r7, #12
 80022d0:	2100      	movs	r1, #0
 80022d2:	4618      	mov	r0, r3
 80022d4:	f001 ff82 	bl	80041dc <vTaskGenericNotifyGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00a      	beq.n	80022f4 <HAL_ADC_ConvCpltCallback+0x44>
 80022de:	f004 fbd3 	bl	8006a88 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 80022e2:	4b09      	ldr	r3, [pc, #36]	@ (8002308 <HAL_ADC_ConvCpltCallback+0x58>)
 80022e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80022e8:	601a      	str	r2, [r3, #0]
 80022ea:	f3bf 8f4f 	dsb	sy
 80022ee:	f3bf 8f6f 	isb	sy
}
 80022f2:	e001      	b.n	80022f8 <HAL_ADC_ConvCpltCallback+0x48>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80022f4:	f004 fbac 	bl	8006a50 <SEGGER_SYSVIEW_RecordExitISR>
}
 80022f8:	bf00      	nop
 80022fa:	3710      	adds	r7, #16
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	2000028c 	.word	0x2000028c
 8002304:	20000208 	.word	0x20000208
 8002308:	e000ed04 	.word	0xe000ed04

0800230c <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    EventGroupHandle_t xEventGroupCreate( void )
    {
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
         * TickType_t alignment requirements the cast is safe.  In other cases,
         * where the natural word size of the architecture is less than
         * sizeof( TickType_t ), the TickType_t variables will be accessed in two
         * or more reads operations, and the alignment requirements is only that
         * of each individual read. */
        pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8002312:	201c      	movs	r0, #28
 8002314:	f002 fb7c 	bl	8004a10 <pvPortMalloc>
 8002318:	6078      	str	r0, [r7, #4]

        if( pxEventBits != NULL )
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d007      	beq.n	8002330 <xEventGroupCreate+0x24>
        {
            pxEventBits->uxEventBits = 0;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	601a      	str	r2, [r3, #0]
            vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	3304      	adds	r3, #4
 800232a:	4618      	mov	r0, r3
 800232c:	f000 f9a5 	bl	800267a <vListInitialise>
        else
        {
            traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
        }

        return pxEventBits;
 8002330:	687b      	ldr	r3, [r7, #4]
    }
 8002332:	4618      	mov	r0, r3
 8002334:	3708      	adds	r7, #8
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
	...

0800233c <xEventGroupWaitBits>:
EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
                                 const EventBits_t uxBitsToWaitFor,
                                 const BaseType_t xClearOnExit,
                                 const BaseType_t xWaitForAllBits,
                                 TickType_t xTicksToWait )
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08e      	sub	sp, #56	@ 0x38
 8002340:	af00      	add	r7, sp, #0
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	60b9      	str	r1, [r7, #8]
 8002346:	607a      	str	r2, [r7, #4]
 8002348:	603b      	str	r3, [r7, #0]
    EventGroup_t * pxEventBits = xEventGroup;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    EventBits_t uxReturn, uxControlBits = 0;
 800234e:	2300      	movs	r3, #0
 8002350:	633b      	str	r3, [r7, #48]	@ 0x30
    BaseType_t xWaitConditionMet, xAlreadyYielded;
    BaseType_t xTimeoutOccurred = pdFALSE;
 8002352:	2300      	movs	r3, #0
 8002354:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the user is not attempting to wait on the bits used by the kernel
     * itself, and that at least one bit is being requested. */
    configASSERT( xEventGroup );
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d10b      	bne.n	8002374 <xEventGroupWaitBits+0x38>
        __asm volatile
 800235c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002360:	f383 8811 	msr	BASEPRI, r3
 8002364:	f3bf 8f6f 	isb	sy
 8002368:	f3bf 8f4f 	dsb	sy
 800236c:	61bb      	str	r3, [r7, #24]
    }
 800236e:	bf00      	nop
 8002370:	bf00      	nop
 8002372:	e7fd      	b.n	8002370 <xEventGroupWaitBits+0x34>
    configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800237a:	d30b      	bcc.n	8002394 <xEventGroupWaitBits+0x58>
        __asm volatile
 800237c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002380:	f383 8811 	msr	BASEPRI, r3
 8002384:	f3bf 8f6f 	isb	sy
 8002388:	f3bf 8f4f 	dsb	sy
 800238c:	617b      	str	r3, [r7, #20]
    }
 800238e:	bf00      	nop
 8002390:	bf00      	nop
 8002392:	e7fd      	b.n	8002390 <xEventGroupWaitBits+0x54>
    configASSERT( uxBitsToWaitFor != 0 );
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d10b      	bne.n	80023b2 <xEventGroupWaitBits+0x76>
        __asm volatile
 800239a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800239e:	f383 8811 	msr	BASEPRI, r3
 80023a2:	f3bf 8f6f 	isb	sy
 80023a6:	f3bf 8f4f 	dsb	sy
 80023aa:	613b      	str	r3, [r7, #16]
    }
 80023ac:	bf00      	nop
 80023ae:	bf00      	nop
 80023b0:	e7fd      	b.n	80023ae <xEventGroupWaitBits+0x72>
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
        }
    #endif

    vTaskSuspendAll();
 80023b2:	f001 f821 	bl	80033f8 <vTaskSuspendAll>
    {
        const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80023b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check to see if the wait condition is already met or not. */
        xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80023bc:	683a      	ldr	r2, [r7, #0]
 80023be:	68b9      	ldr	r1, [r7, #8]
 80023c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80023c2:	f000 f938 	bl	8002636 <prvTestWaitCondition>
 80023c6:	6238      	str	r0, [r7, #32]

        if( xWaitConditionMet != pdFALSE )
 80023c8:	6a3b      	ldr	r3, [r7, #32]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d00e      	beq.n	80023ec <xEventGroupWaitBits+0xb0>
        {
            /* The wait condition has already been met so there is no need to
             * block. */
            uxReturn = uxCurrentEventBits;
 80023ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d0:	637b      	str	r3, [r7, #52]	@ 0x34
            xTicksToWait = ( TickType_t ) 0;
 80023d2:	2300      	movs	r3, #0
 80023d4:	643b      	str	r3, [r7, #64]	@ 0x40

            /* Clear the wait bits if requested to do so. */
            if( xClearOnExit != pdFALSE )
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d028      	beq.n	800242e <xEventGroupWaitBits+0xf2>
            {
                pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80023dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	43db      	mvns	r3, r3
 80023e4:	401a      	ands	r2, r3
 80023e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023e8:	601a      	str	r2, [r3, #0]
 80023ea:	e020      	b.n	800242e <xEventGroupWaitBits+0xf2>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else if( xTicksToWait == ( TickType_t ) 0 )
 80023ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d104      	bne.n	80023fc <xEventGroupWaitBits+0xc0>
        {
            /* The wait condition has not been met, but no block time was
             * specified, so just return the current value. */
            uxReturn = uxCurrentEventBits;
 80023f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f4:	637b      	str	r3, [r7, #52]	@ 0x34
            xTimeoutOccurred = pdTRUE;
 80023f6:	2301      	movs	r3, #1
 80023f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023fa:	e018      	b.n	800242e <xEventGroupWaitBits+0xf2>
        {
            /* The task is going to block to wait for its required bits to be
             * set.  uxControlBits are used to remember the specified behaviour of
             * this call to xEventGroupWaitBits() - for use when the event bits
             * unblock the task. */
            if( xClearOnExit != pdFALSE )
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d003      	beq.n	800240a <xEventGroupWaitBits+0xce>
            {
                uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8002402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002404:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002408:	633b      	str	r3, [r7, #48]	@ 0x30
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            if( xWaitForAllBits != pdFALSE )
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d003      	beq.n	8002418 <xEventGroupWaitBits+0xdc>
            {
                uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8002410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002412:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002416:	633b      	str	r3, [r7, #48]	@ 0x30
            }

            /* Store the bits that the calling task is waiting for in the
             * task's event list item so the kernel knows when a match is
             * found.  Then enter the blocked state. */
            vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8002418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800241a:	1d18      	adds	r0, r3, #4
 800241c:	68ba      	ldr	r2, [r7, #8]
 800241e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002420:	4313      	orrs	r3, r2
 8002422:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002424:	4619      	mov	r1, r3
 8002426:	f001 fa07 	bl	8003838 <vTaskPlaceOnUnorderedEventList>

            /* This is obsolete as it will get set after the task unblocks, but
             * some compilers mistakenly generate a warning about the variable
             * being returned without being set if it is not done. */
            uxReturn = 0;
 800242a:	2300      	movs	r3, #0
 800242c:	637b      	str	r3, [r7, #52]	@ 0x34

            traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
        }
    }
    xAlreadyYielded = xTaskResumeAll();
 800242e:	f000 fff1 	bl	8003414 <xTaskResumeAll>
 8002432:	61f8      	str	r0, [r7, #28]

    if( xTicksToWait != ( TickType_t ) 0 )
 8002434:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002436:	2b00      	cmp	r3, #0
 8002438:	d031      	beq.n	800249e <xEventGroupWaitBits+0x162>
    {
        if( xAlreadyYielded == pdFALSE )
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d107      	bne.n	8002450 <xEventGroupWaitBits+0x114>
        {
            portYIELD_WITHIN_API();
 8002440:	4b19      	ldr	r3, [pc, #100]	@ (80024a8 <xEventGroupWaitBits+0x16c>)
 8002442:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002446:	601a      	str	r2, [r3, #0]
 8002448:	f3bf 8f4f 	dsb	sy
 800244c:	f3bf 8f6f 	isb	sy

        /* The task blocked to wait for its required bits to be set - at this
         * point either the required bits were set or the block time expired.  If
         * the required bits were set they will have been stored in the task's
         * event list item, and they should now be retrieved then cleared. */
        uxReturn = uxTaskResetEventItemValue();
 8002450:	f001 fcbe 	bl	8003dd0 <uxTaskResetEventItemValue>
 8002454:	6378      	str	r0, [r7, #52]	@ 0x34

        if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8002456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002458:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800245c:	2b00      	cmp	r3, #0
 800245e:	d11a      	bne.n	8002496 <xEventGroupWaitBits+0x15a>
        {
            taskENTER_CRITICAL();
 8002460:	f002 f9a4 	bl	80047ac <vPortEnterCritical>
            {
                /* The task timed out, just return the current event bit value. */
                uxReturn = pxEventBits->uxEventBits;
 8002464:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	637b      	str	r3, [r7, #52]	@ 0x34

                /* It is possible that the event bits were updated between this
                 * task leaving the Blocked state and running again. */
                if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	68b9      	ldr	r1, [r7, #8]
 800246e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002470:	f000 f8e1 	bl	8002636 <prvTestWaitCondition>
 8002474:	4603      	mov	r3, r0
 8002476:	2b00      	cmp	r3, #0
 8002478:	d009      	beq.n	800248e <xEventGroupWaitBits+0x152>
                {
                    if( xClearOnExit != pdFALSE )
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d006      	beq.n	800248e <xEventGroupWaitBits+0x152>
                    {
                        pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8002480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	43db      	mvns	r3, r3
 8002488:	401a      	ands	r2, r3
 800248a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800248c:	601a      	str	r2, [r3, #0]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                xTimeoutOccurred = pdTRUE;
 800248e:	2301      	movs	r3, #1
 8002490:	62bb      	str	r3, [r7, #40]	@ 0x28
            }
            taskEXIT_CRITICAL();
 8002492:	f002 f9bd 	bl	8004810 <vPortExitCritical>
        {
            /* The task unblocked because the bits were set. */
        }

        /* The task blocked so control bits may have been set. */
        uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8002496:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002498:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800249c:	637b      	str	r3, [r7, #52]	@ 0x34
    traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

    /* Prevent compiler warnings when trace macros are not used. */
    ( void ) xTimeoutOccurred;

    return uxReturn;
 800249e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3738      	adds	r7, #56	@ 0x38
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	e000ed04 	.word	0xe000ed04

080024ac <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup,
                                  const EventBits_t uxBitsToClear )
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
    EventGroup_t * pxEventBits = xEventGroup;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	617b      	str	r3, [r7, #20]
    EventBits_t uxReturn;

    /* Check the user is not attempting to clear the bits used by the kernel
     * itself. */
    configASSERT( xEventGroup );
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d10b      	bne.n	80024d8 <xEventGroupClearBits+0x2c>
        __asm volatile
 80024c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024c4:	f383 8811 	msr	BASEPRI, r3
 80024c8:	f3bf 8f6f 	isb	sy
 80024cc:	f3bf 8f4f 	dsb	sy
 80024d0:	60fb      	str	r3, [r7, #12]
    }
 80024d2:	bf00      	nop
 80024d4:	bf00      	nop
 80024d6:	e7fd      	b.n	80024d4 <xEventGroupClearBits+0x28>
    configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024de:	d30b      	bcc.n	80024f8 <xEventGroupClearBits+0x4c>
        __asm volatile
 80024e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024e4:	f383 8811 	msr	BASEPRI, r3
 80024e8:	f3bf 8f6f 	isb	sy
 80024ec:	f3bf 8f4f 	dsb	sy
 80024f0:	60bb      	str	r3, [r7, #8]
    }
 80024f2:	bf00      	nop
 80024f4:	bf00      	nop
 80024f6:	e7fd      	b.n	80024f4 <xEventGroupClearBits+0x48>

    taskENTER_CRITICAL();
 80024f8:	f002 f958 	bl	80047ac <vPortEnterCritical>
    {
        traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

        /* The value returned is the event group value prior to the bits being
         * cleared. */
        uxReturn = pxEventBits->uxEventBits;
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	613b      	str	r3, [r7, #16]

        /* Clear the bits. */
        pxEventBits->uxEventBits &= ~uxBitsToClear;
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	43db      	mvns	r3, r3
 800250a:	401a      	ands	r2, r3
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	601a      	str	r2, [r3, #0]
    }
    taskEXIT_CRITICAL();
 8002510:	f002 f97e 	bl	8004810 <vPortExitCritical>

    return uxReturn;
 8002514:	693b      	ldr	r3, [r7, #16]
}
 8002516:	4618      	mov	r0, r3
 8002518:	3718      	adds	r7, #24
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <xEventGroupSetBits>:
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup,
                                const EventBits_t uxBitsToSet )
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b08e      	sub	sp, #56	@ 0x38
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
 8002526:	6039      	str	r1, [r7, #0]
    ListItem_t * pxListItem, * pxNext;
    ListItem_t const * pxListEnd;
    List_t const * pxList;
    EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8002528:	2300      	movs	r3, #0
 800252a:	633b      	str	r3, [r7, #48]	@ 0x30
    EventGroup_t * pxEventBits = xEventGroup;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	62bb      	str	r3, [r7, #40]	@ 0x28
    BaseType_t xMatchFound = pdFALSE;
 8002530:	2300      	movs	r3, #0
 8002532:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Check the user is not attempting to set the bits used by the kernel
     * itself. */
    configASSERT( xEventGroup );
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d10b      	bne.n	8002552 <xEventGroupSetBits+0x34>
        __asm volatile
 800253a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800253e:	f383 8811 	msr	BASEPRI, r3
 8002542:	f3bf 8f6f 	isb	sy
 8002546:	f3bf 8f4f 	dsb	sy
 800254a:	613b      	str	r3, [r7, #16]
    }
 800254c:	bf00      	nop
 800254e:	bf00      	nop
 8002550:	e7fd      	b.n	800254e <xEventGroupSetBits+0x30>
    configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002558:	d30b      	bcc.n	8002572 <xEventGroupSetBits+0x54>
        __asm volatile
 800255a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800255e:	f383 8811 	msr	BASEPRI, r3
 8002562:	f3bf 8f6f 	isb	sy
 8002566:	f3bf 8f4f 	dsb	sy
 800256a:	60fb      	str	r3, [r7, #12]
    }
 800256c:	bf00      	nop
 800256e:	bf00      	nop
 8002570:	e7fd      	b.n	800256e <xEventGroupSetBits+0x50>

    pxList = &( pxEventBits->xTasksWaitingForBits );
 8002572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002574:	3304      	adds	r3, #4
 8002576:	627b      	str	r3, [r7, #36]	@ 0x24
    pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800257a:	3308      	adds	r3, #8
 800257c:	623b      	str	r3, [r7, #32]
    vTaskSuspendAll();
 800257e:	f000 ff3b 	bl	80033f8 <vTaskSuspendAll>
    {
        traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

        pxListItem = listGET_HEAD_ENTRY( pxList );
 8002582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Set the bits. */
        pxEventBits->uxEventBits |= uxBitsToSet;
 8002588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	431a      	orrs	r2, r3
 8002590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002592:	601a      	str	r2, [r3, #0]

        /* See if the new bit value should unblock any tasks. */
        while( pxListItem != pxListEnd )
 8002594:	e03c      	b.n	8002610 <xEventGroupSetBits+0xf2>
        {
            pxNext = listGET_NEXT( pxListItem );
 8002596:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	61fb      	str	r3, [r7, #28]
            uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 800259c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	61bb      	str	r3, [r7, #24]
            xMatchFound = pdFALSE;
 80025a2:	2300      	movs	r3, #0
 80025a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Split the bits waited for from the control bits. */
            uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80025ac:	617b      	str	r3, [r7, #20]
            uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80025ae:	69bb      	ldr	r3, [r7, #24]
 80025b0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80025b4:	61bb      	str	r3, [r7, #24]

            if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d108      	bne.n	80025d2 <xEventGroupSetBits+0xb4>
            {
                /* Just looking for single bit being set. */
                if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80025c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	4013      	ands	r3, r2
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00b      	beq.n	80025e4 <xEventGroupSetBits+0xc6>
                {
                    xMatchFound = pdTRUE;
 80025cc:	2301      	movs	r3, #1
 80025ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025d0:	e008      	b.n	80025e4 <xEventGroupSetBits+0xc6>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80025d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	4013      	ands	r3, r2
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d101      	bne.n	80025e4 <xEventGroupSetBits+0xc6>
            {
                /* All bits are set. */
                xMatchFound = pdTRUE;
 80025e0:	2301      	movs	r3, #1
 80025e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            else
            {
                /* Need all bits to be set, but not all the bits were set. */
            }

            if( xMatchFound != pdFALSE )
 80025e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d010      	beq.n	800260c <xEventGroupSetBits+0xee>
            {
                /* The bits match.  Should the bits be cleared on exit? */
                if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <xEventGroupSetBits+0xde>
                {
                    uxBitsToClear |= uxBitsWaitedFor;
 80025f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80025f6:	69bb      	ldr	r3, [r7, #24]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	633b      	str	r3, [r7, #48]	@ 0x30
                /* Store the actual event flag value in the task's event list
                 * item before removing the task from the event list.  The
                 * eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
                 * that is was unblocked due to its required bits matching, rather
                 * than because it timed out. */
                vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80025fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002604:	4619      	mov	r1, r3
 8002606:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002608:	f001 f9bc 	bl	8003984 <vTaskRemoveFromUnorderedEventList>
            }

            /* Move onto the next list item.  Note pxListItem->pxNext is not
             * used here as the list item may have been removed from the event list
             * and inserted into the ready/pending reading list. */
            pxListItem = pxNext;
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	637b      	str	r3, [r7, #52]	@ 0x34
        while( pxListItem != pxListEnd )
 8002610:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002612:	6a3b      	ldr	r3, [r7, #32]
 8002614:	429a      	cmp	r2, r3
 8002616:	d1be      	bne.n	8002596 <xEventGroupSetBits+0x78>
        }

        /* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
         * bit was set in the control word. */
        pxEventBits->uxEventBits &= ~uxBitsToClear;
 8002618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800261e:	43db      	mvns	r3, r3
 8002620:	401a      	ands	r2, r3
 8002622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002624:	601a      	str	r2, [r3, #0]
    }
    ( void ) xTaskResumeAll();
 8002626:	f000 fef5 	bl	8003414 <xTaskResumeAll>

    return pxEventBits->uxEventBits;
 800262a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800262c:	681b      	ldr	r3, [r3, #0]
}
 800262e:	4618      	mov	r0, r3
 8002630:	3738      	adds	r7, #56	@ 0x38
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits,
                                        const EventBits_t uxBitsToWaitFor,
                                        const BaseType_t xWaitForAllBits )
{
 8002636:	b480      	push	{r7}
 8002638:	b087      	sub	sp, #28
 800263a:	af00      	add	r7, sp, #0
 800263c:	60f8      	str	r0, [r7, #12]
 800263e:	60b9      	str	r1, [r7, #8]
 8002640:	607a      	str	r2, [r7, #4]
    BaseType_t xWaitConditionMet = pdFALSE;
 8002642:	2300      	movs	r3, #0
 8002644:	617b      	str	r3, [r7, #20]

    if( xWaitForAllBits == pdFALSE )
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d107      	bne.n	800265c <prvTestWaitCondition+0x26>
    {
        /* Task only has to wait for one bit within uxBitsToWaitFor to be
         * set.  Is one already set? */
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 800264c:	68fa      	ldr	r2, [r7, #12]
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	4013      	ands	r3, r2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d00a      	beq.n	800266c <prvTestWaitCondition+0x36>
        {
            xWaitConditionMet = pdTRUE;
 8002656:	2301      	movs	r3, #1
 8002658:	617b      	str	r3, [r7, #20]
 800265a:	e007      	b.n	800266c <prvTestWaitCondition+0x36>
    }
    else
    {
        /* Task has to wait for all the bits in uxBitsToWaitFor to be set.
         * Are they set already? */
        if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 800265c:	68fa      	ldr	r2, [r7, #12]
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	4013      	ands	r3, r2
 8002662:	68ba      	ldr	r2, [r7, #8]
 8002664:	429a      	cmp	r2, r3
 8002666:	d101      	bne.n	800266c <prvTestWaitCondition+0x36>
        {
            xWaitConditionMet = pdTRUE;
 8002668:	2301      	movs	r3, #1
 800266a:	617b      	str	r3, [r7, #20]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    return xWaitConditionMet;
 800266c:	697b      	ldr	r3, [r7, #20]
}
 800266e:	4618      	mov	r0, r3
 8002670:	371c      	adds	r7, #28
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr

0800267a <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800267a:	b480      	push	{r7}
 800267c:	b083      	sub	sp, #12
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	f103 0208 	add.w	r2, r3, #8
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f04f 32ff 	mov.w	r2, #4294967295
 8002692:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f103 0208 	add.w	r2, r3, #8
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f103 0208 	add.w	r2, r3, #8
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80026ae:	bf00      	nop
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr

080026ba <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80026ba:	b480      	push	{r7}
 80026bc:	b083      	sub	sp, #12
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80026c8:	bf00      	nop
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
 80026dc:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	68fa      	ldr	r2, [r7, #12]
 80026e8:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	689a      	ldr	r2, [r3, #8]
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	683a      	ldr	r2, [r7, #0]
 80026f8:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	683a      	ldr	r2, [r7, #0]
 80026fe:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	1c5a      	adds	r2, r3, #1
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	601a      	str	r2, [r3, #0]
}
 8002710:	bf00      	nop
 8002712:	3714      	adds	r7, #20
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002732:	d103      	bne.n	800273c <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	691b      	ldr	r3, [r3, #16]
 8002738:	60fb      	str	r3, [r7, #12]
 800273a:	e00c      	b.n	8002756 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3308      	adds	r3, #8
 8002740:	60fb      	str	r3, [r7, #12]
 8002742:	e002      	b.n	800274a <vListInsert+0x2e>
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	68ba      	ldr	r2, [r7, #8]
 8002752:	429a      	cmp	r2, r3
 8002754:	d2f6      	bcs.n	8002744 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	683a      	ldr	r2, [r7, #0]
 8002764:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	68fa      	ldr	r2, [r7, #12]
 800276a:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	683a      	ldr	r2, [r7, #0]
 8002770:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	1c5a      	adds	r2, r3, #1
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	601a      	str	r2, [r3, #0]
}
 8002782:	bf00      	nop
 8002784:	3714      	adds	r7, #20
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr

0800278e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800278e:	b480      	push	{r7}
 8002790:	b085      	sub	sp, #20
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	6892      	ldr	r2, [r2, #8]
 80027a4:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	6852      	ldr	r2, [r2, #4]
 80027ae:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	687a      	ldr	r2, [r7, #4]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d103      	bne.n	80027c2 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	689a      	ldr	r2, [r3, #8]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	1e5a      	subs	r2, r3, #1
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	3714      	adds	r7, #20
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
	...

080027e4 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b084      	sub	sp, #16
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d10b      	bne.n	8002810 <xQueueGenericReset+0x2c>
        __asm volatile
 80027f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027fc:	f383 8811 	msr	BASEPRI, r3
 8002800:	f3bf 8f6f 	isb	sy
 8002804:	f3bf 8f4f 	dsb	sy
 8002808:	60bb      	str	r3, [r7, #8]
    }
 800280a:	bf00      	nop
 800280c:	bf00      	nop
 800280e:	e7fd      	b.n	800280c <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8002810:	f001 ffcc 	bl	80047ac <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800281c:	68f9      	ldr	r1, [r7, #12]
 800281e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002820:	fb01 f303 	mul.w	r3, r1, r3
 8002824:	441a      	add	r2, r3
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2200      	movs	r2, #0
 800282e:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002840:	3b01      	subs	r3, #1
 8002842:	68f9      	ldr	r1, [r7, #12]
 8002844:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002846:	fb01 f303 	mul.w	r3, r1, r3
 800284a:	441a      	add	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	22ff      	movs	r2, #255	@ 0xff
 8002854:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	22ff      	movs	r2, #255	@ 0xff
 800285c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d114      	bne.n	8002890 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d01a      	beq.n	80028a4 <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	3310      	adds	r3, #16
 8002872:	4618      	mov	r0, r3
 8002874:	f001 f81e 	bl	80038b4 <xTaskRemoveFromEventList>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d012      	beq.n	80028a4 <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 800287e:	4b0d      	ldr	r3, [pc, #52]	@ (80028b4 <xQueueGenericReset+0xd0>)
 8002880:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002884:	601a      	str	r2, [r3, #0]
 8002886:	f3bf 8f4f 	dsb	sy
 800288a:	f3bf 8f6f 	isb	sy
 800288e:	e009      	b.n	80028a4 <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	3310      	adds	r3, #16
 8002894:	4618      	mov	r0, r3
 8002896:	f7ff fef0 	bl	800267a <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	3324      	adds	r3, #36	@ 0x24
 800289e:	4618      	mov	r0, r3
 80028a0:	f7ff feeb 	bl	800267a <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80028a4:	f001 ffb4 	bl	8004810 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80028a8:	2301      	movs	r3, #1
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3710      	adds	r7, #16
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	e000ed04 	.word	0xe000ed04

080028b8 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b08c      	sub	sp, #48	@ 0x30
 80028bc:	af02      	add	r7, sp, #8
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	4613      	mov	r3, r2
 80028c4:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d10b      	bne.n	80028e4 <xQueueGenericCreate+0x2c>
        __asm volatile
 80028cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028d0:	f383 8811 	msr	BASEPRI, r3
 80028d4:	f3bf 8f6f 	isb	sy
 80028d8:	f3bf 8f4f 	dsb	sy
 80028dc:	61bb      	str	r3, [r7, #24]
    }
 80028de:	bf00      	nop
 80028e0:	bf00      	nop
 80028e2:	e7fd      	b.n	80028e0 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	68ba      	ldr	r2, [r7, #8]
 80028e8:	fb02 f303 	mul.w	r3, r2, r3
 80028ec:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d006      	beq.n	8002902 <xQueueGenericCreate+0x4a>
 80028f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80028fc:	68fa      	ldr	r2, [r7, #12]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d101      	bne.n	8002906 <xQueueGenericCreate+0x4e>
 8002902:	2301      	movs	r3, #1
 8002904:	e000      	b.n	8002908 <xQueueGenericCreate+0x50>
 8002906:	2300      	movs	r3, #0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d10b      	bne.n	8002924 <xQueueGenericCreate+0x6c>
        __asm volatile
 800290c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002910:	f383 8811 	msr	BASEPRI, r3
 8002914:	f3bf 8f6f 	isb	sy
 8002918:	f3bf 8f4f 	dsb	sy
 800291c:	617b      	str	r3, [r7, #20]
    }
 800291e:	bf00      	nop
 8002920:	bf00      	nop
 8002922:	e7fd      	b.n	8002920 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8002924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002926:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 800292a:	d90b      	bls.n	8002944 <xQueueGenericCreate+0x8c>
        __asm volatile
 800292c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002930:	f383 8811 	msr	BASEPRI, r3
 8002934:	f3bf 8f6f 	isb	sy
 8002938:	f3bf 8f4f 	dsb	sy
 800293c:	613b      	str	r3, [r7, #16]
    }
 800293e:	bf00      	nop
 8002940:	bf00      	nop
 8002942:	e7fd      	b.n	8002940 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002946:	3350      	adds	r3, #80	@ 0x50
 8002948:	4618      	mov	r0, r3
 800294a:	f002 f861 	bl	8004a10 <pvPortMalloc>
 800294e:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8002950:	6a3b      	ldr	r3, [r7, #32]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00d      	beq.n	8002972 <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002956:	6a3b      	ldr	r3, [r7, #32]
 8002958:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	3350      	adds	r3, #80	@ 0x50
 800295e:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002960:	79fa      	ldrb	r2, [r7, #7]
 8002962:	6a3b      	ldr	r3, [r7, #32]
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	4613      	mov	r3, r2
 8002968:	69fa      	ldr	r2, [r7, #28]
 800296a:	68b9      	ldr	r1, [r7, #8]
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	f000 f805 	bl	800297c <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002972:	6a3b      	ldr	r3, [r7, #32]
    }
 8002974:	4618      	mov	r0, r3
 8002976:	3728      	adds	r7, #40	@ 0x28
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	607a      	str	r2, [r7, #4]
 8002988:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d103      	bne.n	8002998 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	69ba      	ldr	r2, [r7, #24]
 8002994:	601a      	str	r2, [r3, #0]
 8002996:	e002      	b.n	800299e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	687a      	ldr	r2, [r7, #4]
 800299c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	68fa      	ldr	r2, [r7, #12]
 80029a2:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	68ba      	ldr	r2, [r7, #8]
 80029a8:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80029aa:	2101      	movs	r1, #1
 80029ac:	69b8      	ldr	r0, [r7, #24]
 80029ae:	f7ff ff19 	bl	80027e4 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	78fa      	ldrb	r2, [r7, #3]
 80029b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 80029ba:	78fb      	ldrb	r3, [r7, #3]
 80029bc:	68ba      	ldr	r2, [r7, #8]
 80029be:	68f9      	ldr	r1, [r7, #12]
 80029c0:	2073      	movs	r0, #115	@ 0x73
 80029c2:	f003 fc31 	bl	8006228 <SEGGER_SYSVIEW_RecordU32x3>
}
 80029c6:	bf00      	nop
 80029c8:	3710      	adds	r7, #16
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
	...

080029d0 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b08e      	sub	sp, #56	@ 0x38
 80029d4:	af02      	add	r7, sp, #8
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
 80029dc:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80029de:	2300      	movs	r3, #0
 80029e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	62bb      	str	r3, [r7, #40]	@ 0x28

    configASSERT( pxQueue );
 80029e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d10b      	bne.n	8002a04 <xQueueGenericSend+0x34>
        __asm volatile
 80029ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029f0:	f383 8811 	msr	BASEPRI, r3
 80029f4:	f3bf 8f6f 	isb	sy
 80029f8:	f3bf 8f4f 	dsb	sy
 80029fc:	623b      	str	r3, [r7, #32]
    }
 80029fe:	bf00      	nop
 8002a00:	bf00      	nop
 8002a02:	e7fd      	b.n	8002a00 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d103      	bne.n	8002a12 <xQueueGenericSend+0x42>
 8002a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d101      	bne.n	8002a16 <xQueueGenericSend+0x46>
 8002a12:	2301      	movs	r3, #1
 8002a14:	e000      	b.n	8002a18 <xQueueGenericSend+0x48>
 8002a16:	2300      	movs	r3, #0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d10b      	bne.n	8002a34 <xQueueGenericSend+0x64>
        __asm volatile
 8002a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a20:	f383 8811 	msr	BASEPRI, r3
 8002a24:	f3bf 8f6f 	isb	sy
 8002a28:	f3bf 8f4f 	dsb	sy
 8002a2c:	61fb      	str	r3, [r7, #28]
    }
 8002a2e:	bf00      	nop
 8002a30:	bf00      	nop
 8002a32:	e7fd      	b.n	8002a30 <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d103      	bne.n	8002a42 <xQueueGenericSend+0x72>
 8002a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d101      	bne.n	8002a46 <xQueueGenericSend+0x76>
 8002a42:	2301      	movs	r3, #1
 8002a44:	e000      	b.n	8002a48 <xQueueGenericSend+0x78>
 8002a46:	2300      	movs	r3, #0
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d10b      	bne.n	8002a64 <xQueueGenericSend+0x94>
        __asm volatile
 8002a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a50:	f383 8811 	msr	BASEPRI, r3
 8002a54:	f3bf 8f6f 	isb	sy
 8002a58:	f3bf 8f4f 	dsb	sy
 8002a5c:	61bb      	str	r3, [r7, #24]
    }
 8002a5e:	bf00      	nop
 8002a60:	bf00      	nop
 8002a62:	e7fd      	b.n	8002a60 <xQueueGenericSend+0x90>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002a64:	f001 fea2 	bl	80047ac <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d302      	bcc.n	8002a7a <xQueueGenericSend+0xaa>
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d136      	bne.n	8002ae8 <xQueueGenericSend+0x118>
            {
                traceQUEUE_SEND( pxQueue );
 8002a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f004 f961 	bl	8006d44 <SEGGER_SYSVIEW_ShrinkId>
 8002a82:	68ba      	ldr	r2, [r7, #8]
 8002a84:	6879      	ldr	r1, [r7, #4]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	460b      	mov	r3, r1
 8002a8c:	4601      	mov	r1, r0
 8002a8e:	205a      	movs	r0, #90	@ 0x5a
 8002a90:	f003 fc40 	bl	8006314 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002a94:	683a      	ldr	r2, [r7, #0]
 8002a96:	68b9      	ldr	r1, [r7, #8]
 8002a98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a9a:	f000 f9a3 	bl	8002de4 <prvCopyDataToQueue>
 8002a9e:	6278      	str	r0, [r7, #36]	@ 0x24

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d010      	beq.n	8002aca <xQueueGenericSend+0xfa>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aaa:	3324      	adds	r3, #36	@ 0x24
 8002aac:	4618      	mov	r0, r3
 8002aae:	f000 ff01 	bl	80038b4 <xTaskRemoveFromEventList>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d013      	beq.n	8002ae0 <xQueueGenericSend+0x110>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8002ab8:	4b4c      	ldr	r3, [pc, #304]	@ (8002bec <xQueueGenericSend+0x21c>)
 8002aba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	f3bf 8f4f 	dsb	sy
 8002ac4:	f3bf 8f6f 	isb	sy
 8002ac8:	e00a      	b.n	8002ae0 <xQueueGenericSend+0x110>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8002aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d007      	beq.n	8002ae0 <xQueueGenericSend+0x110>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8002ad0:	4b46      	ldr	r3, [pc, #280]	@ (8002bec <xQueueGenericSend+0x21c>)
 8002ad2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ad6:	601a      	str	r2, [r3, #0]
 8002ad8:	f3bf 8f4f 	dsb	sy
 8002adc:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8002ae0:	f001 fe96 	bl	8004810 <vPortExitCritical>
                return pdPASS;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e07d      	b.n	8002be4 <xQueueGenericSend+0x214>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d110      	bne.n	8002b10 <xQueueGenericSend+0x140>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002aee:	f001 fe8f 	bl	8004810 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 8002af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002af4:	4618      	mov	r0, r3
 8002af6:	f004 f925 	bl	8006d44 <SEGGER_SYSVIEW_ShrinkId>
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	6879      	ldr	r1, [r7, #4]
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	9300      	str	r3, [sp, #0]
 8002b02:	460b      	mov	r3, r1
 8002b04:	4601      	mov	r1, r0
 8002b06:	205a      	movs	r0, #90	@ 0x5a
 8002b08:	f003 fc04 	bl	8006314 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	e069      	b.n	8002be4 <xQueueGenericSend+0x214>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d106      	bne.n	8002b24 <xQueueGenericSend+0x154>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002b16:	f107 0310 	add.w	r3, r7, #16
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f000 ff9a 	bl	8003a54 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002b20:	2301      	movs	r3, #1
 8002b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002b24:	f001 fe74 	bl	8004810 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002b28:	f000 fc66 	bl	80033f8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002b2c:	f001 fe3e 	bl	80047ac <vPortEnterCritical>
 8002b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b32:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002b36:	b25b      	sxtb	r3, r3
 8002b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b3c:	d103      	bne.n	8002b46 <xQueueGenericSend+0x176>
 8002b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b48:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002b4c:	b25b      	sxtb	r3, r3
 8002b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b52:	d103      	bne.n	8002b5c <xQueueGenericSend+0x18c>
 8002b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b56:	2200      	movs	r2, #0
 8002b58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002b5c:	f001 fe58 	bl	8004810 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002b60:	1d3a      	adds	r2, r7, #4
 8002b62:	f107 0310 	add.w	r3, r7, #16
 8002b66:	4611      	mov	r1, r2
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f000 ff89 	bl	8003a80 <xTaskCheckForTimeOut>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d124      	bne.n	8002bbe <xQueueGenericSend+0x1ee>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002b74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002b76:	f000 fa2d 	bl	8002fd4 <prvIsQueueFull>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d018      	beq.n	8002bb2 <xQueueGenericSend+0x1e2>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b82:	3310      	adds	r3, #16
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	4611      	mov	r1, r2
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f000 fe2f 	bl	80037ec <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8002b8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002b90:	f000 f9b8 	bl	8002f04 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8002b94:	f000 fc3e 	bl	8003414 <xTaskResumeAll>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	f47f af62 	bne.w	8002a64 <xQueueGenericSend+0x94>
                {
                    portYIELD_WITHIN_API();
 8002ba0:	4b12      	ldr	r3, [pc, #72]	@ (8002bec <xQueueGenericSend+0x21c>)
 8002ba2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	f3bf 8f4f 	dsb	sy
 8002bac:	f3bf 8f6f 	isb	sy
 8002bb0:	e758      	b.n	8002a64 <xQueueGenericSend+0x94>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8002bb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002bb4:	f000 f9a6 	bl	8002f04 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002bb8:	f000 fc2c 	bl	8003414 <xTaskResumeAll>
 8002bbc:	e752      	b.n	8002a64 <xQueueGenericSend+0x94>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8002bbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002bc0:	f000 f9a0 	bl	8002f04 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002bc4:	f000 fc26 	bl	8003414 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 8002bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f004 f8ba 	bl	8006d44 <SEGGER_SYSVIEW_ShrinkId>
 8002bd0:	68ba      	ldr	r2, [r7, #8]
 8002bd2:	6879      	ldr	r1, [r7, #4]
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	9300      	str	r3, [sp, #0]
 8002bd8:	460b      	mov	r3, r1
 8002bda:	4601      	mov	r1, r0
 8002bdc:	205a      	movs	r0, #90	@ 0x5a
 8002bde:	f003 fb99 	bl	8006314 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 8002be2:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3730      	adds	r7, #48	@ 0x30
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}
 8002bec:	e000ed04 	.word	0xe000ed04

08002bf0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002bf0:	b590      	push	{r4, r7, lr}
 8002bf2:	b08f      	sub	sp, #60	@ 0x3c
 8002bf4:	af02      	add	r7, sp, #8
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	60b9      	str	r1, [r7, #8]
 8002bfa:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d10b      	bne.n	8002c22 <xQueueReceive+0x32>
        __asm volatile
 8002c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c0e:	f383 8811 	msr	BASEPRI, r3
 8002c12:	f3bf 8f6f 	isb	sy
 8002c16:	f3bf 8f4f 	dsb	sy
 8002c1a:	623b      	str	r3, [r7, #32]
    }
 8002c1c:	bf00      	nop
 8002c1e:	bf00      	nop
 8002c20:	e7fd      	b.n	8002c1e <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d103      	bne.n	8002c30 <xQueueReceive+0x40>
 8002c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d101      	bne.n	8002c34 <xQueueReceive+0x44>
 8002c30:	2301      	movs	r3, #1
 8002c32:	e000      	b.n	8002c36 <xQueueReceive+0x46>
 8002c34:	2300      	movs	r3, #0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d10b      	bne.n	8002c52 <xQueueReceive+0x62>
        __asm volatile
 8002c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c3e:	f383 8811 	msr	BASEPRI, r3
 8002c42:	f3bf 8f6f 	isb	sy
 8002c46:	f3bf 8f4f 	dsb	sy
 8002c4a:	61fb      	str	r3, [r7, #28]
    }
 8002c4c:	bf00      	nop
 8002c4e:	bf00      	nop
 8002c50:	e7fd      	b.n	8002c4e <xQueueReceive+0x5e>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002c52:	f001 fdab 	bl	80047ac <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c5a:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d02f      	beq.n	8002cc2 <xQueueReceive+0xd2>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002c62:	68b9      	ldr	r1, [r7, #8]
 8002c64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002c66:	f000 f927 	bl	8002eb8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f004 f869 	bl	8006d44 <SEGGER_SYSVIEW_ShrinkId>
 8002c72:	4604      	mov	r4, r0
 8002c74:	2000      	movs	r0, #0
 8002c76:	f004 f865 	bl	8006d44 <SEGGER_SYSVIEW_ShrinkId>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2101      	movs	r1, #1
 8002c80:	9100      	str	r1, [sp, #0]
 8002c82:	4621      	mov	r1, r4
 8002c84:	205c      	movs	r0, #92	@ 0x5c
 8002c86:	f003 fb45 	bl	8006314 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8c:	1e5a      	subs	r2, r3, #1
 8002c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c90:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c94:	691b      	ldr	r3, [r3, #16]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00f      	beq.n	8002cba <xQueueReceive+0xca>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c9c:	3310      	adds	r3, #16
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f000 fe08 	bl	80038b4 <xTaskRemoveFromEventList>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d007      	beq.n	8002cba <xQueueReceive+0xca>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002caa:	4b4d      	ldr	r3, [pc, #308]	@ (8002de0 <xQueueReceive+0x1f0>)
 8002cac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002cb0:	601a      	str	r2, [r3, #0]
 8002cb2:	f3bf 8f4f 	dsb	sy
 8002cb6:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002cba:	f001 fda9 	bl	8004810 <vPortExitCritical>
                return pdPASS;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e08a      	b.n	8002dd8 <xQueueReceive+0x1e8>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d113      	bne.n	8002cf0 <xQueueReceive+0x100>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002cc8:	f001 fda2 	bl	8004810 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f004 f838 	bl	8006d44 <SEGGER_SYSVIEW_ShrinkId>
 8002cd4:	4604      	mov	r4, r0
 8002cd6:	2000      	movs	r0, #0
 8002cd8:	f004 f834 	bl	8006d44 <SEGGER_SYSVIEW_ShrinkId>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2101      	movs	r1, #1
 8002ce2:	9100      	str	r1, [sp, #0]
 8002ce4:	4621      	mov	r1, r4
 8002ce6:	205c      	movs	r0, #92	@ 0x5c
 8002ce8:	f003 fb14 	bl	8006314 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8002cec:	2300      	movs	r3, #0
 8002cee:	e073      	b.n	8002dd8 <xQueueReceive+0x1e8>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d106      	bne.n	8002d04 <xQueueReceive+0x114>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002cf6:	f107 0314 	add.w	r3, r7, #20
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f000 feaa 	bl	8003a54 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002d00:	2301      	movs	r3, #1
 8002d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002d04:	f001 fd84 	bl	8004810 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002d08:	f000 fb76 	bl	80033f8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002d0c:	f001 fd4e 	bl	80047ac <vPortEnterCritical>
 8002d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d12:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002d16:	b25b      	sxtb	r3, r3
 8002d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d1c:	d103      	bne.n	8002d26 <xQueueReceive+0x136>
 8002d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d28:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002d2c:	b25b      	sxtb	r3, r3
 8002d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d32:	d103      	bne.n	8002d3c <xQueueReceive+0x14c>
 8002d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002d3c:	f001 fd68 	bl	8004810 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002d40:	1d3a      	adds	r2, r7, #4
 8002d42:	f107 0314 	add.w	r3, r7, #20
 8002d46:	4611      	mov	r1, r2
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f000 fe99 	bl	8003a80 <xTaskCheckForTimeOut>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d124      	bne.n	8002d9e <xQueueReceive+0x1ae>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002d54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002d56:	f000 f927 	bl	8002fa8 <prvIsQueueEmpty>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d018      	beq.n	8002d92 <xQueueReceive+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d62:	3324      	adds	r3, #36	@ 0x24
 8002d64:	687a      	ldr	r2, [r7, #4]
 8002d66:	4611      	mov	r1, r2
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f000 fd3f 	bl	80037ec <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002d6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002d70:	f000 f8c8 	bl	8002f04 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002d74:	f000 fb4e 	bl	8003414 <xTaskResumeAll>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	f47f af69 	bne.w	8002c52 <xQueueReceive+0x62>
                {
                    portYIELD_WITHIN_API();
 8002d80:	4b17      	ldr	r3, [pc, #92]	@ (8002de0 <xQueueReceive+0x1f0>)
 8002d82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	f3bf 8f4f 	dsb	sy
 8002d8c:	f3bf 8f6f 	isb	sy
 8002d90:	e75f      	b.n	8002c52 <xQueueReceive+0x62>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002d92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002d94:	f000 f8b6 	bl	8002f04 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002d98:	f000 fb3c 	bl	8003414 <xTaskResumeAll>
 8002d9c:	e759      	b.n	8002c52 <xQueueReceive+0x62>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002d9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002da0:	f000 f8b0 	bl	8002f04 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002da4:	f000 fb36 	bl	8003414 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002da8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002daa:	f000 f8fd 	bl	8002fa8 <prvIsQueueEmpty>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	f43f af4e 	beq.w	8002c52 <xQueueReceive+0x62>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002db8:	4618      	mov	r0, r3
 8002dba:	f003 ffc3 	bl	8006d44 <SEGGER_SYSVIEW_ShrinkId>
 8002dbe:	4604      	mov	r4, r0
 8002dc0:	2000      	movs	r0, #0
 8002dc2:	f003 ffbf 	bl	8006d44 <SEGGER_SYSVIEW_ShrinkId>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2101      	movs	r1, #1
 8002dcc:	9100      	str	r1, [sp, #0]
 8002dce:	4621      	mov	r1, r4
 8002dd0:	205c      	movs	r0, #92	@ 0x5c
 8002dd2:	f003 fa9f 	bl	8006314 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002dd6:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3734      	adds	r7, #52	@ 0x34
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd90      	pop	{r4, r7, pc}
 8002de0:	e000ed04 	.word	0xe000ed04

08002de4 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b086      	sub	sp, #24
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	60b9      	str	r1, [r7, #8]
 8002dee:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002df0:	2300      	movs	r3, #0
 8002df2:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df8:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d10d      	bne.n	8002e1e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d14d      	bne.n	8002ea6 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f000 ff5c 	bl	8003ccc <xTaskPriorityDisinherit>
 8002e14:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	609a      	str	r2, [r3, #8]
 8002e1c:	e043      	b.n	8002ea6 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d119      	bne.n	8002e58 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6858      	ldr	r0, [r3, #4]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	68b9      	ldr	r1, [r7, #8]
 8002e30:	f009 fc29 	bl	800c686 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	685a      	ldr	r2, [r3, #4]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3c:	441a      	add	r2, r3
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	685a      	ldr	r2, [r3, #4]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d32b      	bcc.n	8002ea6 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	605a      	str	r2, [r3, #4]
 8002e56:	e026      	b.n	8002ea6 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	68d8      	ldr	r0, [r3, #12]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e60:	461a      	mov	r2, r3
 8002e62:	68b9      	ldr	r1, [r7, #8]
 8002e64:	f009 fc0f 	bl	800c686 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	68da      	ldr	r2, [r3, #12]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e70:	425b      	negs	r3, r3
 8002e72:	441a      	add	r2, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	68da      	ldr	r2, [r3, #12]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d207      	bcs.n	8002e94 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8c:	425b      	negs	r3, r3
 8002e8e:	441a      	add	r2, r3
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d105      	bne.n	8002ea6 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d002      	beq.n	8002ea6 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1c5a      	adds	r2, r3, #1
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8002eae:	697b      	ldr	r3, [r7, #20]
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3718      	adds	r7, #24
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d018      	beq.n	8002efc <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	68da      	ldr	r2, [r3, #12]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed2:	441a      	add	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	68da      	ldr	r2, [r3, #12]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d303      	bcc.n	8002eec <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	68d9      	ldr	r1, [r3, #12]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	6838      	ldr	r0, [r7, #0]
 8002ef8:	f009 fbc5 	bl	800c686 <memcpy>
    }
}
 8002efc:	bf00      	nop
 8002efe:	3708      	adds	r7, #8
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002f0c:	f001 fc4e 	bl	80047ac <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002f16:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002f18:	e011      	b.n	8002f3e <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d012      	beq.n	8002f48 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	3324      	adds	r3, #36	@ 0x24
 8002f26:	4618      	mov	r0, r3
 8002f28:	f000 fcc4 	bl	80038b4 <xTaskRemoveFromEventList>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002f32:	f000 fe0d 	bl	8003b50 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002f3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	dce9      	bgt.n	8002f1a <prvUnlockQueue+0x16>
 8002f46:	e000      	b.n	8002f4a <prvUnlockQueue+0x46>
                        break;
 8002f48:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	22ff      	movs	r2, #255	@ 0xff
 8002f4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8002f52:	f001 fc5d 	bl	8004810 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002f56:	f001 fc29 	bl	80047ac <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002f60:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002f62:	e011      	b.n	8002f88 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	691b      	ldr	r3, [r3, #16]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d012      	beq.n	8002f92 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	3310      	adds	r3, #16
 8002f70:	4618      	mov	r0, r3
 8002f72:	f000 fc9f 	bl	80038b4 <xTaskRemoveFromEventList>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d001      	beq.n	8002f80 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002f7c:	f000 fde8 	bl	8003b50 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002f80:	7bbb      	ldrb	r3, [r7, #14]
 8002f82:	3b01      	subs	r3, #1
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002f88:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	dce9      	bgt.n	8002f64 <prvUnlockQueue+0x60>
 8002f90:	e000      	b.n	8002f94 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002f92:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	22ff      	movs	r2, #255	@ 0xff
 8002f98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8002f9c:	f001 fc38 	bl	8004810 <vPortExitCritical>
}
 8002fa0:	bf00      	nop
 8002fa2:	3710      	adds	r7, #16
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002fb0:	f001 fbfc 	bl	80047ac <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d102      	bne.n	8002fc2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	60fb      	str	r3, [r7, #12]
 8002fc0:	e001      	b.n	8002fc6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002fc6:	f001 fc23 	bl	8004810 <vPortExitCritical>

    return xReturn;
 8002fca:	68fb      	ldr	r3, [r7, #12]
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3710      	adds	r7, #16
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b084      	sub	sp, #16
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002fdc:	f001 fbe6 	bl	80047ac <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d102      	bne.n	8002ff2 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002fec:	2301      	movs	r3, #1
 8002fee:	60fb      	str	r3, [r7, #12]
 8002ff0:	e001      	b.n	8002ff6 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002ff6:	f001 fc0b 	bl	8004810 <vPortExitCritical>

    return xReturn;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8003004:	b580      	push	{r7, lr}
 8003006:	b08c      	sub	sp, #48	@ 0x30
 8003008:	af04      	add	r7, sp, #16
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	603b      	str	r3, [r7, #0]
 8003010:	4613      	mov	r3, r2
 8003012:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003014:	88fb      	ldrh	r3, [r7, #6]
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	4618      	mov	r0, r3
 800301a:	f001 fcf9 	bl	8004a10 <pvPortMalloc>
 800301e:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d00e      	beq.n	8003044 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003026:	2058      	movs	r0, #88	@ 0x58
 8003028:	f001 fcf2 	bl	8004a10 <pvPortMalloc>
 800302c:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d003      	beq.n	800303c <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8003034:	69fb      	ldr	r3, [r7, #28]
 8003036:	697a      	ldr	r2, [r7, #20]
 8003038:	631a      	str	r2, [r3, #48]	@ 0x30
 800303a:	e005      	b.n	8003048 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 800303c:	6978      	ldr	r0, [r7, #20]
 800303e:	f001 fdc9 	bl	8004bd4 <vPortFree>
 8003042:	e001      	b.n	8003048 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8003044:	2300      	movs	r3, #0
 8003046:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d013      	beq.n	8003076 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800304e:	88fa      	ldrh	r2, [r7, #6]
 8003050:	2300      	movs	r3, #0
 8003052:	9303      	str	r3, [sp, #12]
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	9302      	str	r3, [sp, #8]
 8003058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800305a:	9301      	str	r3, [sp, #4]
 800305c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800305e:	9300      	str	r3, [sp, #0]
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	68b9      	ldr	r1, [r7, #8]
 8003064:	68f8      	ldr	r0, [r7, #12]
 8003066:	f000 f80e 	bl	8003086 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800306a:	69f8      	ldr	r0, [r7, #28]
 800306c:	f000 f8a2 	bl	80031b4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003070:	2301      	movs	r3, #1
 8003072:	61bb      	str	r3, [r7, #24]
 8003074:	e002      	b.n	800307c <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003076:	f04f 33ff 	mov.w	r3, #4294967295
 800307a:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800307c:	69bb      	ldr	r3, [r7, #24]
    }
 800307e:	4618      	mov	r0, r3
 8003080:	3720      	adds	r7, #32
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}

08003086 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b088      	sub	sp, #32
 800308a:	af00      	add	r7, sp, #0
 800308c:	60f8      	str	r0, [r7, #12]
 800308e:	60b9      	str	r1, [r7, #8]
 8003090:	607a      	str	r2, [r7, #4]
 8003092:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003096:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	009b      	lsls	r3, r3, #2
 800309c:	461a      	mov	r2, r3
 800309e:	21a5      	movs	r1, #165	@ 0xa5
 80030a0:	f009 fa77 	bl	800c592 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80030a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80030ae:	3b01      	subs	r3, #1
 80030b0:	009b      	lsls	r3, r3, #2
 80030b2:	4413      	add	r3, r2
 80030b4:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	f023 0307 	bic.w	r3, r3, #7
 80030bc:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	f003 0307 	and.w	r3, r3, #7
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00b      	beq.n	80030e0 <prvInitialiseNewTask+0x5a>
        __asm volatile
 80030c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030cc:	f383 8811 	msr	BASEPRI, r3
 80030d0:	f3bf 8f6f 	isb	sy
 80030d4:	f3bf 8f4f 	dsb	sy
 80030d8:	617b      	str	r3, [r7, #20]
    }
 80030da:	bf00      	nop
 80030dc:	bf00      	nop
 80030de:	e7fd      	b.n	80030dc <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d01f      	beq.n	8003126 <prvInitialiseNewTask+0xa0>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80030e6:	2300      	movs	r3, #0
 80030e8:	61fb      	str	r3, [r7, #28]
 80030ea:	e012      	b.n	8003112 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80030ec:	68ba      	ldr	r2, [r7, #8]
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	4413      	add	r3, r2
 80030f2:	7819      	ldrb	r1, [r3, #0]
 80030f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	4413      	add	r3, r2
 80030fa:	3334      	adds	r3, #52	@ 0x34
 80030fc:	460a      	mov	r2, r1
 80030fe:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8003100:	68ba      	ldr	r2, [r7, #8]
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	4413      	add	r3, r2
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d006      	beq.n	800311a <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	3301      	adds	r3, #1
 8003110:	61fb      	str	r3, [r7, #28]
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	2b09      	cmp	r3, #9
 8003116:	d9e9      	bls.n	80030ec <prvInitialiseNewTask+0x66>
 8003118:	e000      	b.n	800311c <prvInitialiseNewTask+0x96>
            {
                break;
 800311a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800311c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800311e:	2200      	movs	r2, #0
 8003120:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8003124:	e003      	b.n	800312e <prvInitialiseNewTask+0xa8>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003128:	2200      	movs	r2, #0
 800312a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800312e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003130:	2b04      	cmp	r3, #4
 8003132:	d901      	bls.n	8003138 <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003134:	2304      	movs	r3, #4
 8003136:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800313a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800313c:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 800313e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003140:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003142:	649a      	str	r2, [r3, #72]	@ 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8003144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003146:	2200      	movs	r2, #0
 8003148:	64da      	str	r2, [r3, #76]	@ 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800314a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800314c:	3304      	adds	r3, #4
 800314e:	4618      	mov	r0, r3
 8003150:	f7ff fab3 	bl	80026ba <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003156:	3318      	adds	r3, #24
 8003158:	4618      	mov	r0, r3
 800315a:	f7ff faae 	bl	80026ba <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800315e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003160:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003162:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003166:	f1c3 0205 	rsb	r2, r3, #5
 800316a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800316c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800316e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003170:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003172:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8003174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003176:	3350      	adds	r3, #80	@ 0x50
 8003178:	2204      	movs	r2, #4
 800317a:	2100      	movs	r1, #0
 800317c:	4618      	mov	r0, r3
 800317e:	f009 fa08 	bl	800c592 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8003182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003184:	3354      	adds	r3, #84	@ 0x54
 8003186:	2201      	movs	r2, #1
 8003188:	2100      	movs	r1, #0
 800318a:	4618      	mov	r0, r3
 800318c:	f009 fa01 	bl	800c592 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003190:	683a      	ldr	r2, [r7, #0]
 8003192:	68f9      	ldr	r1, [r7, #12]
 8003194:	69b8      	ldr	r0, [r7, #24]
 8003196:	f001 f957 	bl	8004448 <pxPortInitialiseStack>
 800319a:	4602      	mov	r2, r0
 800319c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800319e:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80031a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d002      	beq.n	80031ac <prvInitialiseNewTask+0x126>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80031a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031aa:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80031ac:	bf00      	nop
 80031ae:	3720      	adds	r7, #32
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80031b4:	b5b0      	push	{r4, r5, r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af02      	add	r7, sp, #8
 80031ba:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80031bc:	f001 faf6 	bl	80047ac <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80031c0:	4b3b      	ldr	r3, [pc, #236]	@ (80032b0 <prvAddNewTaskToReadyList+0xfc>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	3301      	adds	r3, #1
 80031c6:	4a3a      	ldr	r2, [pc, #232]	@ (80032b0 <prvAddNewTaskToReadyList+0xfc>)
 80031c8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80031ca:	4b3a      	ldr	r3, [pc, #232]	@ (80032b4 <prvAddNewTaskToReadyList+0x100>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d109      	bne.n	80031e6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80031d2:	4a38      	ldr	r2, [pc, #224]	@ (80032b4 <prvAddNewTaskToReadyList+0x100>)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80031d8:	4b35      	ldr	r3, [pc, #212]	@ (80032b0 <prvAddNewTaskToReadyList+0xfc>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d110      	bne.n	8003202 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80031e0:	f000 fcda 	bl	8003b98 <prvInitialiseTaskLists>
 80031e4:	e00d      	b.n	8003202 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80031e6:	4b34      	ldr	r3, [pc, #208]	@ (80032b8 <prvAddNewTaskToReadyList+0x104>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d109      	bne.n	8003202 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80031ee:	4b31      	ldr	r3, [pc, #196]	@ (80032b4 <prvAddNewTaskToReadyList+0x100>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d802      	bhi.n	8003202 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80031fc:	4a2d      	ldr	r2, [pc, #180]	@ (80032b4 <prvAddNewTaskToReadyList+0x100>)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8003202:	4b2e      	ldr	r3, [pc, #184]	@ (80032bc <prvAddNewTaskToReadyList+0x108>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	3301      	adds	r3, #1
 8003208:	4a2c      	ldr	r2, [pc, #176]	@ (80032bc <prvAddNewTaskToReadyList+0x108>)
 800320a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800320c:	4b2b      	ldr	r3, [pc, #172]	@ (80032bc <prvAddNewTaskToReadyList+0x108>)
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	641a      	str	r2, [r3, #64]	@ 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d016      	beq.n	8003248 <prvAddNewTaskToReadyList+0x94>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4618      	mov	r0, r3
 800321e:	f003 fc6b 	bl	8006af8 <SEGGER_SYSVIEW_OnTaskCreate>
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003232:	461d      	mov	r5, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	461c      	mov	r4, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800323e:	1ae3      	subs	r3, r4, r3
 8003240:	9300      	str	r3, [sp, #0]
 8003242:	462b      	mov	r3, r5
 8003244:	f001 fe9c 	bl	8004f80 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4618      	mov	r0, r3
 800324c:	f003 fcd8 	bl	8006c00 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003254:	2201      	movs	r2, #1
 8003256:	409a      	lsls	r2, r3
 8003258:	4b19      	ldr	r3, [pc, #100]	@ (80032c0 <prvAddNewTaskToReadyList+0x10c>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4313      	orrs	r3, r2
 800325e:	4a18      	ldr	r2, [pc, #96]	@ (80032c0 <prvAddNewTaskToReadyList+0x10c>)
 8003260:	6013      	str	r3, [r2, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003266:	4613      	mov	r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	4413      	add	r3, r2
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	4a15      	ldr	r2, [pc, #84]	@ (80032c4 <prvAddNewTaskToReadyList+0x110>)
 8003270:	441a      	add	r2, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	3304      	adds	r3, #4
 8003276:	4619      	mov	r1, r3
 8003278:	4610      	mov	r0, r2
 800327a:	f7ff fa2b 	bl	80026d4 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800327e:	f001 fac7 	bl	8004810 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003282:	4b0d      	ldr	r3, [pc, #52]	@ (80032b8 <prvAddNewTaskToReadyList+0x104>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00e      	beq.n	80032a8 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800328a:	4b0a      	ldr	r3, [pc, #40]	@ (80032b4 <prvAddNewTaskToReadyList+0x100>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003294:	429a      	cmp	r2, r3
 8003296:	d207      	bcs.n	80032a8 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003298:	4b0b      	ldr	r3, [pc, #44]	@ (80032c8 <prvAddNewTaskToReadyList+0x114>)
 800329a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800329e:	601a      	str	r2, [r3, #0]
 80032a0:	f3bf 8f4f 	dsb	sy
 80032a4:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80032a8:	bf00      	nop
 80032aa:	3708      	adds	r7, #8
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bdb0      	pop	{r4, r5, r7, pc}
 80032b0:	2000043c 	.word	0x2000043c
 80032b4:	20000364 	.word	0x20000364
 80032b8:	20000448 	.word	0x20000448
 80032bc:	20000458 	.word	0x20000458
 80032c0:	20000444 	.word	0x20000444
 80032c4:	20000368 	.word	0x20000368
 80032c8:	e000ed04 	.word	0xe000ed04

080032cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80032d4:	2300      	movs	r3, #0
 80032d6:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d01c      	beq.n	8003318 <vTaskDelay+0x4c>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80032de:	4b16      	ldr	r3, [pc, #88]	@ (8003338 <vTaskDelay+0x6c>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00b      	beq.n	80032fe <vTaskDelay+0x32>
        __asm volatile
 80032e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032ea:	f383 8811 	msr	BASEPRI, r3
 80032ee:	f3bf 8f6f 	isb	sy
 80032f2:	f3bf 8f4f 	dsb	sy
 80032f6:	60bb      	str	r3, [r7, #8]
    }
 80032f8:	bf00      	nop
 80032fa:	bf00      	nop
 80032fc:	e7fd      	b.n	80032fa <vTaskDelay+0x2e>
            vTaskSuspendAll();
 80032fe:	f000 f87b 	bl	80033f8 <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 8003302:	6879      	ldr	r1, [r7, #4]
 8003304:	2023      	movs	r0, #35	@ 0x23
 8003306:	f002 fef9 	bl	80060fc <SEGGER_SYSVIEW_RecordU32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800330a:	2100      	movs	r1, #0
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f001 f823 	bl	8004358 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8003312:	f000 f87f 	bl	8003414 <xTaskResumeAll>
 8003316:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d107      	bne.n	800332e <vTaskDelay+0x62>
        {
            portYIELD_WITHIN_API();
 800331e:	4b07      	ldr	r3, [pc, #28]	@ (800333c <vTaskDelay+0x70>)
 8003320:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003324:	601a      	str	r2, [r3, #0]
 8003326:	f3bf 8f4f 	dsb	sy
 800332a:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800332e:	bf00      	nop
 8003330:	3710      	adds	r7, #16
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	20000464 	.word	0x20000464
 800333c:	e000ed04 	.word	0xe000ed04

08003340 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b086      	sub	sp, #24
 8003344:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8003346:	4b24      	ldr	r3, [pc, #144]	@ (80033d8 <vTaskStartScheduler+0x98>)
 8003348:	9301      	str	r3, [sp, #4]
 800334a:	2300      	movs	r3, #0
 800334c:	9300      	str	r3, [sp, #0]
 800334e:	2300      	movs	r3, #0
 8003350:	2282      	movs	r2, #130	@ 0x82
 8003352:	4922      	ldr	r1, [pc, #136]	@ (80033dc <vTaskStartScheduler+0x9c>)
 8003354:	4822      	ldr	r0, [pc, #136]	@ (80033e0 <vTaskStartScheduler+0xa0>)
 8003356:	f7ff fe55 	bl	8003004 <xTaskCreate>
 800335a:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2b01      	cmp	r3, #1
 8003360:	d124      	bne.n	80033ac <vTaskStartScheduler+0x6c>
        __asm volatile
 8003362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003366:	f383 8811 	msr	BASEPRI, r3
 800336a:	f3bf 8f6f 	isb	sy
 800336e:	f3bf 8f4f 	dsb	sy
 8003372:	60bb      	str	r3, [r7, #8]
    }
 8003374:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8003376:	4b1b      	ldr	r3, [pc, #108]	@ (80033e4 <vTaskStartScheduler+0xa4>)
 8003378:	f04f 32ff 	mov.w	r2, #4294967295
 800337c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800337e:	4b1a      	ldr	r3, [pc, #104]	@ (80033e8 <vTaskStartScheduler+0xa8>)
 8003380:	2201      	movs	r2, #1
 8003382:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003384:	4b19      	ldr	r3, [pc, #100]	@ (80033ec <vTaskStartScheduler+0xac>)
 8003386:	2200      	movs	r2, #0
 8003388:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 800338a:	4b19      	ldr	r3, [pc, #100]	@ (80033f0 <vTaskStartScheduler+0xb0>)
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	4b12      	ldr	r3, [pc, #72]	@ (80033d8 <vTaskStartScheduler+0x98>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	429a      	cmp	r2, r3
 8003394:	d102      	bne.n	800339c <vTaskStartScheduler+0x5c>
 8003396:	f003 fb93 	bl	8006ac0 <SEGGER_SYSVIEW_OnIdle>
 800339a:	e004      	b.n	80033a6 <vTaskStartScheduler+0x66>
 800339c:	4b14      	ldr	r3, [pc, #80]	@ (80033f0 <vTaskStartScheduler+0xb0>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f003 fbeb 	bl	8006b7c <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 80033a6:	f001 f8dd 	bl	8004564 <xPortStartScheduler>
 80033aa:	e00f      	b.n	80033cc <vTaskStartScheduler+0x8c>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033b2:	d10b      	bne.n	80033cc <vTaskStartScheduler+0x8c>
        __asm volatile
 80033b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033b8:	f383 8811 	msr	BASEPRI, r3
 80033bc:	f3bf 8f6f 	isb	sy
 80033c0:	f3bf 8f4f 	dsb	sy
 80033c4:	607b      	str	r3, [r7, #4]
    }
 80033c6:	bf00      	nop
 80033c8:	bf00      	nop
 80033ca:	e7fd      	b.n	80033c8 <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80033cc:	4b09      	ldr	r3, [pc, #36]	@ (80033f4 <vTaskStartScheduler+0xb4>)
 80033ce:	681b      	ldr	r3, [r3, #0]
}
 80033d0:	bf00      	nop
 80033d2:	3710      	adds	r7, #16
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	20000460 	.word	0x20000460
 80033dc:	08010f68 	.word	0x08010f68
 80033e0:	08003b69 	.word	0x08003b69
 80033e4:	2000045c 	.word	0x2000045c
 80033e8:	20000448 	.word	0x20000448
 80033ec:	20000440 	.word	0x20000440
 80033f0:	20000364 	.word	0x20000364
 80033f4:	0801103c 	.word	0x0801103c

080033f8 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80033fc:	4b04      	ldr	r3, [pc, #16]	@ (8003410 <vTaskSuspendAll+0x18>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	3301      	adds	r3, #1
 8003402:	4a03      	ldr	r2, [pc, #12]	@ (8003410 <vTaskSuspendAll+0x18>)
 8003404:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003406:	bf00      	nop
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	20000464 	.word	0x20000464

08003414 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b084      	sub	sp, #16
 8003418:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800341a:	2300      	movs	r3, #0
 800341c:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800341e:	2300      	movs	r3, #0
 8003420:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8003422:	4b44      	ldr	r3, [pc, #272]	@ (8003534 <xTaskResumeAll+0x120>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d10b      	bne.n	8003442 <xTaskResumeAll+0x2e>
        __asm volatile
 800342a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800342e:	f383 8811 	msr	BASEPRI, r3
 8003432:	f3bf 8f6f 	isb	sy
 8003436:	f3bf 8f4f 	dsb	sy
 800343a:	603b      	str	r3, [r7, #0]
    }
 800343c:	bf00      	nop
 800343e:	bf00      	nop
 8003440:	e7fd      	b.n	800343e <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003442:	f001 f9b3 	bl	80047ac <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003446:	4b3b      	ldr	r3, [pc, #236]	@ (8003534 <xTaskResumeAll+0x120>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	3b01      	subs	r3, #1
 800344c:	4a39      	ldr	r2, [pc, #228]	@ (8003534 <xTaskResumeAll+0x120>)
 800344e:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003450:	4b38      	ldr	r3, [pc, #224]	@ (8003534 <xTaskResumeAll+0x120>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d165      	bne.n	8003524 <xTaskResumeAll+0x110>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003458:	4b37      	ldr	r3, [pc, #220]	@ (8003538 <xTaskResumeAll+0x124>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d061      	beq.n	8003524 <xTaskResumeAll+0x110>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003460:	e032      	b.n	80034c8 <xTaskResumeAll+0xb4>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003462:	4b36      	ldr	r3, [pc, #216]	@ (800353c <xTaskResumeAll+0x128>)
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	3318      	adds	r3, #24
 800346e:	4618      	mov	r0, r3
 8003470:	f7ff f98d 	bl	800278e <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	3304      	adds	r3, #4
 8003478:	4618      	mov	r0, r3
 800347a:	f7ff f988 	bl	800278e <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	4618      	mov	r0, r3
 8003482:	f003 fbbd 	bl	8006c00 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800348a:	2201      	movs	r2, #1
 800348c:	409a      	lsls	r2, r3
 800348e:	4b2c      	ldr	r3, [pc, #176]	@ (8003540 <xTaskResumeAll+0x12c>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4313      	orrs	r3, r2
 8003494:	4a2a      	ldr	r2, [pc, #168]	@ (8003540 <xTaskResumeAll+0x12c>)
 8003496:	6013      	str	r3, [r2, #0]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800349c:	4613      	mov	r3, r2
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	4413      	add	r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	4a27      	ldr	r2, [pc, #156]	@ (8003544 <xTaskResumeAll+0x130>)
 80034a6:	441a      	add	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	3304      	adds	r3, #4
 80034ac:	4619      	mov	r1, r3
 80034ae:	4610      	mov	r0, r2
 80034b0:	f7ff f910 	bl	80026d4 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034b8:	4b23      	ldr	r3, [pc, #140]	@ (8003548 <xTaskResumeAll+0x134>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034be:	429a      	cmp	r2, r3
 80034c0:	d302      	bcc.n	80034c8 <xTaskResumeAll+0xb4>
                    {
                        xYieldPending = pdTRUE;
 80034c2:	4b22      	ldr	r3, [pc, #136]	@ (800354c <xTaskResumeAll+0x138>)
 80034c4:	2201      	movs	r2, #1
 80034c6:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80034c8:	4b1c      	ldr	r3, [pc, #112]	@ (800353c <xTaskResumeAll+0x128>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d1c8      	bne.n	8003462 <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d001      	beq.n	80034da <xTaskResumeAll+0xc6>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80034d6:	f000 fbdd 	bl	8003c94 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80034da:	4b1d      	ldr	r3, [pc, #116]	@ (8003550 <xTaskResumeAll+0x13c>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d010      	beq.n	8003508 <xTaskResumeAll+0xf4>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80034e6:	f000 f859 	bl	800359c <xTaskIncrementTick>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d002      	beq.n	80034f6 <xTaskResumeAll+0xe2>
                            {
                                xYieldPending = pdTRUE;
 80034f0:	4b16      	ldr	r3, [pc, #88]	@ (800354c <xTaskResumeAll+0x138>)
 80034f2:	2201      	movs	r2, #1
 80034f4:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	3b01      	subs	r3, #1
 80034fa:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d1f1      	bne.n	80034e6 <xTaskResumeAll+0xd2>

                        xPendedTicks = 0;
 8003502:	4b13      	ldr	r3, [pc, #76]	@ (8003550 <xTaskResumeAll+0x13c>)
 8003504:	2200      	movs	r2, #0
 8003506:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003508:	4b10      	ldr	r3, [pc, #64]	@ (800354c <xTaskResumeAll+0x138>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d009      	beq.n	8003524 <xTaskResumeAll+0x110>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8003510:	2301      	movs	r3, #1
 8003512:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003514:	4b0f      	ldr	r3, [pc, #60]	@ (8003554 <xTaskResumeAll+0x140>)
 8003516:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800351a:	601a      	str	r2, [r3, #0]
 800351c:	f3bf 8f4f 	dsb	sy
 8003520:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003524:	f001 f974 	bl	8004810 <vPortExitCritical>

    return xAlreadyYielded;
 8003528:	68bb      	ldr	r3, [r7, #8]
}
 800352a:	4618      	mov	r0, r3
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	20000464 	.word	0x20000464
 8003538:	2000043c 	.word	0x2000043c
 800353c:	200003fc 	.word	0x200003fc
 8003540:	20000444 	.word	0x20000444
 8003544:	20000368 	.word	0x20000368
 8003548:	20000364 	.word	0x20000364
 800354c:	20000450 	.word	0x20000450
 8003550:	2000044c 	.word	0x2000044c
 8003554:	e000ed04 	.word	0xe000ed04

08003558 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003558:	b480      	push	{r7}
 800355a:	b083      	sub	sp, #12
 800355c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800355e:	4b05      	ldr	r3, [pc, #20]	@ (8003574 <xTaskGetTickCount+0x1c>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003564:	687b      	ldr	r3, [r7, #4]
}
 8003566:	4618      	mov	r0, r3
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	20000440 	.word	0x20000440

08003578 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800357e:	f001 fa05 	bl	800498c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003582:	2300      	movs	r3, #0
 8003584:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8003586:	4b04      	ldr	r3, [pc, #16]	@ (8003598 <xTaskGetTickCountFromISR+0x20>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800358c:	683b      	ldr	r3, [r7, #0]
}
 800358e:	4618      	mov	r0, r3
 8003590:	3708      	adds	r7, #8
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	20000440 	.word	0x20000440

0800359c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80035a2:	2300      	movs	r3, #0
 80035a4:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035a6:	4b51      	ldr	r3, [pc, #324]	@ (80036ec <xTaskIncrementTick+0x150>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	f040 8093 	bne.w	80036d6 <xTaskIncrementTick+0x13a>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80035b0:	4b4f      	ldr	r3, [pc, #316]	@ (80036f0 <xTaskIncrementTick+0x154>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	3301      	adds	r3, #1
 80035b6:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80035b8:	4a4d      	ldr	r2, [pc, #308]	@ (80036f0 <xTaskIncrementTick+0x154>)
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d121      	bne.n	8003608 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80035c4:	4b4b      	ldr	r3, [pc, #300]	@ (80036f4 <xTaskIncrementTick+0x158>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d00b      	beq.n	80035e6 <xTaskIncrementTick+0x4a>
        __asm volatile
 80035ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035d2:	f383 8811 	msr	BASEPRI, r3
 80035d6:	f3bf 8f6f 	isb	sy
 80035da:	f3bf 8f4f 	dsb	sy
 80035de:	603b      	str	r3, [r7, #0]
    }
 80035e0:	bf00      	nop
 80035e2:	bf00      	nop
 80035e4:	e7fd      	b.n	80035e2 <xTaskIncrementTick+0x46>
 80035e6:	4b43      	ldr	r3, [pc, #268]	@ (80036f4 <xTaskIncrementTick+0x158>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	60fb      	str	r3, [r7, #12]
 80035ec:	4b42      	ldr	r3, [pc, #264]	@ (80036f8 <xTaskIncrementTick+0x15c>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a40      	ldr	r2, [pc, #256]	@ (80036f4 <xTaskIncrementTick+0x158>)
 80035f2:	6013      	str	r3, [r2, #0]
 80035f4:	4a40      	ldr	r2, [pc, #256]	@ (80036f8 <xTaskIncrementTick+0x15c>)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	6013      	str	r3, [r2, #0]
 80035fa:	4b40      	ldr	r3, [pc, #256]	@ (80036fc <xTaskIncrementTick+0x160>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	3301      	adds	r3, #1
 8003600:	4a3e      	ldr	r2, [pc, #248]	@ (80036fc <xTaskIncrementTick+0x160>)
 8003602:	6013      	str	r3, [r2, #0]
 8003604:	f000 fb46 	bl	8003c94 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003608:	4b3d      	ldr	r3, [pc, #244]	@ (8003700 <xTaskIncrementTick+0x164>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	429a      	cmp	r2, r3
 8003610:	d34c      	bcc.n	80036ac <xTaskIncrementTick+0x110>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003612:	4b38      	ldr	r3, [pc, #224]	@ (80036f4 <xTaskIncrementTick+0x158>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d104      	bne.n	8003626 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800361c:	4b38      	ldr	r3, [pc, #224]	@ (8003700 <xTaskIncrementTick+0x164>)
 800361e:	f04f 32ff 	mov.w	r2, #4294967295
 8003622:	601a      	str	r2, [r3, #0]
                    break;
 8003624:	e042      	b.n	80036ac <xTaskIncrementTick+0x110>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003626:	4b33      	ldr	r3, [pc, #204]	@ (80036f4 <xTaskIncrementTick+0x158>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8003636:	693a      	ldr	r2, [r7, #16]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	429a      	cmp	r2, r3
 800363c:	d203      	bcs.n	8003646 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800363e:	4a30      	ldr	r2, [pc, #192]	@ (8003700 <xTaskIncrementTick+0x164>)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003644:	e032      	b.n	80036ac <xTaskIncrementTick+0x110>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	3304      	adds	r3, #4
 800364a:	4618      	mov	r0, r3
 800364c:	f7ff f89f 	bl	800278e <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003654:	2b00      	cmp	r3, #0
 8003656:	d004      	beq.n	8003662 <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	3318      	adds	r3, #24
 800365c:	4618      	mov	r0, r3
 800365e:	f7ff f896 	bl	800278e <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	4618      	mov	r0, r3
 8003666:	f003 facb 	bl	8006c00 <SEGGER_SYSVIEW_OnTaskStartReady>
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800366e:	2201      	movs	r2, #1
 8003670:	409a      	lsls	r2, r3
 8003672:	4b24      	ldr	r3, [pc, #144]	@ (8003704 <xTaskIncrementTick+0x168>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4313      	orrs	r3, r2
 8003678:	4a22      	ldr	r2, [pc, #136]	@ (8003704 <xTaskIncrementTick+0x168>)
 800367a:	6013      	str	r3, [r2, #0]
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003680:	4613      	mov	r3, r2
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	4413      	add	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	4a1f      	ldr	r2, [pc, #124]	@ (8003708 <xTaskIncrementTick+0x16c>)
 800368a:	441a      	add	r2, r3
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	3304      	adds	r3, #4
 8003690:	4619      	mov	r1, r3
 8003692:	4610      	mov	r0, r2
 8003694:	f7ff f81e 	bl	80026d4 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800369c:	4b1b      	ldr	r3, [pc, #108]	@ (800370c <xTaskIncrementTick+0x170>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d3b5      	bcc.n	8003612 <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 80036a6:	2301      	movs	r3, #1
 80036a8:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80036aa:	e7b2      	b.n	8003612 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80036ac:	4b17      	ldr	r3, [pc, #92]	@ (800370c <xTaskIncrementTick+0x170>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036b2:	4915      	ldr	r1, [pc, #84]	@ (8003708 <xTaskIncrementTick+0x16c>)
 80036b4:	4613      	mov	r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	4413      	add	r3, r2
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	440b      	add	r3, r1
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d901      	bls.n	80036c8 <xTaskIncrementTick+0x12c>
                {
                    xSwitchRequired = pdTRUE;
 80036c4:	2301      	movs	r3, #1
 80036c6:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 80036c8:	4b11      	ldr	r3, [pc, #68]	@ (8003710 <xTaskIncrementTick+0x174>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d007      	beq.n	80036e0 <xTaskIncrementTick+0x144>
                {
                    xSwitchRequired = pdTRUE;
 80036d0:	2301      	movs	r3, #1
 80036d2:	617b      	str	r3, [r7, #20]
 80036d4:	e004      	b.n	80036e0 <xTaskIncrementTick+0x144>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80036d6:	4b0f      	ldr	r3, [pc, #60]	@ (8003714 <xTaskIncrementTick+0x178>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	3301      	adds	r3, #1
 80036dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003714 <xTaskIncrementTick+0x178>)
 80036de:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80036e0:	697b      	ldr	r3, [r7, #20]
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3718      	adds	r7, #24
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	20000464 	.word	0x20000464
 80036f0:	20000440 	.word	0x20000440
 80036f4:	200003f4 	.word	0x200003f4
 80036f8:	200003f8 	.word	0x200003f8
 80036fc:	20000454 	.word	0x20000454
 8003700:	2000045c 	.word	0x2000045c
 8003704:	20000444 	.word	0x20000444
 8003708:	20000368 	.word	0x20000368
 800370c:	20000364 	.word	0x20000364
 8003710:	20000450 	.word	0x20000450
 8003714:	2000044c 	.word	0x2000044c

08003718 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b086      	sub	sp, #24
 800371c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800371e:	4b2d      	ldr	r3, [pc, #180]	@ (80037d4 <vTaskSwitchContext+0xbc>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d003      	beq.n	800372e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003726:	4b2c      	ldr	r3, [pc, #176]	@ (80037d8 <vTaskSwitchContext+0xc0>)
 8003728:	2201      	movs	r2, #1
 800372a:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 800372c:	e04e      	b.n	80037cc <vTaskSwitchContext+0xb4>
        xYieldPending = pdFALSE;
 800372e:	4b2a      	ldr	r3, [pc, #168]	@ (80037d8 <vTaskSwitchContext+0xc0>)
 8003730:	2200      	movs	r2, #0
 8003732:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003734:	4b29      	ldr	r3, [pc, #164]	@ (80037dc <vTaskSwitchContext+0xc4>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	fab3 f383 	clz	r3, r3
 8003740:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8003742:	7afb      	ldrb	r3, [r7, #11]
 8003744:	f1c3 031f 	rsb	r3, r3, #31
 8003748:	617b      	str	r3, [r7, #20]
 800374a:	4925      	ldr	r1, [pc, #148]	@ (80037e0 <vTaskSwitchContext+0xc8>)
 800374c:	697a      	ldr	r2, [r7, #20]
 800374e:	4613      	mov	r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	4413      	add	r3, r2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	440b      	add	r3, r1
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d10b      	bne.n	8003776 <vTaskSwitchContext+0x5e>
        __asm volatile
 800375e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003762:	f383 8811 	msr	BASEPRI, r3
 8003766:	f3bf 8f6f 	isb	sy
 800376a:	f3bf 8f4f 	dsb	sy
 800376e:	607b      	str	r3, [r7, #4]
    }
 8003770:	bf00      	nop
 8003772:	bf00      	nop
 8003774:	e7fd      	b.n	8003772 <vTaskSwitchContext+0x5a>
 8003776:	697a      	ldr	r2, [r7, #20]
 8003778:	4613      	mov	r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	4413      	add	r3, r2
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	4a17      	ldr	r2, [pc, #92]	@ (80037e0 <vTaskSwitchContext+0xc8>)
 8003782:	4413      	add	r3, r2
 8003784:	613b      	str	r3, [r7, #16]
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	605a      	str	r2, [r3, #4]
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	685a      	ldr	r2, [r3, #4]
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	3308      	adds	r3, #8
 8003798:	429a      	cmp	r2, r3
 800379a:	d104      	bne.n	80037a6 <vTaskSwitchContext+0x8e>
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	685a      	ldr	r2, [r3, #4]
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	605a      	str	r2, [r3, #4]
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	4a0d      	ldr	r2, [pc, #52]	@ (80037e4 <vTaskSwitchContext+0xcc>)
 80037ae:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 80037b0:	4b0c      	ldr	r3, [pc, #48]	@ (80037e4 <vTaskSwitchContext+0xcc>)
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	4b0c      	ldr	r3, [pc, #48]	@ (80037e8 <vTaskSwitchContext+0xd0>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d102      	bne.n	80037c2 <vTaskSwitchContext+0xaa>
 80037bc:	f003 f980 	bl	8006ac0 <SEGGER_SYSVIEW_OnIdle>
}
 80037c0:	e004      	b.n	80037cc <vTaskSwitchContext+0xb4>
        traceTASK_SWITCHED_IN();
 80037c2:	4b08      	ldr	r3, [pc, #32]	@ (80037e4 <vTaskSwitchContext+0xcc>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4618      	mov	r0, r3
 80037c8:	f003 f9d8 	bl	8006b7c <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80037cc:	bf00      	nop
 80037ce:	3718      	adds	r7, #24
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	20000464 	.word	0x20000464
 80037d8:	20000450 	.word	0x20000450
 80037dc:	20000444 	.word	0x20000444
 80037e0:	20000368 	.word	0x20000368
 80037e4:	20000364 	.word	0x20000364
 80037e8:	20000460 	.word	0x20000460

080037ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
 80037f4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d10b      	bne.n	8003814 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 80037fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003800:	f383 8811 	msr	BASEPRI, r3
 8003804:	f3bf 8f6f 	isb	sy
 8003808:	f3bf 8f4f 	dsb	sy
 800380c:	60fb      	str	r3, [r7, #12]
    }
 800380e:	bf00      	nop
 8003810:	bf00      	nop
 8003812:	e7fd      	b.n	8003810 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003814:	4b07      	ldr	r3, [pc, #28]	@ (8003834 <vTaskPlaceOnEventList+0x48>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	3318      	adds	r3, #24
 800381a:	4619      	mov	r1, r3
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f7fe ff7d 	bl	800271c <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003822:	2101      	movs	r1, #1
 8003824:	6838      	ldr	r0, [r7, #0]
 8003826:	f000 fd97 	bl	8004358 <prvAddCurrentTaskToDelayedList>
}
 800382a:	bf00      	nop
 800382c:	3710      	adds	r7, #16
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	20000364 	.word	0x20000364

08003838 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
                                     const TickType_t xItemValue,
                                     const TickType_t xTicksToWait )
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af00      	add	r7, sp, #0
 800383e:	60f8      	str	r0, [r7, #12]
 8003840:	60b9      	str	r1, [r7, #8]
 8003842:	607a      	str	r2, [r7, #4]
    configASSERT( pxEventList );
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d10b      	bne.n	8003862 <vTaskPlaceOnUnorderedEventList+0x2a>
        __asm volatile
 800384a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800384e:	f383 8811 	msr	BASEPRI, r3
 8003852:	f3bf 8f6f 	isb	sy
 8003856:	f3bf 8f4f 	dsb	sy
 800385a:	617b      	str	r3, [r7, #20]
    }
 800385c:	bf00      	nop
 800385e:	bf00      	nop
 8003860:	e7fd      	b.n	800385e <vTaskPlaceOnUnorderedEventList+0x26>

    /* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
     * the event groups implementation. */
    configASSERT( uxSchedulerSuspended != 0 );
 8003862:	4b12      	ldr	r3, [pc, #72]	@ (80038ac <vTaskPlaceOnUnorderedEventList+0x74>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d10b      	bne.n	8003882 <vTaskPlaceOnUnorderedEventList+0x4a>
        __asm volatile
 800386a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800386e:	f383 8811 	msr	BASEPRI, r3
 8003872:	f3bf 8f6f 	isb	sy
 8003876:	f3bf 8f4f 	dsb	sy
 800387a:	613b      	str	r3, [r7, #16]
    }
 800387c:	bf00      	nop
 800387e:	bf00      	nop
 8003880:	e7fd      	b.n	800387e <vTaskPlaceOnUnorderedEventList+0x46>

    /* Store the item value in the event list item.  It is safe to access the
     * event list item here as interrupts won't access the event list item of a
     * task that is not in the Blocked state. */
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8003882:	4b0b      	ldr	r3, [pc, #44]	@ (80038b0 <vTaskPlaceOnUnorderedEventList+0x78>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	68ba      	ldr	r2, [r7, #8]
 8003888:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800388c:	619a      	str	r2, [r3, #24]
    /* Place the event list item of the TCB at the end of the appropriate event
     * list.  It is safe to access the event list here because it is part of an
     * event group implementation - and interrupts don't access event groups
     * directly (instead they access them indirectly by pending function calls to
     * the task level). */
    vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800388e:	4b08      	ldr	r3, [pc, #32]	@ (80038b0 <vTaskPlaceOnUnorderedEventList+0x78>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	3318      	adds	r3, #24
 8003894:	4619      	mov	r1, r3
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	f7fe ff1c 	bl	80026d4 <vListInsertEnd>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800389c:	2101      	movs	r1, #1
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f000 fd5a 	bl	8004358 <prvAddCurrentTaskToDelayedList>
}
 80038a4:	bf00      	nop
 80038a6:	3718      	adds	r7, #24
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}
 80038ac:	20000464 	.word	0x20000464
 80038b0:	20000364 	.word	0x20000364

080038b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b086      	sub	sp, #24
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d10b      	bne.n	80038e2 <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 80038ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038ce:	f383 8811 	msr	BASEPRI, r3
 80038d2:	f3bf 8f6f 	isb	sy
 80038d6:	f3bf 8f4f 	dsb	sy
 80038da:	60fb      	str	r3, [r7, #12]
    }
 80038dc:	bf00      	nop
 80038de:	bf00      	nop
 80038e0:	e7fd      	b.n	80038de <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	3318      	adds	r3, #24
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7fe ff51 	bl	800278e <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038ec:	4b1f      	ldr	r3, [pc, #124]	@ (800396c <xTaskRemoveFromEventList+0xb8>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d120      	bne.n	8003936 <xTaskRemoveFromEventList+0x82>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	3304      	adds	r3, #4
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7fe ff48 	bl	800278e <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	4618      	mov	r0, r3
 8003902:	f003 f97d 	bl	8006c00 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800390a:	2201      	movs	r2, #1
 800390c:	409a      	lsls	r2, r3
 800390e:	4b18      	ldr	r3, [pc, #96]	@ (8003970 <xTaskRemoveFromEventList+0xbc>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4313      	orrs	r3, r2
 8003914:	4a16      	ldr	r2, [pc, #88]	@ (8003970 <xTaskRemoveFromEventList+0xbc>)
 8003916:	6013      	str	r3, [r2, #0]
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800391c:	4613      	mov	r3, r2
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	4413      	add	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4a13      	ldr	r2, [pc, #76]	@ (8003974 <xTaskRemoveFromEventList+0xc0>)
 8003926:	441a      	add	r2, r3
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	3304      	adds	r3, #4
 800392c:	4619      	mov	r1, r3
 800392e:	4610      	mov	r0, r2
 8003930:	f7fe fed0 	bl	80026d4 <vListInsertEnd>
 8003934:	e005      	b.n	8003942 <xTaskRemoveFromEventList+0x8e>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	3318      	adds	r3, #24
 800393a:	4619      	mov	r1, r3
 800393c:	480e      	ldr	r0, [pc, #56]	@ (8003978 <xTaskRemoveFromEventList+0xc4>)
 800393e:	f7fe fec9 	bl	80026d4 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003946:	4b0d      	ldr	r3, [pc, #52]	@ (800397c <xTaskRemoveFromEventList+0xc8>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800394c:	429a      	cmp	r2, r3
 800394e:	d905      	bls.n	800395c <xTaskRemoveFromEventList+0xa8>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003950:	2301      	movs	r3, #1
 8003952:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003954:	4b0a      	ldr	r3, [pc, #40]	@ (8003980 <xTaskRemoveFromEventList+0xcc>)
 8003956:	2201      	movs	r2, #1
 8003958:	601a      	str	r2, [r3, #0]
 800395a:	e001      	b.n	8003960 <xTaskRemoveFromEventList+0xac>
    }
    else
    {
        xReturn = pdFALSE;
 800395c:	2300      	movs	r3, #0
 800395e:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8003960:	697b      	ldr	r3, [r7, #20]
}
 8003962:	4618      	mov	r0, r3
 8003964:	3718      	adds	r7, #24
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	20000464 	.word	0x20000464
 8003970:	20000444 	.word	0x20000444
 8003974:	20000368 	.word	0x20000368
 8003978:	200003fc 	.word	0x200003fc
 800397c:	20000364 	.word	0x20000364
 8003980:	20000450 	.word	0x20000450

08003984 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem,
                                        const TickType_t xItemValue )
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
    TCB_t * pxUnblockedTCB;

    /* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
     * the event flags implementation. */
    configASSERT( uxSchedulerSuspended != pdFALSE );
 800398e:	4b2c      	ldr	r3, [pc, #176]	@ (8003a40 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10b      	bne.n	80039ae <vTaskRemoveFromUnorderedEventList+0x2a>
        __asm volatile
 8003996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800399a:	f383 8811 	msr	BASEPRI, r3
 800399e:	f3bf 8f6f 	isb	sy
 80039a2:	f3bf 8f4f 	dsb	sy
 80039a6:	613b      	str	r3, [r7, #16]
    }
 80039a8:	bf00      	nop
 80039aa:	bf00      	nop
 80039ac:	e7fd      	b.n	80039aa <vTaskRemoveFromUnorderedEventList+0x26>

    /* Store the new item value in the event list. */
    listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	601a      	str	r2, [r3, #0]

    /* Remove the event list form the event flag.  Interrupts do not access
     * event flags. */
    pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	617b      	str	r3, [r7, #20]
    configASSERT( pxUnblockedTCB );
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d10b      	bne.n	80039dc <vTaskRemoveFromUnorderedEventList+0x58>
        __asm volatile
 80039c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039c8:	f383 8811 	msr	BASEPRI, r3
 80039cc:	f3bf 8f6f 	isb	sy
 80039d0:	f3bf 8f4f 	dsb	sy
 80039d4:	60fb      	str	r3, [r7, #12]
    }
 80039d6:	bf00      	nop
 80039d8:	bf00      	nop
 80039da:	e7fd      	b.n	80039d8 <vTaskRemoveFromUnorderedEventList+0x54>
    ( void ) uxListRemove( pxEventListItem );
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f7fe fed6 	bl	800278e <uxListRemove>
    #endif

    /* Remove the task from the delayed list and add it to the ready list.  The
     * scheduler is suspended so interrupts will not be accessing the ready
     * lists. */
    ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	3304      	adds	r3, #4
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7fe fed1 	bl	800278e <uxListRemove>
    prvAddTaskToReadyList( pxUnblockedTCB );
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f003 f906 	bl	8006c00 <SEGGER_SYSVIEW_OnTaskStartReady>
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f8:	2201      	movs	r2, #1
 80039fa:	409a      	lsls	r2, r3
 80039fc:	4b11      	ldr	r3, [pc, #68]	@ (8003a44 <vTaskRemoveFromUnorderedEventList+0xc0>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	4a10      	ldr	r2, [pc, #64]	@ (8003a44 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8003a04:	6013      	str	r3, [r2, #0]
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	4413      	add	r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	4a0d      	ldr	r2, [pc, #52]	@ (8003a48 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8003a14:	441a      	add	r2, r3
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	3304      	adds	r3, #4
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	4610      	mov	r0, r2
 8003a1e:	f7fe fe59 	bl	80026d4 <vListInsertEnd>

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a26:	4b09      	ldr	r3, [pc, #36]	@ (8003a4c <vTaskRemoveFromUnorderedEventList+0xc8>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d902      	bls.n	8003a36 <vTaskRemoveFromUnorderedEventList+0xb2>
    {
        /* The unblocked task has a priority above that of the calling task, so
         * a context switch is required.  This function is called with the
         * scheduler suspended so xYieldPending is set so the context switch
         * occurs immediately that the scheduler is resumed (unsuspended). */
        xYieldPending = pdTRUE;
 8003a30:	4b07      	ldr	r3, [pc, #28]	@ (8003a50 <vTaskRemoveFromUnorderedEventList+0xcc>)
 8003a32:	2201      	movs	r2, #1
 8003a34:	601a      	str	r2, [r3, #0]
    }
}
 8003a36:	bf00      	nop
 8003a38:	3718      	adds	r7, #24
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	20000464 	.word	0x20000464
 8003a44:	20000444 	.word	0x20000444
 8003a48:	20000368 	.word	0x20000368
 8003a4c:	20000364 	.word	0x20000364
 8003a50:	20000450 	.word	0x20000450

08003a54 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003a5c:	4b06      	ldr	r3, [pc, #24]	@ (8003a78 <vTaskInternalSetTimeOutState+0x24>)
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003a64:	4b05      	ldr	r3, [pc, #20]	@ (8003a7c <vTaskInternalSetTimeOutState+0x28>)
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	605a      	str	r2, [r3, #4]
}
 8003a6c:	bf00      	nop
 8003a6e:	370c      	adds	r7, #12
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr
 8003a78:	20000454 	.word	0x20000454
 8003a7c:	20000440 	.word	0x20000440

08003a80 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b088      	sub	sp, #32
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d10b      	bne.n	8003aa8 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 8003a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a94:	f383 8811 	msr	BASEPRI, r3
 8003a98:	f3bf 8f6f 	isb	sy
 8003a9c:	f3bf 8f4f 	dsb	sy
 8003aa0:	613b      	str	r3, [r7, #16]
    }
 8003aa2:	bf00      	nop
 8003aa4:	bf00      	nop
 8003aa6:	e7fd      	b.n	8003aa4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d10b      	bne.n	8003ac6 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 8003aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ab2:	f383 8811 	msr	BASEPRI, r3
 8003ab6:	f3bf 8f6f 	isb	sy
 8003aba:	f3bf 8f4f 	dsb	sy
 8003abe:	60fb      	str	r3, [r7, #12]
    }
 8003ac0:	bf00      	nop
 8003ac2:	bf00      	nop
 8003ac4:	e7fd      	b.n	8003ac2 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 8003ac6:	f000 fe71 	bl	80047ac <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003aca:	4b1f      	ldr	r3, [pc, #124]	@ (8003b48 <xTaskCheckForTimeOut+0xc8>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ae2:	d102      	bne.n	8003aea <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	61fb      	str	r3, [r7, #28]
 8003ae8:	e026      	b.n	8003b38 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	4b17      	ldr	r3, [pc, #92]	@ (8003b4c <xTaskCheckForTimeOut+0xcc>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	429a      	cmp	r2, r3
 8003af4:	d00a      	beq.n	8003b0c <xTaskCheckForTimeOut+0x8c>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	69ba      	ldr	r2, [r7, #24]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d305      	bcc.n	8003b0c <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003b00:	2301      	movs	r3, #1
 8003b02:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	2200      	movs	r2, #0
 8003b08:	601a      	str	r2, [r3, #0]
 8003b0a:	e015      	b.n	8003b38 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d20b      	bcs.n	8003b2e <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	1ad2      	subs	r2, r2, r3
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f7ff ff96 	bl	8003a54 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	61fb      	str	r3, [r7, #28]
 8003b2c:	e004      	b.n	8003b38 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	2200      	movs	r2, #0
 8003b32:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003b34:	2301      	movs	r3, #1
 8003b36:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003b38:	f000 fe6a 	bl	8004810 <vPortExitCritical>

    return xReturn;
 8003b3c:	69fb      	ldr	r3, [r7, #28]
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3720      	adds	r7, #32
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	20000440 	.word	0x20000440
 8003b4c:	20000454 	.word	0x20000454

08003b50 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003b50:	b480      	push	{r7}
 8003b52:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003b54:	4b03      	ldr	r3, [pc, #12]	@ (8003b64 <vTaskMissedYield+0x14>)
 8003b56:	2201      	movs	r2, #1
 8003b58:	601a      	str	r2, [r3, #0]
}
 8003b5a:	bf00      	nop
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr
 8003b64:	20000450 	.word	0x20000450

08003b68 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003b70:	f000 f852 	bl	8003c18 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003b74:	4b06      	ldr	r3, [pc, #24]	@ (8003b90 <prvIdleTask+0x28>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d9f9      	bls.n	8003b70 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8003b7c:	4b05      	ldr	r3, [pc, #20]	@ (8003b94 <prvIdleTask+0x2c>)
 8003b7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b82:	601a      	str	r2, [r3, #0]
 8003b84:	f3bf 8f4f 	dsb	sy
 8003b88:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003b8c:	e7f0      	b.n	8003b70 <prvIdleTask+0x8>
 8003b8e:	bf00      	nop
 8003b90:	20000368 	.word	0x20000368
 8003b94:	e000ed04 	.word	0xe000ed04

08003b98 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	607b      	str	r3, [r7, #4]
 8003ba2:	e00c      	b.n	8003bbe <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	4413      	add	r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	4a12      	ldr	r2, [pc, #72]	@ (8003bf8 <prvInitialiseTaskLists+0x60>)
 8003bb0:	4413      	add	r3, r2
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f7fe fd61 	bl	800267a <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	3301      	adds	r3, #1
 8003bbc:	607b      	str	r3, [r7, #4]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2b04      	cmp	r3, #4
 8003bc2:	d9ef      	bls.n	8003ba4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003bc4:	480d      	ldr	r0, [pc, #52]	@ (8003bfc <prvInitialiseTaskLists+0x64>)
 8003bc6:	f7fe fd58 	bl	800267a <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003bca:	480d      	ldr	r0, [pc, #52]	@ (8003c00 <prvInitialiseTaskLists+0x68>)
 8003bcc:	f7fe fd55 	bl	800267a <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003bd0:	480c      	ldr	r0, [pc, #48]	@ (8003c04 <prvInitialiseTaskLists+0x6c>)
 8003bd2:	f7fe fd52 	bl	800267a <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8003bd6:	480c      	ldr	r0, [pc, #48]	@ (8003c08 <prvInitialiseTaskLists+0x70>)
 8003bd8:	f7fe fd4f 	bl	800267a <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8003bdc:	480b      	ldr	r0, [pc, #44]	@ (8003c0c <prvInitialiseTaskLists+0x74>)
 8003bde:	f7fe fd4c 	bl	800267a <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003be2:	4b0b      	ldr	r3, [pc, #44]	@ (8003c10 <prvInitialiseTaskLists+0x78>)
 8003be4:	4a05      	ldr	r2, [pc, #20]	@ (8003bfc <prvInitialiseTaskLists+0x64>)
 8003be6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003be8:	4b0a      	ldr	r3, [pc, #40]	@ (8003c14 <prvInitialiseTaskLists+0x7c>)
 8003bea:	4a05      	ldr	r2, [pc, #20]	@ (8003c00 <prvInitialiseTaskLists+0x68>)
 8003bec:	601a      	str	r2, [r3, #0]
}
 8003bee:	bf00      	nop
 8003bf0:	3708      	adds	r7, #8
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	20000368 	.word	0x20000368
 8003bfc:	200003cc 	.word	0x200003cc
 8003c00:	200003e0 	.word	0x200003e0
 8003c04:	200003fc 	.word	0x200003fc
 8003c08:	20000410 	.word	0x20000410
 8003c0c:	20000428 	.word	0x20000428
 8003c10:	200003f4 	.word	0x200003f4
 8003c14:	200003f8 	.word	0x200003f8

08003c18 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b082      	sub	sp, #8
 8003c1c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003c1e:	e019      	b.n	8003c54 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003c20:	f000 fdc4 	bl	80047ac <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c24:	4b10      	ldr	r3, [pc, #64]	@ (8003c68 <prvCheckTasksWaitingTermination+0x50>)
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	3304      	adds	r3, #4
 8003c30:	4618      	mov	r0, r3
 8003c32:	f7fe fdac 	bl	800278e <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003c36:	4b0d      	ldr	r3, [pc, #52]	@ (8003c6c <prvCheckTasksWaitingTermination+0x54>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	4a0b      	ldr	r2, [pc, #44]	@ (8003c6c <prvCheckTasksWaitingTermination+0x54>)
 8003c3e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003c40:	4b0b      	ldr	r3, [pc, #44]	@ (8003c70 <prvCheckTasksWaitingTermination+0x58>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	3b01      	subs	r3, #1
 8003c46:	4a0a      	ldr	r2, [pc, #40]	@ (8003c70 <prvCheckTasksWaitingTermination+0x58>)
 8003c48:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003c4a:	f000 fde1 	bl	8004810 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 f810 	bl	8003c74 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003c54:	4b06      	ldr	r3, [pc, #24]	@ (8003c70 <prvCheckTasksWaitingTermination+0x58>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d1e1      	bne.n	8003c20 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003c5c:	bf00      	nop
 8003c5e:	bf00      	nop
 8003c60:	3708      	adds	r7, #8
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	20000410 	.word	0x20000410
 8003c6c:	2000043c 	.word	0x2000043c
 8003c70:	20000424 	.word	0x20000424

08003c74 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c80:	4618      	mov	r0, r3
 8003c82:	f000 ffa7 	bl	8004bd4 <vPortFree>
                vPortFree( pxTCB );
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 ffa4 	bl	8004bd4 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003c8c:	bf00      	nop
 8003c8e:	3708      	adds	r7, #8
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c98:	4b0a      	ldr	r3, [pc, #40]	@ (8003cc4 <prvResetNextTaskUnblockTime+0x30>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d104      	bne.n	8003cac <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003ca2:	4b09      	ldr	r3, [pc, #36]	@ (8003cc8 <prvResetNextTaskUnblockTime+0x34>)
 8003ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003caa:	e005      	b.n	8003cb8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003cac:	4b05      	ldr	r3, [pc, #20]	@ (8003cc4 <prvResetNextTaskUnblockTime+0x30>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a04      	ldr	r2, [pc, #16]	@ (8003cc8 <prvResetNextTaskUnblockTime+0x34>)
 8003cb6:	6013      	str	r3, [r2, #0]
}
 8003cb8:	bf00      	nop
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop
 8003cc4:	200003f4 	.word	0x200003f4
 8003cc8:	2000045c 	.word	0x2000045c

08003ccc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b086      	sub	sp, #24
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d06a      	beq.n	8003db8 <xTaskPriorityDisinherit+0xec>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8003ce2:	4b38      	ldr	r3, [pc, #224]	@ (8003dc4 <xTaskPriorityDisinherit+0xf8>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	693a      	ldr	r2, [r7, #16]
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d00b      	beq.n	8003d04 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 8003cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cf0:	f383 8811 	msr	BASEPRI, r3
 8003cf4:	f3bf 8f6f 	isb	sy
 8003cf8:	f3bf 8f4f 	dsb	sy
 8003cfc:	60fb      	str	r3, [r7, #12]
    }
 8003cfe:	bf00      	nop
 8003d00:	bf00      	nop
 8003d02:	e7fd      	b.n	8003d00 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d10b      	bne.n	8003d24 <xTaskPriorityDisinherit+0x58>
        __asm volatile
 8003d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d10:	f383 8811 	msr	BASEPRI, r3
 8003d14:	f3bf 8f6f 	isb	sy
 8003d18:	f3bf 8f4f 	dsb	sy
 8003d1c:	60bb      	str	r3, [r7, #8]
    }
 8003d1e:	bf00      	nop
 8003d20:	bf00      	nop
 8003d22:	e7fd      	b.n	8003d20 <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d28:	1e5a      	subs	r2, r3, #1
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d03e      	beq.n	8003db8 <xTaskPriorityDisinherit+0xec>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d13a      	bne.n	8003db8 <xTaskPriorityDisinherit+0xec>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	3304      	adds	r3, #4
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7fe fd21 	bl	800278e <uxListRemove>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10a      	bne.n	8003d68 <xTaskPriorityDisinherit+0x9c>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d56:	2201      	movs	r2, #1
 8003d58:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5c:	43da      	mvns	r2, r3
 8003d5e:	4b1a      	ldr	r3, [pc, #104]	@ (8003dc8 <xTaskPriorityDisinherit+0xfc>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4013      	ands	r3, r2
 8003d64:	4a18      	ldr	r2, [pc, #96]	@ (8003dc8 <xTaskPriorityDisinherit+0xfc>)
 8003d66:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	204a      	movs	r0, #74	@ 0x4a
 8003d6e:	f002 f9c5 	bl	80060fc <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d7e:	f1c3 0205 	rsb	r2, r3, #5
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d8a:	2201      	movs	r2, #1
 8003d8c:	409a      	lsls	r2, r3
 8003d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8003dc8 <xTaskPriorityDisinherit+0xfc>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	4a0c      	ldr	r2, [pc, #48]	@ (8003dc8 <xTaskPriorityDisinherit+0xfc>)
 8003d96:	6013      	str	r3, [r2, #0]
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	009b      	lsls	r3, r3, #2
 8003da0:	4413      	add	r3, r2
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	4a09      	ldr	r2, [pc, #36]	@ (8003dcc <xTaskPriorityDisinherit+0x100>)
 8003da6:	441a      	add	r2, r3
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	3304      	adds	r3, #4
 8003dac:	4619      	mov	r1, r3
 8003dae:	4610      	mov	r0, r2
 8003db0:	f7fe fc90 	bl	80026d4 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8003db4:	2301      	movs	r3, #1
 8003db6:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003db8:	697b      	ldr	r3, [r7, #20]
    }
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3718      	adds	r7, #24
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	20000364 	.word	0x20000364
 8003dc8:	20000444 	.word	0x20000444
 8003dcc:	20000368 	.word	0x20000368

08003dd0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b083      	sub	sp, #12
 8003dd4:	af00      	add	r7, sp, #0
    TickType_t uxReturn;

    uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8003dd6:	4b09      	ldr	r3, [pc, #36]	@ (8003dfc <uxTaskResetEventItemValue+0x2c>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	607b      	str	r3, [r7, #4]

    /* Reset the event list item to its normal value - so it can be used with
     * queues and semaphores. */
    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003dde:	4b07      	ldr	r3, [pc, #28]	@ (8003dfc <uxTaskResetEventItemValue+0x2c>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003de4:	4b05      	ldr	r3, [pc, #20]	@ (8003dfc <uxTaskResetEventItemValue+0x2c>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f1c2 0205 	rsb	r2, r2, #5
 8003dec:	619a      	str	r2, [r3, #24]

    return uxReturn;
 8003dee:	687b      	ldr	r3, [r7, #4]
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	370c      	adds	r7, #12
 8003df4:	46bd      	mov	sp, r7
 8003df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfa:	4770      	bx	lr
 8003dfc:	20000364 	.word	0x20000364

08003e00 <ulTaskGenericNotifyTake>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    uint32_t ulTaskGenericNotifyTake( UBaseType_t uxIndexToWait,
                                      BaseType_t xClearCountOnExit,
                                      TickType_t xTicksToWait )
    {
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b086      	sub	sp, #24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	60b9      	str	r1, [r7, #8]
 8003e0a:	607a      	str	r2, [r7, #4]
        uint32_t ulReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d00b      	beq.n	8003e2a <ulTaskGenericNotifyTake+0x2a>
        __asm volatile
 8003e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e16:	f383 8811 	msr	BASEPRI, r3
 8003e1a:	f3bf 8f6f 	isb	sy
 8003e1e:	f3bf 8f4f 	dsb	sy
 8003e22:	613b      	str	r3, [r7, #16]
    }
 8003e24:	bf00      	nop
 8003e26:	bf00      	nop
 8003e28:	e7fd      	b.n	8003e26 <ulTaskGenericNotifyTake+0x26>

        taskENTER_CRITICAL();
 8003e2a:	f000 fcbf 	bl	80047ac <vPortEnterCritical>
        {
            /* Only block if the notification count is not already non-zero. */
            if( pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] == 0UL )
 8003e2e:	4b29      	ldr	r3, [pc, #164]	@ (8003ed4 <ulTaskGenericNotifyTake+0xd4>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68fa      	ldr	r2, [r7, #12]
 8003e34:	3214      	adds	r2, #20
 8003e36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d115      	bne.n	8003e6a <ulTaskGenericNotifyTake+0x6a>
            {
                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8003e3e:	4b25      	ldr	r3, [pc, #148]	@ (8003ed4 <ulTaskGenericNotifyTake+0xd4>)
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	4413      	add	r3, r2
 8003e46:	3354      	adds	r3, #84	@ 0x54
 8003e48:	2201      	movs	r2, #1
 8003e4a:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d00b      	beq.n	8003e6a <ulTaskGenericNotifyTake+0x6a>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003e52:	2101      	movs	r1, #1
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f000 fa7f 	bl	8004358 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8003e5a:	4b1f      	ldr	r3, [pc, #124]	@ (8003ed8 <ulTaskGenericNotifyTake+0xd8>)
 8003e5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e60:	601a      	str	r2, [r3, #0]
 8003e62:	f3bf 8f4f 	dsb	sy
 8003e66:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003e6a:	f000 fcd1 	bl	8004810 <vPortExitCritical>

        taskENTER_CRITICAL();
 8003e6e:	f000 fc9d 	bl	80047ac <vPortEnterCritical>
        {
            traceTASK_NOTIFY_TAKE(  );
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	4619      	mov	r1, r3
 8003e78:	2042      	movs	r0, #66	@ 0x42
 8003e7a:	f002 f97b 	bl	8006174 <SEGGER_SYSVIEW_RecordU32x2>
            ulReturn = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8003e7e:	4b15      	ldr	r3, [pc, #84]	@ (8003ed4 <ulTaskGenericNotifyTake+0xd4>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	68fa      	ldr	r2, [r7, #12]
 8003e84:	3214      	adds	r2, #20
 8003e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e8a:	617b      	str	r3, [r7, #20]

            if( ulReturn != 0UL )
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d012      	beq.n	8003eb8 <ulTaskGenericNotifyTake+0xb8>
            {
                if( xClearCountOnExit != pdFALSE )
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d007      	beq.n	8003ea8 <ulTaskGenericNotifyTake+0xa8>
                {
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] = 0UL;
 8003e98:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed4 <ulTaskGenericNotifyTake+0xd4>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	68fa      	ldr	r2, [r7, #12]
 8003e9e:	3214      	adds	r2, #20
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003ea6:	e007      	b.n	8003eb8 <ulTaskGenericNotifyTake+0xb8>
                }
                else
                {
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] = ulReturn - ( uint32_t ) 1;
 8003ea8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ed4 <ulTaskGenericNotifyTake+0xd4>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	697a      	ldr	r2, [r7, #20]
 8003eae:	1e51      	subs	r1, r2, #1
 8003eb0:	68fa      	ldr	r2, [r7, #12]
 8003eb2:	3214      	adds	r2, #20
 8003eb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8003eb8:	4b06      	ldr	r3, [pc, #24]	@ (8003ed4 <ulTaskGenericNotifyTake+0xd4>)
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	4413      	add	r3, r2
 8003ec0:	3354      	adds	r3, #84	@ 0x54
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8003ec6:	f000 fca3 	bl	8004810 <vPortExitCritical>

        return ulReturn;
 8003eca:	697b      	ldr	r3, [r7, #20]
    }
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3718      	adds	r7, #24
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	20000364 	.word	0x20000364
 8003ed8:	e000ed04 	.word	0xe000ed04

08003edc <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b088      	sub	sp, #32
 8003ee0:	af02      	add	r7, sp, #8
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	607a      	str	r2, [r7, #4]
 8003ee8:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00b      	beq.n	8003f08 <xTaskGenericNotifyWait+0x2c>
        __asm volatile
 8003ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ef4:	f383 8811 	msr	BASEPRI, r3
 8003ef8:	f3bf 8f6f 	isb	sy
 8003efc:	f3bf 8f4f 	dsb	sy
 8003f00:	613b      	str	r3, [r7, #16]
    }
 8003f02:	bf00      	nop
 8003f04:	bf00      	nop
 8003f06:	e7fd      	b.n	8003f04 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 8003f08:	f000 fc50 	bl	80047ac <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8003f0c:	4b36      	ldr	r3, [pc, #216]	@ (8003fe8 <xTaskGenericNotifyWait+0x10c>)
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	4413      	add	r3, r2
 8003f14:	3354      	adds	r3, #84	@ 0x54
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d022      	beq.n	8003f64 <xTaskGenericNotifyWait+0x88>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8003f1e:	4b32      	ldr	r3, [pc, #200]	@ (8003fe8 <xTaskGenericNotifyWait+0x10c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	68fa      	ldr	r2, [r7, #12]
 8003f24:	3214      	adds	r2, #20
 8003f26:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003f2a:	68ba      	ldr	r2, [r7, #8]
 8003f2c:	43d2      	mvns	r2, r2
 8003f2e:	4011      	ands	r1, r2
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	3214      	adds	r2, #20
 8003f34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8003f38:	4b2b      	ldr	r3, [pc, #172]	@ (8003fe8 <xTaskGenericNotifyWait+0x10c>)
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	4413      	add	r3, r2
 8003f40:	3354      	adds	r3, #84	@ 0x54
 8003f42:	2201      	movs	r2, #1
 8003f44:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8003f46:	6a3b      	ldr	r3, [r7, #32]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d00b      	beq.n	8003f64 <xTaskGenericNotifyWait+0x88>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003f4c:	2101      	movs	r1, #1
 8003f4e:	6a38      	ldr	r0, [r7, #32]
 8003f50:	f000 fa02 	bl	8004358 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8003f54:	4b25      	ldr	r3, [pc, #148]	@ (8003fec <xTaskGenericNotifyWait+0x110>)
 8003f56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f5a:	601a      	str	r2, [r3, #0]
 8003f5c:	f3bf 8f4f 	dsb	sy
 8003f60:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003f64:	f000 fc54 	bl	8004810 <vPortExitCritical>

        taskENTER_CRITICAL();
 8003f68:	f000 fc20 	bl	80047ac <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );
 8003f6c:	683a      	ldr	r2, [r7, #0]
 8003f6e:	6a3b      	ldr	r3, [r7, #32]
 8003f70:	9300      	str	r3, [sp, #0]
 8003f72:	4613      	mov	r3, r2
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	68b9      	ldr	r1, [r7, #8]
 8003f78:	2040      	movs	r0, #64	@ 0x40
 8003f7a:	f002 f9cb 	bl	8006314 <SEGGER_SYSVIEW_RecordU32x4>

            if( pulNotificationValue != NULL )
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d007      	beq.n	8003f94 <xTaskGenericNotifyWait+0xb8>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8003f84:	4b18      	ldr	r3, [pc, #96]	@ (8003fe8 <xTaskGenericNotifyWait+0x10c>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	3214      	adds	r2, #20
 8003f8c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8003f94:	4b14      	ldr	r3, [pc, #80]	@ (8003fe8 <xTaskGenericNotifyWait+0x10c>)
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	4413      	add	r3, r2
 8003f9c:	3354      	adds	r3, #84	@ 0x54
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d002      	beq.n	8003fac <xTaskGenericNotifyWait+0xd0>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	617b      	str	r3, [r7, #20]
 8003faa:	e00e      	b.n	8003fca <xTaskGenericNotifyWait+0xee>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8003fac:	4b0e      	ldr	r3, [pc, #56]	@ (8003fe8 <xTaskGenericNotifyWait+0x10c>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	68fa      	ldr	r2, [r7, #12]
 8003fb2:	3214      	adds	r2, #20
 8003fb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	43d2      	mvns	r2, r2
 8003fbc:	4011      	ands	r1, r2
 8003fbe:	68fa      	ldr	r2, [r7, #12]
 8003fc0:	3214      	adds	r2, #20
 8003fc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8003fca:	4b07      	ldr	r3, [pc, #28]	@ (8003fe8 <xTaskGenericNotifyWait+0x10c>)
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	4413      	add	r3, r2
 8003fd2:	3354      	adds	r3, #84	@ 0x54
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8003fd8:	f000 fc1a 	bl	8004810 <vPortExitCritical>

        return xReturn;
 8003fdc:	697b      	ldr	r3, [r7, #20]
    }
 8003fde:	4618      	mov	r0, r3
 8003fe0:	3718      	adds	r7, #24
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	20000364 	.word	0x20000364
 8003fec:	e000ed04 	.word	0xe000ed04

08003ff0 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b08e      	sub	sp, #56	@ 0x38
 8003ff4:	af02      	add	r7, sp, #8
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	607a      	str	r2, [r7, #4]
 8003ffc:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 8003ffe:	2301      	movs	r3, #1
 8004000:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d00b      	beq.n	8004020 <xTaskGenericNotify+0x30>
        __asm volatile
 8004008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800400c:	f383 8811 	msr	BASEPRI, r3
 8004010:	f3bf 8f6f 	isb	sy
 8004014:	f3bf 8f4f 	dsb	sy
 8004018:	623b      	str	r3, [r7, #32]
    }
 800401a:	bf00      	nop
 800401c:	bf00      	nop
 800401e:	e7fd      	b.n	800401c <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d10b      	bne.n	800403e <xTaskGenericNotify+0x4e>
        __asm volatile
 8004026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800402a:	f383 8811 	msr	BASEPRI, r3
 800402e:	f3bf 8f6f 	isb	sy
 8004032:	f3bf 8f4f 	dsb	sy
 8004036:	61fb      	str	r3, [r7, #28]
    }
 8004038:	bf00      	nop
 800403a:	bf00      	nop
 800403c:	e7fd      	b.n	800403a <xTaskGenericNotify+0x4a>
        pxTCB = xTaskToNotify;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	62bb      	str	r3, [r7, #40]	@ 0x28

        taskENTER_CRITICAL();
 8004042:	f000 fbb3 	bl	80047ac <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 8004046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004048:	2b00      	cmp	r3, #0
 800404a:	d006      	beq.n	800405a <xTaskGenericNotify+0x6a>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800404c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800404e:	68ba      	ldr	r2, [r7, #8]
 8004050:	3214      	adds	r2, #20
 8004052:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004058:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800405a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	4413      	add	r3, r2
 8004060:	3354      	adds	r3, #84	@ 0x54
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8004068:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	4413      	add	r3, r2
 800406e:	3354      	adds	r3, #84	@ 0x54
 8004070:	2202      	movs	r2, #2
 8004072:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8004074:	78fb      	ldrb	r3, [r7, #3]
 8004076:	2b04      	cmp	r3, #4
 8004078:	d83b      	bhi.n	80040f2 <xTaskGenericNotify+0x102>
 800407a:	a201      	add	r2, pc, #4	@ (adr r2, 8004080 <xTaskGenericNotify+0x90>)
 800407c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004080:	08004113 	.word	0x08004113
 8004084:	08004095 	.word	0x08004095
 8004088:	080040b1 	.word	0x080040b1
 800408c:	080040c9 	.word	0x080040c9
 8004090:	080040d7 	.word	0x080040d7
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8004094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004096:	68ba      	ldr	r2, [r7, #8]
 8004098:	3214      	adds	r2, #20
 800409a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	ea42 0103 	orr.w	r1, r2, r3
 80040a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a6:	68ba      	ldr	r2, [r7, #8]
 80040a8:	3214      	adds	r2, #20
 80040aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80040ae:	e033      	b.n	8004118 <xTaskGenericNotify+0x128>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80040b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040b2:	68ba      	ldr	r2, [r7, #8]
 80040b4:	3214      	adds	r2, #20
 80040b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040ba:	1c59      	adds	r1, r3, #1
 80040bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040be:	68ba      	ldr	r2, [r7, #8]
 80040c0:	3214      	adds	r2, #20
 80040c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80040c6:	e027      	b.n	8004118 <xTaskGenericNotify+0x128>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80040c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ca:	68ba      	ldr	r2, [r7, #8]
 80040cc:	3214      	adds	r2, #20
 80040ce:	6879      	ldr	r1, [r7, #4]
 80040d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80040d4:	e020      	b.n	8004118 <xTaskGenericNotify+0x128>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80040d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80040da:	2b02      	cmp	r3, #2
 80040dc:	d006      	beq.n	80040ec <xTaskGenericNotify+0xfc>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80040de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e0:	68ba      	ldr	r2, [r7, #8]
 80040e2:	3214      	adds	r2, #20
 80040e4:	6879      	ldr	r1, [r7, #4]
 80040e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 80040ea:	e015      	b.n	8004118 <xTaskGenericNotify+0x128>
                        xReturn = pdFAIL;
 80040ec:	2300      	movs	r3, #0
 80040ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    break;
 80040f0:	e012      	b.n	8004118 <xTaskGenericNotify+0x128>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 80040f2:	4b35      	ldr	r3, [pc, #212]	@ (80041c8 <xTaskGenericNotify+0x1d8>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d00d      	beq.n	8004116 <xTaskGenericNotify+0x126>
        __asm volatile
 80040fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040fe:	f383 8811 	msr	BASEPRI, r3
 8004102:	f3bf 8f6f 	isb	sy
 8004106:	f3bf 8f4f 	dsb	sy
 800410a:	61bb      	str	r3, [r7, #24]
    }
 800410c:	bf00      	nop
 800410e:	bf00      	nop
 8004110:	e7fd      	b.n	800410e <xTaskGenericNotify+0x11e>
                    break;
 8004112:	bf00      	nop
 8004114:	e000      	b.n	8004118 <xTaskGenericNotify+0x128>

                    break;
 8004116:	bf00      	nop
            }

            traceTASK_NOTIFY(  );
 8004118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800411a:	4618      	mov	r0, r3
 800411c:	f002 fe12 	bl	8006d44 <SEGGER_SYSVIEW_ShrinkId>
 8004120:	4601      	mov	r1, r0
 8004122:	78fa      	ldrb	r2, [r7, #3]
 8004124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004126:	9300      	str	r3, [sp, #0]
 8004128:	4613      	mov	r3, r2
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	203e      	movs	r0, #62	@ 0x3e
 800412e:	f002 f8f1 	bl	8006314 <SEGGER_SYSVIEW_RecordU32x4>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004132:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004136:	2b01      	cmp	r3, #1
 8004138:	d13e      	bne.n	80041b8 <xTaskGenericNotify+0x1c8>
            {
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800413a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800413c:	3304      	adds	r3, #4
 800413e:	4618      	mov	r0, r3
 8004140:	f7fe fb25 	bl	800278e <uxListRemove>
                prvAddTaskToReadyList( pxTCB );
 8004144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004146:	4618      	mov	r0, r3
 8004148:	f002 fd5a 	bl	8006c00 <SEGGER_SYSVIEW_OnTaskStartReady>
 800414c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800414e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004150:	2201      	movs	r2, #1
 8004152:	409a      	lsls	r2, r3
 8004154:	4b1d      	ldr	r3, [pc, #116]	@ (80041cc <xTaskGenericNotify+0x1dc>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4313      	orrs	r3, r2
 800415a:	4a1c      	ldr	r2, [pc, #112]	@ (80041cc <xTaskGenericNotify+0x1dc>)
 800415c:	6013      	str	r3, [r2, #0]
 800415e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004162:	4613      	mov	r3, r2
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	4413      	add	r3, r2
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	4a19      	ldr	r2, [pc, #100]	@ (80041d0 <xTaskGenericNotify+0x1e0>)
 800416c:	441a      	add	r2, r3
 800416e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004170:	3304      	adds	r3, #4
 8004172:	4619      	mov	r1, r3
 8004174:	4610      	mov	r0, r2
 8004176:	f7fe faad 	bl	80026d4 <vListInsertEnd>

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800417a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800417c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00b      	beq.n	800419a <xTaskGenericNotify+0x1aa>
        __asm volatile
 8004182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004186:	f383 8811 	msr	BASEPRI, r3
 800418a:	f3bf 8f6f 	isb	sy
 800418e:	f3bf 8f4f 	dsb	sy
 8004192:	617b      	str	r3, [r7, #20]
    }
 8004194:	bf00      	nop
 8004196:	bf00      	nop
 8004198:	e7fd      	b.n	8004196 <xTaskGenericNotify+0x1a6>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800419a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800419c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800419e:	4b0d      	ldr	r3, [pc, #52]	@ (80041d4 <xTaskGenericNotify+0x1e4>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d907      	bls.n	80041b8 <xTaskGenericNotify+0x1c8>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 80041a8:	4b0b      	ldr	r3, [pc, #44]	@ (80041d8 <xTaskGenericNotify+0x1e8>)
 80041aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041ae:	601a      	str	r2, [r3, #0]
 80041b0:	f3bf 8f4f 	dsb	sy
 80041b4:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80041b8:	f000 fb2a 	bl	8004810 <vPortExitCritical>

        return xReturn;
 80041bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
 80041be:	4618      	mov	r0, r3
 80041c0:	3730      	adds	r7, #48	@ 0x30
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	20000440 	.word	0x20000440
 80041cc:	20000444 	.word	0x20000444
 80041d0:	20000368 	.word	0x20000368
 80041d4:	20000364 	.word	0x20000364
 80041d8:	e000ed04 	.word	0xe000ed04

080041dc <vTaskGenericNotifyGiveFromISR>:
#if ( configUSE_TASK_NOTIFICATIONS == 1 )

    void vTaskGenericNotifyGiveFromISR( TaskHandle_t xTaskToNotify,
                                        UBaseType_t uxIndexToNotify,
                                        BaseType_t * pxHigherPriorityTaskWoken )
    {
 80041dc:	b580      	push	{r7, lr}
 80041de:	b08e      	sub	sp, #56	@ 0x38
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d10b      	bne.n	8004206 <vTaskGenericNotifyGiveFromISR+0x2a>
        __asm volatile
 80041ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041f2:	f383 8811 	msr	BASEPRI, r3
 80041f6:	f3bf 8f6f 	isb	sy
 80041fa:	f3bf 8f4f 	dsb	sy
 80041fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
 8004200:	bf00      	nop
 8004202:	bf00      	nop
 8004204:	e7fd      	b.n	8004202 <vTaskGenericNotifyGiveFromISR+0x26>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d00b      	beq.n	8004224 <vTaskGenericNotifyGiveFromISR+0x48>
        __asm volatile
 800420c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004210:	f383 8811 	msr	BASEPRI, r3
 8004214:	f3bf 8f6f 	isb	sy
 8004218:	f3bf 8f4f 	dsb	sy
 800421c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
 800421e:	bf00      	nop
 8004220:	bf00      	nop
 8004222:	e7fd      	b.n	8004220 <vTaskGenericNotifyGiveFromISR+0x44>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004224:	f000 fbb2 	bl	800498c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	637b      	str	r3, [r7, #52]	@ 0x34

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 800422c:	f3ef 8211 	mrs	r2, BASEPRI
 8004230:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004234:	f383 8811 	msr	BASEPRI, r3
 8004238:	f3bf 8f6f 	isb	sy
 800423c:	f3bf 8f4f 	dsb	sy
 8004240:	623a      	str	r2, [r7, #32]
 8004242:	61fb      	str	r3, [r7, #28]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8004244:	6a3b      	ldr	r3, [r7, #32]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004246:	633b      	str	r3, [r7, #48]	@ 0x30
        {
            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8004248:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	4413      	add	r3, r2
 800424e:	3354      	adds	r3, #84	@ 0x54
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8004256:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	4413      	add	r3, r2
 800425c:	3354      	adds	r3, #84	@ 0x54
 800425e:	2202      	movs	r2, #2
 8004260:	701a      	strb	r2, [r3, #0]

            /* 'Giving' is equivalent to incrementing a count in a counting
             * semaphore. */
            ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8004262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004264:	68ba      	ldr	r2, [r7, #8]
 8004266:	3214      	adds	r2, #20
 8004268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800426c:	1c59      	adds	r1, r3, #1
 800426e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004270:	68ba      	ldr	r2, [r7, #8]
 8004272:	3214      	adds	r2, #20
 8004274:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

            traceTASK_NOTIFY_GIVE_FROM_ISR(  );
 8004278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800427a:	4618      	mov	r0, r3
 800427c:	f002 fd62 	bl	8006d44 <SEGGER_SYSVIEW_ShrinkId>
 8004280:	4601      	mov	r1, r0
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	461a      	mov	r2, r3
 8004286:	2041      	movs	r0, #65	@ 0x41
 8004288:	f001 ff74 	bl	8006174 <SEGGER_SYSVIEW_RecordU32x2>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800428c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004290:	2b01      	cmp	r3, #1
 8004292:	d14a      	bne.n	800432a <vTaskGenericNotifyGiveFromISR+0x14e>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004294:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004298:	2b00      	cmp	r3, #0
 800429a:	d00b      	beq.n	80042b4 <vTaskGenericNotifyGiveFromISR+0xd8>
        __asm volatile
 800429c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042a0:	f383 8811 	msr	BASEPRI, r3
 80042a4:	f3bf 8f6f 	isb	sy
 80042a8:	f3bf 8f4f 	dsb	sy
 80042ac:	61bb      	str	r3, [r7, #24]
    }
 80042ae:	bf00      	nop
 80042b0:	bf00      	nop
 80042b2:	e7fd      	b.n	80042b0 <vTaskGenericNotifyGiveFromISR+0xd4>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042b4:	4b22      	ldr	r3, [pc, #136]	@ (8004340 <vTaskGenericNotifyGiveFromISR+0x164>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d120      	bne.n	80042fe <vTaskGenericNotifyGiveFromISR+0x122>
                {
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80042bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042be:	3304      	adds	r3, #4
 80042c0:	4618      	mov	r0, r3
 80042c2:	f7fe fa64 	bl	800278e <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80042c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042c8:	4618      	mov	r0, r3
 80042ca:	f002 fc99 	bl	8006c00 <SEGGER_SYSVIEW_OnTaskStartReady>
 80042ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d2:	2201      	movs	r2, #1
 80042d4:	409a      	lsls	r2, r3
 80042d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004344 <vTaskGenericNotifyGiveFromISR+0x168>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4313      	orrs	r3, r2
 80042dc:	4a19      	ldr	r2, [pc, #100]	@ (8004344 <vTaskGenericNotifyGiveFromISR+0x168>)
 80042de:	6013      	str	r3, [r2, #0]
 80042e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042e4:	4613      	mov	r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	4413      	add	r3, r2
 80042ea:	009b      	lsls	r3, r3, #2
 80042ec:	4a16      	ldr	r2, [pc, #88]	@ (8004348 <vTaskGenericNotifyGiveFromISR+0x16c>)
 80042ee:	441a      	add	r2, r3
 80042f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042f2:	3304      	adds	r3, #4
 80042f4:	4619      	mov	r1, r3
 80042f6:	4610      	mov	r0, r2
 80042f8:	f7fe f9ec 	bl	80026d4 <vListInsertEnd>
 80042fc:	e005      	b.n	800430a <vTaskGenericNotifyGiveFromISR+0x12e>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80042fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004300:	3318      	adds	r3, #24
 8004302:	4619      	mov	r1, r3
 8004304:	4811      	ldr	r0, [pc, #68]	@ (800434c <vTaskGenericNotifyGiveFromISR+0x170>)
 8004306:	f7fe f9e5 	bl	80026d4 <vListInsertEnd>
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800430a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800430c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800430e:	4b10      	ldr	r3, [pc, #64]	@ (8004350 <vTaskGenericNotifyGiveFromISR+0x174>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004314:	429a      	cmp	r2, r3
 8004316:	d908      	bls.n	800432a <vTaskGenericNotifyGiveFromISR+0x14e>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d002      	beq.n	8004324 <vTaskGenericNotifyGiveFromISR+0x148>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2201      	movs	r2, #1
 8004322:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter in an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8004324:	4b0b      	ldr	r3, [pc, #44]	@ (8004354 <vTaskGenericNotifyGiveFromISR+0x178>)
 8004326:	2201      	movs	r2, #1
 8004328:	601a      	str	r2, [r3, #0]
 800432a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800432c:	617b      	str	r3, [r7, #20]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8004334:	bf00      	nop
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    }
 8004336:	bf00      	nop
 8004338:	3738      	adds	r7, #56	@ 0x38
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	20000464 	.word	0x20000464
 8004344:	20000444 	.word	0x20000444
 8004348:	20000368 	.word	0x20000368
 800434c:	200003fc 	.word	0x200003fc
 8004350:	20000364 	.word	0x20000364
 8004354:	20000450 	.word	0x20000450

08004358 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8004362:	4b32      	ldr	r3, [pc, #200]	@ (800442c <prvAddCurrentTaskToDelayedList+0xd4>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004368:	4b31      	ldr	r3, [pc, #196]	@ (8004430 <prvAddCurrentTaskToDelayedList+0xd8>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	3304      	adds	r3, #4
 800436e:	4618      	mov	r0, r3
 8004370:	f7fe fa0d 	bl	800278e <uxListRemove>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d10b      	bne.n	8004392 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800437a:	4b2d      	ldr	r3, [pc, #180]	@ (8004430 <prvAddCurrentTaskToDelayedList+0xd8>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004380:	2201      	movs	r2, #1
 8004382:	fa02 f303 	lsl.w	r3, r2, r3
 8004386:	43da      	mvns	r2, r3
 8004388:	4b2a      	ldr	r3, [pc, #168]	@ (8004434 <prvAddCurrentTaskToDelayedList+0xdc>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4013      	ands	r3, r2
 800438e:	4a29      	ldr	r2, [pc, #164]	@ (8004434 <prvAddCurrentTaskToDelayedList+0xdc>)
 8004390:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004398:	d110      	bne.n	80043bc <prvAddCurrentTaskToDelayedList+0x64>
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00d      	beq.n	80043bc <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 80043a0:	4b23      	ldr	r3, [pc, #140]	@ (8004430 <prvAddCurrentTaskToDelayedList+0xd8>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	211b      	movs	r1, #27
 80043a6:	4618      	mov	r0, r3
 80043a8:	f002 fc6c 	bl	8006c84 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043ac:	4b20      	ldr	r3, [pc, #128]	@ (8004430 <prvAddCurrentTaskToDelayedList+0xd8>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	3304      	adds	r3, #4
 80043b2:	4619      	mov	r1, r3
 80043b4:	4820      	ldr	r0, [pc, #128]	@ (8004438 <prvAddCurrentTaskToDelayedList+0xe0>)
 80043b6:	f7fe f98d 	bl	80026d4 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80043ba:	e032      	b.n	8004422 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80043bc:	68fa      	ldr	r2, [r7, #12]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4413      	add	r3, r2
 80043c2:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80043c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004430 <prvAddCurrentTaskToDelayedList+0xd8>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	68ba      	ldr	r2, [r7, #8]
 80043ca:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80043cc:	68ba      	ldr	r2, [r7, #8]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d20f      	bcs.n	80043f4 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 80043d4:	4b16      	ldr	r3, [pc, #88]	@ (8004430 <prvAddCurrentTaskToDelayedList+0xd8>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2104      	movs	r1, #4
 80043da:	4618      	mov	r0, r3
 80043dc:	f002 fc52 	bl	8006c84 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043e0:	4b16      	ldr	r3, [pc, #88]	@ (800443c <prvAddCurrentTaskToDelayedList+0xe4>)
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	4b12      	ldr	r3, [pc, #72]	@ (8004430 <prvAddCurrentTaskToDelayedList+0xd8>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	3304      	adds	r3, #4
 80043ea:	4619      	mov	r1, r3
 80043ec:	4610      	mov	r0, r2
 80043ee:	f7fe f995 	bl	800271c <vListInsert>
}
 80043f2:	e016      	b.n	8004422 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 80043f4:	4b0e      	ldr	r3, [pc, #56]	@ (8004430 <prvAddCurrentTaskToDelayedList+0xd8>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2104      	movs	r1, #4
 80043fa:	4618      	mov	r0, r3
 80043fc:	f002 fc42 	bl	8006c84 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004400:	4b0f      	ldr	r3, [pc, #60]	@ (8004440 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	4b0a      	ldr	r3, [pc, #40]	@ (8004430 <prvAddCurrentTaskToDelayedList+0xd8>)
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	3304      	adds	r3, #4
 800440a:	4619      	mov	r1, r3
 800440c:	4610      	mov	r0, r2
 800440e:	f7fe f985 	bl	800271c <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8004412:	4b0c      	ldr	r3, [pc, #48]	@ (8004444 <prvAddCurrentTaskToDelayedList+0xec>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	68ba      	ldr	r2, [r7, #8]
 8004418:	429a      	cmp	r2, r3
 800441a:	d202      	bcs.n	8004422 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 800441c:	4a09      	ldr	r2, [pc, #36]	@ (8004444 <prvAddCurrentTaskToDelayedList+0xec>)
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	6013      	str	r3, [r2, #0]
}
 8004422:	bf00      	nop
 8004424:	3710      	adds	r7, #16
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	20000440 	.word	0x20000440
 8004430:	20000364 	.word	0x20000364
 8004434:	20000444 	.word	0x20000444
 8004438:	20000428 	.word	0x20000428
 800443c:	200003f8 	.word	0x200003f8
 8004440:	200003f4 	.word	0x200003f4
 8004444:	2000045c 	.word	0x2000045c

08004448 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004448:	b480      	push	{r7}
 800444a:	b085      	sub	sp, #20
 800444c:	af00      	add	r7, sp, #0
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	3b04      	subs	r3, #4
 8004458:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004460:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	3b04      	subs	r3, #4
 8004466:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	f023 0201 	bic.w	r2, r3, #1
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	3b04      	subs	r3, #4
 8004476:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004478:	4a0c      	ldr	r2, [pc, #48]	@ (80044ac <pxPortInitialiseStack+0x64>)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	3b14      	subs	r3, #20
 8004482:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	3b04      	subs	r3, #4
 800448e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f06f 0202 	mvn.w	r2, #2
 8004496:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	3b20      	subs	r3, #32
 800449c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800449e:	68fb      	ldr	r3, [r7, #12]
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3714      	adds	r7, #20
 80044a4:	46bd      	mov	sp, r7
 80044a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044aa:	4770      	bx	lr
 80044ac:	080044b1 	.word	0x080044b1

080044b0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80044b0:	b480      	push	{r7}
 80044b2:	b085      	sub	sp, #20
 80044b4:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80044b6:	2300      	movs	r3, #0
 80044b8:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80044ba:	4b13      	ldr	r3, [pc, #76]	@ (8004508 <prvTaskExitError+0x58>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c2:	d00b      	beq.n	80044dc <prvTaskExitError+0x2c>
        __asm volatile
 80044c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044c8:	f383 8811 	msr	BASEPRI, r3
 80044cc:	f3bf 8f6f 	isb	sy
 80044d0:	f3bf 8f4f 	dsb	sy
 80044d4:	60fb      	str	r3, [r7, #12]
    }
 80044d6:	bf00      	nop
 80044d8:	bf00      	nop
 80044da:	e7fd      	b.n	80044d8 <prvTaskExitError+0x28>
        __asm volatile
 80044dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044e0:	f383 8811 	msr	BASEPRI, r3
 80044e4:	f3bf 8f6f 	isb	sy
 80044e8:	f3bf 8f4f 	dsb	sy
 80044ec:	60bb      	str	r3, [r7, #8]
    }
 80044ee:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80044f0:	bf00      	nop
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d0fc      	beq.n	80044f2 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80044f8:	bf00      	nop
 80044fa:	bf00      	nop
 80044fc:	3714      	adds	r7, #20
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr
 8004506:	bf00      	nop
 8004508:	20000000 	.word	0x20000000
 800450c:	00000000 	.word	0x00000000

08004510 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004510:	4b07      	ldr	r3, [pc, #28]	@ (8004530 <pxCurrentTCBConst2>)
 8004512:	6819      	ldr	r1, [r3, #0]
 8004514:	6808      	ldr	r0, [r1, #0]
 8004516:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800451a:	f380 8809 	msr	PSP, r0
 800451e:	f3bf 8f6f 	isb	sy
 8004522:	f04f 0000 	mov.w	r0, #0
 8004526:	f380 8811 	msr	BASEPRI, r0
 800452a:	4770      	bx	lr
 800452c:	f3af 8000 	nop.w

08004530 <pxCurrentTCBConst2>:
 8004530:	20000364 	.word	0x20000364
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8004534:	bf00      	nop
 8004536:	bf00      	nop

08004538 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004538:	4808      	ldr	r0, [pc, #32]	@ (800455c <prvPortStartFirstTask+0x24>)
 800453a:	6800      	ldr	r0, [r0, #0]
 800453c:	6800      	ldr	r0, [r0, #0]
 800453e:	f380 8808 	msr	MSP, r0
 8004542:	f04f 0000 	mov.w	r0, #0
 8004546:	f380 8814 	msr	CONTROL, r0
 800454a:	b662      	cpsie	i
 800454c:	b661      	cpsie	f
 800454e:	f3bf 8f4f 	dsb	sy
 8004552:	f3bf 8f6f 	isb	sy
 8004556:	df00      	svc	0
 8004558:	bf00      	nop
 800455a:	0000      	.short	0x0000
 800455c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004560:	bf00      	nop
 8004562:	bf00      	nop

08004564 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b086      	sub	sp, #24
 8004568:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800456a:	4b47      	ldr	r3, [pc, #284]	@ (8004688 <xPortStartScheduler+0x124>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a47      	ldr	r2, [pc, #284]	@ (800468c <xPortStartScheduler+0x128>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d10b      	bne.n	800458c <xPortStartScheduler+0x28>
        __asm volatile
 8004574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004578:	f383 8811 	msr	BASEPRI, r3
 800457c:	f3bf 8f6f 	isb	sy
 8004580:	f3bf 8f4f 	dsb	sy
 8004584:	60fb      	str	r3, [r7, #12]
    }
 8004586:	bf00      	nop
 8004588:	bf00      	nop
 800458a:	e7fd      	b.n	8004588 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800458c:	4b3e      	ldr	r3, [pc, #248]	@ (8004688 <xPortStartScheduler+0x124>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a3f      	ldr	r2, [pc, #252]	@ (8004690 <xPortStartScheduler+0x12c>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d10b      	bne.n	80045ae <xPortStartScheduler+0x4a>
        __asm volatile
 8004596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800459a:	f383 8811 	msr	BASEPRI, r3
 800459e:	f3bf 8f6f 	isb	sy
 80045a2:	f3bf 8f4f 	dsb	sy
 80045a6:	613b      	str	r3, [r7, #16]
    }
 80045a8:	bf00      	nop
 80045aa:	bf00      	nop
 80045ac:	e7fd      	b.n	80045aa <xPortStartScheduler+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80045ae:	4b39      	ldr	r3, [pc, #228]	@ (8004694 <xPortStartScheduler+0x130>)
 80045b0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	22ff      	movs	r2, #255	@ 0xff
 80045be:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	b2db      	uxtb	r3, r3
 80045c6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80045c8:	78fb      	ldrb	r3, [r7, #3]
 80045ca:	b2db      	uxtb	r3, r3
 80045cc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80045d0:	b2da      	uxtb	r2, r3
 80045d2:	4b31      	ldr	r3, [pc, #196]	@ (8004698 <xPortStartScheduler+0x134>)
 80045d4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80045d6:	4b31      	ldr	r3, [pc, #196]	@ (800469c <xPortStartScheduler+0x138>)
 80045d8:	2207      	movs	r2, #7
 80045da:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80045dc:	e009      	b.n	80045f2 <xPortStartScheduler+0x8e>
            {
                ulMaxPRIGROUPValue--;
 80045de:	4b2f      	ldr	r3, [pc, #188]	@ (800469c <xPortStartScheduler+0x138>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	3b01      	subs	r3, #1
 80045e4:	4a2d      	ldr	r2, [pc, #180]	@ (800469c <xPortStartScheduler+0x138>)
 80045e6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80045e8:	78fb      	ldrb	r3, [r7, #3]
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	005b      	lsls	r3, r3, #1
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80045f2:	78fb      	ldrb	r3, [r7, #3]
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045fa:	2b80      	cmp	r3, #128	@ 0x80
 80045fc:	d0ef      	beq.n	80045de <xPortStartScheduler+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80045fe:	4b27      	ldr	r3, [pc, #156]	@ (800469c <xPortStartScheduler+0x138>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f1c3 0307 	rsb	r3, r3, #7
 8004606:	2b04      	cmp	r3, #4
 8004608:	d00b      	beq.n	8004622 <xPortStartScheduler+0xbe>
        __asm volatile
 800460a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800460e:	f383 8811 	msr	BASEPRI, r3
 8004612:	f3bf 8f6f 	isb	sy
 8004616:	f3bf 8f4f 	dsb	sy
 800461a:	60bb      	str	r3, [r7, #8]
    }
 800461c:	bf00      	nop
 800461e:	bf00      	nop
 8004620:	e7fd      	b.n	800461e <xPortStartScheduler+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004622:	4b1e      	ldr	r3, [pc, #120]	@ (800469c <xPortStartScheduler+0x138>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	021b      	lsls	r3, r3, #8
 8004628:	4a1c      	ldr	r2, [pc, #112]	@ (800469c <xPortStartScheduler+0x138>)
 800462a:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800462c:	4b1b      	ldr	r3, [pc, #108]	@ (800469c <xPortStartScheduler+0x138>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004634:	4a19      	ldr	r2, [pc, #100]	@ (800469c <xPortStartScheduler+0x138>)
 8004636:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	b2da      	uxtb	r2, r3
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8004640:	4b17      	ldr	r3, [pc, #92]	@ (80046a0 <xPortStartScheduler+0x13c>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a16      	ldr	r2, [pc, #88]	@ (80046a0 <xPortStartScheduler+0x13c>)
 8004646:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800464a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800464c:	4b14      	ldr	r3, [pc, #80]	@ (80046a0 <xPortStartScheduler+0x13c>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a13      	ldr	r2, [pc, #76]	@ (80046a0 <xPortStartScheduler+0x13c>)
 8004652:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004656:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004658:	f000 f968 	bl	800492c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800465c:	4b11      	ldr	r3, [pc, #68]	@ (80046a4 <xPortStartScheduler+0x140>)
 800465e:	2200      	movs	r2, #0
 8004660:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8004662:	f000 f987 	bl	8004974 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004666:	4b10      	ldr	r3, [pc, #64]	@ (80046a8 <xPortStartScheduler+0x144>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a0f      	ldr	r2, [pc, #60]	@ (80046a8 <xPortStartScheduler+0x144>)
 800466c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004670:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8004672:	f7ff ff61 	bl	8004538 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004676:	f7ff f84f 	bl	8003718 <vTaskSwitchContext>
    prvTaskExitError();
 800467a:	f7ff ff19 	bl	80044b0 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3718      	adds	r7, #24
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	e000ed00 	.word	0xe000ed00
 800468c:	410fc271 	.word	0x410fc271
 8004690:	410fc270 	.word	0x410fc270
 8004694:	e000e400 	.word	0xe000e400
 8004698:	20000468 	.word	0x20000468
 800469c:	2000046c 	.word	0x2000046c
 80046a0:	e000ed20 	.word	0xe000ed20
 80046a4:	20000000 	.word	0x20000000
 80046a8:	e000ef34 	.word	0xe000ef34

080046ac <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b087      	sub	sp, #28
 80046b0:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80046b2:	4b38      	ldr	r3, [pc, #224]	@ (8004794 <vInitPrioGroupValue+0xe8>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a38      	ldr	r2, [pc, #224]	@ (8004798 <vInitPrioGroupValue+0xec>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d10b      	bne.n	80046d4 <vInitPrioGroupValue+0x28>
        __asm volatile
 80046bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046c0:	f383 8811 	msr	BASEPRI, r3
 80046c4:	f3bf 8f6f 	isb	sy
 80046c8:	f3bf 8f4f 	dsb	sy
 80046cc:	60fb      	str	r3, [r7, #12]
    }
 80046ce:	bf00      	nop
 80046d0:	bf00      	nop
 80046d2:	e7fd      	b.n	80046d0 <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80046d4:	4b2f      	ldr	r3, [pc, #188]	@ (8004794 <vInitPrioGroupValue+0xe8>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a30      	ldr	r2, [pc, #192]	@ (800479c <vInitPrioGroupValue+0xf0>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d10b      	bne.n	80046f6 <vInitPrioGroupValue+0x4a>
        __asm volatile
 80046de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046e2:	f383 8811 	msr	BASEPRI, r3
 80046e6:	f3bf 8f6f 	isb	sy
 80046ea:	f3bf 8f4f 	dsb	sy
 80046ee:	613b      	str	r3, [r7, #16]
    }
 80046f0:	bf00      	nop
 80046f2:	bf00      	nop
 80046f4:	e7fd      	b.n	80046f2 <vInitPrioGroupValue+0x46>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80046f6:	4b2a      	ldr	r3, [pc, #168]	@ (80047a0 <vInitPrioGroupValue+0xf4>)
 80046f8:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	22ff      	movs	r2, #255	@ 0xff
 8004706:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	781b      	ldrb	r3, [r3, #0]
 800470c:	b2db      	uxtb	r3, r3
 800470e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004710:	78fb      	ldrb	r3, [r7, #3]
 8004712:	b2db      	uxtb	r3, r3
 8004714:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004718:	b2da      	uxtb	r2, r3
 800471a:	4b22      	ldr	r3, [pc, #136]	@ (80047a4 <vInitPrioGroupValue+0xf8>)
 800471c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800471e:	4b22      	ldr	r3, [pc, #136]	@ (80047a8 <vInitPrioGroupValue+0xfc>)
 8004720:	2207      	movs	r2, #7
 8004722:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004724:	e009      	b.n	800473a <vInitPrioGroupValue+0x8e>
            {
                ulMaxPRIGROUPValue--;
 8004726:	4b20      	ldr	r3, [pc, #128]	@ (80047a8 <vInitPrioGroupValue+0xfc>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	3b01      	subs	r3, #1
 800472c:	4a1e      	ldr	r2, [pc, #120]	@ (80047a8 <vInitPrioGroupValue+0xfc>)
 800472e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004730:	78fb      	ldrb	r3, [r7, #3]
 8004732:	b2db      	uxtb	r3, r3
 8004734:	005b      	lsls	r3, r3, #1
 8004736:	b2db      	uxtb	r3, r3
 8004738:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800473a:	78fb      	ldrb	r3, [r7, #3]
 800473c:	b2db      	uxtb	r3, r3
 800473e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004742:	2b80      	cmp	r3, #128	@ 0x80
 8004744:	d0ef      	beq.n	8004726 <vInitPrioGroupValue+0x7a>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004746:	4b18      	ldr	r3, [pc, #96]	@ (80047a8 <vInitPrioGroupValue+0xfc>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f1c3 0307 	rsb	r3, r3, #7
 800474e:	2b04      	cmp	r3, #4
 8004750:	d00b      	beq.n	800476a <vInitPrioGroupValue+0xbe>
        __asm volatile
 8004752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004756:	f383 8811 	msr	BASEPRI, r3
 800475a:	f3bf 8f6f 	isb	sy
 800475e:	f3bf 8f4f 	dsb	sy
 8004762:	60bb      	str	r3, [r7, #8]
    }
 8004764:	bf00      	nop
 8004766:	bf00      	nop
 8004768:	e7fd      	b.n	8004766 <vInitPrioGroupValue+0xba>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800476a:	4b0f      	ldr	r3, [pc, #60]	@ (80047a8 <vInitPrioGroupValue+0xfc>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	021b      	lsls	r3, r3, #8
 8004770:	4a0d      	ldr	r2, [pc, #52]	@ (80047a8 <vInitPrioGroupValue+0xfc>)
 8004772:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004774:	4b0c      	ldr	r3, [pc, #48]	@ (80047a8 <vInitPrioGroupValue+0xfc>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800477c:	4a0a      	ldr	r2, [pc, #40]	@ (80047a8 <vInitPrioGroupValue+0xfc>)
 800477e:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	b2da      	uxtb	r2, r3
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8004788:	bf00      	nop
 800478a:	371c      	adds	r7, #28
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr
 8004794:	e000ed00 	.word	0xe000ed00
 8004798:	410fc271 	.word	0x410fc271
 800479c:	410fc270 	.word	0x410fc270
 80047a0:	e000e400 	.word	0xe000e400
 80047a4:	20000468 	.word	0x20000468
 80047a8:	2000046c 	.word	0x2000046c

080047ac <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
        __asm volatile
 80047b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047b6:	f383 8811 	msr	BASEPRI, r3
 80047ba:	f3bf 8f6f 	isb	sy
 80047be:	f3bf 8f4f 	dsb	sy
 80047c2:	607b      	str	r3, [r7, #4]
    }
 80047c4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80047c6:	4b10      	ldr	r3, [pc, #64]	@ (8004808 <vPortEnterCritical+0x5c>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	3301      	adds	r3, #1
 80047cc:	4a0e      	ldr	r2, [pc, #56]	@ (8004808 <vPortEnterCritical+0x5c>)
 80047ce:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80047d0:	4b0d      	ldr	r3, [pc, #52]	@ (8004808 <vPortEnterCritical+0x5c>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d110      	bne.n	80047fa <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80047d8:	4b0c      	ldr	r3, [pc, #48]	@ (800480c <vPortEnterCritical+0x60>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d00b      	beq.n	80047fa <vPortEnterCritical+0x4e>
        __asm volatile
 80047e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047e6:	f383 8811 	msr	BASEPRI, r3
 80047ea:	f3bf 8f6f 	isb	sy
 80047ee:	f3bf 8f4f 	dsb	sy
 80047f2:	603b      	str	r3, [r7, #0]
    }
 80047f4:	bf00      	nop
 80047f6:	bf00      	nop
 80047f8:	e7fd      	b.n	80047f6 <vPortEnterCritical+0x4a>
    }
}
 80047fa:	bf00      	nop
 80047fc:	370c      	adds	r7, #12
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	20000000 	.word	0x20000000
 800480c:	e000ed04 	.word	0xe000ed04

08004810 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004810:	b480      	push	{r7}
 8004812:	b083      	sub	sp, #12
 8004814:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8004816:	4b12      	ldr	r3, [pc, #72]	@ (8004860 <vPortExitCritical+0x50>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d10b      	bne.n	8004836 <vPortExitCritical+0x26>
        __asm volatile
 800481e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004822:	f383 8811 	msr	BASEPRI, r3
 8004826:	f3bf 8f6f 	isb	sy
 800482a:	f3bf 8f4f 	dsb	sy
 800482e:	607b      	str	r3, [r7, #4]
    }
 8004830:	bf00      	nop
 8004832:	bf00      	nop
 8004834:	e7fd      	b.n	8004832 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004836:	4b0a      	ldr	r3, [pc, #40]	@ (8004860 <vPortExitCritical+0x50>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	3b01      	subs	r3, #1
 800483c:	4a08      	ldr	r2, [pc, #32]	@ (8004860 <vPortExitCritical+0x50>)
 800483e:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004840:	4b07      	ldr	r3, [pc, #28]	@ (8004860 <vPortExitCritical+0x50>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d105      	bne.n	8004854 <vPortExitCritical+0x44>
 8004848:	2300      	movs	r3, #0
 800484a:	603b      	str	r3, [r7, #0]
        __asm volatile
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	f383 8811 	msr	BASEPRI, r3
    }
 8004852:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004854:	bf00      	nop
 8004856:	370c      	adds	r7, #12
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr
 8004860:	20000000 	.word	0x20000000
	...

08004870 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004870:	f3ef 8009 	mrs	r0, PSP
 8004874:	f3bf 8f6f 	isb	sy
 8004878:	4b15      	ldr	r3, [pc, #84]	@ (80048d0 <pxCurrentTCBConst>)
 800487a:	681a      	ldr	r2, [r3, #0]
 800487c:	f01e 0f10 	tst.w	lr, #16
 8004880:	bf08      	it	eq
 8004882:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004886:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800488a:	6010      	str	r0, [r2, #0]
 800488c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004890:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004894:	f380 8811 	msr	BASEPRI, r0
 8004898:	f3bf 8f4f 	dsb	sy
 800489c:	f3bf 8f6f 	isb	sy
 80048a0:	f7fe ff3a 	bl	8003718 <vTaskSwitchContext>
 80048a4:	f04f 0000 	mov.w	r0, #0
 80048a8:	f380 8811 	msr	BASEPRI, r0
 80048ac:	bc09      	pop	{r0, r3}
 80048ae:	6819      	ldr	r1, [r3, #0]
 80048b0:	6808      	ldr	r0, [r1, #0]
 80048b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048b6:	f01e 0f10 	tst.w	lr, #16
 80048ba:	bf08      	it	eq
 80048bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80048c0:	f380 8809 	msr	PSP, r0
 80048c4:	f3bf 8f6f 	isb	sy
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	f3af 8000 	nop.w

080048d0 <pxCurrentTCBConst>:
 80048d0:	20000364 	.word	0x20000364
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80048d4:	bf00      	nop
 80048d6:	bf00      	nop

080048d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
        __asm volatile
 80048de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048e2:	f383 8811 	msr	BASEPRI, r3
 80048e6:	f3bf 8f6f 	isb	sy
 80048ea:	f3bf 8f4f 	dsb	sy
 80048ee:	607b      	str	r3, [r7, #4]
    }
 80048f0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80048f2:	f002 f86b 	bl	80069cc <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80048f6:	f7fe fe51 	bl	800359c <xTaskIncrementTick>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d006      	beq.n	800490e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8004900:	f002 f8c2 	bl	8006a88 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004904:	4b08      	ldr	r3, [pc, #32]	@ (8004928 <SysTick_Handler+0x50>)
 8004906:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800490a:	601a      	str	r2, [r3, #0]
 800490c:	e001      	b.n	8004912 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800490e:	f002 f89f 	bl	8006a50 <SEGGER_SYSVIEW_RecordExitISR>
 8004912:	2300      	movs	r3, #0
 8004914:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	f383 8811 	msr	BASEPRI, r3
    }
 800491c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800491e:	bf00      	nop
 8004920:	3708      	adds	r7, #8
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	e000ed04 	.word	0xe000ed04

0800492c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800492c:	b480      	push	{r7}
 800492e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004930:	4b0b      	ldr	r3, [pc, #44]	@ (8004960 <vPortSetupTimerInterrupt+0x34>)
 8004932:	2200      	movs	r2, #0
 8004934:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004936:	4b0b      	ldr	r3, [pc, #44]	@ (8004964 <vPortSetupTimerInterrupt+0x38>)
 8004938:	2200      	movs	r2, #0
 800493a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800493c:	4b0a      	ldr	r3, [pc, #40]	@ (8004968 <vPortSetupTimerInterrupt+0x3c>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a0a      	ldr	r2, [pc, #40]	@ (800496c <vPortSetupTimerInterrupt+0x40>)
 8004942:	fba2 2303 	umull	r2, r3, r2, r3
 8004946:	099b      	lsrs	r3, r3, #6
 8004948:	4a09      	ldr	r2, [pc, #36]	@ (8004970 <vPortSetupTimerInterrupt+0x44>)
 800494a:	3b01      	subs	r3, #1
 800494c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800494e:	4b04      	ldr	r3, [pc, #16]	@ (8004960 <vPortSetupTimerInterrupt+0x34>)
 8004950:	2207      	movs	r2, #7
 8004952:	601a      	str	r2, [r3, #0]
}
 8004954:	bf00      	nop
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	e000e010 	.word	0xe000e010
 8004964:	e000e018 	.word	0xe000e018
 8004968:	2000000c 	.word	0x2000000c
 800496c:	057619f1 	.word	0x057619f1
 8004970:	e000e014 	.word	0xe000e014

08004974 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004974:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004984 <vPortEnableVFP+0x10>
 8004978:	6801      	ldr	r1, [r0, #0]
 800497a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800497e:	6001      	str	r1, [r0, #0]
 8004980:	4770      	bx	lr
 8004982:	0000      	.short	0x0000
 8004984:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004988:	bf00      	nop
 800498a:	bf00      	nop

0800498c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800498c:	b480      	push	{r7}
 800498e:	b085      	sub	sp, #20
 8004990:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004992:	f3ef 8305 	mrs	r3, IPSR
 8004996:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2b0f      	cmp	r3, #15
 800499c:	d915      	bls.n	80049ca <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800499e:	4a18      	ldr	r2, [pc, #96]	@ (8004a00 <vPortValidateInterruptPriority+0x74>)
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	4413      	add	r3, r2
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80049a8:	4b16      	ldr	r3, [pc, #88]	@ (8004a04 <vPortValidateInterruptPriority+0x78>)
 80049aa:	781b      	ldrb	r3, [r3, #0]
 80049ac:	7afa      	ldrb	r2, [r7, #11]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d20b      	bcs.n	80049ca <vPortValidateInterruptPriority+0x3e>
        __asm volatile
 80049b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049b6:	f383 8811 	msr	BASEPRI, r3
 80049ba:	f3bf 8f6f 	isb	sy
 80049be:	f3bf 8f4f 	dsb	sy
 80049c2:	607b      	str	r3, [r7, #4]
    }
 80049c4:	bf00      	nop
 80049c6:	bf00      	nop
 80049c8:	e7fd      	b.n	80049c6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80049ca:	4b0f      	ldr	r3, [pc, #60]	@ (8004a08 <vPortValidateInterruptPriority+0x7c>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80049d2:	4b0e      	ldr	r3, [pc, #56]	@ (8004a0c <vPortValidateInterruptPriority+0x80>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d90b      	bls.n	80049f2 <vPortValidateInterruptPriority+0x66>
        __asm volatile
 80049da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049de:	f383 8811 	msr	BASEPRI, r3
 80049e2:	f3bf 8f6f 	isb	sy
 80049e6:	f3bf 8f4f 	dsb	sy
 80049ea:	603b      	str	r3, [r7, #0]
    }
 80049ec:	bf00      	nop
 80049ee:	bf00      	nop
 80049f0:	e7fd      	b.n	80049ee <vPortValidateInterruptPriority+0x62>
    }
 80049f2:	bf00      	nop
 80049f4:	3714      	adds	r7, #20
 80049f6:	46bd      	mov	sp, r7
 80049f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	e000e3f0 	.word	0xe000e3f0
 8004a04:	20000468 	.word	0x20000468
 8004a08:	e000ed0c 	.word	0xe000ed0c
 8004a0c:	2000046c 	.word	0x2000046c

08004a10 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b08a      	sub	sp, #40	@ 0x28
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8004a1c:	f7fe fcec 	bl	80033f8 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8004a20:	4b66      	ldr	r3, [pc, #408]	@ (8004bbc <pvPortMalloc+0x1ac>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d101      	bne.n	8004a2c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004a28:	f000 f938 	bl	8004c9c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004a2c:	4b64      	ldr	r3, [pc, #400]	@ (8004bc0 <pvPortMalloc+0x1b0>)
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	4013      	ands	r3, r2
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	f040 80a9 	bne.w	8004b8c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d02e      	beq.n	8004a9e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8004a40:	2208      	movs	r2, #8
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	429a      	cmp	r2, r3
 8004a4a:	d228      	bcs.n	8004a9e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 8004a4c:	2208      	movs	r2, #8
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4413      	add	r3, r2
 8004a52:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f003 0307 	and.w	r3, r3, #7
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d022      	beq.n	8004aa4 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f023 0307 	bic.w	r3, r3, #7
 8004a64:	3308      	adds	r3, #8
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d215      	bcs.n	8004a98 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f023 0307 	bic.w	r3, r3, #7
 8004a72:	3308      	adds	r3, #8
 8004a74:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f003 0307 	and.w	r3, r3, #7
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d011      	beq.n	8004aa4 <pvPortMalloc+0x94>
        __asm volatile
 8004a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a84:	f383 8811 	msr	BASEPRI, r3
 8004a88:	f3bf 8f6f 	isb	sy
 8004a8c:	f3bf 8f4f 	dsb	sy
 8004a90:	617b      	str	r3, [r7, #20]
    }
 8004a92:	bf00      	nop
 8004a94:	bf00      	nop
 8004a96:	e7fd      	b.n	8004a94 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004a9c:	e002      	b.n	8004aa4 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	607b      	str	r3, [r7, #4]
 8004aa2:	e000      	b.n	8004aa6 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004aa4:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d06f      	beq.n	8004b8c <pvPortMalloc+0x17c>
 8004aac:	4b45      	ldr	r3, [pc, #276]	@ (8004bc4 <pvPortMalloc+0x1b4>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d86a      	bhi.n	8004b8c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004ab6:	4b44      	ldr	r3, [pc, #272]	@ (8004bc8 <pvPortMalloc+0x1b8>)
 8004ab8:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004aba:	4b43      	ldr	r3, [pc, #268]	@ (8004bc8 <pvPortMalloc+0x1b8>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ac0:	e004      	b.n	8004acc <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8004ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac4:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d903      	bls.n	8004ade <pvPortMalloc+0xce>
 8004ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d1f1      	bne.n	8004ac2 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004ade:	4b37      	ldr	r3, [pc, #220]	@ (8004bbc <pvPortMalloc+0x1ac>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d051      	beq.n	8004b8c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004ae8:	6a3b      	ldr	r3, [r7, #32]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2208      	movs	r2, #8
 8004aee:	4413      	add	r3, r2
 8004af0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	6a3b      	ldr	r3, [r7, #32]
 8004af8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004afc:	685a      	ldr	r2, [r3, #4]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	1ad2      	subs	r2, r2, r3
 8004b02:	2308      	movs	r3, #8
 8004b04:	005b      	lsls	r3, r3, #1
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d920      	bls.n	8004b4c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004b0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	4413      	add	r3, r2
 8004b10:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	f003 0307 	and.w	r3, r3, #7
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d00b      	beq.n	8004b34 <pvPortMalloc+0x124>
        __asm volatile
 8004b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b20:	f383 8811 	msr	BASEPRI, r3
 8004b24:	f3bf 8f6f 	isb	sy
 8004b28:	f3bf 8f4f 	dsb	sy
 8004b2c:	613b      	str	r3, [r7, #16]
    }
 8004b2e:	bf00      	nop
 8004b30:	bf00      	nop
 8004b32:	e7fd      	b.n	8004b30 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b36:	685a      	ldr	r2, [r3, #4]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	1ad2      	subs	r2, r2, r3
 8004b3c:	69bb      	ldr	r3, [r7, #24]
 8004b3e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004b46:	69b8      	ldr	r0, [r7, #24]
 8004b48:	f000 f90a 	bl	8004d60 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8004bc4 <pvPortMalloc+0x1b4>)
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	4a1b      	ldr	r2, [pc, #108]	@ (8004bc4 <pvPortMalloc+0x1b4>)
 8004b58:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8004bc4 <pvPortMalloc+0x1b4>)
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	4b1b      	ldr	r3, [pc, #108]	@ (8004bcc <pvPortMalloc+0x1bc>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d203      	bcs.n	8004b6e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004b66:	4b17      	ldr	r3, [pc, #92]	@ (8004bc4 <pvPortMalloc+0x1b4>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a18      	ldr	r2, [pc, #96]	@ (8004bcc <pvPortMalloc+0x1bc>)
 8004b6c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b70:	685a      	ldr	r2, [r3, #4]
 8004b72:	4b13      	ldr	r3, [pc, #76]	@ (8004bc0 <pvPortMalloc+0x1b0>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	431a      	orrs	r2, r3
 8004b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7e:	2200      	movs	r2, #0
 8004b80:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004b82:	4b13      	ldr	r3, [pc, #76]	@ (8004bd0 <pvPortMalloc+0x1c0>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	3301      	adds	r3, #1
 8004b88:	4a11      	ldr	r2, [pc, #68]	@ (8004bd0 <pvPortMalloc+0x1c0>)
 8004b8a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004b8c:	f7fe fc42 	bl	8003414 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	f003 0307 	and.w	r3, r3, #7
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00b      	beq.n	8004bb2 <pvPortMalloc+0x1a2>
        __asm volatile
 8004b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b9e:	f383 8811 	msr	BASEPRI, r3
 8004ba2:	f3bf 8f6f 	isb	sy
 8004ba6:	f3bf 8f4f 	dsb	sy
 8004baa:	60fb      	str	r3, [r7, #12]
    }
 8004bac:	bf00      	nop
 8004bae:	bf00      	nop
 8004bb0:	e7fd      	b.n	8004bae <pvPortMalloc+0x19e>
    return pvReturn;
 8004bb2:	69fb      	ldr	r3, [r7, #28]
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3728      	adds	r7, #40	@ 0x28
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	20013078 	.word	0x20013078
 8004bc0:	2001308c 	.word	0x2001308c
 8004bc4:	2001307c 	.word	0x2001307c
 8004bc8:	20013070 	.word	0x20013070
 8004bcc:	20013080 	.word	0x20013080
 8004bd0:	20013084 	.word	0x20013084

08004bd4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b086      	sub	sp, #24
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d04f      	beq.n	8004c86 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004be6:	2308      	movs	r3, #8
 8004be8:	425b      	negs	r3, r3
 8004bea:	697a      	ldr	r2, [r7, #20]
 8004bec:	4413      	add	r3, r2
 8004bee:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	685a      	ldr	r2, [r3, #4]
 8004bf8:	4b25      	ldr	r3, [pc, #148]	@ (8004c90 <vPortFree+0xbc>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d10b      	bne.n	8004c1a <vPortFree+0x46>
        __asm volatile
 8004c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c06:	f383 8811 	msr	BASEPRI, r3
 8004c0a:	f3bf 8f6f 	isb	sy
 8004c0e:	f3bf 8f4f 	dsb	sy
 8004c12:	60fb      	str	r3, [r7, #12]
    }
 8004c14:	bf00      	nop
 8004c16:	bf00      	nop
 8004c18:	e7fd      	b.n	8004c16 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00b      	beq.n	8004c3a <vPortFree+0x66>
        __asm volatile
 8004c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c26:	f383 8811 	msr	BASEPRI, r3
 8004c2a:	f3bf 8f6f 	isb	sy
 8004c2e:	f3bf 8f4f 	dsb	sy
 8004c32:	60bb      	str	r3, [r7, #8]
    }
 8004c34:	bf00      	nop
 8004c36:	bf00      	nop
 8004c38:	e7fd      	b.n	8004c36 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	685a      	ldr	r2, [r3, #4]
 8004c3e:	4b14      	ldr	r3, [pc, #80]	@ (8004c90 <vPortFree+0xbc>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4013      	ands	r3, r2
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d01e      	beq.n	8004c86 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d11a      	bne.n	8004c86 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	685a      	ldr	r2, [r3, #4]
 8004c54:	4b0e      	ldr	r3, [pc, #56]	@ (8004c90 <vPortFree+0xbc>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	43db      	mvns	r3, r3
 8004c5a:	401a      	ands	r2, r3
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004c60:	f7fe fbca 	bl	80033f8 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	685a      	ldr	r2, [r3, #4]
 8004c68:	4b0a      	ldr	r3, [pc, #40]	@ (8004c94 <vPortFree+0xc0>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	4a09      	ldr	r2, [pc, #36]	@ (8004c94 <vPortFree+0xc0>)
 8004c70:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004c72:	6938      	ldr	r0, [r7, #16]
 8004c74:	f000 f874 	bl	8004d60 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004c78:	4b07      	ldr	r3, [pc, #28]	@ (8004c98 <vPortFree+0xc4>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	4a06      	ldr	r2, [pc, #24]	@ (8004c98 <vPortFree+0xc4>)
 8004c80:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004c82:	f7fe fbc7 	bl	8003414 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004c86:	bf00      	nop
 8004c88:	3718      	adds	r7, #24
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}
 8004c8e:	bf00      	nop
 8004c90:	2001308c 	.word	0x2001308c
 8004c94:	2001307c 	.word	0x2001307c
 8004c98:	20013088 	.word	0x20013088

08004c9c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004ca2:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8004ca6:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8004ca8:	4b27      	ldr	r3, [pc, #156]	@ (8004d48 <prvHeapInit+0xac>)
 8004caa:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f003 0307 	and.w	r3, r3, #7
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d00c      	beq.n	8004cd0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	3307      	adds	r3, #7
 8004cba:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f023 0307 	bic.w	r3, r3, #7
 8004cc2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004cc4:	68ba      	ldr	r2, [r7, #8]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	4a1f      	ldr	r2, [pc, #124]	@ (8004d48 <prvHeapInit+0xac>)
 8004ccc:	4413      	add	r3, r2
 8004cce:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8004d4c <prvHeapInit+0xb0>)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004cda:	4b1c      	ldr	r3, [pc, #112]	@ (8004d4c <prvHeapInit+0xb0>)
 8004cdc:	2200      	movs	r2, #0
 8004cde:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	68ba      	ldr	r2, [r7, #8]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004ce8:	2208      	movs	r2, #8
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	1a9b      	subs	r3, r3, r2
 8004cee:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f023 0307 	bic.w	r3, r3, #7
 8004cf6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	4a15      	ldr	r2, [pc, #84]	@ (8004d50 <prvHeapInit+0xb4>)
 8004cfc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004cfe:	4b14      	ldr	r3, [pc, #80]	@ (8004d50 <prvHeapInit+0xb4>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	2200      	movs	r2, #0
 8004d04:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004d06:	4b12      	ldr	r3, [pc, #72]	@ (8004d50 <prvHeapInit+0xb4>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	68fa      	ldr	r2, [r7, #12]
 8004d16:	1ad2      	subs	r2, r2, r3
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8004d50 <prvHeapInit+0xb4>)
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	4a0a      	ldr	r2, [pc, #40]	@ (8004d54 <prvHeapInit+0xb8>)
 8004d2a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	4a09      	ldr	r2, [pc, #36]	@ (8004d58 <prvHeapInit+0xbc>)
 8004d32:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004d34:	4b09      	ldr	r3, [pc, #36]	@ (8004d5c <prvHeapInit+0xc0>)
 8004d36:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004d3a:	601a      	str	r2, [r3, #0]
}
 8004d3c:	bf00      	nop
 8004d3e:	3714      	adds	r7, #20
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr
 8004d48:	20000470 	.word	0x20000470
 8004d4c:	20013070 	.word	0x20013070
 8004d50:	20013078 	.word	0x20013078
 8004d54:	20013080 	.word	0x20013080
 8004d58:	2001307c 	.word	0x2001307c
 8004d5c:	2001308c 	.word	0x2001308c

08004d60 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004d60:	b480      	push	{r7}
 8004d62:	b085      	sub	sp, #20
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004d68:	4b28      	ldr	r3, [pc, #160]	@ (8004e0c <prvInsertBlockIntoFreeList+0xac>)
 8004d6a:	60fb      	str	r3, [r7, #12]
 8004d6c:	e002      	b.n	8004d74 <prvInsertBlockIntoFreeList+0x14>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	60fb      	str	r3, [r7, #12]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	687a      	ldr	r2, [r7, #4]
 8004d7a:	429a      	cmp	r2, r3
 8004d7c:	d8f7      	bhi.n	8004d6e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	68ba      	ldr	r2, [r7, #8]
 8004d88:	4413      	add	r3, r2
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d108      	bne.n	8004da2 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	685a      	ldr	r2, [r3, #4]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	441a      	add	r2, r3
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	68ba      	ldr	r2, [r7, #8]
 8004dac:	441a      	add	r2, r3
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d118      	bne.n	8004de8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	4b15      	ldr	r3, [pc, #84]	@ (8004e10 <prvInsertBlockIntoFreeList+0xb0>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	429a      	cmp	r2, r3
 8004dc0:	d00d      	beq.n	8004dde <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685a      	ldr	r2, [r3, #4]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	441a      	add	r2, r3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	601a      	str	r2, [r3, #0]
 8004ddc:	e008      	b.n	8004df0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004dde:	4b0c      	ldr	r3, [pc, #48]	@ (8004e10 <prvInsertBlockIntoFreeList+0xb0>)
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	601a      	str	r2, [r3, #0]
 8004de6:	e003      	b.n	8004df0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d002      	beq.n	8004dfe <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004dfe:	bf00      	nop
 8004e00:	3714      	adds	r7, #20
 8004e02:	46bd      	mov	sp, r7
 8004e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop
 8004e0c:	20013070 	.word	0x20013070
 8004e10:	20013078 	.word	0x20013078

08004e14 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8004e14:	b580      	push	{r7, lr}
 8004e16:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8004e18:	4803      	ldr	r0, [pc, #12]	@ (8004e28 <_cbSendSystemDesc+0x14>)
 8004e1a:	f001 fd81 	bl	8006920 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8004e1e:	4803      	ldr	r0, [pc, #12]	@ (8004e2c <_cbSendSystemDesc+0x18>)
 8004e20:	f001 fd7e 	bl	8006920 <SEGGER_SYSVIEW_SendSysDesc>
}
 8004e24:	bf00      	nop
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	08010f70 	.word	0x08010f70
 8004e2c:	08010fb4 	.word	0x08010fb4

08004e30 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8004e30:	b580      	push	{r7, lr}
 8004e32:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8004e34:	4b06      	ldr	r3, [pc, #24]	@ (8004e50 <SEGGER_SYSVIEW_Conf+0x20>)
 8004e36:	6818      	ldr	r0, [r3, #0]
 8004e38:	4b05      	ldr	r3, [pc, #20]	@ (8004e50 <SEGGER_SYSVIEW_Conf+0x20>)
 8004e3a:	6819      	ldr	r1, [r3, #0]
 8004e3c:	4b05      	ldr	r3, [pc, #20]	@ (8004e54 <SEGGER_SYSVIEW_Conf+0x24>)
 8004e3e:	4a06      	ldr	r2, [pc, #24]	@ (8004e58 <SEGGER_SYSVIEW_Conf+0x28>)
 8004e40:	f001 f8ea 	bl	8006018 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004e44:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8004e48:	f001 f92a 	bl	80060a0 <SEGGER_SYSVIEW_SetRAMBase>
}
 8004e4c:	bf00      	nop
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	2000000c 	.word	0x2000000c
 8004e54:	08004e15 	.word	0x08004e15
 8004e58:	08011040 	.word	0x08011040

08004e5c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8004e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e5e:	b085      	sub	sp, #20
 8004e60:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8004e62:	2300      	movs	r3, #0
 8004e64:	607b      	str	r3, [r7, #4]
 8004e66:	e033      	b.n	8004ed0 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004e68:	491e      	ldr	r1, [pc, #120]	@ (8004ee4 <_cbSendTaskList+0x88>)
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	4613      	mov	r3, r2
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	4413      	add	r3, r2
 8004e72:	009b      	lsls	r3, r3, #2
 8004e74:	440b      	add	r3, r1
 8004e76:	6818      	ldr	r0, [r3, #0]
 8004e78:	491a      	ldr	r1, [pc, #104]	@ (8004ee4 <_cbSendTaskList+0x88>)
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	4613      	mov	r3, r2
 8004e7e:	009b      	lsls	r3, r3, #2
 8004e80:	4413      	add	r3, r2
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	440b      	add	r3, r1
 8004e86:	3304      	adds	r3, #4
 8004e88:	6819      	ldr	r1, [r3, #0]
 8004e8a:	4c16      	ldr	r4, [pc, #88]	@ (8004ee4 <_cbSendTaskList+0x88>)
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	4413      	add	r3, r2
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	4423      	add	r3, r4
 8004e98:	3308      	adds	r3, #8
 8004e9a:	681c      	ldr	r4, [r3, #0]
 8004e9c:	4d11      	ldr	r5, [pc, #68]	@ (8004ee4 <_cbSendTaskList+0x88>)
 8004e9e:	687a      	ldr	r2, [r7, #4]
 8004ea0:	4613      	mov	r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	4413      	add	r3, r2
 8004ea6:	009b      	lsls	r3, r3, #2
 8004ea8:	442b      	add	r3, r5
 8004eaa:	330c      	adds	r3, #12
 8004eac:	681d      	ldr	r5, [r3, #0]
 8004eae:	4e0d      	ldr	r6, [pc, #52]	@ (8004ee4 <_cbSendTaskList+0x88>)
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	4613      	mov	r3, r2
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	4413      	add	r3, r2
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	4433      	add	r3, r6
 8004ebc:	3310      	adds	r3, #16
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	9300      	str	r3, [sp, #0]
 8004ec2:	462b      	mov	r3, r5
 8004ec4:	4622      	mov	r2, r4
 8004ec6:	f000 f8c3 	bl	8005050 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	3301      	adds	r3, #1
 8004ece:	607b      	str	r3, [r7, #4]
 8004ed0:	4b05      	ldr	r3, [pc, #20]	@ (8004ee8 <_cbSendTaskList+0x8c>)
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	687a      	ldr	r2, [r7, #4]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d3c6      	bcc.n	8004e68 <_cbSendTaskList+0xc>
  }
}
 8004eda:	bf00      	nop
 8004edc:	bf00      	nop
 8004ede:	370c      	adds	r7, #12
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ee4:	20013090 	.word	0x20013090
 8004ee8:	20013130 	.word	0x20013130

08004eec <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8004eec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ef0:	b082      	sub	sp, #8
 8004ef2:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004ef4:	f7fe fb40 	bl	8003578 <xTaskGetTickCountFromISR>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	2200      	movs	r2, #0
 8004efc:	469a      	mov	sl, r3
 8004efe:	4693      	mov	fp, r2
 8004f00:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
 8004f04:	f04f 0200 	mov.w	r2, #0
 8004f08:	f04f 0300 	mov.w	r3, #0
 8004f0c:	e9c7 2300 	strd	r2, r3, [r7]
  Time *= 1000;
 8004f10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004f14:	4602      	mov	r2, r0
 8004f16:	460b      	mov	r3, r1
 8004f18:	f04f 0a00 	mov.w	sl, #0
 8004f1c:	f04f 0b00 	mov.w	fp, #0
 8004f20:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8004f24:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8004f28:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8004f2c:	4652      	mov	r2, sl
 8004f2e:	465b      	mov	r3, fp
 8004f30:	1a14      	subs	r4, r2, r0
 8004f32:	eb63 0501 	sbc.w	r5, r3, r1
 8004f36:	f04f 0200 	mov.w	r2, #0
 8004f3a:	f04f 0300 	mov.w	r3, #0
 8004f3e:	00ab      	lsls	r3, r5, #2
 8004f40:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8004f44:	00a2      	lsls	r2, r4, #2
 8004f46:	4614      	mov	r4, r2
 8004f48:	461d      	mov	r5, r3
 8004f4a:	eb14 0800 	adds.w	r8, r4, r0
 8004f4e:	eb45 0901 	adc.w	r9, r5, r1
 8004f52:	f04f 0200 	mov.w	r2, #0
 8004f56:	f04f 0300 	mov.w	r3, #0
 8004f5a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f5e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f62:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f66:	4690      	mov	r8, r2
 8004f68:	4699      	mov	r9, r3
 8004f6a:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8004f6e:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004f72:	4610      	mov	r0, r2
 8004f74:	4619      	mov	r1, r3
 8004f76:	3708      	adds	r7, #8
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004f80 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b086      	sub	sp, #24
 8004f84:	af02      	add	r7, sp, #8
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	60b9      	str	r1, [r7, #8]
 8004f8a:	607a      	str	r2, [r7, #4]
 8004f8c:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8004f8e:	2205      	movs	r2, #5
 8004f90:	492b      	ldr	r1, [pc, #172]	@ (8005040 <SYSVIEW_AddTask+0xc0>)
 8004f92:	68b8      	ldr	r0, [r7, #8]
 8004f94:	f007 faed 	bl	800c572 <memcmp>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d04b      	beq.n	8005036 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004f9e:	4b29      	ldr	r3, [pc, #164]	@ (8005044 <SYSVIEW_AddTask+0xc4>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	2b07      	cmp	r3, #7
 8004fa4:	d903      	bls.n	8004fae <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8004fa6:	4828      	ldr	r0, [pc, #160]	@ (8005048 <SYSVIEW_AddTask+0xc8>)
 8004fa8:	f001 ffb8 	bl	8006f1c <SEGGER_SYSVIEW_Warn>
    return;
 8004fac:	e044      	b.n	8005038 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004fae:	4b25      	ldr	r3, [pc, #148]	@ (8005044 <SYSVIEW_AddTask+0xc4>)
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	4926      	ldr	r1, [pc, #152]	@ (800504c <SYSVIEW_AddTask+0xcc>)
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	4413      	add	r3, r2
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	440b      	add	r3, r1
 8004fbe:	68fa      	ldr	r2, [r7, #12]
 8004fc0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004fc2:	4b20      	ldr	r3, [pc, #128]	@ (8005044 <SYSVIEW_AddTask+0xc4>)
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	4921      	ldr	r1, [pc, #132]	@ (800504c <SYSVIEW_AddTask+0xcc>)
 8004fc8:	4613      	mov	r3, r2
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	4413      	add	r3, r2
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	440b      	add	r3, r1
 8004fd2:	3304      	adds	r3, #4
 8004fd4:	68ba      	ldr	r2, [r7, #8]
 8004fd6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004fd8:	4b1a      	ldr	r3, [pc, #104]	@ (8005044 <SYSVIEW_AddTask+0xc4>)
 8004fda:	681a      	ldr	r2, [r3, #0]
 8004fdc:	491b      	ldr	r1, [pc, #108]	@ (800504c <SYSVIEW_AddTask+0xcc>)
 8004fde:	4613      	mov	r3, r2
 8004fe0:	009b      	lsls	r3, r3, #2
 8004fe2:	4413      	add	r3, r2
 8004fe4:	009b      	lsls	r3, r3, #2
 8004fe6:	440b      	add	r3, r1
 8004fe8:	3308      	adds	r3, #8
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004fee:	4b15      	ldr	r3, [pc, #84]	@ (8005044 <SYSVIEW_AddTask+0xc4>)
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	4916      	ldr	r1, [pc, #88]	@ (800504c <SYSVIEW_AddTask+0xcc>)
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	4413      	add	r3, r2
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	440b      	add	r3, r1
 8004ffe:	330c      	adds	r3, #12
 8005000:	683a      	ldr	r2, [r7, #0]
 8005002:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8005004:	4b0f      	ldr	r3, [pc, #60]	@ (8005044 <SYSVIEW_AddTask+0xc4>)
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	4910      	ldr	r1, [pc, #64]	@ (800504c <SYSVIEW_AddTask+0xcc>)
 800500a:	4613      	mov	r3, r2
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	4413      	add	r3, r2
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	440b      	add	r3, r1
 8005014:	3310      	adds	r3, #16
 8005016:	69ba      	ldr	r2, [r7, #24]
 8005018:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800501a:	4b0a      	ldr	r3, [pc, #40]	@ (8005044 <SYSVIEW_AddTask+0xc4>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	3301      	adds	r3, #1
 8005020:	4a08      	ldr	r2, [pc, #32]	@ (8005044 <SYSVIEW_AddTask+0xc4>)
 8005022:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	9300      	str	r3, [sp, #0]
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	68b9      	ldr	r1, [r7, #8]
 800502e:	68f8      	ldr	r0, [r7, #12]
 8005030:	f000 f80e 	bl	8005050 <SYSVIEW_SendTaskInfo>
 8005034:	e000      	b.n	8005038 <SYSVIEW_AddTask+0xb8>
    return;
 8005036:	bf00      	nop

}
 8005038:	3710      	adds	r7, #16
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	08010fc4 	.word	0x08010fc4
 8005044:	20013130 	.word	0x20013130
 8005048:	08010fcc 	.word	0x08010fcc
 800504c:	20013090 	.word	0x20013090

08005050 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8005050:	b580      	push	{r7, lr}
 8005052:	b08a      	sub	sp, #40	@ 0x28
 8005054:	af00      	add	r7, sp, #0
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	607a      	str	r2, [r7, #4]
 800505c:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800505e:	f107 0314 	add.w	r3, r7, #20
 8005062:	2214      	movs	r2, #20
 8005064:	2100      	movs	r1, #0
 8005066:	4618      	mov	r0, r3
 8005068:	f007 fa93 	bl	800c592 <memset>
  TaskInfo.TaskID     = TaskID;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 800507c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800507e:	627b      	str	r3, [r7, #36]	@ 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8005080:	f107 0314 	add.w	r3, r7, #20
 8005084:	4618      	mov	r0, r3
 8005086:	f001 fb53 	bl	8006730 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800508a:	bf00      	nop
 800508c:	3728      	adds	r7, #40	@ 0x28
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
	...

08005094 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	4603      	mov	r3, r0
 800509c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800509e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	db0b      	blt.n	80050be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80050a6:	79fb      	ldrb	r3, [r7, #7]
 80050a8:	f003 021f 	and.w	r2, r3, #31
 80050ac:	4907      	ldr	r1, [pc, #28]	@ (80050cc <__NVIC_EnableIRQ+0x38>)
 80050ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050b2:	095b      	lsrs	r3, r3, #5
 80050b4:	2001      	movs	r0, #1
 80050b6:	fa00 f202 	lsl.w	r2, r0, r2
 80050ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80050be:	bf00      	nop
 80050c0:	370c      	adds	r7, #12
 80050c2:	46bd      	mov	sp, r7
 80050c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c8:	4770      	bx	lr
 80050ca:	bf00      	nop
 80050cc:	e000e100 	.word	0xe000e100

080050d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	4603      	mov	r3, r0
 80050d8:	6039      	str	r1, [r7, #0]
 80050da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	db0a      	blt.n	80050fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	b2da      	uxtb	r2, r3
 80050e8:	490c      	ldr	r1, [pc, #48]	@ (800511c <__NVIC_SetPriority+0x4c>)
 80050ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050ee:	0112      	lsls	r2, r2, #4
 80050f0:	b2d2      	uxtb	r2, r2
 80050f2:	440b      	add	r3, r1
 80050f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80050f8:	e00a      	b.n	8005110 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	b2da      	uxtb	r2, r3
 80050fe:	4908      	ldr	r1, [pc, #32]	@ (8005120 <__NVIC_SetPriority+0x50>)
 8005100:	79fb      	ldrb	r3, [r7, #7]
 8005102:	f003 030f 	and.w	r3, r3, #15
 8005106:	3b04      	subs	r3, #4
 8005108:	0112      	lsls	r2, r2, #4
 800510a:	b2d2      	uxtb	r2, r2
 800510c:	440b      	add	r3, r1
 800510e:	761a      	strb	r2, [r3, #24]
}
 8005110:	bf00      	nop
 8005112:	370c      	adds	r7, #12
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr
 800511c:	e000e100 	.word	0xe000e100
 8005120:	e000ed00 	.word	0xe000ed00

08005124 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8005124:	b580      	push	{r7, lr}
 8005126:	b082      	sub	sp, #8
 8005128:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 800512a:	f001 ff53 	bl	8006fd4 <SEGGER_SYSVIEW_IsStarted>
 800512e:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d101      	bne.n	800513a <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8005136:	f001 f97f 	bl	8006438 <SEGGER_SYSVIEW_Start>
  }
}
 800513a:	bf00      	nop
 800513c:	3708      	adds	r7, #8
 800513e:	46bd      	mov	sp, r7
 8005140:	bd80      	pop	{r7, pc}
	...

08005144 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8005144:	b580      	push	{r7, lr}
 8005146:	b082      	sub	sp, #8
 8005148:	af00      	add	r7, sp, #0
 800514a:	4603      	mov	r3, r0
 800514c:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 800514e:	4b0c      	ldr	r3, [pc, #48]	@ (8005180 <_cbOnUARTRx+0x3c>)
 8005150:	781b      	ldrb	r3, [r3, #0]
 8005152:	2b03      	cmp	r3, #3
 8005154:	d806      	bhi.n	8005164 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8005156:	4b0a      	ldr	r3, [pc, #40]	@ (8005180 <_cbOnUARTRx+0x3c>)
 8005158:	781b      	ldrb	r3, [r3, #0]
 800515a:	3301      	adds	r3, #1
 800515c:	b2da      	uxtb	r2, r3
 800515e:	4b08      	ldr	r3, [pc, #32]	@ (8005180 <_cbOnUARTRx+0x3c>)
 8005160:	701a      	strb	r2, [r3, #0]
    goto Done;
 8005162:	e009      	b.n	8005178 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8005164:	f7ff ffde 	bl	8005124 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8005168:	4b05      	ldr	r3, [pc, #20]	@ (8005180 <_cbOnUARTRx+0x3c>)
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	4618      	mov	r0, r3
 800516e:	1dfb      	adds	r3, r7, #7
 8005170:	2201      	movs	r2, #1
 8005172:	4619      	mov	r1, r3
 8005174:	f000 fbea 	bl	800594c <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8005178:	bf00      	nop
}
 800517a:	3708      	adds	r7, #8
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}
 8005180:	20000004 	.word	0x20000004

08005184 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 800518c:	4b14      	ldr	r3, [pc, #80]	@ (80051e0 <_cbOnUARTTx+0x5c>)
 800518e:	785b      	ldrb	r3, [r3, #1]
 8005190:	2b03      	cmp	r3, #3
 8005192:	d80f      	bhi.n	80051b4 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8005194:	4b12      	ldr	r3, [pc, #72]	@ (80051e0 <_cbOnUARTTx+0x5c>)
 8005196:	785b      	ldrb	r3, [r3, #1]
 8005198:	461a      	mov	r2, r3
 800519a:	4b12      	ldr	r3, [pc, #72]	@ (80051e4 <_cbOnUARTTx+0x60>)
 800519c:	5c9a      	ldrb	r2, [r3, r2]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 80051a2:	4b0f      	ldr	r3, [pc, #60]	@ (80051e0 <_cbOnUARTTx+0x5c>)
 80051a4:	785b      	ldrb	r3, [r3, #1]
 80051a6:	3301      	adds	r3, #1
 80051a8:	b2da      	uxtb	r2, r3
 80051aa:	4b0d      	ldr	r3, [pc, #52]	@ (80051e0 <_cbOnUARTTx+0x5c>)
 80051ac:	705a      	strb	r2, [r3, #1]
    r = 1;
 80051ae:	2301      	movs	r3, #1
 80051b0:	60fb      	str	r3, [r7, #12]
    goto Done;
 80051b2:	e00f      	b.n	80051d4 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 80051b4:	4b0a      	ldr	r3, [pc, #40]	@ (80051e0 <_cbOnUARTTx+0x5c>)
 80051b6:	685b      	ldr	r3, [r3, #4]
 80051b8:	2201      	movs	r2, #1
 80051ba:	6879      	ldr	r1, [r7, #4]
 80051bc:	4618      	mov	r0, r3
 80051be:	f000 fa19 	bl	80055f4 <SEGGER_RTT_ReadUpBufferNoLock>
 80051c2:	4603      	mov	r3, r0
 80051c4:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	da02      	bge.n	80051d2 <_cbOnUARTTx+0x4e>
    r = 0;
 80051cc:	2300      	movs	r3, #0
 80051ce:	60fb      	str	r3, [r7, #12]
 80051d0:	e000      	b.n	80051d4 <_cbOnUARTTx+0x50>
  }
Done:
 80051d2:	bf00      	nop
  return r;
 80051d4:	68fb      	ldr	r3, [r7, #12]
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3710      	adds	r7, #16
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	20000004 	.word	0x20000004
 80051e4:	08011048 	.word	0x08011048

080051e8 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b082      	sub	sp, #8
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 80051f0:	4a04      	ldr	r2, [pc, #16]	@ (8005204 <SEGGER_UART_init+0x1c>)
 80051f2:	4905      	ldr	r1, [pc, #20]	@ (8005208 <SEGGER_UART_init+0x20>)
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f000 f863 	bl	80052c0 <HIF_UART_Init>
}
 80051fa:	bf00      	nop
 80051fc:	3708      	adds	r7, #8
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}
 8005202:	bf00      	nop
 8005204:	08005145 	.word	0x08005145
 8005208:	08005185 	.word	0x08005185

0800520c <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 800520c:	b580      	push	{r7, lr}
 800520e:	b084      	sub	sp, #16
 8005210:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8005212:	4b1e      	ldr	r3, [pc, #120]	@ (800528c <USART2_IRQHandler+0x80>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f003 0320 	and.w	r3, r3, #32
 800521e:	2b00      	cmp	r3, #0
 8005220:	d011      	beq.n	8005246 <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8005222:	4b1b      	ldr	r3, [pc, #108]	@ (8005290 <USART2_IRQHandler+0x84>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	b2db      	uxtb	r3, r3
 8005228:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f003 030b 	and.w	r3, r3, #11
 8005230:	2b00      	cmp	r3, #0
 8005232:	d108      	bne.n	8005246 <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8005234:	4b17      	ldr	r3, [pc, #92]	@ (8005294 <USART2_IRQHandler+0x88>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d004      	beq.n	8005246 <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 800523c:	4b15      	ldr	r3, [pc, #84]	@ (8005294 <USART2_IRQHandler+0x88>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	79fa      	ldrb	r2, [r7, #7]
 8005242:	4610      	mov	r0, r2
 8005244:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800524c:	2b00      	cmp	r3, #0
 800524e:	d01a      	beq.n	8005286 <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8005250:	4b11      	ldr	r3, [pc, #68]	@ (8005298 <USART2_IRQHandler+0x8c>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d015      	beq.n	8005284 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8005258:	4b0f      	ldr	r3, [pc, #60]	@ (8005298 <USART2_IRQHandler+0x8c>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	1dfa      	adds	r2, r7, #7
 800525e:	4610      	mov	r0, r2
 8005260:	4798      	blx	r3
 8005262:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d106      	bne.n	8005278 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 800526a:	4b0c      	ldr	r3, [pc, #48]	@ (800529c <USART2_IRQHandler+0x90>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a0b      	ldr	r2, [pc, #44]	@ (800529c <USART2_IRQHandler+0x90>)
 8005270:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005274:	6013      	str	r3, [r2, #0]
 8005276:	e006      	b.n	8005286 <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8005278:	4b04      	ldr	r3, [pc, #16]	@ (800528c <USART2_IRQHandler+0x80>)
 800527a:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 800527c:	79fa      	ldrb	r2, [r7, #7]
 800527e:	4b04      	ldr	r3, [pc, #16]	@ (8005290 <USART2_IRQHandler+0x84>)
 8005280:	601a      	str	r2, [r3, #0]
 8005282:	e000      	b.n	8005286 <USART2_IRQHandler+0x7a>
      return;
 8005284:	bf00      	nop
    }
  }
}
 8005286:	3710      	adds	r7, #16
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	40004400 	.word	0x40004400
 8005290:	40004404 	.word	0x40004404
 8005294:	20013134 	.word	0x20013134
 8005298:	20013138 	.word	0x20013138
 800529c:	4000440c 	.word	0x4000440c

080052a0 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 80052a0:	b480      	push	{r7}
 80052a2:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 80052a4:	4b05      	ldr	r3, [pc, #20]	@ (80052bc <HIF_UART_EnableTXEInterrupt+0x1c>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a04      	ldr	r2, [pc, #16]	@ (80052bc <HIF_UART_EnableTXEInterrupt+0x1c>)
 80052aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052ae:	6013      	str	r3, [r2, #0]
}
 80052b0:	bf00      	nop
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr
 80052ba:	bf00      	nop
 80052bc:	4000440c 	.word	0x4000440c

080052c0 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b086      	sub	sp, #24
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	60b9      	str	r1, [r7, #8]
 80052ca:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 80052cc:	4b2e      	ldr	r3, [pc, #184]	@ (8005388 <HIF_UART_Init+0xc8>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4a2d      	ldr	r2, [pc, #180]	@ (8005388 <HIF_UART_Init+0xc8>)
 80052d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052d6:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 80052d8:	4b2c      	ldr	r3, [pc, #176]	@ (800538c <HIF_UART_Init+0xcc>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a2b      	ldr	r2, [pc, #172]	@ (800538c <HIF_UART_Init+0xcc>)
 80052de:	f043 0301 	orr.w	r3, r3, #1
 80052e2:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 80052e4:	4b2a      	ldr	r3, [pc, #168]	@ (8005390 <HIF_UART_Init+0xd0>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80052f0:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 80052f8:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 80052fa:	4a25      	ldr	r2, [pc, #148]	@ (8005390 <HIF_UART_Init+0xd0>)
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8005300:	4b24      	ldr	r3, [pc, #144]	@ (8005394 <HIF_UART_Init+0xd4>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800530c:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8005314:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8005316:	4a1f      	ldr	r2, [pc, #124]	@ (8005394 <HIF_UART_Init+0xd4>)
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 800531c:	4b1e      	ldr	r3, [pc, #120]	@ (8005398 <HIF_UART_Init+0xd8>)
 800531e:	f24a 022c 	movw	r2, #41004	@ 0xa02c
 8005322:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8005324:	4b1d      	ldr	r3, [pc, #116]	@ (800539c <HIF_UART_Init+0xdc>)
 8005326:	2200      	movs	r2, #0
 8005328:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 800532a:	4b1d      	ldr	r3, [pc, #116]	@ (80053a0 <HIF_UART_Init+0xe0>)
 800532c:	2280      	movs	r2, #128	@ 0x80
 800532e:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	00db      	lsls	r3, r3, #3
 8005334:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8005336:	4a1b      	ldr	r2, [pc, #108]	@ (80053a4 <HIF_UART_Init+0xe4>)
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	fbb2 f3f3 	udiv	r3, r2, r3
 800533e:	3301      	adds	r3, #1
 8005340:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	085b      	lsrs	r3, r3, #1
 8005346:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800534e:	d302      	bcc.n	8005356 <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8005350:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8005354:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d004      	beq.n	8005366 <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	011b      	lsls	r3, r3, #4
 8005360:	4a11      	ldr	r2, [pc, #68]	@ (80053a8 <HIF_UART_Init+0xe8>)
 8005362:	b29b      	uxth	r3, r3
 8005364:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8005366:	4a11      	ldr	r2, [pc, #68]	@ (80053ac <HIF_UART_Init+0xec>)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 800536c:	4a10      	ldr	r2, [pc, #64]	@ (80053b0 <HIF_UART_Init+0xf0>)
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8005372:	2106      	movs	r1, #6
 8005374:	2026      	movs	r0, #38	@ 0x26
 8005376:	f7ff feab 	bl	80050d0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 800537a:	2026      	movs	r0, #38	@ 0x26
 800537c:	f7ff fe8a 	bl	8005094 <__NVIC_EnableIRQ>
}
 8005380:	bf00      	nop
 8005382:	3718      	adds	r7, #24
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}
 8005388:	40023840 	.word	0x40023840
 800538c:	40023830 	.word	0x40023830
 8005390:	40020020 	.word	0x40020020
 8005394:	40020000 	.word	0x40020000
 8005398:	4000440c 	.word	0x4000440c
 800539c:	40004410 	.word	0x40004410
 80053a0:	40004414 	.word	0x40004414
 80053a4:	055d4a80 	.word	0x055d4a80
 80053a8:	40004408 	.word	0x40004408
 80053ac:	20013134 	.word	0x20013134
 80053b0:	20013138 	.word	0x20013138

080053b4 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80053ba:	4b24      	ldr	r3, [pc, #144]	@ (800544c <_DoInit+0x98>)
 80053bc:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2203      	movs	r2, #3
 80053c2:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2203      	movs	r2, #3
 80053c8:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4a20      	ldr	r2, [pc, #128]	@ (8005450 <_DoInit+0x9c>)
 80053ce:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4a20      	ldr	r2, [pc, #128]	@ (8005454 <_DoInit+0xa0>)
 80053d4:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80053dc:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a17      	ldr	r2, [pc, #92]	@ (8005450 <_DoInit+0x9c>)
 80053f4:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4a17      	ldr	r2, [pc, #92]	@ (8005458 <_DoInit+0xa4>)
 80053fa:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2210      	movs	r2, #16
 8005400:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	3307      	adds	r3, #7
 8005418:	4a10      	ldr	r2, [pc, #64]	@ (800545c <_DoInit+0xa8>)
 800541a:	6810      	ldr	r0, [r2, #0]
 800541c:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800541e:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a0e      	ldr	r2, [pc, #56]	@ (8005460 <_DoInit+0xac>)
 8005426:	6810      	ldr	r0, [r2, #0]
 8005428:	6018      	str	r0, [r3, #0]
 800542a:	8891      	ldrh	r1, [r2, #4]
 800542c:	7992      	ldrb	r2, [r2, #6]
 800542e:	8099      	strh	r1, [r3, #4]
 8005430:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8005432:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2220      	movs	r2, #32
 800543a:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 800543c:	f3bf 8f5f 	dmb	sy
}
 8005440:	bf00      	nop
 8005442:	370c      	adds	r7, #12
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr
 800544c:	2001313c 	.word	0x2001313c
 8005450:	0801101c 	.word	0x0801101c
 8005454:	200131e4 	.word	0x200131e4
 8005458:	200135e4 	.word	0x200135e4
 800545c:	08011028 	.word	0x08011028
 8005460:	0801102c 	.word	0x0801102c

08005464 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8005464:	b580      	push	{r7, lr}
 8005466:	b08a      	sub	sp, #40	@ 0x28
 8005468:	af00      	add	r7, sp, #0
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	60b9      	str	r1, [r7, #8]
 800546e:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8005470:	2300      	movs	r3, #0
 8005472:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	691b      	ldr	r3, [r3, #16]
 800547e:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8005480:	69ba      	ldr	r2, [r7, #24]
 8005482:	69fb      	ldr	r3, [r7, #28]
 8005484:	429a      	cmp	r2, r3
 8005486:	d905      	bls.n	8005494 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8005488:	69ba      	ldr	r2, [r7, #24]
 800548a:	69fb      	ldr	r3, [r7, #28]
 800548c:	1ad3      	subs	r3, r2, r3
 800548e:	3b01      	subs	r3, #1
 8005490:	627b      	str	r3, [r7, #36]	@ 0x24
 8005492:	e007      	b.n	80054a4 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	689a      	ldr	r2, [r3, #8]
 8005498:	69b9      	ldr	r1, [r7, #24]
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	1acb      	subs	r3, r1, r3
 800549e:	4413      	add	r3, r2
 80054a0:	3b01      	subs	r3, #1
 80054a2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	689a      	ldr	r2, [r3, #8]
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054ae:	4293      	cmp	r3, r2
 80054b0:	bf28      	it	cs
 80054b2:	4613      	movcs	r3, r2
 80054b4:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 80054b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4293      	cmp	r3, r2
 80054bc:	bf28      	it	cs
 80054be:	4613      	movcs	r3, r2
 80054c0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	685a      	ldr	r2, [r3, #4]
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	4413      	add	r3, r2
 80054ca:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 80054cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054ce:	68b9      	ldr	r1, [r7, #8]
 80054d0:	6978      	ldr	r0, [r7, #20]
 80054d2:	f007 f8d8 	bl	800c686 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 80054d6:	6a3a      	ldr	r2, [r7, #32]
 80054d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054da:	4413      	add	r3, r2
 80054dc:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 80054de:	68ba      	ldr	r2, [r7, #8]
 80054e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e2:	4413      	add	r3, r2
 80054e4:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80054ee:	69fa      	ldr	r2, [r7, #28]
 80054f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f2:	4413      	add	r3, r2
 80054f4:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	69fa      	ldr	r2, [r7, #28]
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d101      	bne.n	8005504 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8005500:	2300      	movs	r3, #0
 8005502:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005504:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	69fa      	ldr	r2, [r7, #28]
 800550c:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d1b2      	bne.n	800547a <_WriteBlocking+0x16>
  return NumBytesWritten;
 8005514:	6a3b      	ldr	r3, [r7, #32]
}
 8005516:	4618      	mov	r0, r3
 8005518:	3728      	adds	r7, #40	@ 0x28
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}

0800551e <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 800551e:	b580      	push	{r7, lr}
 8005520:	b088      	sub	sp, #32
 8005522:	af00      	add	r7, sp, #0
 8005524:	60f8      	str	r0, [r7, #12]
 8005526:	60b9      	str	r1, [r7, #8]
 8005528:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	68db      	ldr	r3, [r3, #12]
 800552e:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	689a      	ldr	r2, [r3, #8]
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800553a:	69ba      	ldr	r2, [r7, #24]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	429a      	cmp	r2, r3
 8005540:	d911      	bls.n	8005566 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	685a      	ldr	r2, [r3, #4]
 8005546:	69fb      	ldr	r3, [r7, #28]
 8005548:	4413      	add	r3, r2
 800554a:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	68b9      	ldr	r1, [r7, #8]
 8005550:	6938      	ldr	r0, [r7, #16]
 8005552:	f007 f898 	bl	800c686 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005556:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 800555a:	69fa      	ldr	r2, [r7, #28]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	441a      	add	r2, r3
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8005564:	e01f      	b.n	80055a6 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8005566:	69bb      	ldr	r3, [r7, #24]
 8005568:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	685a      	ldr	r2, [r3, #4]
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	4413      	add	r3, r2
 8005572:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8005574:	697a      	ldr	r2, [r7, #20]
 8005576:	68b9      	ldr	r1, [r7, #8]
 8005578:	6938      	ldr	r0, [r7, #16]
 800557a:	f007 f884 	bl	800c686 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	69bb      	ldr	r3, [r7, #24]
 8005582:	1ad3      	subs	r3, r2, r3
 8005584:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 800558c:	68ba      	ldr	r2, [r7, #8]
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	4413      	add	r3, r2
 8005592:	697a      	ldr	r2, [r7, #20]
 8005594:	4619      	mov	r1, r3
 8005596:	6938      	ldr	r0, [r7, #16]
 8005598:	f007 f875 	bl	800c686 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800559c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	697a      	ldr	r2, [r7, #20]
 80055a4:	60da      	str	r2, [r3, #12]
}
 80055a6:	bf00      	nop
 80055a8:	3720      	adds	r7, #32
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}

080055ae <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80055ae:	b480      	push	{r7}
 80055b0:	b087      	sub	sp, #28
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	691b      	ldr	r3, [r3, #16]
 80055ba:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 80055c2:	693a      	ldr	r2, [r7, #16]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d808      	bhi.n	80055dc <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	689a      	ldr	r2, [r3, #8]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	1ad2      	subs	r2, r2, r3
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	4413      	add	r3, r2
 80055d6:	3b01      	subs	r3, #1
 80055d8:	617b      	str	r3, [r7, #20]
 80055da:	e004      	b.n	80055e6 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 80055dc:	693a      	ldr	r2, [r7, #16]
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	3b01      	subs	r3, #1
 80055e4:	617b      	str	r3, [r7, #20]
  }
  return r;
 80055e6:	697b      	ldr	r3, [r7, #20]
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	371c      	adds	r7, #28
 80055ec:	46bd      	mov	sp, r7
 80055ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f2:	4770      	bx	lr

080055f4 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b08c      	sub	sp, #48	@ 0x30
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8005600:	4b3e      	ldr	r3, [pc, #248]	@ (80056fc <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8005602:	623b      	str	r3, [r7, #32]
 8005604:	6a3b      	ldr	r3, [r7, #32]
 8005606:	781b      	ldrb	r3, [r3, #0]
 8005608:	b2db      	uxtb	r3, r3
 800560a:	2b00      	cmp	r3, #0
 800560c:	d101      	bne.n	8005612 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 800560e:	f7ff fed1 	bl	80053b4 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	1c5a      	adds	r2, r3, #1
 8005616:	4613      	mov	r3, r2
 8005618:	005b      	lsls	r3, r3, #1
 800561a:	4413      	add	r3, r2
 800561c:	00db      	lsls	r3, r3, #3
 800561e:	4a37      	ldr	r2, [pc, #220]	@ (80056fc <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8005620:	4413      	add	r3, r2
 8005622:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	691b      	ldr	r3, [r3, #16]
 800562c:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005634:	2300      	movs	r3, #0
 8005636:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005638:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800563a:	69bb      	ldr	r3, [r7, #24]
 800563c:	429a      	cmp	r2, r3
 800563e:	d92b      	bls.n	8005698 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005640:	69fb      	ldr	r3, [r7, #28]
 8005642:	689a      	ldr	r2, [r3, #8]
 8005644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005646:	1ad3      	subs	r3, r2, r3
 8005648:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800564a:	697a      	ldr	r2, [r7, #20]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4293      	cmp	r3, r2
 8005650:	bf28      	it	cs
 8005652:	4613      	movcs	r3, r2
 8005654:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005656:	69fb      	ldr	r3, [r7, #28]
 8005658:	685a      	ldr	r2, [r3, #4]
 800565a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800565c:	4413      	add	r3, r2
 800565e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005660:	697a      	ldr	r2, [r7, #20]
 8005662:	6939      	ldr	r1, [r7, #16]
 8005664:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005666:	f007 f80e 	bl	800c686 <memcpy>
    NumBytesRead += NumBytesRem;
 800566a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	4413      	add	r3, r2
 8005670:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8005672:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	4413      	add	r3, r2
 8005678:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005682:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	4413      	add	r3, r2
 8005688:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800568a:	69fb      	ldr	r3, [r7, #28]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005690:	429a      	cmp	r2, r3
 8005692:	d101      	bne.n	8005698 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8005694:	2300      	movs	r3, #0
 8005696:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8005698:	69ba      	ldr	r2, [r7, #24]
 800569a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80056a0:	697a      	ldr	r2, [r7, #20]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4293      	cmp	r3, r2
 80056a6:	bf28      	it	cs
 80056a8:	4613      	movcs	r3, r2
 80056aa:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d019      	beq.n	80056e6 <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80056b2:	69fb      	ldr	r3, [r7, #28]
 80056b4:	685a      	ldr	r2, [r3, #4]
 80056b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b8:	4413      	add	r3, r2
 80056ba:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80056bc:	697a      	ldr	r2, [r7, #20]
 80056be:	6939      	ldr	r1, [r7, #16]
 80056c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80056c2:	f006 ffe0 	bl	800c686 <memcpy>
    NumBytesRead += NumBytesRem;
 80056c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	4413      	add	r3, r2
 80056cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80056ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	4413      	add	r3, r2
 80056d4:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	697b      	ldr	r3, [r7, #20]
 80056da:	1ad3      	subs	r3, r2, r3
 80056dc:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80056de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	4413      	add	r3, r2
 80056e4:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 80056e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d002      	beq.n	80056f2 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056f0:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80056f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3730      	adds	r7, #48	@ 0x30
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}
 80056fc:	2001313c 	.word	0x2001313c

08005700 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8005700:	b580      	push	{r7, lr}
 8005702:	b08c      	sub	sp, #48	@ 0x30
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800570c:	4b3e      	ldr	r3, [pc, #248]	@ (8005808 <SEGGER_RTT_ReadNoLock+0x108>)
 800570e:	623b      	str	r3, [r7, #32]
 8005710:	6a3b      	ldr	r3, [r7, #32]
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	b2db      	uxtb	r3, r3
 8005716:	2b00      	cmp	r3, #0
 8005718:	d101      	bne.n	800571e <SEGGER_RTT_ReadNoLock+0x1e>
 800571a:	f7ff fe4b 	bl	80053b4 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	4613      	mov	r3, r2
 8005722:	005b      	lsls	r3, r3, #1
 8005724:	4413      	add	r3, r2
 8005726:	00db      	lsls	r3, r3, #3
 8005728:	3360      	adds	r3, #96	@ 0x60
 800572a:	4a37      	ldr	r2, [pc, #220]	@ (8005808 <SEGGER_RTT_ReadNoLock+0x108>)
 800572c:	4413      	add	r3, r2
 800572e:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8005734:	69fb      	ldr	r3, [r7, #28]
 8005736:	691b      	ldr	r3, [r3, #16]
 8005738:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800573a:	69fb      	ldr	r3, [r7, #28]
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005740:	2300      	movs	r3, #0
 8005742:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005744:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	429a      	cmp	r2, r3
 800574a:	d92b      	bls.n	80057a4 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	689a      	ldr	r2, [r3, #8]
 8005750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005752:	1ad3      	subs	r3, r2, r3
 8005754:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005756:	697a      	ldr	r2, [r7, #20]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	4293      	cmp	r3, r2
 800575c:	bf28      	it	cs
 800575e:	4613      	movcs	r3, r2
 8005760:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005762:	69fb      	ldr	r3, [r7, #28]
 8005764:	685a      	ldr	r2, [r3, #4]
 8005766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005768:	4413      	add	r3, r2
 800576a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800576c:	697a      	ldr	r2, [r7, #20]
 800576e:	6939      	ldr	r1, [r7, #16]
 8005770:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005772:	f006 ff88 	bl	800c686 <memcpy>
    NumBytesRead += NumBytesRem;
 8005776:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	4413      	add	r3, r2
 800577c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800577e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	4413      	add	r3, r2
 8005784:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	1ad3      	subs	r3, r2, r3
 800578c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800578e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005790:	697b      	ldr	r3, [r7, #20]
 8005792:	4413      	add	r3, r2
 8005794:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800579c:	429a      	cmp	r2, r3
 800579e:	d101      	bne.n	80057a4 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 80057a0:	2300      	movs	r3, #0
 80057a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80057a4:	69ba      	ldr	r2, [r7, #24]
 80057a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80057ac:	697a      	ldr	r2, [r7, #20]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4293      	cmp	r3, r2
 80057b2:	bf28      	it	cs
 80057b4:	4613      	movcs	r3, r2
 80057b6:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d019      	beq.n	80057f2 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80057be:	69fb      	ldr	r3, [r7, #28]
 80057c0:	685a      	ldr	r2, [r3, #4]
 80057c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c4:	4413      	add	r3, r2
 80057c6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80057c8:	697a      	ldr	r2, [r7, #20]
 80057ca:	6939      	ldr	r1, [r7, #16]
 80057cc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80057ce:	f006 ff5a 	bl	800c686 <memcpy>
    NumBytesRead += NumBytesRem;
 80057d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	4413      	add	r3, r2
 80057d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 80057da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	4413      	add	r3, r2
 80057e0:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80057ea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	4413      	add	r3, r2
 80057f0:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 80057f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d002      	beq.n	80057fe <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057fc:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 80057fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005800:	4618      	mov	r0, r3
 8005802:	3730      	adds	r7, #48	@ 0x30
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}
 8005808:	2001313c 	.word	0x2001313c

0800580c <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800580c:	b580      	push	{r7, lr}
 800580e:	b088      	sub	sp, #32
 8005810:	af00      	add	r7, sp, #0
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	60b9      	str	r1, [r7, #8]
 8005816:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8005818:	68bb      	ldr	r3, [r7, #8]
 800581a:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800581c:	68fa      	ldr	r2, [r7, #12]
 800581e:	4613      	mov	r3, r2
 8005820:	005b      	lsls	r3, r3, #1
 8005822:	4413      	add	r3, r2
 8005824:	00db      	lsls	r3, r3, #3
 8005826:	3360      	adds	r3, #96	@ 0x60
 8005828:	4a1f      	ldr	r2, [pc, #124]	@ (80058a8 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 800582a:	4413      	add	r3, r2
 800582c:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	2b02      	cmp	r3, #2
 8005834:	d029      	beq.n	800588a <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 8005836:	2b02      	cmp	r3, #2
 8005838:	d82e      	bhi.n	8005898 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 800583a:	2b00      	cmp	r3, #0
 800583c:	d002      	beq.n	8005844 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 800583e:	2b01      	cmp	r3, #1
 8005840:	d013      	beq.n	800586a <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8005842:	e029      	b.n	8005898 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005844:	6978      	ldr	r0, [r7, #20]
 8005846:	f7ff feb2 	bl	80055ae <_GetAvailWriteSpace>
 800584a:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 800584c:	693a      	ldr	r2, [r7, #16]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	429a      	cmp	r2, r3
 8005852:	d202      	bcs.n	800585a <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8005854:	2300      	movs	r3, #0
 8005856:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8005858:	e021      	b.n	800589e <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	69b9      	ldr	r1, [r7, #24]
 8005862:	6978      	ldr	r0, [r7, #20]
 8005864:	f7ff fe5b 	bl	800551e <_WriteNoCheck>
    break;
 8005868:	e019      	b.n	800589e <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800586a:	6978      	ldr	r0, [r7, #20]
 800586c:	f7ff fe9f 	bl	80055ae <_GetAvailWriteSpace>
 8005870:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	693b      	ldr	r3, [r7, #16]
 8005876:	4293      	cmp	r3, r2
 8005878:	bf28      	it	cs
 800587a:	4613      	movcs	r3, r2
 800587c:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800587e:	69fa      	ldr	r2, [r7, #28]
 8005880:	69b9      	ldr	r1, [r7, #24]
 8005882:	6978      	ldr	r0, [r7, #20]
 8005884:	f7ff fe4b 	bl	800551e <_WriteNoCheck>
    break;
 8005888:	e009      	b.n	800589e <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	69b9      	ldr	r1, [r7, #24]
 800588e:	6978      	ldr	r0, [r7, #20]
 8005890:	f7ff fde8 	bl	8005464 <_WriteBlocking>
 8005894:	61f8      	str	r0, [r7, #28]
    break;
 8005896:	e002      	b.n	800589e <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8005898:	2300      	movs	r3, #0
 800589a:	61fb      	str	r3, [r7, #28]
    break;
 800589c:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800589e:	69fb      	ldr	r3, [r7, #28]
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3720      	adds	r7, #32
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	2001313c 	.word	0x2001313c

080058ac <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b088      	sub	sp, #32
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	1c5a      	adds	r2, r3, #1
 80058c0:	4613      	mov	r3, r2
 80058c2:	005b      	lsls	r3, r3, #1
 80058c4:	4413      	add	r3, r2
 80058c6:	00db      	lsls	r3, r3, #3
 80058c8:	4a1f      	ldr	r2, [pc, #124]	@ (8005948 <SEGGER_RTT_WriteNoLock+0x9c>)
 80058ca:	4413      	add	r3, r2
 80058cc:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	695b      	ldr	r3, [r3, #20]
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d029      	beq.n	800592a <SEGGER_RTT_WriteNoLock+0x7e>
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	d82e      	bhi.n	8005938 <SEGGER_RTT_WriteNoLock+0x8c>
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d002      	beq.n	80058e4 <SEGGER_RTT_WriteNoLock+0x38>
 80058de:	2b01      	cmp	r3, #1
 80058e0:	d013      	beq.n	800590a <SEGGER_RTT_WriteNoLock+0x5e>
 80058e2:	e029      	b.n	8005938 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80058e4:	6978      	ldr	r0, [r7, #20]
 80058e6:	f7ff fe62 	bl	80055ae <_GetAvailWriteSpace>
 80058ea:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80058ec:	693a      	ldr	r2, [r7, #16]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d202      	bcs.n	80058fa <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80058f4:	2300      	movs	r3, #0
 80058f6:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80058f8:	e021      	b.n	800593e <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	69b9      	ldr	r1, [r7, #24]
 8005902:	6978      	ldr	r0, [r7, #20]
 8005904:	f7ff fe0b 	bl	800551e <_WriteNoCheck>
    break;
 8005908:	e019      	b.n	800593e <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 800590a:	6978      	ldr	r0, [r7, #20]
 800590c:	f7ff fe4f 	bl	80055ae <_GetAvailWriteSpace>
 8005910:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8005912:	687a      	ldr	r2, [r7, #4]
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	4293      	cmp	r3, r2
 8005918:	bf28      	it	cs
 800591a:	4613      	movcs	r3, r2
 800591c:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800591e:	69fa      	ldr	r2, [r7, #28]
 8005920:	69b9      	ldr	r1, [r7, #24]
 8005922:	6978      	ldr	r0, [r7, #20]
 8005924:	f7ff fdfb 	bl	800551e <_WriteNoCheck>
    break;
 8005928:	e009      	b.n	800593e <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 800592a:	687a      	ldr	r2, [r7, #4]
 800592c:	69b9      	ldr	r1, [r7, #24]
 800592e:	6978      	ldr	r0, [r7, #20]
 8005930:	f7ff fd98 	bl	8005464 <_WriteBlocking>
 8005934:	61f8      	str	r0, [r7, #28]
    break;
 8005936:	e002      	b.n	800593e <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8005938:	2300      	movs	r3, #0
 800593a:	61fb      	str	r3, [r7, #28]
    break;
 800593c:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800593e:	69fb      	ldr	r3, [r7, #28]
}
 8005940:	4618      	mov	r0, r3
 8005942:	3720      	adds	r7, #32
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}
 8005948:	2001313c 	.word	0x2001313c

0800594c <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 800594c:	b580      	push	{r7, lr}
 800594e:	b088      	sub	sp, #32
 8005950:	af00      	add	r7, sp, #0
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8005958:	4b0e      	ldr	r3, [pc, #56]	@ (8005994 <SEGGER_RTT_WriteDownBuffer+0x48>)
 800595a:	61fb      	str	r3, [r7, #28]
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	b2db      	uxtb	r3, r3
 8005962:	2b00      	cmp	r3, #0
 8005964:	d101      	bne.n	800596a <SEGGER_RTT_WriteDownBuffer+0x1e>
 8005966:	f7ff fd25 	bl	80053b4 <_DoInit>
  SEGGER_RTT_LOCK();
 800596a:	f3ef 8311 	mrs	r3, BASEPRI
 800596e:	f04f 0120 	mov.w	r1, #32
 8005972:	f381 8811 	msr	BASEPRI, r1
 8005976:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8005978:	687a      	ldr	r2, [r7, #4]
 800597a:	68b9      	ldr	r1, [r7, #8]
 800597c:	68f8      	ldr	r0, [r7, #12]
 800597e:	f7ff ff45 	bl	800580c <SEGGER_RTT_WriteDownBufferNoLock>
 8005982:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800598a:	697b      	ldr	r3, [r7, #20]
}
 800598c:	4618      	mov	r0, r3
 800598e:	3720      	adds	r7, #32
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}
 8005994:	2001313c 	.word	0x2001313c

08005998 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005998:	b580      	push	{r7, lr}
 800599a:	b088      	sub	sp, #32
 800599c:	af00      	add	r7, sp, #0
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	60b9      	str	r1, [r7, #8]
 80059a2:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 80059a4:	4b0e      	ldr	r3, [pc, #56]	@ (80059e0 <SEGGER_RTT_Write+0x48>)
 80059a6:	61fb      	str	r3, [r7, #28]
 80059a8:	69fb      	ldr	r3, [r7, #28]
 80059aa:	781b      	ldrb	r3, [r3, #0]
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d101      	bne.n	80059b6 <SEGGER_RTT_Write+0x1e>
 80059b2:	f7ff fcff 	bl	80053b4 <_DoInit>
  SEGGER_RTT_LOCK();
 80059b6:	f3ef 8311 	mrs	r3, BASEPRI
 80059ba:	f04f 0120 	mov.w	r1, #32
 80059be:	f381 8811 	msr	BASEPRI, r1
 80059c2:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	68b9      	ldr	r1, [r7, #8]
 80059c8:	68f8      	ldr	r0, [r7, #12]
 80059ca:	f7ff ff6f 	bl	80058ac <SEGGER_RTT_WriteNoLock>
 80059ce:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80059d0:	69bb      	ldr	r3, [r7, #24]
 80059d2:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80059d6:	697b      	ldr	r3, [r7, #20]
}
 80059d8:	4618      	mov	r0, r3
 80059da:	3720      	adds	r7, #32
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	2001313c 	.word	0x2001313c

080059e4 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b088      	sub	sp, #32
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	60f8      	str	r0, [r7, #12]
 80059ec:	60b9      	str	r1, [r7, #8]
 80059ee:	607a      	str	r2, [r7, #4]
 80059f0:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80059f2:	4b3d      	ldr	r3, [pc, #244]	@ (8005ae8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80059f4:	61bb      	str	r3, [r7, #24]
 80059f6:	69bb      	ldr	r3, [r7, #24]
 80059f8:	781b      	ldrb	r3, [r3, #0]
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d101      	bne.n	8005a04 <SEGGER_RTT_AllocUpBuffer+0x20>
 8005a00:	f7ff fcd8 	bl	80053b4 <_DoInit>
  SEGGER_RTT_LOCK();
 8005a04:	f3ef 8311 	mrs	r3, BASEPRI
 8005a08:	f04f 0120 	mov.w	r1, #32
 8005a0c:	f381 8811 	msr	BASEPRI, r1
 8005a10:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005a12:	4b35      	ldr	r3, [pc, #212]	@ (8005ae8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005a14:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8005a16:	2300      	movs	r3, #0
 8005a18:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8005a1a:	6939      	ldr	r1, [r7, #16]
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	1c5a      	adds	r2, r3, #1
 8005a20:	4613      	mov	r3, r2
 8005a22:	005b      	lsls	r3, r3, #1
 8005a24:	4413      	add	r3, r2
 8005a26:	00db      	lsls	r3, r3, #3
 8005a28:	440b      	add	r3, r1
 8005a2a:	3304      	adds	r3, #4
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d008      	beq.n	8005a44 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8005a32:	69fb      	ldr	r3, [r7, #28]
 8005a34:	3301      	adds	r3, #1
 8005a36:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8005a38:	693b      	ldr	r3, [r7, #16]
 8005a3a:	691b      	ldr	r3, [r3, #16]
 8005a3c:	69fa      	ldr	r2, [r7, #28]
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	dbeb      	blt.n	8005a1a <SEGGER_RTT_AllocUpBuffer+0x36>
 8005a42:	e000      	b.n	8005a46 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8005a44:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	691b      	ldr	r3, [r3, #16]
 8005a4a:	69fa      	ldr	r2, [r7, #28]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	da3f      	bge.n	8005ad0 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8005a50:	6939      	ldr	r1, [r7, #16]
 8005a52:	69fb      	ldr	r3, [r7, #28]
 8005a54:	1c5a      	adds	r2, r3, #1
 8005a56:	4613      	mov	r3, r2
 8005a58:	005b      	lsls	r3, r3, #1
 8005a5a:	4413      	add	r3, r2
 8005a5c:	00db      	lsls	r3, r3, #3
 8005a5e:	440b      	add	r3, r1
 8005a60:	68fa      	ldr	r2, [r7, #12]
 8005a62:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005a64:	6939      	ldr	r1, [r7, #16]
 8005a66:	69fb      	ldr	r3, [r7, #28]
 8005a68:	1c5a      	adds	r2, r3, #1
 8005a6a:	4613      	mov	r3, r2
 8005a6c:	005b      	lsls	r3, r3, #1
 8005a6e:	4413      	add	r3, r2
 8005a70:	00db      	lsls	r3, r3, #3
 8005a72:	440b      	add	r3, r1
 8005a74:	3304      	adds	r3, #4
 8005a76:	68ba      	ldr	r2, [r7, #8]
 8005a78:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8005a7a:	6939      	ldr	r1, [r7, #16]
 8005a7c:	69fa      	ldr	r2, [r7, #28]
 8005a7e:	4613      	mov	r3, r2
 8005a80:	005b      	lsls	r3, r3, #1
 8005a82:	4413      	add	r3, r2
 8005a84:	00db      	lsls	r3, r3, #3
 8005a86:	440b      	add	r3, r1
 8005a88:	3320      	adds	r3, #32
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8005a8e:	6939      	ldr	r1, [r7, #16]
 8005a90:	69fa      	ldr	r2, [r7, #28]
 8005a92:	4613      	mov	r3, r2
 8005a94:	005b      	lsls	r3, r3, #1
 8005a96:	4413      	add	r3, r2
 8005a98:	00db      	lsls	r3, r3, #3
 8005a9a:	440b      	add	r3, r1
 8005a9c:	3328      	adds	r3, #40	@ 0x28
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8005aa2:	6939      	ldr	r1, [r7, #16]
 8005aa4:	69fa      	ldr	r2, [r7, #28]
 8005aa6:	4613      	mov	r3, r2
 8005aa8:	005b      	lsls	r3, r3, #1
 8005aaa:	4413      	add	r3, r2
 8005aac:	00db      	lsls	r3, r3, #3
 8005aae:	440b      	add	r3, r1
 8005ab0:	3324      	adds	r3, #36	@ 0x24
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8005ab6:	6939      	ldr	r1, [r7, #16]
 8005ab8:	69fa      	ldr	r2, [r7, #28]
 8005aba:	4613      	mov	r3, r2
 8005abc:	005b      	lsls	r3, r3, #1
 8005abe:	4413      	add	r3, r2
 8005ac0:	00db      	lsls	r3, r3, #3
 8005ac2:	440b      	add	r3, r1
 8005ac4:	332c      	adds	r3, #44	@ 0x2c
 8005ac6:	683a      	ldr	r2, [r7, #0]
 8005ac8:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005aca:	f3bf 8f5f 	dmb	sy
 8005ace:	e002      	b.n	8005ad6 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8005ad0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ad4:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005adc:	69fb      	ldr	r3, [r7, #28]
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3720      	adds	r7, #32
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}
 8005ae6:	bf00      	nop
 8005ae8:	2001313c 	.word	0x2001313c

08005aec <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b088      	sub	sp, #32
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]
 8005af8:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8005afa:	4b33      	ldr	r3, [pc, #204]	@ (8005bc8 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8005afc:	61bb      	str	r3, [r7, #24]
 8005afe:	69bb      	ldr	r3, [r7, #24]
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d101      	bne.n	8005b0c <SEGGER_RTT_ConfigDownBuffer+0x20>
 8005b08:	f7ff fc54 	bl	80053b4 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005b0c:	4b2e      	ldr	r3, [pc, #184]	@ (8005bc8 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8005b0e:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	695b      	ldr	r3, [r3, #20]
 8005b14:	461a      	mov	r2, r3
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d24d      	bcs.n	8005bb8 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8005b1c:	f3ef 8311 	mrs	r3, BASEPRI
 8005b20:	f04f 0120 	mov.w	r1, #32
 8005b24:	f381 8811 	msr	BASEPRI, r1
 8005b28:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d031      	beq.n	8005b94 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8005b30:	6979      	ldr	r1, [r7, #20]
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	4613      	mov	r3, r2
 8005b36:	005b      	lsls	r3, r3, #1
 8005b38:	4413      	add	r3, r2
 8005b3a:	00db      	lsls	r3, r3, #3
 8005b3c:	440b      	add	r3, r1
 8005b3e:	3360      	adds	r3, #96	@ 0x60
 8005b40:	68ba      	ldr	r2, [r7, #8]
 8005b42:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8005b44:	6979      	ldr	r1, [r7, #20]
 8005b46:	68fa      	ldr	r2, [r7, #12]
 8005b48:	4613      	mov	r3, r2
 8005b4a:	005b      	lsls	r3, r3, #1
 8005b4c:	4413      	add	r3, r2
 8005b4e:	00db      	lsls	r3, r3, #3
 8005b50:	440b      	add	r3, r1
 8005b52:	3364      	adds	r3, #100	@ 0x64
 8005b54:	687a      	ldr	r2, [r7, #4]
 8005b56:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8005b58:	6979      	ldr	r1, [r7, #20]
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	005b      	lsls	r3, r3, #1
 8005b60:	4413      	add	r3, r2
 8005b62:	00db      	lsls	r3, r3, #3
 8005b64:	440b      	add	r3, r1
 8005b66:	3368      	adds	r3, #104	@ 0x68
 8005b68:	683a      	ldr	r2, [r7, #0]
 8005b6a:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8005b6c:	6979      	ldr	r1, [r7, #20]
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	4613      	mov	r3, r2
 8005b72:	005b      	lsls	r3, r3, #1
 8005b74:	4413      	add	r3, r2
 8005b76:	00db      	lsls	r3, r3, #3
 8005b78:	440b      	add	r3, r1
 8005b7a:	3370      	adds	r3, #112	@ 0x70
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 8005b80:	6979      	ldr	r1, [r7, #20]
 8005b82:	68fa      	ldr	r2, [r7, #12]
 8005b84:	4613      	mov	r3, r2
 8005b86:	005b      	lsls	r3, r3, #1
 8005b88:	4413      	add	r3, r2
 8005b8a:	00db      	lsls	r3, r3, #3
 8005b8c:	440b      	add	r3, r1
 8005b8e:	336c      	adds	r3, #108	@ 0x6c
 8005b90:	2200      	movs	r2, #0
 8005b92:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 8005b94:	6979      	ldr	r1, [r7, #20]
 8005b96:	68fa      	ldr	r2, [r7, #12]
 8005b98:	4613      	mov	r3, r2
 8005b9a:	005b      	lsls	r3, r3, #1
 8005b9c:	4413      	add	r3, r2
 8005b9e:	00db      	lsls	r3, r3, #3
 8005ba0:	440b      	add	r3, r1
 8005ba2:	3374      	adds	r3, #116	@ 0x74
 8005ba4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ba6:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005ba8:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	61fb      	str	r3, [r7, #28]
 8005bb6:	e002      	b.n	8005bbe <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8005bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8005bbc:	61fb      	str	r3, [r7, #28]
  }
  return r;
 8005bbe:	69fb      	ldr	r3, [r7, #28]
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3720      	adds	r7, #32
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	2001313c 	.word	0x2001313c

08005bcc <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8005bcc:	b480      	push	{r7}
 8005bce:	b087      	sub	sp, #28
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005bdc:	e002      	b.n	8005be4 <_EncodeStr+0x18>
    Len++;
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	3301      	adds	r3, #1
 8005be2:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005be4:	68ba      	ldr	r2, [r7, #8]
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	4413      	add	r3, r2
 8005bea:	781b      	ldrb	r3, [r3, #0]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d1f6      	bne.n	8005bde <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	d901      	bls.n	8005bfc <_EncodeStr+0x30>
    Len = Limit;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	2bfe      	cmp	r3, #254	@ 0xfe
 8005c00:	d806      	bhi.n	8005c10 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	1c5a      	adds	r2, r3, #1
 8005c06:	60fa      	str	r2, [r7, #12]
 8005c08:	693a      	ldr	r2, [r7, #16]
 8005c0a:	b2d2      	uxtb	r2, r2
 8005c0c:	701a      	strb	r2, [r3, #0]
 8005c0e:	e011      	b.n	8005c34 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	1c5a      	adds	r2, r3, #1
 8005c14:	60fa      	str	r2, [r7, #12]
 8005c16:	22ff      	movs	r2, #255	@ 0xff
 8005c18:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	1c5a      	adds	r2, r3, #1
 8005c1e:	60fa      	str	r2, [r7, #12]
 8005c20:	693a      	ldr	r2, [r7, #16]
 8005c22:	b2d2      	uxtb	r2, r2
 8005c24:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	0a19      	lsrs	r1, r3, #8
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	1c5a      	adds	r2, r3, #1
 8005c2e:	60fa      	str	r2, [r7, #12]
 8005c30:	b2ca      	uxtb	r2, r1
 8005c32:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8005c34:	2300      	movs	r3, #0
 8005c36:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005c38:	e00a      	b.n	8005c50 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8005c3a:	68ba      	ldr	r2, [r7, #8]
 8005c3c:	1c53      	adds	r3, r2, #1
 8005c3e:	60bb      	str	r3, [r7, #8]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	1c59      	adds	r1, r3, #1
 8005c44:	60f9      	str	r1, [r7, #12]
 8005c46:	7812      	ldrb	r2, [r2, #0]
 8005c48:	701a      	strb	r2, [r3, #0]
    n++;
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	3301      	adds	r3, #1
 8005c4e:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005c50:	697a      	ldr	r2, [r7, #20]
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d3f0      	bcc.n	8005c3a <_EncodeStr+0x6e>
  }
  return pPayload;
 8005c58:	68fb      	ldr	r3, [r7, #12]
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	371c      	adds	r7, #28
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c64:	4770      	bx	lr

08005c66 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005c66:	b480      	push	{r7}
 8005c68:	b083      	sub	sp, #12
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	3304      	adds	r3, #4
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	370c      	adds	r7, #12
 8005c76:	46bd      	mov	sp, r7
 8005c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7c:	4770      	bx	lr
	...

08005c80 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b082      	sub	sp, #8
 8005c84:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005c86:	4b35      	ldr	r3, [pc, #212]	@ (8005d5c <_HandleIncomingPacket+0xdc>)
 8005c88:	7e1b      	ldrb	r3, [r3, #24]
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	1cfb      	adds	r3, r7, #3
 8005c8e:	2201      	movs	r2, #1
 8005c90:	4619      	mov	r1, r3
 8005c92:	f7ff fd35 	bl	8005700 <SEGGER_RTT_ReadNoLock>
 8005c96:	4603      	mov	r3, r0
 8005c98:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	dd59      	ble.n	8005d54 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 8005ca0:	78fb      	ldrb	r3, [r7, #3]
 8005ca2:	2b80      	cmp	r3, #128	@ 0x80
 8005ca4:	d032      	beq.n	8005d0c <_HandleIncomingPacket+0x8c>
 8005ca6:	2b80      	cmp	r3, #128	@ 0x80
 8005ca8:	dc42      	bgt.n	8005d30 <_HandleIncomingPacket+0xb0>
 8005caa:	2b07      	cmp	r3, #7
 8005cac:	dc16      	bgt.n	8005cdc <_HandleIncomingPacket+0x5c>
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	dd3e      	ble.n	8005d30 <_HandleIncomingPacket+0xb0>
 8005cb2:	3b01      	subs	r3, #1
 8005cb4:	2b06      	cmp	r3, #6
 8005cb6:	d83b      	bhi.n	8005d30 <_HandleIncomingPacket+0xb0>
 8005cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8005cc0 <_HandleIncomingPacket+0x40>)
 8005cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cbe:	bf00      	nop
 8005cc0:	08005ce3 	.word	0x08005ce3
 8005cc4:	08005ce9 	.word	0x08005ce9
 8005cc8:	08005cef 	.word	0x08005cef
 8005ccc:	08005cf5 	.word	0x08005cf5
 8005cd0:	08005cfb 	.word	0x08005cfb
 8005cd4:	08005d01 	.word	0x08005d01
 8005cd8:	08005d07 	.word	0x08005d07
 8005cdc:	2b7f      	cmp	r3, #127	@ 0x7f
 8005cde:	d034      	beq.n	8005d4a <_HandleIncomingPacket+0xca>
 8005ce0:	e026      	b.n	8005d30 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8005ce2:	f000 fba9 	bl	8006438 <SEGGER_SYSVIEW_Start>
      break;
 8005ce6:	e035      	b.n	8005d54 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005ce8:	f000 fc62 	bl	80065b0 <SEGGER_SYSVIEW_Stop>
      break;
 8005cec:	e032      	b.n	8005d54 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8005cee:	f000 fe3b 	bl	8006968 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8005cf2:	e02f      	b.n	8005d54 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8005cf4:	f000 fe00 	bl	80068f8 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8005cf8:	e02c      	b.n	8005d54 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8005cfa:	f000 fc7f 	bl	80065fc <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8005cfe:	e029      	b.n	8005d54 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8005d00:	f001 f8ce 	bl	8006ea0 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005d04:	e026      	b.n	8005d54 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005d06:	f001 f8ad 	bl	8006e64 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8005d0a:	e023      	b.n	8005d54 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005d0c:	4b13      	ldr	r3, [pc, #76]	@ (8005d5c <_HandleIncomingPacket+0xdc>)
 8005d0e:	7e1b      	ldrb	r3, [r3, #24]
 8005d10:	4618      	mov	r0, r3
 8005d12:	1cfb      	adds	r3, r7, #3
 8005d14:	2201      	movs	r2, #1
 8005d16:	4619      	mov	r1, r3
 8005d18:	f7ff fcf2 	bl	8005700 <SEGGER_RTT_ReadNoLock>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	dd13      	ble.n	8005d4e <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005d26:	78fb      	ldrb	r3, [r7, #3]
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f001 f81b 	bl	8006d64 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8005d2e:	e00e      	b.n	8005d4e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8005d30:	78fb      	ldrb	r3, [r7, #3]
 8005d32:	b25b      	sxtb	r3, r3
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	da0c      	bge.n	8005d52 <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005d38:	4b08      	ldr	r3, [pc, #32]	@ (8005d5c <_HandleIncomingPacket+0xdc>)
 8005d3a:	7e1b      	ldrb	r3, [r3, #24]
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	1cfb      	adds	r3, r7, #3
 8005d40:	2201      	movs	r2, #1
 8005d42:	4619      	mov	r1, r3
 8005d44:	f7ff fcdc 	bl	8005700 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005d48:	e003      	b.n	8005d52 <_HandleIncomingPacket+0xd2>
      break;
 8005d4a:	bf00      	nop
 8005d4c:	e002      	b.n	8005d54 <_HandleIncomingPacket+0xd4>
      break;
 8005d4e:	bf00      	nop
 8005d50:	e000      	b.n	8005d54 <_HandleIncomingPacket+0xd4>
      break;
 8005d52:	bf00      	nop
    }
  }
}
 8005d54:	bf00      	nop
 8005d56:	3708      	adds	r7, #8
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}
 8005d5c:	200145fc 	.word	0x200145fc

08005d60 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b08c      	sub	sp, #48	@ 0x30
 8005d64:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8005d66:	2301      	movs	r3, #1
 8005d68:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8005d6a:	1d3b      	adds	r3, r7, #4
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005d70:	69fb      	ldr	r3, [r7, #28]
 8005d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005d74:	4b32      	ldr	r3, [pc, #200]	@ (8005e40 <_TrySendOverflowPacket+0xe0>)
 8005d76:	695b      	ldr	r3, [r3, #20]
 8005d78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d7a:	e00b      	b.n	8005d94 <_TrySendOverflowPacket+0x34>
 8005d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d7e:	b2da      	uxtb	r2, r3
 8005d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d82:	1c59      	adds	r1, r3, #1
 8005d84:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8005d86:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005d8a:	b2d2      	uxtb	r2, r2
 8005d8c:	701a      	strb	r2, [r3, #0]
 8005d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d90:	09db      	lsrs	r3, r3, #7
 8005d92:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d96:	2b7f      	cmp	r3, #127	@ 0x7f
 8005d98:	d8f0      	bhi.n	8005d7c <_TrySendOverflowPacket+0x1c>
 8005d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d9c:	1c5a      	adds	r2, r3, #1
 8005d9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005da0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005da2:	b2d2      	uxtb	r2, r2
 8005da4:	701a      	strb	r2, [r3, #0]
 8005da6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da8:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005daa:	4b26      	ldr	r3, [pc, #152]	@ (8005e44 <_TrySendOverflowPacket+0xe4>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005db0:	4b23      	ldr	r3, [pc, #140]	@ (8005e40 <_TrySendOverflowPacket+0xe0>)
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	69ba      	ldr	r2, [r7, #24]
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8005dba:	69fb      	ldr	r3, [r7, #28]
 8005dbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	623b      	str	r3, [r7, #32]
 8005dc2:	e00b      	b.n	8005ddc <_TrySendOverflowPacket+0x7c>
 8005dc4:	6a3b      	ldr	r3, [r7, #32]
 8005dc6:	b2da      	uxtb	r2, r3
 8005dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dca:	1c59      	adds	r1, r3, #1
 8005dcc:	6279      	str	r1, [r7, #36]	@ 0x24
 8005dce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005dd2:	b2d2      	uxtb	r2, r2
 8005dd4:	701a      	strb	r2, [r3, #0]
 8005dd6:	6a3b      	ldr	r3, [r7, #32]
 8005dd8:	09db      	lsrs	r3, r3, #7
 8005dda:	623b      	str	r3, [r7, #32]
 8005ddc:	6a3b      	ldr	r3, [r7, #32]
 8005dde:	2b7f      	cmp	r3, #127	@ 0x7f
 8005de0:	d8f0      	bhi.n	8005dc4 <_TrySendOverflowPacket+0x64>
 8005de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de4:	1c5a      	adds	r2, r3, #1
 8005de6:	627a      	str	r2, [r7, #36]	@ 0x24
 8005de8:	6a3a      	ldr	r2, [r7, #32]
 8005dea:	b2d2      	uxtb	r2, r2
 8005dec:	701a      	strb	r2, [r3, #0]
 8005dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df0:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8005df2:	4b13      	ldr	r3, [pc, #76]	@ (8005e40 <_TrySendOverflowPacket+0xe0>)
 8005df4:	785b      	ldrb	r3, [r3, #1]
 8005df6:	4618      	mov	r0, r3
 8005df8:	1d3b      	adds	r3, r7, #4
 8005dfa:	69fa      	ldr	r2, [r7, #28]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	461a      	mov	r2, r3
 8005e00:	1d3b      	adds	r3, r7, #4
 8005e02:	4619      	mov	r1, r3
 8005e04:	f7fa fa04 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8005e0c:	f7ff fa48 	bl	80052a0 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d009      	beq.n	8005e2a <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005e16:	4a0a      	ldr	r2, [pc, #40]	@ (8005e40 <_TrySendOverflowPacket+0xe0>)
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8005e1c:	4b08      	ldr	r3, [pc, #32]	@ (8005e40 <_TrySendOverflowPacket+0xe0>)
 8005e1e:	781b      	ldrb	r3, [r3, #0]
 8005e20:	3b01      	subs	r3, #1
 8005e22:	b2da      	uxtb	r2, r3
 8005e24:	4b06      	ldr	r3, [pc, #24]	@ (8005e40 <_TrySendOverflowPacket+0xe0>)
 8005e26:	701a      	strb	r2, [r3, #0]
 8005e28:	e004      	b.n	8005e34 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8005e2a:	4b05      	ldr	r3, [pc, #20]	@ (8005e40 <_TrySendOverflowPacket+0xe0>)
 8005e2c:	695b      	ldr	r3, [r3, #20]
 8005e2e:	3301      	adds	r3, #1
 8005e30:	4a03      	ldr	r2, [pc, #12]	@ (8005e40 <_TrySendOverflowPacket+0xe0>)
 8005e32:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8005e34:	693b      	ldr	r3, [r7, #16]
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3730      	adds	r7, #48	@ 0x30
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	200145fc 	.word	0x200145fc
 8005e44:	e0001004 	.word	0xe0001004

08005e48 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b08a      	sub	sp, #40	@ 0x28
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	60f8      	str	r0, [r7, #12]
 8005e50:	60b9      	str	r1, [r7, #8]
 8005e52:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8005e54:	4b6d      	ldr	r3, [pc, #436]	@ (800600c <_SendPacket+0x1c4>)
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d010      	beq.n	8005e7e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8005e5c:	4b6b      	ldr	r3, [pc, #428]	@ (800600c <_SendPacket+0x1c4>)
 8005e5e:	781b      	ldrb	r3, [r3, #0]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	f000 80a5 	beq.w	8005fb0 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8005e66:	4b69      	ldr	r3, [pc, #420]	@ (800600c <_SendPacket+0x1c4>)
 8005e68:	781b      	ldrb	r3, [r3, #0]
 8005e6a:	2b02      	cmp	r3, #2
 8005e6c:	d109      	bne.n	8005e82 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8005e6e:	f7ff ff77 	bl	8005d60 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8005e72:	4b66      	ldr	r3, [pc, #408]	@ (800600c <_SendPacket+0x1c4>)
 8005e74:	781b      	ldrb	r3, [r3, #0]
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	f040 809c 	bne.w	8005fb4 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 8005e7c:	e001      	b.n	8005e82 <_SendPacket+0x3a>
    goto Send;
 8005e7e:	bf00      	nop
 8005e80:	e000      	b.n	8005e84 <_SendPacket+0x3c>
Send:
 8005e82:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2b1f      	cmp	r3, #31
 8005e88:	d809      	bhi.n	8005e9e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8005e8a:	4b60      	ldr	r3, [pc, #384]	@ (800600c <_SendPacket+0x1c4>)
 8005e8c:	69da      	ldr	r2, [r3, #28]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	fa22 f303 	lsr.w	r3, r2, r3
 8005e94:	f003 0301 	and.w	r3, r3, #1
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	f040 808d 	bne.w	8005fb8 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2b17      	cmp	r3, #23
 8005ea2:	d807      	bhi.n	8005eb4 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	60fb      	str	r3, [r7, #12]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	b2da      	uxtb	r2, r3
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	701a      	strb	r2, [r3, #0]
 8005eb2:	e03d      	b.n	8005f30 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8005eb4:	68ba      	ldr	r2, [r7, #8]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	1ad3      	subs	r3, r2, r3
 8005eba:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 8005ebc:	69fb      	ldr	r3, [r7, #28]
 8005ebe:	2b7f      	cmp	r3, #127	@ 0x7f
 8005ec0:	d912      	bls.n	8005ee8 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8005ec2:	69fb      	ldr	r3, [r7, #28]
 8005ec4:	09da      	lsrs	r2, r3, #7
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	3b01      	subs	r3, #1
 8005eca:	60fb      	str	r3, [r7, #12]
 8005ecc:	b2d2      	uxtb	r2, r2
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	b2db      	uxtb	r3, r3
 8005ed6:	68fa      	ldr	r2, [r7, #12]
 8005ed8:	3a01      	subs	r2, #1
 8005eda:	60fa      	str	r2, [r7, #12]
 8005edc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005ee0:	b2da      	uxtb	r2, r3
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	701a      	strb	r2, [r3, #0]
 8005ee6:	e006      	b.n	8005ef6 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	3b01      	subs	r3, #1
 8005eec:	60fb      	str	r3, [r7, #12]
 8005eee:	69fb      	ldr	r3, [r7, #28]
 8005ef0:	b2da      	uxtb	r2, r3
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2b7f      	cmp	r3, #127	@ 0x7f
 8005efa:	d912      	bls.n	8005f22 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	09da      	lsrs	r2, r3, #7
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	3b01      	subs	r3, #1
 8005f04:	60fb      	str	r3, [r7, #12]
 8005f06:	b2d2      	uxtb	r2, r2
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	68fa      	ldr	r2, [r7, #12]
 8005f12:	3a01      	subs	r2, #1
 8005f14:	60fa      	str	r2, [r7, #12]
 8005f16:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005f1a:	b2da      	uxtb	r2, r3
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	701a      	strb	r2, [r3, #0]
 8005f20:	e006      	b.n	8005f30 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	3b01      	subs	r3, #1
 8005f26:	60fb      	str	r3, [r7, #12]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	b2da      	uxtb	r2, r3
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005f30:	4b37      	ldr	r3, [pc, #220]	@ (8006010 <_SendPacket+0x1c8>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005f36:	4b35      	ldr	r3, [pc, #212]	@ (800600c <_SendPacket+0x1c4>)
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	69ba      	ldr	r2, [r7, #24]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	623b      	str	r3, [r7, #32]
 8005f48:	e00b      	b.n	8005f62 <_SendPacket+0x11a>
 8005f4a:	6a3b      	ldr	r3, [r7, #32]
 8005f4c:	b2da      	uxtb	r2, r3
 8005f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f50:	1c59      	adds	r1, r3, #1
 8005f52:	6279      	str	r1, [r7, #36]	@ 0x24
 8005f54:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8005f58:	b2d2      	uxtb	r2, r2
 8005f5a:	701a      	strb	r2, [r3, #0]
 8005f5c:	6a3b      	ldr	r3, [r7, #32]
 8005f5e:	09db      	lsrs	r3, r3, #7
 8005f60:	623b      	str	r3, [r7, #32]
 8005f62:	6a3b      	ldr	r3, [r7, #32]
 8005f64:	2b7f      	cmp	r3, #127	@ 0x7f
 8005f66:	d8f0      	bhi.n	8005f4a <_SendPacket+0x102>
 8005f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6a:	1c5a      	adds	r2, r3, #1
 8005f6c:	627a      	str	r2, [r7, #36]	@ 0x24
 8005f6e:	6a3a      	ldr	r2, [r7, #32]
 8005f70:	b2d2      	uxtb	r2, r2
 8005f72:	701a      	strb	r2, [r3, #0]
 8005f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f76:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 8005f78:	4b24      	ldr	r3, [pc, #144]	@ (800600c <_SendPacket+0x1c4>)
 8005f7a:	785b      	ldrb	r3, [r3, #1]
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	68ba      	ldr	r2, [r7, #8]
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	1ad3      	subs	r3, r2, r3
 8005f84:	461a      	mov	r2, r3
 8005f86:	68f9      	ldr	r1, [r7, #12]
 8005f88:	f7fa f942 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 8005f90:	f7ff f986 	bl	80052a0 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d003      	beq.n	8005fa2 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005f9a:	4a1c      	ldr	r2, [pc, #112]	@ (800600c <_SendPacket+0x1c4>)
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	60d3      	str	r3, [r2, #12]
 8005fa0:	e00b      	b.n	8005fba <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8005fa2:	4b1a      	ldr	r3, [pc, #104]	@ (800600c <_SendPacket+0x1c4>)
 8005fa4:	781b      	ldrb	r3, [r3, #0]
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	b2da      	uxtb	r2, r3
 8005faa:	4b18      	ldr	r3, [pc, #96]	@ (800600c <_SendPacket+0x1c4>)
 8005fac:	701a      	strb	r2, [r3, #0]
 8005fae:	e004      	b.n	8005fba <_SendPacket+0x172>
    goto SendDone;
 8005fb0:	bf00      	nop
 8005fb2:	e002      	b.n	8005fba <_SendPacket+0x172>
      goto SendDone;
 8005fb4:	bf00      	nop
 8005fb6:	e000      	b.n	8005fba <_SendPacket+0x172>
      goto SendDone;
 8005fb8:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005fba:	4b14      	ldr	r3, [pc, #80]	@ (800600c <_SendPacket+0x1c4>)
 8005fbc:	7e1b      	ldrb	r3, [r3, #24]
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	4a14      	ldr	r2, [pc, #80]	@ (8006014 <_SendPacket+0x1cc>)
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	005b      	lsls	r3, r3, #1
 8005fc6:	440b      	add	r3, r1
 8005fc8:	00db      	lsls	r3, r3, #3
 8005fca:	4413      	add	r3, r2
 8005fcc:	336c      	adds	r3, #108	@ 0x6c
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	4b0e      	ldr	r3, [pc, #56]	@ (800600c <_SendPacket+0x1c4>)
 8005fd2:	7e1b      	ldrb	r3, [r3, #24]
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	490f      	ldr	r1, [pc, #60]	@ (8006014 <_SendPacket+0x1cc>)
 8005fd8:	4603      	mov	r3, r0
 8005fda:	005b      	lsls	r3, r3, #1
 8005fdc:	4403      	add	r3, r0
 8005fde:	00db      	lsls	r3, r3, #3
 8005fe0:	440b      	add	r3, r1
 8005fe2:	3370      	adds	r3, #112	@ 0x70
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d00b      	beq.n	8006002 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005fea:	4b08      	ldr	r3, [pc, #32]	@ (800600c <_SendPacket+0x1c4>)
 8005fec:	789b      	ldrb	r3, [r3, #2]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d107      	bne.n	8006002 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005ff2:	4b06      	ldr	r3, [pc, #24]	@ (800600c <_SendPacket+0x1c4>)
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005ff8:	f7ff fe42 	bl	8005c80 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005ffc:	4b03      	ldr	r3, [pc, #12]	@ (800600c <_SendPacket+0x1c4>)
 8005ffe:	2200      	movs	r2, #0
 8006000:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8006002:	bf00      	nop
 8006004:	3728      	adds	r7, #40	@ 0x28
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	200145fc 	.word	0x200145fc
 8006010:	e0001004 	.word	0xe0001004
 8006014:	2001313c 	.word	0x2001313c

08006018 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8006018:	b580      	push	{r7, lr}
 800601a:	b086      	sub	sp, #24
 800601c:	af02      	add	r7, sp, #8
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	60b9      	str	r1, [r7, #8]
 8006022:	607a      	str	r2, [r7, #4]
 8006024:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8006026:	2300      	movs	r3, #0
 8006028:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800602c:	4917      	ldr	r1, [pc, #92]	@ (800608c <SEGGER_SYSVIEW_Init+0x74>)
 800602e:	4818      	ldr	r0, [pc, #96]	@ (8006090 <SEGGER_SYSVIEW_Init+0x78>)
 8006030:	f7ff fcd8 	bl	80059e4 <SEGGER_RTT_AllocUpBuffer>
 8006034:	4603      	mov	r3, r0
 8006036:	b2da      	uxtb	r2, r3
 8006038:	4b16      	ldr	r3, [pc, #88]	@ (8006094 <SEGGER_SYSVIEW_Init+0x7c>)
 800603a:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800603c:	4b15      	ldr	r3, [pc, #84]	@ (8006094 <SEGGER_SYSVIEW_Init+0x7c>)
 800603e:	785a      	ldrb	r2, [r3, #1]
 8006040:	4b14      	ldr	r3, [pc, #80]	@ (8006094 <SEGGER_SYSVIEW_Init+0x7c>)
 8006042:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8006044:	4b13      	ldr	r3, [pc, #76]	@ (8006094 <SEGGER_SYSVIEW_Init+0x7c>)
 8006046:	7e1b      	ldrb	r3, [r3, #24]
 8006048:	4618      	mov	r0, r3
 800604a:	2300      	movs	r3, #0
 800604c:	9300      	str	r3, [sp, #0]
 800604e:	2308      	movs	r3, #8
 8006050:	4a11      	ldr	r2, [pc, #68]	@ (8006098 <SEGGER_SYSVIEW_Init+0x80>)
 8006052:	490f      	ldr	r1, [pc, #60]	@ (8006090 <SEGGER_SYSVIEW_Init+0x78>)
 8006054:	f7ff fd4a 	bl	8005aec <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8006058:	4b0e      	ldr	r3, [pc, #56]	@ (8006094 <SEGGER_SYSVIEW_Init+0x7c>)
 800605a:	2200      	movs	r2, #0
 800605c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800605e:	4b0f      	ldr	r3, [pc, #60]	@ (800609c <SEGGER_SYSVIEW_Init+0x84>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a0c      	ldr	r2, [pc, #48]	@ (8006094 <SEGGER_SYSVIEW_Init+0x7c>)
 8006064:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8006066:	4a0b      	ldr	r2, [pc, #44]	@ (8006094 <SEGGER_SYSVIEW_Init+0x7c>)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800606c:	4a09      	ldr	r2, [pc, #36]	@ (8006094 <SEGGER_SYSVIEW_Init+0x7c>)
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8006072:	4a08      	ldr	r2, [pc, #32]	@ (8006094 <SEGGER_SYSVIEW_Init+0x7c>)
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8006078:	4a06      	ldr	r2, [pc, #24]	@ (8006094 <SEGGER_SYSVIEW_Init+0x7c>)
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800607e:	4b05      	ldr	r3, [pc, #20]	@ (8006094 <SEGGER_SYSVIEW_Init+0x7c>)
 8006080:	2200      	movs	r2, #0
 8006082:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8006084:	bf00      	nop
 8006086:	3710      	adds	r7, #16
 8006088:	46bd      	mov	sp, r7
 800608a:	bd80      	pop	{r7, pc}
 800608c:	200135f4 	.word	0x200135f4
 8006090:	08011034 	.word	0x08011034
 8006094:	200145fc 	.word	0x200145fc
 8006098:	200145f4 	.word	0x200145f4
 800609c:	e0001004 	.word	0xe0001004

080060a0 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 80060a8:	4a04      	ldr	r2, [pc, #16]	@ (80060bc <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6113      	str	r3, [r2, #16]
}
 80060ae:	bf00      	nop
 80060b0:	370c      	adds	r7, #12
 80060b2:	46bd      	mov	sp, r7
 80060b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b8:	4770      	bx	lr
 80060ba:	bf00      	nop
 80060bc:	200145fc 	.word	0x200145fc

080060c0 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80060c8:	f3ef 8311 	mrs	r3, BASEPRI
 80060cc:	f04f 0120 	mov.w	r1, #32
 80060d0:	f381 8811 	msr	BASEPRI, r1
 80060d4:	60fb      	str	r3, [r7, #12]
 80060d6:	4808      	ldr	r0, [pc, #32]	@ (80060f8 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 80060d8:	f7ff fdc5 	bl	8005c66 <_PreparePacket>
 80060dc:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	68b9      	ldr	r1, [r7, #8]
 80060e2:	68b8      	ldr	r0, [r7, #8]
 80060e4:	f7ff feb0 	bl	8005e48 <_SendPacket>
  RECORD_END();
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f383 8811 	msr	BASEPRI, r3
}
 80060ee:	bf00      	nop
 80060f0:	3710      	adds	r7, #16
 80060f2:	46bd      	mov	sp, r7
 80060f4:	bd80      	pop	{r7, pc}
 80060f6:	bf00      	nop
 80060f8:	2001462c 	.word	0x2001462c

080060fc <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b088      	sub	sp, #32
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006106:	f3ef 8311 	mrs	r3, BASEPRI
 800610a:	f04f 0120 	mov.w	r1, #32
 800610e:	f381 8811 	msr	BASEPRI, r1
 8006112:	617b      	str	r3, [r7, #20]
 8006114:	4816      	ldr	r0, [pc, #88]	@ (8006170 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8006116:	f7ff fda6 	bl	8005c66 <_PreparePacket>
 800611a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	61fb      	str	r3, [r7, #28]
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	61bb      	str	r3, [r7, #24]
 8006128:	e00b      	b.n	8006142 <SEGGER_SYSVIEW_RecordU32+0x46>
 800612a:	69bb      	ldr	r3, [r7, #24]
 800612c:	b2da      	uxtb	r2, r3
 800612e:	69fb      	ldr	r3, [r7, #28]
 8006130:	1c59      	adds	r1, r3, #1
 8006132:	61f9      	str	r1, [r7, #28]
 8006134:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006138:	b2d2      	uxtb	r2, r2
 800613a:	701a      	strb	r2, [r3, #0]
 800613c:	69bb      	ldr	r3, [r7, #24]
 800613e:	09db      	lsrs	r3, r3, #7
 8006140:	61bb      	str	r3, [r7, #24]
 8006142:	69bb      	ldr	r3, [r7, #24]
 8006144:	2b7f      	cmp	r3, #127	@ 0x7f
 8006146:	d8f0      	bhi.n	800612a <SEGGER_SYSVIEW_RecordU32+0x2e>
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	1c5a      	adds	r2, r3, #1
 800614c:	61fa      	str	r2, [r7, #28]
 800614e:	69ba      	ldr	r2, [r7, #24]
 8006150:	b2d2      	uxtb	r2, r2
 8006152:	701a      	strb	r2, [r3, #0]
 8006154:	69fb      	ldr	r3, [r7, #28]
 8006156:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006158:	687a      	ldr	r2, [r7, #4]
 800615a:	68f9      	ldr	r1, [r7, #12]
 800615c:	6938      	ldr	r0, [r7, #16]
 800615e:	f7ff fe73 	bl	8005e48 <_SendPacket>
  RECORD_END();
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	f383 8811 	msr	BASEPRI, r3
}
 8006168:	bf00      	nop
 800616a:	3720      	adds	r7, #32
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}
 8006170:	2001462c 	.word	0x2001462c

08006174 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8006174:	b580      	push	{r7, lr}
 8006176:	b08c      	sub	sp, #48	@ 0x30
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006180:	f3ef 8311 	mrs	r3, BASEPRI
 8006184:	f04f 0120 	mov.w	r1, #32
 8006188:	f381 8811 	msr	BASEPRI, r1
 800618c:	61fb      	str	r3, [r7, #28]
 800618e:	4825      	ldr	r0, [pc, #148]	@ (8006224 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8006190:	f7ff fd69 	bl	8005c66 <_PreparePacket>
 8006194:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006196:	69bb      	ldr	r3, [r7, #24]
 8006198:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061a2:	e00b      	b.n	80061bc <SEGGER_SYSVIEW_RecordU32x2+0x48>
 80061a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061a6:	b2da      	uxtb	r2, r3
 80061a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061aa:	1c59      	adds	r1, r3, #1
 80061ac:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80061ae:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80061b2:	b2d2      	uxtb	r2, r2
 80061b4:	701a      	strb	r2, [r3, #0]
 80061b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061b8:	09db      	lsrs	r3, r3, #7
 80061ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80061bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061be:	2b7f      	cmp	r3, #127	@ 0x7f
 80061c0:	d8f0      	bhi.n	80061a4 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 80061c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061c4:	1c5a      	adds	r2, r3, #1
 80061c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061ca:	b2d2      	uxtb	r2, r2
 80061cc:	701a      	strb	r2, [r3, #0]
 80061ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061d0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	623b      	str	r3, [r7, #32]
 80061da:	e00b      	b.n	80061f4 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 80061dc:	6a3b      	ldr	r3, [r7, #32]
 80061de:	b2da      	uxtb	r2, r3
 80061e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061e2:	1c59      	adds	r1, r3, #1
 80061e4:	6279      	str	r1, [r7, #36]	@ 0x24
 80061e6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80061ea:	b2d2      	uxtb	r2, r2
 80061ec:	701a      	strb	r2, [r3, #0]
 80061ee:	6a3b      	ldr	r3, [r7, #32]
 80061f0:	09db      	lsrs	r3, r3, #7
 80061f2:	623b      	str	r3, [r7, #32]
 80061f4:	6a3b      	ldr	r3, [r7, #32]
 80061f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80061f8:	d8f0      	bhi.n	80061dc <SEGGER_SYSVIEW_RecordU32x2+0x68>
 80061fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fc:	1c5a      	adds	r2, r3, #1
 80061fe:	627a      	str	r2, [r7, #36]	@ 0x24
 8006200:	6a3a      	ldr	r2, [r7, #32]
 8006202:	b2d2      	uxtb	r2, r2
 8006204:	701a      	strb	r2, [r3, #0]
 8006206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006208:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800620a:	68fa      	ldr	r2, [r7, #12]
 800620c:	6979      	ldr	r1, [r7, #20]
 800620e:	69b8      	ldr	r0, [r7, #24]
 8006210:	f7ff fe1a 	bl	8005e48 <_SendPacket>
  RECORD_END();
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	f383 8811 	msr	BASEPRI, r3
}
 800621a:	bf00      	nop
 800621c:	3730      	adds	r7, #48	@ 0x30
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}
 8006222:	bf00      	nop
 8006224:	2001462c 	.word	0x2001462c

08006228 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8006228:	b580      	push	{r7, lr}
 800622a:	b08e      	sub	sp, #56	@ 0x38
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	607a      	str	r2, [r7, #4]
 8006234:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8006236:	f3ef 8311 	mrs	r3, BASEPRI
 800623a:	f04f 0120 	mov.w	r1, #32
 800623e:	f381 8811 	msr	BASEPRI, r1
 8006242:	61fb      	str	r3, [r7, #28]
 8006244:	4832      	ldr	r0, [pc, #200]	@ (8006310 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8006246:	f7ff fd0e 	bl	8005c66 <_PreparePacket>
 800624a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800624c:	69bb      	ldr	r3, [r7, #24]
 800624e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	637b      	str	r3, [r7, #52]	@ 0x34
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	633b      	str	r3, [r7, #48]	@ 0x30
 8006258:	e00b      	b.n	8006272 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800625a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800625c:	b2da      	uxtb	r2, r3
 800625e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006260:	1c59      	adds	r1, r3, #1
 8006262:	6379      	str	r1, [r7, #52]	@ 0x34
 8006264:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006268:	b2d2      	uxtb	r2, r2
 800626a:	701a      	strb	r2, [r3, #0]
 800626c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626e:	09db      	lsrs	r3, r3, #7
 8006270:	633b      	str	r3, [r7, #48]	@ 0x30
 8006272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006274:	2b7f      	cmp	r3, #127	@ 0x7f
 8006276:	d8f0      	bhi.n	800625a <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8006278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800627a:	1c5a      	adds	r2, r3, #1
 800627c:	637a      	str	r2, [r7, #52]	@ 0x34
 800627e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006280:	b2d2      	uxtb	r2, r2
 8006282:	701a      	strb	r2, [r3, #0]
 8006284:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006286:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006290:	e00b      	b.n	80062aa <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8006292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006294:	b2da      	uxtb	r2, r3
 8006296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006298:	1c59      	adds	r1, r3, #1
 800629a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800629c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80062a0:	b2d2      	uxtb	r2, r2
 80062a2:	701a      	strb	r2, [r3, #0]
 80062a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062a6:	09db      	lsrs	r3, r3, #7
 80062a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80062aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80062ae:	d8f0      	bhi.n	8006292 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 80062b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062b2:	1c5a      	adds	r2, r3, #1
 80062b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80062b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062b8:	b2d2      	uxtb	r2, r2
 80062ba:	701a      	strb	r2, [r3, #0]
 80062bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062be:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	623b      	str	r3, [r7, #32]
 80062c8:	e00b      	b.n	80062e2 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 80062ca:	6a3b      	ldr	r3, [r7, #32]
 80062cc:	b2da      	uxtb	r2, r3
 80062ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d0:	1c59      	adds	r1, r3, #1
 80062d2:	6279      	str	r1, [r7, #36]	@ 0x24
 80062d4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80062d8:	b2d2      	uxtb	r2, r2
 80062da:	701a      	strb	r2, [r3, #0]
 80062dc:	6a3b      	ldr	r3, [r7, #32]
 80062de:	09db      	lsrs	r3, r3, #7
 80062e0:	623b      	str	r3, [r7, #32]
 80062e2:	6a3b      	ldr	r3, [r7, #32]
 80062e4:	2b7f      	cmp	r3, #127	@ 0x7f
 80062e6:	d8f0      	bhi.n	80062ca <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 80062e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ea:	1c5a      	adds	r2, r3, #1
 80062ec:	627a      	str	r2, [r7, #36]	@ 0x24
 80062ee:	6a3a      	ldr	r2, [r7, #32]
 80062f0:	b2d2      	uxtb	r2, r2
 80062f2:	701a      	strb	r2, [r3, #0]
 80062f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f6:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80062f8:	68fa      	ldr	r2, [r7, #12]
 80062fa:	6979      	ldr	r1, [r7, #20]
 80062fc:	69b8      	ldr	r0, [r7, #24]
 80062fe:	f7ff fda3 	bl	8005e48 <_SendPacket>
  RECORD_END();
 8006302:	69fb      	ldr	r3, [r7, #28]
 8006304:	f383 8811 	msr	BASEPRI, r3
}
 8006308:	bf00      	nop
 800630a:	3738      	adds	r7, #56	@ 0x38
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}
 8006310:	2001462c 	.word	0x2001462c

08006314 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8006314:	b580      	push	{r7, lr}
 8006316:	b090      	sub	sp, #64	@ 0x40
 8006318:	af00      	add	r7, sp, #0
 800631a:	60f8      	str	r0, [r7, #12]
 800631c:	60b9      	str	r1, [r7, #8]
 800631e:	607a      	str	r2, [r7, #4]
 8006320:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006322:	f3ef 8311 	mrs	r3, BASEPRI
 8006326:	f04f 0120 	mov.w	r1, #32
 800632a:	f381 8811 	msr	BASEPRI, r1
 800632e:	61fb      	str	r3, [r7, #28]
 8006330:	4840      	ldr	r0, [pc, #256]	@ (8006434 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8006332:	f7ff fc98 	bl	8005c66 <_PreparePacket>
 8006336:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006338:	69bb      	ldr	r3, [r7, #24]
 800633a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006344:	e00b      	b.n	800635e <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8006346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006348:	b2da      	uxtb	r2, r3
 800634a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800634c:	1c59      	adds	r1, r3, #1
 800634e:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8006350:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006354:	b2d2      	uxtb	r2, r2
 8006356:	701a      	strb	r2, [r3, #0]
 8006358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800635a:	09db      	lsrs	r3, r3, #7
 800635c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800635e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006360:	2b7f      	cmp	r3, #127	@ 0x7f
 8006362:	d8f0      	bhi.n	8006346 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8006364:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006366:	1c5a      	adds	r2, r3, #1
 8006368:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800636a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800636c:	b2d2      	uxtb	r2, r2
 800636e:	701a      	strb	r2, [r3, #0]
 8006370:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006372:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	637b      	str	r3, [r7, #52]	@ 0x34
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	633b      	str	r3, [r7, #48]	@ 0x30
 800637c:	e00b      	b.n	8006396 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 800637e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006380:	b2da      	uxtb	r2, r3
 8006382:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006384:	1c59      	adds	r1, r3, #1
 8006386:	6379      	str	r1, [r7, #52]	@ 0x34
 8006388:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800638c:	b2d2      	uxtb	r2, r2
 800638e:	701a      	strb	r2, [r3, #0]
 8006390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006392:	09db      	lsrs	r3, r3, #7
 8006394:	633b      	str	r3, [r7, #48]	@ 0x30
 8006396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006398:	2b7f      	cmp	r3, #127	@ 0x7f
 800639a:	d8f0      	bhi.n	800637e <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 800639c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800639e:	1c5a      	adds	r2, r3, #1
 80063a0:	637a      	str	r2, [r7, #52]	@ 0x34
 80063a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063a4:	b2d2      	uxtb	r2, r2
 80063a6:	701a      	strb	r2, [r3, #0]
 80063a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063aa:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063b4:	e00b      	b.n	80063ce <SEGGER_SYSVIEW_RecordU32x4+0xba>
 80063b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b8:	b2da      	uxtb	r2, r3
 80063ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063bc:	1c59      	adds	r1, r3, #1
 80063be:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80063c0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80063c4:	b2d2      	uxtb	r2, r2
 80063c6:	701a      	strb	r2, [r3, #0]
 80063c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ca:	09db      	lsrs	r3, r3, #7
 80063cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80063d2:	d8f0      	bhi.n	80063b6 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 80063d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063d6:	1c5a      	adds	r2, r3, #1
 80063d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063dc:	b2d2      	uxtb	r2, r2
 80063de:	701a      	strb	r2, [r3, #0]
 80063e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063e2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80063e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80063ea:	623b      	str	r3, [r7, #32]
 80063ec:	e00b      	b.n	8006406 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 80063ee:	6a3b      	ldr	r3, [r7, #32]
 80063f0:	b2da      	uxtb	r2, r3
 80063f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f4:	1c59      	adds	r1, r3, #1
 80063f6:	6279      	str	r1, [r7, #36]	@ 0x24
 80063f8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80063fc:	b2d2      	uxtb	r2, r2
 80063fe:	701a      	strb	r2, [r3, #0]
 8006400:	6a3b      	ldr	r3, [r7, #32]
 8006402:	09db      	lsrs	r3, r3, #7
 8006404:	623b      	str	r3, [r7, #32]
 8006406:	6a3b      	ldr	r3, [r7, #32]
 8006408:	2b7f      	cmp	r3, #127	@ 0x7f
 800640a:	d8f0      	bhi.n	80063ee <SEGGER_SYSVIEW_RecordU32x4+0xda>
 800640c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800640e:	1c5a      	adds	r2, r3, #1
 8006410:	627a      	str	r2, [r7, #36]	@ 0x24
 8006412:	6a3a      	ldr	r2, [r7, #32]
 8006414:	b2d2      	uxtb	r2, r2
 8006416:	701a      	strb	r2, [r3, #0]
 8006418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800641a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800641c:	68fa      	ldr	r2, [r7, #12]
 800641e:	6979      	ldr	r1, [r7, #20]
 8006420:	69b8      	ldr	r0, [r7, #24]
 8006422:	f7ff fd11 	bl	8005e48 <_SendPacket>
  RECORD_END();
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	f383 8811 	msr	BASEPRI, r3
}
 800642c:	bf00      	nop
 800642e:	3740      	adds	r7, #64	@ 0x40
 8006430:	46bd      	mov	sp, r7
 8006432:	bd80      	pop	{r7, pc}
 8006434:	2001462c 	.word	0x2001462c

08006438 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8006438:	b580      	push	{r7, lr}
 800643a:	b08c      	sub	sp, #48	@ 0x30
 800643c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800643e:	4b59      	ldr	r3, [pc, #356]	@ (80065a4 <SEGGER_SYSVIEW_Start+0x16c>)
 8006440:	2201      	movs	r2, #1
 8006442:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8006444:	f3ef 8311 	mrs	r3, BASEPRI
 8006448:	f04f 0120 	mov.w	r1, #32
 800644c:	f381 8811 	msr	BASEPRI, r1
 8006450:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8006452:	4b54      	ldr	r3, [pc, #336]	@ (80065a4 <SEGGER_SYSVIEW_Start+0x16c>)
 8006454:	785b      	ldrb	r3, [r3, #1]
 8006456:	220a      	movs	r2, #10
 8006458:	4953      	ldr	r1, [pc, #332]	@ (80065a8 <SEGGER_SYSVIEW_Start+0x170>)
 800645a:	4618      	mov	r0, r3
 800645c:	f7f9 fed8 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8006466:	f7fe ff1b 	bl	80052a0 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800646a:	200a      	movs	r0, #10
 800646c:	f7ff fe28 	bl	80060c0 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006470:	f3ef 8311 	mrs	r3, BASEPRI
 8006474:	f04f 0120 	mov.w	r1, #32
 8006478:	f381 8811 	msr	BASEPRI, r1
 800647c:	60bb      	str	r3, [r7, #8]
 800647e:	484b      	ldr	r0, [pc, #300]	@ (80065ac <SEGGER_SYSVIEW_Start+0x174>)
 8006480:	f7ff fbf1 	bl	8005c66 <_PreparePacket>
 8006484:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800648e:	4b45      	ldr	r3, [pc, #276]	@ (80065a4 <SEGGER_SYSVIEW_Start+0x16c>)
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006494:	e00b      	b.n	80064ae <SEGGER_SYSVIEW_Start+0x76>
 8006496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006498:	b2da      	uxtb	r2, r3
 800649a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800649c:	1c59      	adds	r1, r3, #1
 800649e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80064a0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80064a4:	b2d2      	uxtb	r2, r2
 80064a6:	701a      	strb	r2, [r3, #0]
 80064a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064aa:	09db      	lsrs	r3, r3, #7
 80064ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80064ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b0:	2b7f      	cmp	r3, #127	@ 0x7f
 80064b2:	d8f0      	bhi.n	8006496 <SEGGER_SYSVIEW_Start+0x5e>
 80064b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064b6:	1c5a      	adds	r2, r3, #1
 80064b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80064ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80064bc:	b2d2      	uxtb	r2, r2
 80064be:	701a      	strb	r2, [r3, #0]
 80064c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064c2:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80064c8:	4b36      	ldr	r3, [pc, #216]	@ (80065a4 <SEGGER_SYSVIEW_Start+0x16c>)
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	623b      	str	r3, [r7, #32]
 80064ce:	e00b      	b.n	80064e8 <SEGGER_SYSVIEW_Start+0xb0>
 80064d0:	6a3b      	ldr	r3, [r7, #32]
 80064d2:	b2da      	uxtb	r2, r3
 80064d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d6:	1c59      	adds	r1, r3, #1
 80064d8:	6279      	str	r1, [r7, #36]	@ 0x24
 80064da:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80064de:	b2d2      	uxtb	r2, r2
 80064e0:	701a      	strb	r2, [r3, #0]
 80064e2:	6a3b      	ldr	r3, [r7, #32]
 80064e4:	09db      	lsrs	r3, r3, #7
 80064e6:	623b      	str	r3, [r7, #32]
 80064e8:	6a3b      	ldr	r3, [r7, #32]
 80064ea:	2b7f      	cmp	r3, #127	@ 0x7f
 80064ec:	d8f0      	bhi.n	80064d0 <SEGGER_SYSVIEW_Start+0x98>
 80064ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f0:	1c5a      	adds	r2, r3, #1
 80064f2:	627a      	str	r2, [r7, #36]	@ 0x24
 80064f4:	6a3a      	ldr	r2, [r7, #32]
 80064f6:	b2d2      	uxtb	r2, r2
 80064f8:	701a      	strb	r2, [r3, #0]
 80064fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	61fb      	str	r3, [r7, #28]
 8006502:	4b28      	ldr	r3, [pc, #160]	@ (80065a4 <SEGGER_SYSVIEW_Start+0x16c>)
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	61bb      	str	r3, [r7, #24]
 8006508:	e00b      	b.n	8006522 <SEGGER_SYSVIEW_Start+0xea>
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	b2da      	uxtb	r2, r3
 800650e:	69fb      	ldr	r3, [r7, #28]
 8006510:	1c59      	adds	r1, r3, #1
 8006512:	61f9      	str	r1, [r7, #28]
 8006514:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006518:	b2d2      	uxtb	r2, r2
 800651a:	701a      	strb	r2, [r3, #0]
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	09db      	lsrs	r3, r3, #7
 8006520:	61bb      	str	r3, [r7, #24]
 8006522:	69bb      	ldr	r3, [r7, #24]
 8006524:	2b7f      	cmp	r3, #127	@ 0x7f
 8006526:	d8f0      	bhi.n	800650a <SEGGER_SYSVIEW_Start+0xd2>
 8006528:	69fb      	ldr	r3, [r7, #28]
 800652a:	1c5a      	adds	r2, r3, #1
 800652c:	61fa      	str	r2, [r7, #28]
 800652e:	69ba      	ldr	r2, [r7, #24]
 8006530:	b2d2      	uxtb	r2, r2
 8006532:	701a      	strb	r2, [r3, #0]
 8006534:	69fb      	ldr	r3, [r7, #28]
 8006536:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	617b      	str	r3, [r7, #20]
 800653c:	2300      	movs	r3, #0
 800653e:	613b      	str	r3, [r7, #16]
 8006540:	e00b      	b.n	800655a <SEGGER_SYSVIEW_Start+0x122>
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	b2da      	uxtb	r2, r3
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	1c59      	adds	r1, r3, #1
 800654a:	6179      	str	r1, [r7, #20]
 800654c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006550:	b2d2      	uxtb	r2, r2
 8006552:	701a      	strb	r2, [r3, #0]
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	09db      	lsrs	r3, r3, #7
 8006558:	613b      	str	r3, [r7, #16]
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	2b7f      	cmp	r3, #127	@ 0x7f
 800655e:	d8f0      	bhi.n	8006542 <SEGGER_SYSVIEW_Start+0x10a>
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	1c5a      	adds	r2, r3, #1
 8006564:	617a      	str	r2, [r7, #20]
 8006566:	693a      	ldr	r2, [r7, #16]
 8006568:	b2d2      	uxtb	r2, r2
 800656a:	701a      	strb	r2, [r3, #0]
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006570:	2218      	movs	r2, #24
 8006572:	6839      	ldr	r1, [r7, #0]
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f7ff fc67 	bl	8005e48 <_SendPacket>
      RECORD_END();
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006580:	4b08      	ldr	r3, [pc, #32]	@ (80065a4 <SEGGER_SYSVIEW_Start+0x16c>)
 8006582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006584:	2b00      	cmp	r3, #0
 8006586:	d002      	beq.n	800658e <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8006588:	4b06      	ldr	r3, [pc, #24]	@ (80065a4 <SEGGER_SYSVIEW_Start+0x16c>)
 800658a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800658c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800658e:	f000 f9eb 	bl	8006968 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8006592:	f000 f9b1 	bl	80068f8 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8006596:	f000 fc83 	bl	8006ea0 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800659a:	bf00      	nop
 800659c:	3730      	adds	r7, #48	@ 0x30
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	200145fc 	.word	0x200145fc
 80065a8:	0801104c 	.word	0x0801104c
 80065ac:	2001462c 	.word	0x2001462c

080065b0 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b082      	sub	sp, #8
 80065b4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80065b6:	f3ef 8311 	mrs	r3, BASEPRI
 80065ba:	f04f 0120 	mov.w	r1, #32
 80065be:	f381 8811 	msr	BASEPRI, r1
 80065c2:	607b      	str	r3, [r7, #4]
 80065c4:	480b      	ldr	r0, [pc, #44]	@ (80065f4 <SEGGER_SYSVIEW_Stop+0x44>)
 80065c6:	f7ff fb4e 	bl	8005c66 <_PreparePacket>
 80065ca:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 80065cc:	4b0a      	ldr	r3, [pc, #40]	@ (80065f8 <SEGGER_SYSVIEW_Stop+0x48>)
 80065ce:	781b      	ldrb	r3, [r3, #0]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d007      	beq.n	80065e4 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 80065d4:	220b      	movs	r2, #11
 80065d6:	6839      	ldr	r1, [r7, #0]
 80065d8:	6838      	ldr	r0, [r7, #0]
 80065da:	f7ff fc35 	bl	8005e48 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 80065de:	4b06      	ldr	r3, [pc, #24]	@ (80065f8 <SEGGER_SYSVIEW_Stop+0x48>)
 80065e0:	2200      	movs	r2, #0
 80065e2:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f383 8811 	msr	BASEPRI, r3
}
 80065ea:	bf00      	nop
 80065ec:	3708      	adds	r7, #8
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop
 80065f4:	2001462c 	.word	0x2001462c
 80065f8:	200145fc 	.word	0x200145fc

080065fc <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b08c      	sub	sp, #48	@ 0x30
 8006600:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006602:	f3ef 8311 	mrs	r3, BASEPRI
 8006606:	f04f 0120 	mov.w	r1, #32
 800660a:	f381 8811 	msr	BASEPRI, r1
 800660e:	60fb      	str	r3, [r7, #12]
 8006610:	4845      	ldr	r0, [pc, #276]	@ (8006728 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8006612:	f7ff fb28 	bl	8005c66 <_PreparePacket>
 8006616:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006620:	4b42      	ldr	r3, [pc, #264]	@ (800672c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006626:	e00b      	b.n	8006640 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8006628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800662a:	b2da      	uxtb	r2, r3
 800662c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800662e:	1c59      	adds	r1, r3, #1
 8006630:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006632:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006636:	b2d2      	uxtb	r2, r2
 8006638:	701a      	strb	r2, [r3, #0]
 800663a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800663c:	09db      	lsrs	r3, r3, #7
 800663e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006642:	2b7f      	cmp	r3, #127	@ 0x7f
 8006644:	d8f0      	bhi.n	8006628 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8006646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006648:	1c5a      	adds	r2, r3, #1
 800664a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800664c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800664e:	b2d2      	uxtb	r2, r2
 8006650:	701a      	strb	r2, [r3, #0]
 8006652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006654:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	627b      	str	r3, [r7, #36]	@ 0x24
 800665a:	4b34      	ldr	r3, [pc, #208]	@ (800672c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	623b      	str	r3, [r7, #32]
 8006660:	e00b      	b.n	800667a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8006662:	6a3b      	ldr	r3, [r7, #32]
 8006664:	b2da      	uxtb	r2, r3
 8006666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006668:	1c59      	adds	r1, r3, #1
 800666a:	6279      	str	r1, [r7, #36]	@ 0x24
 800666c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006670:	b2d2      	uxtb	r2, r2
 8006672:	701a      	strb	r2, [r3, #0]
 8006674:	6a3b      	ldr	r3, [r7, #32]
 8006676:	09db      	lsrs	r3, r3, #7
 8006678:	623b      	str	r3, [r7, #32]
 800667a:	6a3b      	ldr	r3, [r7, #32]
 800667c:	2b7f      	cmp	r3, #127	@ 0x7f
 800667e:	d8f0      	bhi.n	8006662 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8006680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006682:	1c5a      	adds	r2, r3, #1
 8006684:	627a      	str	r2, [r7, #36]	@ 0x24
 8006686:	6a3a      	ldr	r2, [r7, #32]
 8006688:	b2d2      	uxtb	r2, r2
 800668a:	701a      	strb	r2, [r3, #0]
 800668c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800668e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	61fb      	str	r3, [r7, #28]
 8006694:	4b25      	ldr	r3, [pc, #148]	@ (800672c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006696:	691b      	ldr	r3, [r3, #16]
 8006698:	61bb      	str	r3, [r7, #24]
 800669a:	e00b      	b.n	80066b4 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800669c:	69bb      	ldr	r3, [r7, #24]
 800669e:	b2da      	uxtb	r2, r3
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	1c59      	adds	r1, r3, #1
 80066a4:	61f9      	str	r1, [r7, #28]
 80066a6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80066aa:	b2d2      	uxtb	r2, r2
 80066ac:	701a      	strb	r2, [r3, #0]
 80066ae:	69bb      	ldr	r3, [r7, #24]
 80066b0:	09db      	lsrs	r3, r3, #7
 80066b2:	61bb      	str	r3, [r7, #24]
 80066b4:	69bb      	ldr	r3, [r7, #24]
 80066b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80066b8:	d8f0      	bhi.n	800669c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 80066ba:	69fb      	ldr	r3, [r7, #28]
 80066bc:	1c5a      	adds	r2, r3, #1
 80066be:	61fa      	str	r2, [r7, #28]
 80066c0:	69ba      	ldr	r2, [r7, #24]
 80066c2:	b2d2      	uxtb	r2, r2
 80066c4:	701a      	strb	r2, [r3, #0]
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	617b      	str	r3, [r7, #20]
 80066ce:	2300      	movs	r3, #0
 80066d0:	613b      	str	r3, [r7, #16]
 80066d2:	e00b      	b.n	80066ec <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	b2da      	uxtb	r2, r3
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	1c59      	adds	r1, r3, #1
 80066dc:	6179      	str	r1, [r7, #20]
 80066de:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80066e2:	b2d2      	uxtb	r2, r2
 80066e4:	701a      	strb	r2, [r3, #0]
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	09db      	lsrs	r3, r3, #7
 80066ea:	613b      	str	r3, [r7, #16]
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80066f0:	d8f0      	bhi.n	80066d4 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	1c5a      	adds	r2, r3, #1
 80066f6:	617a      	str	r2, [r7, #20]
 80066f8:	693a      	ldr	r2, [r7, #16]
 80066fa:	b2d2      	uxtb	r2, r2
 80066fc:	701a      	strb	r2, [r3, #0]
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8006702:	2218      	movs	r2, #24
 8006704:	6879      	ldr	r1, [r7, #4]
 8006706:	68b8      	ldr	r0, [r7, #8]
 8006708:	f7ff fb9e 	bl	8005e48 <_SendPacket>
  RECORD_END();
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8006712:	4b06      	ldr	r3, [pc, #24]	@ (800672c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006716:	2b00      	cmp	r3, #0
 8006718:	d002      	beq.n	8006720 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800671a:	4b04      	ldr	r3, [pc, #16]	@ (800672c <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800671c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800671e:	4798      	blx	r3
  }
}
 8006720:	bf00      	nop
 8006722:	3730      	adds	r7, #48	@ 0x30
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}
 8006728:	2001462c 	.word	0x2001462c
 800672c:	200145fc 	.word	0x200145fc

08006730 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8006730:	b580      	push	{r7, lr}
 8006732:	b092      	sub	sp, #72	@ 0x48
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8006738:	f3ef 8311 	mrs	r3, BASEPRI
 800673c:	f04f 0120 	mov.w	r1, #32
 8006740:	f381 8811 	msr	BASEPRI, r1
 8006744:	617b      	str	r3, [r7, #20]
 8006746:	486a      	ldr	r0, [pc, #424]	@ (80068f0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8006748:	f7ff fa8d 	bl	8005c66 <_PreparePacket>
 800674c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	647b      	str	r3, [r7, #68]	@ 0x44
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	4b66      	ldr	r3, [pc, #408]	@ (80068f4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	643b      	str	r3, [r7, #64]	@ 0x40
 8006762:	e00b      	b.n	800677c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8006764:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006766:	b2da      	uxtb	r2, r3
 8006768:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800676a:	1c59      	adds	r1, r3, #1
 800676c:	6479      	str	r1, [r7, #68]	@ 0x44
 800676e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006772:	b2d2      	uxtb	r2, r2
 8006774:	701a      	strb	r2, [r3, #0]
 8006776:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006778:	09db      	lsrs	r3, r3, #7
 800677a:	643b      	str	r3, [r7, #64]	@ 0x40
 800677c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800677e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006780:	d8f0      	bhi.n	8006764 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8006782:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006784:	1c5a      	adds	r2, r3, #1
 8006786:	647a      	str	r2, [r7, #68]	@ 0x44
 8006788:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800678a:	b2d2      	uxtb	r2, r2
 800678c:	701a      	strb	r2, [r3, #0]
 800678e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006790:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	689b      	ldr	r3, [r3, #8]
 800679a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800679c:	e00b      	b.n	80067b6 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800679e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067a0:	b2da      	uxtb	r2, r3
 80067a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067a4:	1c59      	adds	r1, r3, #1
 80067a6:	63f9      	str	r1, [r7, #60]	@ 0x3c
 80067a8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80067ac:	b2d2      	uxtb	r2, r2
 80067ae:	701a      	strb	r2, [r3, #0]
 80067b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067b2:	09db      	lsrs	r3, r3, #7
 80067b4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80067b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067b8:	2b7f      	cmp	r3, #127	@ 0x7f
 80067ba:	d8f0      	bhi.n	800679e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 80067bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067be:	1c5a      	adds	r2, r3, #1
 80067c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80067c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80067c4:	b2d2      	uxtb	r2, r2
 80067c6:	701a      	strb	r2, [r3, #0]
 80067c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067ca:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	2220      	movs	r2, #32
 80067d2:	4619      	mov	r1, r3
 80067d4:	68f8      	ldr	r0, [r7, #12]
 80067d6:	f7ff f9f9 	bl	8005bcc <_EncodeStr>
 80067da:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 80067dc:	2209      	movs	r2, #9
 80067de:	68f9      	ldr	r1, [r7, #12]
 80067e0:	6938      	ldr	r0, [r7, #16]
 80067e2:	f7ff fb31 	bl	8005e48 <_SendPacket>
  //
  pPayload = pPayloadStart;
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681a      	ldr	r2, [r3, #0]
 80067f2:	4b40      	ldr	r3, [pc, #256]	@ (80068f4 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80067f4:	691b      	ldr	r3, [r3, #16]
 80067f6:	1ad3      	subs	r3, r2, r3
 80067f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80067fa:	e00b      	b.n	8006814 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 80067fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067fe:	b2da      	uxtb	r2, r3
 8006800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006802:	1c59      	adds	r1, r3, #1
 8006804:	6379      	str	r1, [r7, #52]	@ 0x34
 8006806:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800680a:	b2d2      	uxtb	r2, r2
 800680c:	701a      	strb	r2, [r3, #0]
 800680e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006810:	09db      	lsrs	r3, r3, #7
 8006812:	633b      	str	r3, [r7, #48]	@ 0x30
 8006814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006816:	2b7f      	cmp	r3, #127	@ 0x7f
 8006818:	d8f0      	bhi.n	80067fc <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800681a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800681c:	1c5a      	adds	r2, r3, #1
 800681e:	637a      	str	r2, [r7, #52]	@ 0x34
 8006820:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006822:	b2d2      	uxtb	r2, r2
 8006824:	701a      	strb	r2, [r3, #0]
 8006826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006828:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006834:	e00b      	b.n	800684e <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8006836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006838:	b2da      	uxtb	r2, r3
 800683a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800683c:	1c59      	adds	r1, r3, #1
 800683e:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8006840:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006844:	b2d2      	uxtb	r2, r2
 8006846:	701a      	strb	r2, [r3, #0]
 8006848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800684a:	09db      	lsrs	r3, r3, #7
 800684c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800684e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006850:	2b7f      	cmp	r3, #127	@ 0x7f
 8006852:	d8f0      	bhi.n	8006836 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8006854:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006856:	1c5a      	adds	r2, r3, #1
 8006858:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800685a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800685c:	b2d2      	uxtb	r2, r2
 800685e:	701a      	strb	r2, [r3, #0]
 8006860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006862:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	627b      	str	r3, [r7, #36]	@ 0x24
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	691b      	ldr	r3, [r3, #16]
 800686c:	623b      	str	r3, [r7, #32]
 800686e:	e00b      	b.n	8006888 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8006870:	6a3b      	ldr	r3, [r7, #32]
 8006872:	b2da      	uxtb	r2, r3
 8006874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006876:	1c59      	adds	r1, r3, #1
 8006878:	6279      	str	r1, [r7, #36]	@ 0x24
 800687a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800687e:	b2d2      	uxtb	r2, r2
 8006880:	701a      	strb	r2, [r3, #0]
 8006882:	6a3b      	ldr	r3, [r7, #32]
 8006884:	09db      	lsrs	r3, r3, #7
 8006886:	623b      	str	r3, [r7, #32]
 8006888:	6a3b      	ldr	r3, [r7, #32]
 800688a:	2b7f      	cmp	r3, #127	@ 0x7f
 800688c:	d8f0      	bhi.n	8006870 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800688e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006890:	1c5a      	adds	r2, r3, #1
 8006892:	627a      	str	r2, [r7, #36]	@ 0x24
 8006894:	6a3a      	ldr	r2, [r7, #32]
 8006896:	b2d2      	uxtb	r2, r2
 8006898:	701a      	strb	r2, [r3, #0]
 800689a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800689c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	61fb      	str	r3, [r7, #28]
 80068a2:	2300      	movs	r3, #0
 80068a4:	61bb      	str	r3, [r7, #24]
 80068a6:	e00b      	b.n	80068c0 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80068a8:	69bb      	ldr	r3, [r7, #24]
 80068aa:	b2da      	uxtb	r2, r3
 80068ac:	69fb      	ldr	r3, [r7, #28]
 80068ae:	1c59      	adds	r1, r3, #1
 80068b0:	61f9      	str	r1, [r7, #28]
 80068b2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80068b6:	b2d2      	uxtb	r2, r2
 80068b8:	701a      	strb	r2, [r3, #0]
 80068ba:	69bb      	ldr	r3, [r7, #24]
 80068bc:	09db      	lsrs	r3, r3, #7
 80068be:	61bb      	str	r3, [r7, #24]
 80068c0:	69bb      	ldr	r3, [r7, #24]
 80068c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80068c4:	d8f0      	bhi.n	80068a8 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	1c5a      	adds	r2, r3, #1
 80068ca:	61fa      	str	r2, [r7, #28]
 80068cc:	69ba      	ldr	r2, [r7, #24]
 80068ce:	b2d2      	uxtb	r2, r2
 80068d0:	701a      	strb	r2, [r3, #0]
 80068d2:	69fb      	ldr	r3, [r7, #28]
 80068d4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 80068d6:	2215      	movs	r2, #21
 80068d8:	68f9      	ldr	r1, [r7, #12]
 80068da:	6938      	ldr	r0, [r7, #16]
 80068dc:	f7ff fab4 	bl	8005e48 <_SendPacket>
  RECORD_END();
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	f383 8811 	msr	BASEPRI, r3
}
 80068e6:	bf00      	nop
 80068e8:	3748      	adds	r7, #72	@ 0x48
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
 80068ee:	bf00      	nop
 80068f0:	2001462c 	.word	0x2001462c
 80068f4:	200145fc 	.word	0x200145fc

080068f8 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 80068f8:	b580      	push	{r7, lr}
 80068fa:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 80068fc:	4b07      	ldr	r3, [pc, #28]	@ (800691c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80068fe:	6a1b      	ldr	r3, [r3, #32]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d008      	beq.n	8006916 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006904:	4b05      	ldr	r3, [pc, #20]	@ (800691c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006906:	6a1b      	ldr	r3, [r3, #32]
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d003      	beq.n	8006916 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800690e:	4b03      	ldr	r3, [pc, #12]	@ (800691c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006910:	6a1b      	ldr	r3, [r3, #32]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	4798      	blx	r3
  }
}
 8006916:	bf00      	nop
 8006918:	bd80      	pop	{r7, pc}
 800691a:	bf00      	nop
 800691c:	200145fc 	.word	0x200145fc

08006920 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006920:	b580      	push	{r7, lr}
 8006922:	b086      	sub	sp, #24
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006928:	f3ef 8311 	mrs	r3, BASEPRI
 800692c:	f04f 0120 	mov.w	r1, #32
 8006930:	f381 8811 	msr	BASEPRI, r1
 8006934:	617b      	str	r3, [r7, #20]
 8006936:	480b      	ldr	r0, [pc, #44]	@ (8006964 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006938:	f7ff f995 	bl	8005c66 <_PreparePacket>
 800693c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800693e:	2280      	movs	r2, #128	@ 0x80
 8006940:	6879      	ldr	r1, [r7, #4]
 8006942:	6938      	ldr	r0, [r7, #16]
 8006944:	f7ff f942 	bl	8005bcc <_EncodeStr>
 8006948:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800694a:	220e      	movs	r2, #14
 800694c:	68f9      	ldr	r1, [r7, #12]
 800694e:	6938      	ldr	r0, [r7, #16]
 8006950:	f7ff fa7a 	bl	8005e48 <_SendPacket>
  RECORD_END();
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	f383 8811 	msr	BASEPRI, r3
}
 800695a:	bf00      	nop
 800695c:	3718      	adds	r7, #24
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}
 8006962:	bf00      	nop
 8006964:	2001462c 	.word	0x2001462c

08006968 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 8006968:	b590      	push	{r4, r7, lr}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800696e:	4b15      	ldr	r3, [pc, #84]	@ (80069c4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006970:	6a1b      	ldr	r3, [r3, #32]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d01a      	beq.n	80069ac <SEGGER_SYSVIEW_RecordSystime+0x44>
 8006976:	4b13      	ldr	r3, [pc, #76]	@ (80069c4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d015      	beq.n	80069ac <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8006980:	4b10      	ldr	r3, [pc, #64]	@ (80069c4 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006982:	6a1b      	ldr	r3, [r3, #32]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4798      	blx	r3
 8006988:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800698c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800698e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006992:	f04f 0200 	mov.w	r2, #0
 8006996:	f04f 0300 	mov.w	r3, #0
 800699a:	000a      	movs	r2, r1
 800699c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800699e:	4613      	mov	r3, r2
 80069a0:	461a      	mov	r2, r3
 80069a2:	4621      	mov	r1, r4
 80069a4:	200d      	movs	r0, #13
 80069a6:	f7ff fbe5 	bl	8006174 <SEGGER_SYSVIEW_RecordU32x2>
 80069aa:	e006      	b.n	80069ba <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 80069ac:	4b06      	ldr	r3, [pc, #24]	@ (80069c8 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4619      	mov	r1, r3
 80069b2:	200c      	movs	r0, #12
 80069b4:	f7ff fba2 	bl	80060fc <SEGGER_SYSVIEW_RecordU32>
  }
}
 80069b8:	bf00      	nop
 80069ba:	bf00      	nop
 80069bc:	370c      	adds	r7, #12
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd90      	pop	{r4, r7, pc}
 80069c2:	bf00      	nop
 80069c4:	200145fc 	.word	0x200145fc
 80069c8:	e0001004 	.word	0xe0001004

080069cc <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 80069cc:	b580      	push	{r7, lr}
 80069ce:	b086      	sub	sp, #24
 80069d0:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80069d2:	f3ef 8311 	mrs	r3, BASEPRI
 80069d6:	f04f 0120 	mov.w	r1, #32
 80069da:	f381 8811 	msr	BASEPRI, r1
 80069de:	60fb      	str	r3, [r7, #12]
 80069e0:	4819      	ldr	r0, [pc, #100]	@ (8006a48 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 80069e2:	f7ff f940 	bl	8005c66 <_PreparePacket>
 80069e6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 80069ec:	4b17      	ldr	r3, [pc, #92]	@ (8006a4c <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069f4:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	617b      	str	r3, [r7, #20]
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	613b      	str	r3, [r7, #16]
 80069fe:	e00b      	b.n	8006a18 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	b2da      	uxtb	r2, r3
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	1c59      	adds	r1, r3, #1
 8006a08:	6179      	str	r1, [r7, #20]
 8006a0a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006a0e:	b2d2      	uxtb	r2, r2
 8006a10:	701a      	strb	r2, [r3, #0]
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	09db      	lsrs	r3, r3, #7
 8006a16:	613b      	str	r3, [r7, #16]
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8006a1c:	d8f0      	bhi.n	8006a00 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	1c5a      	adds	r2, r3, #1
 8006a22:	617a      	str	r2, [r7, #20]
 8006a24:	693a      	ldr	r2, [r7, #16]
 8006a26:	b2d2      	uxtb	r2, r2
 8006a28:	701a      	strb	r2, [r3, #0]
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8006a2e:	2202      	movs	r2, #2
 8006a30:	6879      	ldr	r1, [r7, #4]
 8006a32:	68b8      	ldr	r0, [r7, #8]
 8006a34:	f7ff fa08 	bl	8005e48 <_SendPacket>
  RECORD_END();
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f383 8811 	msr	BASEPRI, r3
}
 8006a3e:	bf00      	nop
 8006a40:	3718      	adds	r7, #24
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
 8006a46:	bf00      	nop
 8006a48:	2001462c 	.word	0x2001462c
 8006a4c:	e000ed04 	.word	0xe000ed04

08006a50 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b082      	sub	sp, #8
 8006a54:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006a56:	f3ef 8311 	mrs	r3, BASEPRI
 8006a5a:	f04f 0120 	mov.w	r1, #32
 8006a5e:	f381 8811 	msr	BASEPRI, r1
 8006a62:	607b      	str	r3, [r7, #4]
 8006a64:	4807      	ldr	r0, [pc, #28]	@ (8006a84 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006a66:	f7ff f8fe 	bl	8005c66 <_PreparePacket>
 8006a6a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 8006a6c:	2203      	movs	r2, #3
 8006a6e:	6839      	ldr	r1, [r7, #0]
 8006a70:	6838      	ldr	r0, [r7, #0]
 8006a72:	f7ff f9e9 	bl	8005e48 <_SendPacket>
  RECORD_END();
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f383 8811 	msr	BASEPRI, r3
}
 8006a7c:	bf00      	nop
 8006a7e:	3708      	adds	r7, #8
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	2001462c 	.word	0x2001462c

08006a88 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b082      	sub	sp, #8
 8006a8c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006a8e:	f3ef 8311 	mrs	r3, BASEPRI
 8006a92:	f04f 0120 	mov.w	r1, #32
 8006a96:	f381 8811 	msr	BASEPRI, r1
 8006a9a:	607b      	str	r3, [r7, #4]
 8006a9c:	4807      	ldr	r0, [pc, #28]	@ (8006abc <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8006a9e:	f7ff f8e2 	bl	8005c66 <_PreparePacket>
 8006aa2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8006aa4:	2212      	movs	r2, #18
 8006aa6:	6839      	ldr	r1, [r7, #0]
 8006aa8:	6838      	ldr	r0, [r7, #0]
 8006aaa:	f7ff f9cd 	bl	8005e48 <_SendPacket>
  RECORD_END();
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f383 8811 	msr	BASEPRI, r3
}
 8006ab4:	bf00      	nop
 8006ab6:	3708      	adds	r7, #8
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}
 8006abc:	2001462c 	.word	0x2001462c

08006ac0 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b082      	sub	sp, #8
 8006ac4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006ac6:	f3ef 8311 	mrs	r3, BASEPRI
 8006aca:	f04f 0120 	mov.w	r1, #32
 8006ace:	f381 8811 	msr	BASEPRI, r1
 8006ad2:	607b      	str	r3, [r7, #4]
 8006ad4:	4807      	ldr	r0, [pc, #28]	@ (8006af4 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8006ad6:	f7ff f8c6 	bl	8005c66 <_PreparePacket>
 8006ada:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006adc:	2211      	movs	r2, #17
 8006ade:	6839      	ldr	r1, [r7, #0]
 8006ae0:	6838      	ldr	r0, [r7, #0]
 8006ae2:	f7ff f9b1 	bl	8005e48 <_SendPacket>
  RECORD_END();
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f383 8811 	msr	BASEPRI, r3
}
 8006aec:	bf00      	nop
 8006aee:	3708      	adds	r7, #8
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}
 8006af4:	2001462c 	.word	0x2001462c

08006af8 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b088      	sub	sp, #32
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006b00:	f3ef 8311 	mrs	r3, BASEPRI
 8006b04:	f04f 0120 	mov.w	r1, #32
 8006b08:	f381 8811 	msr	BASEPRI, r1
 8006b0c:	617b      	str	r3, [r7, #20]
 8006b0e:	4819      	ldr	r0, [pc, #100]	@ (8006b74 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006b10:	f7ff f8a9 	bl	8005c66 <_PreparePacket>
 8006b14:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006b1a:	4b17      	ldr	r3, [pc, #92]	@ (8006b78 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	687a      	ldr	r2, [r7, #4]
 8006b20:	1ad3      	subs	r3, r2, r3
 8006b22:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	61fb      	str	r3, [r7, #28]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	61bb      	str	r3, [r7, #24]
 8006b2c:	e00b      	b.n	8006b46 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006b2e:	69bb      	ldr	r3, [r7, #24]
 8006b30:	b2da      	uxtb	r2, r3
 8006b32:	69fb      	ldr	r3, [r7, #28]
 8006b34:	1c59      	adds	r1, r3, #1
 8006b36:	61f9      	str	r1, [r7, #28]
 8006b38:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006b3c:	b2d2      	uxtb	r2, r2
 8006b3e:	701a      	strb	r2, [r3, #0]
 8006b40:	69bb      	ldr	r3, [r7, #24]
 8006b42:	09db      	lsrs	r3, r3, #7
 8006b44:	61bb      	str	r3, [r7, #24]
 8006b46:	69bb      	ldr	r3, [r7, #24]
 8006b48:	2b7f      	cmp	r3, #127	@ 0x7f
 8006b4a:	d8f0      	bhi.n	8006b2e <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8006b4c:	69fb      	ldr	r3, [r7, #28]
 8006b4e:	1c5a      	adds	r2, r3, #1
 8006b50:	61fa      	str	r2, [r7, #28]
 8006b52:	69ba      	ldr	r2, [r7, #24]
 8006b54:	b2d2      	uxtb	r2, r2
 8006b56:	701a      	strb	r2, [r3, #0]
 8006b58:	69fb      	ldr	r3, [r7, #28]
 8006b5a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8006b5c:	2208      	movs	r2, #8
 8006b5e:	68f9      	ldr	r1, [r7, #12]
 8006b60:	6938      	ldr	r0, [r7, #16]
 8006b62:	f7ff f971 	bl	8005e48 <_SendPacket>
  RECORD_END();
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	f383 8811 	msr	BASEPRI, r3
}
 8006b6c:	bf00      	nop
 8006b6e:	3720      	adds	r7, #32
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}
 8006b74:	2001462c 	.word	0x2001462c
 8006b78:	200145fc 	.word	0x200145fc

08006b7c <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b088      	sub	sp, #32
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006b84:	f3ef 8311 	mrs	r3, BASEPRI
 8006b88:	f04f 0120 	mov.w	r1, #32
 8006b8c:	f381 8811 	msr	BASEPRI, r1
 8006b90:	617b      	str	r3, [r7, #20]
 8006b92:	4819      	ldr	r0, [pc, #100]	@ (8006bf8 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8006b94:	f7ff f867 	bl	8005c66 <_PreparePacket>
 8006b98:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006b9e:	4b17      	ldr	r3, [pc, #92]	@ (8006bfc <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8006ba0:	691b      	ldr	r3, [r3, #16]
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	1ad3      	subs	r3, r2, r3
 8006ba6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	61fb      	str	r3, [r7, #28]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	61bb      	str	r3, [r7, #24]
 8006bb0:	e00b      	b.n	8006bca <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8006bb2:	69bb      	ldr	r3, [r7, #24]
 8006bb4:	b2da      	uxtb	r2, r3
 8006bb6:	69fb      	ldr	r3, [r7, #28]
 8006bb8:	1c59      	adds	r1, r3, #1
 8006bba:	61f9      	str	r1, [r7, #28]
 8006bbc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006bc0:	b2d2      	uxtb	r2, r2
 8006bc2:	701a      	strb	r2, [r3, #0]
 8006bc4:	69bb      	ldr	r3, [r7, #24]
 8006bc6:	09db      	lsrs	r3, r3, #7
 8006bc8:	61bb      	str	r3, [r7, #24]
 8006bca:	69bb      	ldr	r3, [r7, #24]
 8006bcc:	2b7f      	cmp	r3, #127	@ 0x7f
 8006bce:	d8f0      	bhi.n	8006bb2 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006bd0:	69fb      	ldr	r3, [r7, #28]
 8006bd2:	1c5a      	adds	r2, r3, #1
 8006bd4:	61fa      	str	r2, [r7, #28]
 8006bd6:	69ba      	ldr	r2, [r7, #24]
 8006bd8:	b2d2      	uxtb	r2, r2
 8006bda:	701a      	strb	r2, [r3, #0]
 8006bdc:	69fb      	ldr	r3, [r7, #28]
 8006bde:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006be0:	2204      	movs	r2, #4
 8006be2:	68f9      	ldr	r1, [r7, #12]
 8006be4:	6938      	ldr	r0, [r7, #16]
 8006be6:	f7ff f92f 	bl	8005e48 <_SendPacket>
  RECORD_END();
 8006bea:	697b      	ldr	r3, [r7, #20]
 8006bec:	f383 8811 	msr	BASEPRI, r3
}
 8006bf0:	bf00      	nop
 8006bf2:	3720      	adds	r7, #32
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}
 8006bf8:	2001462c 	.word	0x2001462c
 8006bfc:	200145fc 	.word	0x200145fc

08006c00 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b088      	sub	sp, #32
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006c08:	f3ef 8311 	mrs	r3, BASEPRI
 8006c0c:	f04f 0120 	mov.w	r1, #32
 8006c10:	f381 8811 	msr	BASEPRI, r1
 8006c14:	617b      	str	r3, [r7, #20]
 8006c16:	4819      	ldr	r0, [pc, #100]	@ (8006c7c <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006c18:	f7ff f825 	bl	8005c66 <_PreparePacket>
 8006c1c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006c22:	4b17      	ldr	r3, [pc, #92]	@ (8006c80 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006c24:	691b      	ldr	r3, [r3, #16]
 8006c26:	687a      	ldr	r2, [r7, #4]
 8006c28:	1ad3      	subs	r3, r2, r3
 8006c2a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	61fb      	str	r3, [r7, #28]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	61bb      	str	r3, [r7, #24]
 8006c34:	e00b      	b.n	8006c4e <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006c36:	69bb      	ldr	r3, [r7, #24]
 8006c38:	b2da      	uxtb	r2, r3
 8006c3a:	69fb      	ldr	r3, [r7, #28]
 8006c3c:	1c59      	adds	r1, r3, #1
 8006c3e:	61f9      	str	r1, [r7, #28]
 8006c40:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006c44:	b2d2      	uxtb	r2, r2
 8006c46:	701a      	strb	r2, [r3, #0]
 8006c48:	69bb      	ldr	r3, [r7, #24]
 8006c4a:	09db      	lsrs	r3, r3, #7
 8006c4c:	61bb      	str	r3, [r7, #24]
 8006c4e:	69bb      	ldr	r3, [r7, #24]
 8006c50:	2b7f      	cmp	r3, #127	@ 0x7f
 8006c52:	d8f0      	bhi.n	8006c36 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006c54:	69fb      	ldr	r3, [r7, #28]
 8006c56:	1c5a      	adds	r2, r3, #1
 8006c58:	61fa      	str	r2, [r7, #28]
 8006c5a:	69ba      	ldr	r2, [r7, #24]
 8006c5c:	b2d2      	uxtb	r2, r2
 8006c5e:	701a      	strb	r2, [r3, #0]
 8006c60:	69fb      	ldr	r3, [r7, #28]
 8006c62:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8006c64:	2206      	movs	r2, #6
 8006c66:	68f9      	ldr	r1, [r7, #12]
 8006c68:	6938      	ldr	r0, [r7, #16]
 8006c6a:	f7ff f8ed 	bl	8005e48 <_SendPacket>
  RECORD_END();
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	f383 8811 	msr	BASEPRI, r3
}
 8006c74:	bf00      	nop
 8006c76:	3720      	adds	r7, #32
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}
 8006c7c:	2001462c 	.word	0x2001462c
 8006c80:	200145fc 	.word	0x200145fc

08006c84 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b08a      	sub	sp, #40	@ 0x28
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006c8e:	f3ef 8311 	mrs	r3, BASEPRI
 8006c92:	f04f 0120 	mov.w	r1, #32
 8006c96:	f381 8811 	msr	BASEPRI, r1
 8006c9a:	617b      	str	r3, [r7, #20]
 8006c9c:	4827      	ldr	r0, [pc, #156]	@ (8006d3c <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8006c9e:	f7fe ffe2 	bl	8005c66 <_PreparePacket>
 8006ca2:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006ca8:	4b25      	ldr	r3, [pc, #148]	@ (8006d40 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8006caa:	691b      	ldr	r3, [r3, #16]
 8006cac:	687a      	ldr	r2, [r7, #4]
 8006cae:	1ad3      	subs	r3, r2, r3
 8006cb0:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	623b      	str	r3, [r7, #32]
 8006cba:	e00b      	b.n	8006cd4 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8006cbc:	6a3b      	ldr	r3, [r7, #32]
 8006cbe:	b2da      	uxtb	r2, r3
 8006cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc2:	1c59      	adds	r1, r3, #1
 8006cc4:	6279      	str	r1, [r7, #36]	@ 0x24
 8006cc6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006cca:	b2d2      	uxtb	r2, r2
 8006ccc:	701a      	strb	r2, [r3, #0]
 8006cce:	6a3b      	ldr	r3, [r7, #32]
 8006cd0:	09db      	lsrs	r3, r3, #7
 8006cd2:	623b      	str	r3, [r7, #32]
 8006cd4:	6a3b      	ldr	r3, [r7, #32]
 8006cd6:	2b7f      	cmp	r3, #127	@ 0x7f
 8006cd8:	d8f0      	bhi.n	8006cbc <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8006cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cdc:	1c5a      	adds	r2, r3, #1
 8006cde:	627a      	str	r2, [r7, #36]	@ 0x24
 8006ce0:	6a3a      	ldr	r2, [r7, #32]
 8006ce2:	b2d2      	uxtb	r2, r2
 8006ce4:	701a      	strb	r2, [r3, #0]
 8006ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	61fb      	str	r3, [r7, #28]
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	61bb      	str	r3, [r7, #24]
 8006cf2:	e00b      	b.n	8006d0c <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8006cf4:	69bb      	ldr	r3, [r7, #24]
 8006cf6:	b2da      	uxtb	r2, r3
 8006cf8:	69fb      	ldr	r3, [r7, #28]
 8006cfa:	1c59      	adds	r1, r3, #1
 8006cfc:	61f9      	str	r1, [r7, #28]
 8006cfe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006d02:	b2d2      	uxtb	r2, r2
 8006d04:	701a      	strb	r2, [r3, #0]
 8006d06:	69bb      	ldr	r3, [r7, #24]
 8006d08:	09db      	lsrs	r3, r3, #7
 8006d0a:	61bb      	str	r3, [r7, #24]
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006d10:	d8f0      	bhi.n	8006cf4 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8006d12:	69fb      	ldr	r3, [r7, #28]
 8006d14:	1c5a      	adds	r2, r3, #1
 8006d16:	61fa      	str	r2, [r7, #28]
 8006d18:	69ba      	ldr	r2, [r7, #24]
 8006d1a:	b2d2      	uxtb	r2, r2
 8006d1c:	701a      	strb	r2, [r3, #0]
 8006d1e:	69fb      	ldr	r3, [r7, #28]
 8006d20:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8006d22:	2207      	movs	r2, #7
 8006d24:	68f9      	ldr	r1, [r7, #12]
 8006d26:	6938      	ldr	r0, [r7, #16]
 8006d28:	f7ff f88e 	bl	8005e48 <_SendPacket>
  RECORD_END();
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	f383 8811 	msr	BASEPRI, r3
}
 8006d32:	bf00      	nop
 8006d34:	3728      	adds	r7, #40	@ 0x28
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
 8006d3a:	bf00      	nop
 8006d3c:	2001462c 	.word	0x2001462c
 8006d40:	200145fc 	.word	0x200145fc

08006d44 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8006d44:	b480      	push	{r7}
 8006d46:	b083      	sub	sp, #12
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8006d4c:	4b04      	ldr	r3, [pc, #16]	@ (8006d60 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8006d4e:	691b      	ldr	r3, [r3, #16]
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	1ad3      	subs	r3, r2, r3
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	370c      	adds	r7, #12
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr
 8006d60:	200145fc 	.word	0x200145fc

08006d64 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b08c      	sub	sp, #48	@ 0x30
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8006d6e:	4b3b      	ldr	r3, [pc, #236]	@ (8006e5c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d06d      	beq.n	8006e52 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8006d76:	4b39      	ldr	r3, [pc, #228]	@ (8006e5c <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d80:	e008      	b.n	8006d94 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8006d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d84:	691b      	ldr	r3, [r3, #16]
 8006d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8006d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d007      	beq.n	8006d9e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8006d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d90:	3301      	adds	r3, #1
 8006d92:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d94:	79fb      	ldrb	r3, [r7, #7]
 8006d96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d3f2      	bcc.n	8006d82 <SEGGER_SYSVIEW_SendModule+0x1e>
 8006d9c:	e000      	b.n	8006da0 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8006d9e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8006da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d055      	beq.n	8006e52 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006da6:	f3ef 8311 	mrs	r3, BASEPRI
 8006daa:	f04f 0120 	mov.w	r1, #32
 8006dae:	f381 8811 	msr	BASEPRI, r1
 8006db2:	617b      	str	r3, [r7, #20]
 8006db4:	482a      	ldr	r0, [pc, #168]	@ (8006e60 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8006db6:	f7fe ff56 	bl	8005c66 <_PreparePacket>
 8006dba:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dc4:	79fb      	ldrb	r3, [r7, #7]
 8006dc6:	623b      	str	r3, [r7, #32]
 8006dc8:	e00b      	b.n	8006de2 <SEGGER_SYSVIEW_SendModule+0x7e>
 8006dca:	6a3b      	ldr	r3, [r7, #32]
 8006dcc:	b2da      	uxtb	r2, r3
 8006dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd0:	1c59      	adds	r1, r3, #1
 8006dd2:	6279      	str	r1, [r7, #36]	@ 0x24
 8006dd4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006dd8:	b2d2      	uxtb	r2, r2
 8006dda:	701a      	strb	r2, [r3, #0]
 8006ddc:	6a3b      	ldr	r3, [r7, #32]
 8006dde:	09db      	lsrs	r3, r3, #7
 8006de0:	623b      	str	r3, [r7, #32]
 8006de2:	6a3b      	ldr	r3, [r7, #32]
 8006de4:	2b7f      	cmp	r3, #127	@ 0x7f
 8006de6:	d8f0      	bhi.n	8006dca <SEGGER_SYSVIEW_SendModule+0x66>
 8006de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dea:	1c5a      	adds	r2, r3, #1
 8006dec:	627a      	str	r2, [r7, #36]	@ 0x24
 8006dee:	6a3a      	ldr	r2, [r7, #32]
 8006df0:	b2d2      	uxtb	r2, r2
 8006df2:	701a      	strb	r2, [r3, #0]
 8006df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df6:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	61fb      	str	r3, [r7, #28]
 8006dfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dfe:	689b      	ldr	r3, [r3, #8]
 8006e00:	61bb      	str	r3, [r7, #24]
 8006e02:	e00b      	b.n	8006e1c <SEGGER_SYSVIEW_SendModule+0xb8>
 8006e04:	69bb      	ldr	r3, [r7, #24]
 8006e06:	b2da      	uxtb	r2, r3
 8006e08:	69fb      	ldr	r3, [r7, #28]
 8006e0a:	1c59      	adds	r1, r3, #1
 8006e0c:	61f9      	str	r1, [r7, #28]
 8006e0e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006e12:	b2d2      	uxtb	r2, r2
 8006e14:	701a      	strb	r2, [r3, #0]
 8006e16:	69bb      	ldr	r3, [r7, #24]
 8006e18:	09db      	lsrs	r3, r3, #7
 8006e1a:	61bb      	str	r3, [r7, #24]
 8006e1c:	69bb      	ldr	r3, [r7, #24]
 8006e1e:	2b7f      	cmp	r3, #127	@ 0x7f
 8006e20:	d8f0      	bhi.n	8006e04 <SEGGER_SYSVIEW_SendModule+0xa0>
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	1c5a      	adds	r2, r3, #1
 8006e26:	61fa      	str	r2, [r7, #28]
 8006e28:	69ba      	ldr	r2, [r7, #24]
 8006e2a:	b2d2      	uxtb	r2, r2
 8006e2c:	701a      	strb	r2, [r3, #0]
 8006e2e:	69fb      	ldr	r3, [r7, #28]
 8006e30:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	2280      	movs	r2, #128	@ 0x80
 8006e38:	4619      	mov	r1, r3
 8006e3a:	68f8      	ldr	r0, [r7, #12]
 8006e3c:	f7fe fec6 	bl	8005bcc <_EncodeStr>
 8006e40:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8006e42:	2216      	movs	r2, #22
 8006e44:	68f9      	ldr	r1, [r7, #12]
 8006e46:	6938      	ldr	r0, [r7, #16]
 8006e48:	f7fe fffe 	bl	8005e48 <_SendPacket>
      RECORD_END();
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8006e52:	bf00      	nop
 8006e54:	3730      	adds	r7, #48	@ 0x30
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}
 8006e5a:	bf00      	nop
 8006e5c:	20014624 	.word	0x20014624
 8006e60:	2001462c 	.word	0x2001462c

08006e64 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b082      	sub	sp, #8
 8006e68:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8006e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8006e9c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d00f      	beq.n	8006e92 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8006e72:	4b0a      	ldr	r3, [pc, #40]	@ (8006e9c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	68db      	ldr	r3, [r3, #12]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d002      	beq.n	8006e86 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	68db      	ldr	r3, [r3, #12]
 8006e84:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	691b      	ldr	r3, [r3, #16]
 8006e8a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d1f2      	bne.n	8006e78 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8006e92:	bf00      	nop
 8006e94:	3708      	adds	r7, #8
 8006e96:	46bd      	mov	sp, r7
 8006e98:	bd80      	pop	{r7, pc}
 8006e9a:	bf00      	nop
 8006e9c:	20014624 	.word	0x20014624

08006ea0 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b086      	sub	sp, #24
 8006ea4:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8006ea6:	f3ef 8311 	mrs	r3, BASEPRI
 8006eaa:	f04f 0120 	mov.w	r1, #32
 8006eae:	f381 8811 	msr	BASEPRI, r1
 8006eb2:	60fb      	str	r3, [r7, #12]
 8006eb4:	4817      	ldr	r0, [pc, #92]	@ (8006f14 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8006eb6:	f7fe fed6 	bl	8005c66 <_PreparePacket>
 8006eba:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	617b      	str	r3, [r7, #20]
 8006ec4:	4b14      	ldr	r3, [pc, #80]	@ (8006f18 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8006ec6:	781b      	ldrb	r3, [r3, #0]
 8006ec8:	613b      	str	r3, [r7, #16]
 8006eca:	e00b      	b.n	8006ee4 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8006ecc:	693b      	ldr	r3, [r7, #16]
 8006ece:	b2da      	uxtb	r2, r3
 8006ed0:	697b      	ldr	r3, [r7, #20]
 8006ed2:	1c59      	adds	r1, r3, #1
 8006ed4:	6179      	str	r1, [r7, #20]
 8006ed6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006eda:	b2d2      	uxtb	r2, r2
 8006edc:	701a      	strb	r2, [r3, #0]
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	09db      	lsrs	r3, r3, #7
 8006ee2:	613b      	str	r3, [r7, #16]
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ee8:	d8f0      	bhi.n	8006ecc <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	1c5a      	adds	r2, r3, #1
 8006eee:	617a      	str	r2, [r7, #20]
 8006ef0:	693a      	ldr	r2, [r7, #16]
 8006ef2:	b2d2      	uxtb	r2, r2
 8006ef4:	701a      	strb	r2, [r3, #0]
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8006efa:	221b      	movs	r2, #27
 8006efc:	6879      	ldr	r1, [r7, #4]
 8006efe:	68b8      	ldr	r0, [r7, #8]
 8006f00:	f7fe ffa2 	bl	8005e48 <_SendPacket>
  RECORD_END();
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f383 8811 	msr	BASEPRI, r3
}
 8006f0a:	bf00      	nop
 8006f0c:	3718      	adds	r7, #24
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	2001462c 	.word	0x2001462c
 8006f18:	20014628 	.word	0x20014628

08006f1c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b08a      	sub	sp, #40	@ 0x28
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006f24:	f3ef 8311 	mrs	r3, BASEPRI
 8006f28:	f04f 0120 	mov.w	r1, #32
 8006f2c:	f381 8811 	msr	BASEPRI, r1
 8006f30:	617b      	str	r3, [r7, #20]
 8006f32:	4827      	ldr	r0, [pc, #156]	@ (8006fd0 <SEGGER_SYSVIEW_Warn+0xb4>)
 8006f34:	f7fe fe97 	bl	8005c66 <_PreparePacket>
 8006f38:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006f3a:	2280      	movs	r2, #128	@ 0x80
 8006f3c:	6879      	ldr	r1, [r7, #4]
 8006f3e:	6938      	ldr	r0, [r7, #16]
 8006f40:	f7fe fe44 	bl	8005bcc <_EncodeStr>
 8006f44:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	623b      	str	r3, [r7, #32]
 8006f4e:	e00b      	b.n	8006f68 <SEGGER_SYSVIEW_Warn+0x4c>
 8006f50:	6a3b      	ldr	r3, [r7, #32]
 8006f52:	b2da      	uxtb	r2, r3
 8006f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f56:	1c59      	adds	r1, r3, #1
 8006f58:	6279      	str	r1, [r7, #36]	@ 0x24
 8006f5a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006f5e:	b2d2      	uxtb	r2, r2
 8006f60:	701a      	strb	r2, [r3, #0]
 8006f62:	6a3b      	ldr	r3, [r7, #32]
 8006f64:	09db      	lsrs	r3, r3, #7
 8006f66:	623b      	str	r3, [r7, #32]
 8006f68:	6a3b      	ldr	r3, [r7, #32]
 8006f6a:	2b7f      	cmp	r3, #127	@ 0x7f
 8006f6c:	d8f0      	bhi.n	8006f50 <SEGGER_SYSVIEW_Warn+0x34>
 8006f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f70:	1c5a      	adds	r2, r3, #1
 8006f72:	627a      	str	r2, [r7, #36]	@ 0x24
 8006f74:	6a3a      	ldr	r2, [r7, #32]
 8006f76:	b2d2      	uxtb	r2, r2
 8006f78:	701a      	strb	r2, [r3, #0]
 8006f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f7c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	61fb      	str	r3, [r7, #28]
 8006f82:	2300      	movs	r3, #0
 8006f84:	61bb      	str	r3, [r7, #24]
 8006f86:	e00b      	b.n	8006fa0 <SEGGER_SYSVIEW_Warn+0x84>
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	b2da      	uxtb	r2, r3
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	1c59      	adds	r1, r3, #1
 8006f90:	61f9      	str	r1, [r7, #28]
 8006f92:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8006f96:	b2d2      	uxtb	r2, r2
 8006f98:	701a      	strb	r2, [r3, #0]
 8006f9a:	69bb      	ldr	r3, [r7, #24]
 8006f9c:	09db      	lsrs	r3, r3, #7
 8006f9e:	61bb      	str	r3, [r7, #24]
 8006fa0:	69bb      	ldr	r3, [r7, #24]
 8006fa2:	2b7f      	cmp	r3, #127	@ 0x7f
 8006fa4:	d8f0      	bhi.n	8006f88 <SEGGER_SYSVIEW_Warn+0x6c>
 8006fa6:	69fb      	ldr	r3, [r7, #28]
 8006fa8:	1c5a      	adds	r2, r3, #1
 8006faa:	61fa      	str	r2, [r7, #28]
 8006fac:	69ba      	ldr	r2, [r7, #24]
 8006fae:	b2d2      	uxtb	r2, r2
 8006fb0:	701a      	strb	r2, [r3, #0]
 8006fb2:	69fb      	ldr	r3, [r7, #28]
 8006fb4:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006fb6:	221a      	movs	r2, #26
 8006fb8:	68f9      	ldr	r1, [r7, #12]
 8006fba:	6938      	ldr	r0, [r7, #16]
 8006fbc:	f7fe ff44 	bl	8005e48 <_SendPacket>
  RECORD_END();
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	f383 8811 	msr	BASEPRI, r3
}
 8006fc6:	bf00      	nop
 8006fc8:	3728      	adds	r7, #40	@ 0x28
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}
 8006fce:	bf00      	nop
 8006fd0:	2001462c 	.word	0x2001462c

08006fd4 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006fd8:	4b13      	ldr	r3, [pc, #76]	@ (8007028 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006fda:	7e1b      	ldrb	r3, [r3, #24]
 8006fdc:	4619      	mov	r1, r3
 8006fde:	4a13      	ldr	r2, [pc, #76]	@ (800702c <SEGGER_SYSVIEW_IsStarted+0x58>)
 8006fe0:	460b      	mov	r3, r1
 8006fe2:	005b      	lsls	r3, r3, #1
 8006fe4:	440b      	add	r3, r1
 8006fe6:	00db      	lsls	r3, r3, #3
 8006fe8:	4413      	add	r3, r2
 8006fea:	336c      	adds	r3, #108	@ 0x6c
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	4b0e      	ldr	r3, [pc, #56]	@ (8007028 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8006ff0:	7e1b      	ldrb	r3, [r3, #24]
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	490d      	ldr	r1, [pc, #52]	@ (800702c <SEGGER_SYSVIEW_IsStarted+0x58>)
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	005b      	lsls	r3, r3, #1
 8006ffa:	4403      	add	r3, r0
 8006ffc:	00db      	lsls	r3, r3, #3
 8006ffe:	440b      	add	r3, r1
 8007000:	3370      	adds	r3, #112	@ 0x70
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	429a      	cmp	r2, r3
 8007006:	d00b      	beq.n	8007020 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8007008:	4b07      	ldr	r3, [pc, #28]	@ (8007028 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800700a:	789b      	ldrb	r3, [r3, #2]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d107      	bne.n	8007020 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8007010:	4b05      	ldr	r3, [pc, #20]	@ (8007028 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007012:	2201      	movs	r2, #1
 8007014:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8007016:	f7fe fe33 	bl	8005c80 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800701a:	4b03      	ldr	r3, [pc, #12]	@ (8007028 <SEGGER_SYSVIEW_IsStarted+0x54>)
 800701c:	2200      	movs	r2, #0
 800701e:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8007020:	4b01      	ldr	r3, [pc, #4]	@ (8007028 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007022:	781b      	ldrb	r3, [r3, #0]
}
 8007024:	4618      	mov	r0, r3
 8007026:	bd80      	pop	{r7, pc}
 8007028:	200145fc 	.word	0x200145fc
 800702c:	2001313c 	.word	0x2001313c

08007030 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	60f8      	str	r0, [r7, #12]
 8007038:	60b9      	str	r1, [r7, #8]
 800703a:	607a      	str	r2, [r7, #4]
 800703c:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 800703e:	683a      	ldr	r2, [r7, #0]
 8007040:	6879      	ldr	r1, [r7, #4]
 8007042:	2000      	movs	r0, #0
 8007044:	f7fe fca8 	bl	8005998 <SEGGER_RTT_Write>
  return len;
 8007048:	683b      	ldr	r3, [r7, #0]
}
 800704a:	4618      	mov	r0, r3
 800704c:	3710      	adds	r7, #16
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}
	...

08007054 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b084      	sub	sp, #16
 8007058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800705a:	463b      	mov	r3, r7
 800705c:	2200      	movs	r2, #0
 800705e:	601a      	str	r2, [r3, #0]
 8007060:	605a      	str	r2, [r3, #4]
 8007062:	609a      	str	r2, [r3, #8]
 8007064:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8007066:	4b44      	ldr	r3, [pc, #272]	@ (8007178 <MX_ADC1_Init+0x124>)
 8007068:	4a44      	ldr	r2, [pc, #272]	@ (800717c <MX_ADC1_Init+0x128>)
 800706a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800706c:	4b42      	ldr	r3, [pc, #264]	@ (8007178 <MX_ADC1_Init+0x124>)
 800706e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8007072:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8007074:	4b40      	ldr	r3, [pc, #256]	@ (8007178 <MX_ADC1_Init+0x124>)
 8007076:	2200      	movs	r2, #0
 8007078:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800707a:	4b3f      	ldr	r3, [pc, #252]	@ (8007178 <MX_ADC1_Init+0x124>)
 800707c:	2201      	movs	r2, #1
 800707e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8007080:	4b3d      	ldr	r3, [pc, #244]	@ (8007178 <MX_ADC1_Init+0x124>)
 8007082:	2201      	movs	r2, #1
 8007084:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8007086:	4b3c      	ldr	r3, [pc, #240]	@ (8007178 <MX_ADC1_Init+0x124>)
 8007088:	2200      	movs	r2, #0
 800708a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800708e:	4b3a      	ldr	r3, [pc, #232]	@ (8007178 <MX_ADC1_Init+0x124>)
 8007090:	2200      	movs	r2, #0
 8007092:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007094:	4b38      	ldr	r3, [pc, #224]	@ (8007178 <MX_ADC1_Init+0x124>)
 8007096:	4a3a      	ldr	r2, [pc, #232]	@ (8007180 <MX_ADC1_Init+0x12c>)
 8007098:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800709a:	4b37      	ldr	r3, [pc, #220]	@ (8007178 <MX_ADC1_Init+0x124>)
 800709c:	2200      	movs	r2, #0
 800709e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 80070a0:	4b35      	ldr	r3, [pc, #212]	@ (8007178 <MX_ADC1_Init+0x124>)
 80070a2:	2206      	movs	r2, #6
 80070a4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80070a6:	4b34      	ldr	r3, [pc, #208]	@ (8007178 <MX_ADC1_Init+0x124>)
 80070a8:	2201      	movs	r2, #1
 80070aa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80070ae:	4b32      	ldr	r3, [pc, #200]	@ (8007178 <MX_ADC1_Init+0x124>)
 80070b0:	2200      	movs	r2, #0
 80070b2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80070b4:	4830      	ldr	r0, [pc, #192]	@ (8007178 <MX_ADC1_Init+0x124>)
 80070b6:	f000 fe37 	bl	8007d28 <HAL_ADC_Init>
 80070ba:	4603      	mov	r3, r0
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d001      	beq.n	80070c4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80070c0:	f000 fb2e 	bl	8007720 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80070c4:	2300      	movs	r3, #0
 80070c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80070c8:	2301      	movs	r3, #1
 80070ca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80070cc:	2307      	movs	r3, #7
 80070ce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80070d0:	463b      	mov	r3, r7
 80070d2:	4619      	mov	r1, r3
 80070d4:	4828      	ldr	r0, [pc, #160]	@ (8007178 <MX_ADC1_Init+0x124>)
 80070d6:	f001 f8ad 	bl	8008234 <HAL_ADC_ConfigChannel>
 80070da:	4603      	mov	r3, r0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d001      	beq.n	80070e4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80070e0:	f000 fb1e 	bl	8007720 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80070e4:	2301      	movs	r3, #1
 80070e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80070e8:	2302      	movs	r3, #2
 80070ea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80070ec:	463b      	mov	r3, r7
 80070ee:	4619      	mov	r1, r3
 80070f0:	4821      	ldr	r0, [pc, #132]	@ (8007178 <MX_ADC1_Init+0x124>)
 80070f2:	f001 f89f 	bl	8008234 <HAL_ADC_ConfigChannel>
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d001      	beq.n	8007100 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80070fc:	f000 fb10 	bl	8007720 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8007100:	2304      	movs	r3, #4
 8007102:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8007104:	2303      	movs	r3, #3
 8007106:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007108:	463b      	mov	r3, r7
 800710a:	4619      	mov	r1, r3
 800710c:	481a      	ldr	r0, [pc, #104]	@ (8007178 <MX_ADC1_Init+0x124>)
 800710e:	f001 f891 	bl	8008234 <HAL_ADC_ConfigChannel>
 8007112:	4603      	mov	r3, r0
 8007114:	2b00      	cmp	r3, #0
 8007116:	d001      	beq.n	800711c <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8007118:	f000 fb02 	bl	8007720 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800711c:	2306      	movs	r3, #6
 800711e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8007120:	2304      	movs	r3, #4
 8007122:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007124:	463b      	mov	r3, r7
 8007126:	4619      	mov	r1, r3
 8007128:	4813      	ldr	r0, [pc, #76]	@ (8007178 <MX_ADC1_Init+0x124>)
 800712a:	f001 f883 	bl	8008234 <HAL_ADC_ConfigChannel>
 800712e:	4603      	mov	r3, r0
 8007130:	2b00      	cmp	r3, #0
 8007132:	d001      	beq.n	8007138 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8007134:	f000 faf4 	bl	8007720 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8007138:	2307      	movs	r3, #7
 800713a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 800713c:	2305      	movs	r3, #5
 800713e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8007140:	463b      	mov	r3, r7
 8007142:	4619      	mov	r1, r3
 8007144:	480c      	ldr	r0, [pc, #48]	@ (8007178 <MX_ADC1_Init+0x124>)
 8007146:	f001 f875 	bl	8008234 <HAL_ADC_ConfigChannel>
 800714a:	4603      	mov	r3, r0
 800714c:	2b00      	cmp	r3, #0
 800714e:	d001      	beq.n	8007154 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8007150:	f000 fae6 	bl	8007720 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8007154:	2308      	movs	r3, #8
 8007156:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8007158:	2306      	movs	r3, #6
 800715a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800715c:	463b      	mov	r3, r7
 800715e:	4619      	mov	r1, r3
 8007160:	4805      	ldr	r0, [pc, #20]	@ (8007178 <MX_ADC1_Init+0x124>)
 8007162:	f001 f867 	bl	8008234 <HAL_ADC_ConfigChannel>
 8007166:	4603      	mov	r3, r0
 8007168:	2b00      	cmp	r3, #0
 800716a:	d001      	beq.n	8007170 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 800716c:	f000 fad8 	bl	8007720 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8007170:	bf00      	nop
 8007172:	3710      	adds	r7, #16
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}
 8007178:	20014710 	.word	0x20014710
 800717c:	40012000 	.word	0x40012000
 8007180:	0f000001 	.word	0x0f000001

08007184 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b084      	sub	sp, #16
 8007188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800718a:	463b      	mov	r3, r7
 800718c:	2200      	movs	r2, #0
 800718e:	601a      	str	r2, [r3, #0]
 8007190:	605a      	str	r2, [r3, #4]
 8007192:	609a      	str	r2, [r3, #8]
 8007194:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8007196:	4b2f      	ldr	r3, [pc, #188]	@ (8007254 <MX_ADC2_Init+0xd0>)
 8007198:	4a2f      	ldr	r2, [pc, #188]	@ (8007258 <MX_ADC2_Init+0xd4>)
 800719a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 800719c:	4b2d      	ldr	r3, [pc, #180]	@ (8007254 <MX_ADC2_Init+0xd0>)
 800719e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80071a2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80071a4:	4b2b      	ldr	r3, [pc, #172]	@ (8007254 <MX_ADC2_Init+0xd0>)
 80071a6:	2200      	movs	r2, #0
 80071a8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 80071aa:	4b2a      	ldr	r3, [pc, #168]	@ (8007254 <MX_ADC2_Init+0xd0>)
 80071ac:	2201      	movs	r2, #1
 80071ae:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80071b0:	4b28      	ldr	r3, [pc, #160]	@ (8007254 <MX_ADC2_Init+0xd0>)
 80071b2:	2201      	movs	r2, #1
 80071b4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80071b6:	4b27      	ldr	r3, [pc, #156]	@ (8007254 <MX_ADC2_Init+0xd0>)
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80071be:	4b25      	ldr	r3, [pc, #148]	@ (8007254 <MX_ADC2_Init+0xd0>)
 80071c0:	2200      	movs	r2, #0
 80071c2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80071c4:	4b23      	ldr	r3, [pc, #140]	@ (8007254 <MX_ADC2_Init+0xd0>)
 80071c6:	4a25      	ldr	r2, [pc, #148]	@ (800725c <MX_ADC2_Init+0xd8>)
 80071c8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80071ca:	4b22      	ldr	r3, [pc, #136]	@ (8007254 <MX_ADC2_Init+0xd0>)
 80071cc:	2200      	movs	r2, #0
 80071ce:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 3;
 80071d0:	4b20      	ldr	r3, [pc, #128]	@ (8007254 <MX_ADC2_Init+0xd0>)
 80071d2:	2203      	movs	r2, #3
 80071d4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80071d6:	4b1f      	ldr	r3, [pc, #124]	@ (8007254 <MX_ADC2_Init+0xd0>)
 80071d8:	2201      	movs	r2, #1
 80071da:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80071de:	4b1d      	ldr	r3, [pc, #116]	@ (8007254 <MX_ADC2_Init+0xd0>)
 80071e0:	2200      	movs	r2, #0
 80071e2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80071e4:	481b      	ldr	r0, [pc, #108]	@ (8007254 <MX_ADC2_Init+0xd0>)
 80071e6:	f000 fd9f 	bl	8007d28 <HAL_ADC_Init>
 80071ea:	4603      	mov	r3, r0
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d001      	beq.n	80071f4 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80071f0:	f000 fa96 	bl	8007720 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80071f4:	2304      	movs	r3, #4
 80071f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80071f8:	2301      	movs	r3, #1
 80071fa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80071fc:	2307      	movs	r3, #7
 80071fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007200:	463b      	mov	r3, r7
 8007202:	4619      	mov	r1, r3
 8007204:	4813      	ldr	r0, [pc, #76]	@ (8007254 <MX_ADC2_Init+0xd0>)
 8007206:	f001 f815 	bl	8008234 <HAL_ADC_ConfigChannel>
 800720a:	4603      	mov	r3, r0
 800720c:	2b00      	cmp	r3, #0
 800720e:	d001      	beq.n	8007214 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8007210:	f000 fa86 	bl	8007720 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8007214:	2306      	movs	r3, #6
 8007216:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8007218:	2302      	movs	r3, #2
 800721a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800721c:	463b      	mov	r3, r7
 800721e:	4619      	mov	r1, r3
 8007220:	480c      	ldr	r0, [pc, #48]	@ (8007254 <MX_ADC2_Init+0xd0>)
 8007222:	f001 f807 	bl	8008234 <HAL_ADC_ConfigChannel>
 8007226:	4603      	mov	r3, r0
 8007228:	2b00      	cmp	r3, #0
 800722a:	d001      	beq.n	8007230 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 800722c:	f000 fa78 	bl	8007720 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8007230:	2307      	movs	r3, #7
 8007232:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8007234:	2303      	movs	r3, #3
 8007236:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8007238:	463b      	mov	r3, r7
 800723a:	4619      	mov	r1, r3
 800723c:	4805      	ldr	r0, [pc, #20]	@ (8007254 <MX_ADC2_Init+0xd0>)
 800723e:	f000 fff9 	bl	8008234 <HAL_ADC_ConfigChannel>
 8007242:	4603      	mov	r3, r0
 8007244:	2b00      	cmp	r3, #0
 8007246:	d001      	beq.n	800724c <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8007248:	f000 fa6a 	bl	8007720 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800724c:	bf00      	nop
 800724e:	3710      	adds	r7, #16
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}
 8007254:	20014758 	.word	0x20014758
 8007258:	40012100 	.word	0x40012100
 800725c:	0f000001 	.word	0x0f000001

08007260 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b08c      	sub	sp, #48	@ 0x30
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007268:	f107 031c 	add.w	r3, r7, #28
 800726c:	2200      	movs	r2, #0
 800726e:	601a      	str	r2, [r3, #0]
 8007270:	605a      	str	r2, [r3, #4]
 8007272:	609a      	str	r2, [r3, #8]
 8007274:	60da      	str	r2, [r3, #12]
 8007276:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a73      	ldr	r2, [pc, #460]	@ (800744c <HAL_ADC_MspInit+0x1ec>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d17a      	bne.n	8007378 <HAL_ADC_MspInit+0x118>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8007282:	2300      	movs	r3, #0
 8007284:	61bb      	str	r3, [r7, #24]
 8007286:	4b72      	ldr	r3, [pc, #456]	@ (8007450 <HAL_ADC_MspInit+0x1f0>)
 8007288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800728a:	4a71      	ldr	r2, [pc, #452]	@ (8007450 <HAL_ADC_MspInit+0x1f0>)
 800728c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007290:	6453      	str	r3, [r2, #68]	@ 0x44
 8007292:	4b6f      	ldr	r3, [pc, #444]	@ (8007450 <HAL_ADC_MspInit+0x1f0>)
 8007294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800729a:	61bb      	str	r3, [r7, #24]
 800729c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800729e:	2300      	movs	r3, #0
 80072a0:	617b      	str	r3, [r7, #20]
 80072a2:	4b6b      	ldr	r3, [pc, #428]	@ (8007450 <HAL_ADC_MspInit+0x1f0>)
 80072a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072a6:	4a6a      	ldr	r2, [pc, #424]	@ (8007450 <HAL_ADC_MspInit+0x1f0>)
 80072a8:	f043 0301 	orr.w	r3, r3, #1
 80072ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80072ae:	4b68      	ldr	r3, [pc, #416]	@ (8007450 <HAL_ADC_MspInit+0x1f0>)
 80072b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072b2:	f003 0301 	and.w	r3, r3, #1
 80072b6:	617b      	str	r3, [r7, #20]
 80072b8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80072ba:	2300      	movs	r3, #0
 80072bc:	613b      	str	r3, [r7, #16]
 80072be:	4b64      	ldr	r3, [pc, #400]	@ (8007450 <HAL_ADC_MspInit+0x1f0>)
 80072c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072c2:	4a63      	ldr	r2, [pc, #396]	@ (8007450 <HAL_ADC_MspInit+0x1f0>)
 80072c4:	f043 0302 	orr.w	r3, r3, #2
 80072c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80072ca:	4b61      	ldr	r3, [pc, #388]	@ (8007450 <HAL_ADC_MspInit+0x1f0>)
 80072cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072ce:	f003 0302 	and.w	r3, r3, #2
 80072d2:	613b      	str	r3, [r7, #16]
 80072d4:	693b      	ldr	r3, [r7, #16]
    PA4     ------> ADC1_IN4
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
 80072d6:	23d3      	movs	r3, #211	@ 0xd3
 80072d8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80072da:	2303      	movs	r3, #3
 80072dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072de:	2300      	movs	r3, #0
 80072e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072e2:	f107 031c 	add.w	r3, r7, #28
 80072e6:	4619      	mov	r1, r3
 80072e8:	485a      	ldr	r0, [pc, #360]	@ (8007454 <HAL_ADC_MspInit+0x1f4>)
 80072ea:	f001 ff41 	bl	8009170 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80072ee:	2301      	movs	r3, #1
 80072f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80072f2:	2303      	movs	r3, #3
 80072f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072f6:	2300      	movs	r3, #0
 80072f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80072fa:	f107 031c 	add.w	r3, r7, #28
 80072fe:	4619      	mov	r1, r3
 8007300:	4855      	ldr	r0, [pc, #340]	@ (8007458 <HAL_ADC_MspInit+0x1f8>)
 8007302:	f001 ff35 	bl	8009170 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8007306:	4b55      	ldr	r3, [pc, #340]	@ (800745c <HAL_ADC_MspInit+0x1fc>)
 8007308:	4a55      	ldr	r2, [pc, #340]	@ (8007460 <HAL_ADC_MspInit+0x200>)
 800730a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800730c:	4b53      	ldr	r3, [pc, #332]	@ (800745c <HAL_ADC_MspInit+0x1fc>)
 800730e:	2200      	movs	r2, #0
 8007310:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007312:	4b52      	ldr	r3, [pc, #328]	@ (800745c <HAL_ADC_MspInit+0x1fc>)
 8007314:	2200      	movs	r2, #0
 8007316:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8007318:	4b50      	ldr	r3, [pc, #320]	@ (800745c <HAL_ADC_MspInit+0x1fc>)
 800731a:	2200      	movs	r2, #0
 800731c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800731e:	4b4f      	ldr	r3, [pc, #316]	@ (800745c <HAL_ADC_MspInit+0x1fc>)
 8007320:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007324:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007326:	4b4d      	ldr	r3, [pc, #308]	@ (800745c <HAL_ADC_MspInit+0x1fc>)
 8007328:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800732c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800732e:	4b4b      	ldr	r3, [pc, #300]	@ (800745c <HAL_ADC_MspInit+0x1fc>)
 8007330:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007334:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8007336:	4b49      	ldr	r3, [pc, #292]	@ (800745c <HAL_ADC_MspInit+0x1fc>)
 8007338:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800733c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800733e:	4b47      	ldr	r3, [pc, #284]	@ (800745c <HAL_ADC_MspInit+0x1fc>)
 8007340:	2200      	movs	r2, #0
 8007342:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007344:	4b45      	ldr	r3, [pc, #276]	@ (800745c <HAL_ADC_MspInit+0x1fc>)
 8007346:	2200      	movs	r2, #0
 8007348:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800734a:	4844      	ldr	r0, [pc, #272]	@ (800745c <HAL_ADC_MspInit+0x1fc>)
 800734c:	f001 fb0e 	bl	800896c <HAL_DMA_Init>
 8007350:	4603      	mov	r3, r0
 8007352:	2b00      	cmp	r3, #0
 8007354:	d001      	beq.n	800735a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8007356:	f000 f9e3 	bl	8007720 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	4a3f      	ldr	r2, [pc, #252]	@ (800745c <HAL_ADC_MspInit+0x1fc>)
 800735e:	639a      	str	r2, [r3, #56]	@ 0x38
 8007360:	4a3e      	ldr	r2, [pc, #248]	@ (800745c <HAL_ADC_MspInit+0x1fc>)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 8007366:	2200      	movs	r2, #0
 8007368:	2106      	movs	r1, #6
 800736a:	2012      	movs	r0, #18
 800736c:	f001 fad4 	bl	8008918 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8007370:	2012      	movs	r0, #18
 8007372:	f001 faed 	bl	8008950 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8007376:	e065      	b.n	8007444 <HAL_ADC_MspInit+0x1e4>
  else if(adcHandle->Instance==ADC2)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a39      	ldr	r2, [pc, #228]	@ (8007464 <HAL_ADC_MspInit+0x204>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d160      	bne.n	8007444 <HAL_ADC_MspInit+0x1e4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8007382:	2300      	movs	r3, #0
 8007384:	60fb      	str	r3, [r7, #12]
 8007386:	4b32      	ldr	r3, [pc, #200]	@ (8007450 <HAL_ADC_MspInit+0x1f0>)
 8007388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800738a:	4a31      	ldr	r2, [pc, #196]	@ (8007450 <HAL_ADC_MspInit+0x1f0>)
 800738c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007390:	6453      	str	r3, [r2, #68]	@ 0x44
 8007392:	4b2f      	ldr	r3, [pc, #188]	@ (8007450 <HAL_ADC_MspInit+0x1f0>)
 8007394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007396:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800739a:	60fb      	str	r3, [r7, #12]
 800739c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800739e:	2300      	movs	r3, #0
 80073a0:	60bb      	str	r3, [r7, #8]
 80073a2:	4b2b      	ldr	r3, [pc, #172]	@ (8007450 <HAL_ADC_MspInit+0x1f0>)
 80073a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073a6:	4a2a      	ldr	r2, [pc, #168]	@ (8007450 <HAL_ADC_MspInit+0x1f0>)
 80073a8:	f043 0301 	orr.w	r3, r3, #1
 80073ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80073ae:	4b28      	ldr	r3, [pc, #160]	@ (8007450 <HAL_ADC_MspInit+0x1f0>)
 80073b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073b2:	f003 0301 	and.w	r3, r3, #1
 80073b6:	60bb      	str	r3, [r7, #8]
 80073b8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 80073ba:	23d0      	movs	r3, #208	@ 0xd0
 80073bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80073be:	2303      	movs	r3, #3
 80073c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073c2:	2300      	movs	r3, #0
 80073c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073c6:	f107 031c 	add.w	r3, r7, #28
 80073ca:	4619      	mov	r1, r3
 80073cc:	4821      	ldr	r0, [pc, #132]	@ (8007454 <HAL_ADC_MspInit+0x1f4>)
 80073ce:	f001 fecf 	bl	8009170 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 80073d2:	4b25      	ldr	r3, [pc, #148]	@ (8007468 <HAL_ADC_MspInit+0x208>)
 80073d4:	4a25      	ldr	r2, [pc, #148]	@ (800746c <HAL_ADC_MspInit+0x20c>)
 80073d6:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 80073d8:	4b23      	ldr	r3, [pc, #140]	@ (8007468 <HAL_ADC_MspInit+0x208>)
 80073da:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80073de:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80073e0:	4b21      	ldr	r3, [pc, #132]	@ (8007468 <HAL_ADC_MspInit+0x208>)
 80073e2:	2200      	movs	r2, #0
 80073e4:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80073e6:	4b20      	ldr	r3, [pc, #128]	@ (8007468 <HAL_ADC_MspInit+0x208>)
 80073e8:	2200      	movs	r2, #0
 80073ea:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80073ec:	4b1e      	ldr	r3, [pc, #120]	@ (8007468 <HAL_ADC_MspInit+0x208>)
 80073ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80073f2:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80073f4:	4b1c      	ldr	r3, [pc, #112]	@ (8007468 <HAL_ADC_MspInit+0x208>)
 80073f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80073fa:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80073fc:	4b1a      	ldr	r3, [pc, #104]	@ (8007468 <HAL_ADC_MspInit+0x208>)
 80073fe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007402:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8007404:	4b18      	ldr	r3, [pc, #96]	@ (8007468 <HAL_ADC_MspInit+0x208>)
 8007406:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800740a:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800740c:	4b16      	ldr	r3, [pc, #88]	@ (8007468 <HAL_ADC_MspInit+0x208>)
 800740e:	2200      	movs	r2, #0
 8007410:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007412:	4b15      	ldr	r3, [pc, #84]	@ (8007468 <HAL_ADC_MspInit+0x208>)
 8007414:	2200      	movs	r2, #0
 8007416:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8007418:	4813      	ldr	r0, [pc, #76]	@ (8007468 <HAL_ADC_MspInit+0x208>)
 800741a:	f001 faa7 	bl	800896c <HAL_DMA_Init>
 800741e:	4603      	mov	r3, r0
 8007420:	2b00      	cmp	r3, #0
 8007422:	d001      	beq.n	8007428 <HAL_ADC_MspInit+0x1c8>
      Error_Handler();
 8007424:	f000 f97c 	bl	8007720 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	4a0f      	ldr	r2, [pc, #60]	@ (8007468 <HAL_ADC_MspInit+0x208>)
 800742c:	639a      	str	r2, [r3, #56]	@ 0x38
 800742e:	4a0e      	ldr	r2, [pc, #56]	@ (8007468 <HAL_ADC_MspInit+0x208>)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 6, 0);
 8007434:	2200      	movs	r2, #0
 8007436:	2106      	movs	r1, #6
 8007438:	2012      	movs	r0, #18
 800743a:	f001 fa6d 	bl	8008918 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800743e:	2012      	movs	r0, #18
 8007440:	f001 fa86 	bl	8008950 <HAL_NVIC_EnableIRQ>
}
 8007444:	bf00      	nop
 8007446:	3730      	adds	r7, #48	@ 0x30
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}
 800744c:	40012000 	.word	0x40012000
 8007450:	40023800 	.word	0x40023800
 8007454:	40020000 	.word	0x40020000
 8007458:	40020400 	.word	0x40020400
 800745c:	200147a0 	.word	0x200147a0
 8007460:	40026410 	.word	0x40026410
 8007464:	40012100 	.word	0x40012100
 8007468:	20014800 	.word	0x20014800
 800746c:	40026440 	.word	0x40026440

08007470 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b082      	sub	sp, #8
 8007474:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8007476:	2300      	movs	r3, #0
 8007478:	607b      	str	r3, [r7, #4]
 800747a:	4b10      	ldr	r3, [pc, #64]	@ (80074bc <MX_DMA_Init+0x4c>)
 800747c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800747e:	4a0f      	ldr	r2, [pc, #60]	@ (80074bc <MX_DMA_Init+0x4c>)
 8007480:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007484:	6313      	str	r3, [r2, #48]	@ 0x30
 8007486:	4b0d      	ldr	r3, [pc, #52]	@ (80074bc <MX_DMA_Init+0x4c>)
 8007488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800748a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800748e:	607b      	str	r3, [r7, #4]
 8007490:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 6, 0);
 8007492:	2200      	movs	r2, #0
 8007494:	2106      	movs	r1, #6
 8007496:	2038      	movs	r0, #56	@ 0x38
 8007498:	f001 fa3e 	bl	8008918 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800749c:	2038      	movs	r0, #56	@ 0x38
 800749e:	f001 fa57 	bl	8008950 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 6, 0);
 80074a2:	2200      	movs	r2, #0
 80074a4:	2106      	movs	r1, #6
 80074a6:	203a      	movs	r0, #58	@ 0x3a
 80074a8:	f001 fa36 	bl	8008918 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80074ac:	203a      	movs	r0, #58	@ 0x3a
 80074ae:	f001 fa4f 	bl	8008950 <HAL_NVIC_EnableIRQ>

}
 80074b2:	bf00      	nop
 80074b4:	3708      	adds	r7, #8
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bd80      	pop	{r7, pc}
 80074ba:	bf00      	nop
 80074bc:	40023800 	.word	0x40023800

080074c0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b08a      	sub	sp, #40	@ 0x28
 80074c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074c6:	f107 0314 	add.w	r3, r7, #20
 80074ca:	2200      	movs	r2, #0
 80074cc:	601a      	str	r2, [r3, #0]
 80074ce:	605a      	str	r2, [r3, #4]
 80074d0:	609a      	str	r2, [r3, #8]
 80074d2:	60da      	str	r2, [r3, #12]
 80074d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80074d6:	2300      	movs	r3, #0
 80074d8:	613b      	str	r3, [r7, #16]
 80074da:	4b3c      	ldr	r3, [pc, #240]	@ (80075cc <MX_GPIO_Init+0x10c>)
 80074dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074de:	4a3b      	ldr	r2, [pc, #236]	@ (80075cc <MX_GPIO_Init+0x10c>)
 80074e0:	f043 0304 	orr.w	r3, r3, #4
 80074e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80074e6:	4b39      	ldr	r3, [pc, #228]	@ (80075cc <MX_GPIO_Init+0x10c>)
 80074e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074ea:	f003 0304 	and.w	r3, r3, #4
 80074ee:	613b      	str	r3, [r7, #16]
 80074f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80074f2:	2300      	movs	r3, #0
 80074f4:	60fb      	str	r3, [r7, #12]
 80074f6:	4b35      	ldr	r3, [pc, #212]	@ (80075cc <MX_GPIO_Init+0x10c>)
 80074f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074fa:	4a34      	ldr	r2, [pc, #208]	@ (80075cc <MX_GPIO_Init+0x10c>)
 80074fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007500:	6313      	str	r3, [r2, #48]	@ 0x30
 8007502:	4b32      	ldr	r3, [pc, #200]	@ (80075cc <MX_GPIO_Init+0x10c>)
 8007504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007506:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800750a:	60fb      	str	r3, [r7, #12]
 800750c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800750e:	2300      	movs	r3, #0
 8007510:	60bb      	str	r3, [r7, #8]
 8007512:	4b2e      	ldr	r3, [pc, #184]	@ (80075cc <MX_GPIO_Init+0x10c>)
 8007514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007516:	4a2d      	ldr	r2, [pc, #180]	@ (80075cc <MX_GPIO_Init+0x10c>)
 8007518:	f043 0301 	orr.w	r3, r3, #1
 800751c:	6313      	str	r3, [r2, #48]	@ 0x30
 800751e:	4b2b      	ldr	r3, [pc, #172]	@ (80075cc <MX_GPIO_Init+0x10c>)
 8007520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007522:	f003 0301 	and.w	r3, r3, #1
 8007526:	60bb      	str	r3, [r7, #8]
 8007528:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800752a:	2300      	movs	r3, #0
 800752c:	607b      	str	r3, [r7, #4]
 800752e:	4b27      	ldr	r3, [pc, #156]	@ (80075cc <MX_GPIO_Init+0x10c>)
 8007530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007532:	4a26      	ldr	r2, [pc, #152]	@ (80075cc <MX_GPIO_Init+0x10c>)
 8007534:	f043 0302 	orr.w	r3, r3, #2
 8007538:	6313      	str	r3, [r2, #48]	@ 0x30
 800753a:	4b24      	ldr	r3, [pc, #144]	@ (80075cc <MX_GPIO_Init+0x10c>)
 800753c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800753e:	f003 0302 	and.w	r3, r3, #2
 8007542:	607b      	str	r3, [r7, #4]
 8007544:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8007546:	2200      	movs	r2, #0
 8007548:	2120      	movs	r1, #32
 800754a:	4821      	ldr	r0, [pc, #132]	@ (80075d0 <MX_GPIO_Init+0x110>)
 800754c:	f001 ffa4 	bl	8009498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LEDBlue_Pin|LEDYellow_Pin|LEDRed_Pin|LEDGreen_Pin, GPIO_PIN_RESET);
 8007550:	2200      	movs	r2, #0
 8007552:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8007556:	481f      	ldr	r0, [pc, #124]	@ (80075d4 <MX_GPIO_Init+0x114>)
 8007558:	f001 ff9e 	bl	8009498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800755c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007560:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8007562:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8007566:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007568:	2300      	movs	r3, #0
 800756a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800756c:	f107 0314 	add.w	r3, r7, #20
 8007570:	4619      	mov	r1, r3
 8007572:	4818      	ldr	r0, [pc, #96]	@ (80075d4 <MX_GPIO_Init+0x114>)
 8007574:	f001 fdfc 	bl	8009170 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8007578:	2320      	movs	r3, #32
 800757a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800757c:	2301      	movs	r3, #1
 800757e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007580:	2300      	movs	r3, #0
 8007582:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007584:	2300      	movs	r3, #0
 8007586:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8007588:	f107 0314 	add.w	r3, r7, #20
 800758c:	4619      	mov	r1, r3
 800758e:	4810      	ldr	r0, [pc, #64]	@ (80075d0 <MX_GPIO_Init+0x110>)
 8007590:	f001 fdee 	bl	8009170 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDBlue_Pin LEDYellow_Pin LEDRed_Pin LEDGreen_Pin */
  GPIO_InitStruct.Pin = LEDBlue_Pin|LEDYellow_Pin|LEDRed_Pin|LEDGreen_Pin;
 8007594:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8007598:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800759a:	2311      	movs	r3, #17
 800759c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800759e:	2300      	movs	r3, #0
 80075a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80075a2:	2302      	movs	r3, #2
 80075a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80075a6:	f107 0314 	add.w	r3, r7, #20
 80075aa:	4619      	mov	r1, r3
 80075ac:	4809      	ldr	r0, [pc, #36]	@ (80075d4 <MX_GPIO_Init+0x114>)
 80075ae:	f001 fddf 	bl	8009170 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 80075b2:	2200      	movs	r2, #0
 80075b4:	2106      	movs	r1, #6
 80075b6:	2028      	movs	r0, #40	@ 0x28
 80075b8:	f001 f9ae 	bl	8008918 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80075bc:	2028      	movs	r0, #40	@ 0x28
 80075be:	f001 f9c7 	bl	8008950 <HAL_NVIC_EnableIRQ>

}
 80075c2:	bf00      	nop
 80075c4:	3728      	adds	r7, #40	@ 0x28
 80075c6:	46bd      	mov	sp, r7
 80075c8:	bd80      	pop	{r7, pc}
 80075ca:	bf00      	nop
 80075cc:	40023800 	.word	0x40023800
 80075d0:	40020000 	.word	0x40020000
 80075d4:	40020800 	.word	0x40020800

080075d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80075dc:	f000 fb62 	bl	8007ca4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80075e0:	f000 f81a 	bl	8007618 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80075e4:	f7ff ff6c 	bl	80074c0 <MX_GPIO_Init>
  MX_DMA_Init();
 80075e8:	f7ff ff42 	bl	8007470 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80075ec:	f000 fa82 	bl	8007af4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80075f0:	f7ff fd30 	bl	8007054 <MX_ADC1_Init>
  MX_ADC2_Init();
 80075f4:	f7ff fdc6 	bl	8007184 <MX_ADC2_Init>
  MX_USART1_UART_Init();
 80075f8:	f000 fa52 	bl	8007aa0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

#if DEBUG_WITH_SEGGER == 1
	SEGGER_UART_init(SEGGER_BAUD_RATE);
 80075fc:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 8007600:	f7fd fdf2 	bl	80051e8 <SEGGER_UART_init>
#endif

	//***********************************************************************
	//							RTOS Init
	//***********************************************************************
	RTOSOneTimeInit();
 8007604:	f7f9 fe4e 	bl	80012a4 <RTOSOneTimeInit>

#if DEBUG_WITH_SEGGER == 1
    SEGGER_SYSVIEW_Conf();
 8007608:	f7fd fc12 	bl	8004e30 <SEGGER_SYSVIEW_Conf>
#endif
	//***********************************************************************
	//							 Process One Time Init
	//***********************************************************************
	ProcessOneTimeInit();
 800760c:	f7fa f81e 	bl	800164c <ProcessOneTimeInit>
	//***********************************************************************
	//							RTOS : Task Scheduler Starts
	//***********************************************************************
	{
		//<-----------------------Task Scheduler Starts---------------------->
		vTaskStartScheduler();
 8007610:	f7fb fe96 	bl	8003340 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8007614:	bf00      	nop
 8007616:	e7fd      	b.n	8007614 <main+0x3c>

08007618 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b094      	sub	sp, #80	@ 0x50
 800761c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800761e:	f107 031c 	add.w	r3, r7, #28
 8007622:	2234      	movs	r2, #52	@ 0x34
 8007624:	2100      	movs	r1, #0
 8007626:	4618      	mov	r0, r3
 8007628:	f004 ffb3 	bl	800c592 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800762c:	f107 0308 	add.w	r3, r7, #8
 8007630:	2200      	movs	r2, #0
 8007632:	601a      	str	r2, [r3, #0]
 8007634:	605a      	str	r2, [r3, #4]
 8007636:	609a      	str	r2, [r3, #8]
 8007638:	60da      	str	r2, [r3, #12]
 800763a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800763c:	2300      	movs	r3, #0
 800763e:	607b      	str	r3, [r7, #4]
 8007640:	4b2c      	ldr	r3, [pc, #176]	@ (80076f4 <SystemClock_Config+0xdc>)
 8007642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007644:	4a2b      	ldr	r2, [pc, #172]	@ (80076f4 <SystemClock_Config+0xdc>)
 8007646:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800764a:	6413      	str	r3, [r2, #64]	@ 0x40
 800764c:	4b29      	ldr	r3, [pc, #164]	@ (80076f4 <SystemClock_Config+0xdc>)
 800764e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007650:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007654:	607b      	str	r3, [r7, #4]
 8007656:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007658:	2300      	movs	r3, #0
 800765a:	603b      	str	r3, [r7, #0]
 800765c:	4b26      	ldr	r3, [pc, #152]	@ (80076f8 <SystemClock_Config+0xe0>)
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a25      	ldr	r2, [pc, #148]	@ (80076f8 <SystemClock_Config+0xe0>)
 8007662:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007666:	6013      	str	r3, [r2, #0]
 8007668:	4b23      	ldr	r3, [pc, #140]	@ (80076f8 <SystemClock_Config+0xe0>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007670:	603b      	str	r3, [r7, #0]
 8007672:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007674:	2302      	movs	r3, #2
 8007676:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007678:	2301      	movs	r3, #1
 800767a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800767c:	2310      	movs	r3, #16
 800767e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007680:	2302      	movs	r3, #2
 8007682:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007684:	2300      	movs	r3, #0
 8007686:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8007688:	2308      	movs	r3, #8
 800768a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800768c:	23b4      	movs	r3, #180	@ 0xb4
 800768e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007690:	2302      	movs	r3, #2
 8007692:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8007694:	2302      	movs	r3, #2
 8007696:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8007698:	2302      	movs	r3, #2
 800769a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800769c:	f107 031c 	add.w	r3, r7, #28
 80076a0:	4618      	mov	r0, r3
 80076a2:	f002 fb03 	bl	8009cac <HAL_RCC_OscConfig>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d001      	beq.n	80076b0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80076ac:	f000 f838 	bl	8007720 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80076b0:	f001 ff30 	bl	8009514 <HAL_PWREx_EnableOverDrive>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d001      	beq.n	80076be <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80076ba:	f000 f831 	bl	8007720 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80076be:	230f      	movs	r3, #15
 80076c0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80076c2:	2302      	movs	r3, #2
 80076c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80076c6:	2300      	movs	r3, #0
 80076c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80076ca:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80076ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 80076d0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80076d4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80076d6:	f107 0308 	add.w	r3, r7, #8
 80076da:	2105      	movs	r1, #5
 80076dc:	4618      	mov	r0, r3
 80076de:	f001 ff69 	bl	80095b4 <HAL_RCC_ClockConfig>
 80076e2:	4603      	mov	r3, r0
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d001      	beq.n	80076ec <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80076e8:	f000 f81a 	bl	8007720 <Error_Handler>
  }
}
 80076ec:	bf00      	nop
 80076ee:	3750      	adds	r7, #80	@ 0x50
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}
 80076f4:	40023800 	.word	0x40023800
 80076f8:	40007000 	.word	0x40007000

080076fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b082      	sub	sp, #8
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a04      	ldr	r2, [pc, #16]	@ (800771c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d101      	bne.n	8007712 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800770e:	f000 faeb 	bl	8007ce8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8007712:	bf00      	nop
 8007714:	3708      	adds	r7, #8
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}
 800771a:	bf00      	nop
 800771c:	40001000 	.word	0x40001000

08007720 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007720:	b480      	push	{r7}
 8007722:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007724:	b672      	cpsid	i
}
 8007726:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8007728:	bf00      	nop
 800772a:	e7fd      	b.n	8007728 <Error_Handler+0x8>

0800772c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b082      	sub	sp, #8
 8007730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007732:	2300      	movs	r3, #0
 8007734:	607b      	str	r3, [r7, #4]
 8007736:	4b10      	ldr	r3, [pc, #64]	@ (8007778 <HAL_MspInit+0x4c>)
 8007738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800773a:	4a0f      	ldr	r2, [pc, #60]	@ (8007778 <HAL_MspInit+0x4c>)
 800773c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007740:	6453      	str	r3, [r2, #68]	@ 0x44
 8007742:	4b0d      	ldr	r3, [pc, #52]	@ (8007778 <HAL_MspInit+0x4c>)
 8007744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007746:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800774a:	607b      	str	r3, [r7, #4]
 800774c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800774e:	2300      	movs	r3, #0
 8007750:	603b      	str	r3, [r7, #0]
 8007752:	4b09      	ldr	r3, [pc, #36]	@ (8007778 <HAL_MspInit+0x4c>)
 8007754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007756:	4a08      	ldr	r2, [pc, #32]	@ (8007778 <HAL_MspInit+0x4c>)
 8007758:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800775c:	6413      	str	r3, [r2, #64]	@ 0x40
 800775e:	4b06      	ldr	r3, [pc, #24]	@ (8007778 <HAL_MspInit+0x4c>)
 8007760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007762:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007766:	603b      	str	r3, [r7, #0]
 8007768:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
    vInitPrioGroupValue();
 800776a:	f7fc ff9f 	bl	80046ac <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 800776e:	bf00      	nop
 8007770:	3708      	adds	r7, #8
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
 8007776:	bf00      	nop
 8007778:	40023800 	.word	0x40023800

0800777c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b08e      	sub	sp, #56	@ 0x38
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8007784:	2300      	movs	r3, #0
 8007786:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8007788:	2300      	movs	r3, #0
 800778a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800778c:	2300      	movs	r3, #0
 800778e:	60fb      	str	r3, [r7, #12]
 8007790:	4b33      	ldr	r3, [pc, #204]	@ (8007860 <HAL_InitTick+0xe4>)
 8007792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007794:	4a32      	ldr	r2, [pc, #200]	@ (8007860 <HAL_InitTick+0xe4>)
 8007796:	f043 0310 	orr.w	r3, r3, #16
 800779a:	6413      	str	r3, [r2, #64]	@ 0x40
 800779c:	4b30      	ldr	r3, [pc, #192]	@ (8007860 <HAL_InitTick+0xe4>)
 800779e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077a0:	f003 0310 	and.w	r3, r3, #16
 80077a4:	60fb      	str	r3, [r7, #12]
 80077a6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80077a8:	f107 0210 	add.w	r2, r7, #16
 80077ac:	f107 0314 	add.w	r3, r7, #20
 80077b0:	4611      	mov	r1, r2
 80077b2:	4618      	mov	r0, r3
 80077b4:	f002 f818 	bl	80097e8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80077b8:	6a3b      	ldr	r3, [r7, #32]
 80077ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80077bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d103      	bne.n	80077ca <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80077c2:	f001 ffe9 	bl	8009798 <HAL_RCC_GetPCLK1Freq>
 80077c6:	6378      	str	r0, [r7, #52]	@ 0x34
 80077c8:	e004      	b.n	80077d4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80077ca:	f001 ffe5 	bl	8009798 <HAL_RCC_GetPCLK1Freq>
 80077ce:	4603      	mov	r3, r0
 80077d0:	005b      	lsls	r3, r3, #1
 80077d2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80077d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077d6:	4a23      	ldr	r2, [pc, #140]	@ (8007864 <HAL_InitTick+0xe8>)
 80077d8:	fba2 2303 	umull	r2, r3, r2, r3
 80077dc:	0c9b      	lsrs	r3, r3, #18
 80077de:	3b01      	subs	r3, #1
 80077e0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80077e2:	4b21      	ldr	r3, [pc, #132]	@ (8007868 <HAL_InitTick+0xec>)
 80077e4:	4a21      	ldr	r2, [pc, #132]	@ (800786c <HAL_InitTick+0xf0>)
 80077e6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80077e8:	4b1f      	ldr	r3, [pc, #124]	@ (8007868 <HAL_InitTick+0xec>)
 80077ea:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80077ee:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80077f0:	4a1d      	ldr	r2, [pc, #116]	@ (8007868 <HAL_InitTick+0xec>)
 80077f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077f4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80077f6:	4b1c      	ldr	r3, [pc, #112]	@ (8007868 <HAL_InitTick+0xec>)
 80077f8:	2200      	movs	r2, #0
 80077fa:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80077fc:	4b1a      	ldr	r3, [pc, #104]	@ (8007868 <HAL_InitTick+0xec>)
 80077fe:	2200      	movs	r2, #0
 8007800:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007802:	4b19      	ldr	r3, [pc, #100]	@ (8007868 <HAL_InitTick+0xec>)
 8007804:	2200      	movs	r2, #0
 8007806:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8007808:	4817      	ldr	r0, [pc, #92]	@ (8007868 <HAL_InitTick+0xec>)
 800780a:	f002 fced 	bl	800a1e8 <HAL_TIM_Base_Init>
 800780e:	4603      	mov	r3, r0
 8007810:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8007814:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007818:	2b00      	cmp	r3, #0
 800781a:	d11b      	bne.n	8007854 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800781c:	4812      	ldr	r0, [pc, #72]	@ (8007868 <HAL_InitTick+0xec>)
 800781e:	f002 fd3d 	bl	800a29c <HAL_TIM_Base_Start_IT>
 8007822:	4603      	mov	r3, r0
 8007824:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8007828:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800782c:	2b00      	cmp	r3, #0
 800782e:	d111      	bne.n	8007854 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007830:	2036      	movs	r0, #54	@ 0x36
 8007832:	f001 f88d 	bl	8008950 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2b0f      	cmp	r3, #15
 800783a:	d808      	bhi.n	800784e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800783c:	2200      	movs	r2, #0
 800783e:	6879      	ldr	r1, [r7, #4]
 8007840:	2036      	movs	r0, #54	@ 0x36
 8007842:	f001 f869 	bl	8008918 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007846:	4a0a      	ldr	r2, [pc, #40]	@ (8007870 <HAL_InitTick+0xf4>)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6013      	str	r3, [r2, #0]
 800784c:	e002      	b.n	8007854 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8007854:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8007858:	4618      	mov	r0, r3
 800785a:	3738      	adds	r7, #56	@ 0x38
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}
 8007860:	40023800 	.word	0x40023800
 8007864:	431bde83 	.word	0x431bde83
 8007868:	20014860 	.word	0x20014860
 800786c:	40001000 	.word	0x40001000
 8007870:	20000010 	.word	0x20000010

08007874 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007874:	b480      	push	{r7}
 8007876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8007878:	bf00      	nop
 800787a:	e7fd      	b.n	8007878 <NMI_Handler+0x4>

0800787c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800787c:	b480      	push	{r7}
 800787e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007880:	bf00      	nop
 8007882:	e7fd      	b.n	8007880 <HardFault_Handler+0x4>

08007884 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007884:	b480      	push	{r7}
 8007886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007888:	bf00      	nop
 800788a:	e7fd      	b.n	8007888 <MemManage_Handler+0x4>

0800788c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800788c:	b480      	push	{r7}
 800788e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007890:	bf00      	nop
 8007892:	e7fd      	b.n	8007890 <BusFault_Handler+0x4>

08007894 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007894:	b480      	push	{r7}
 8007896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007898:	bf00      	nop
 800789a:	e7fd      	b.n	8007898 <UsageFault_Handler+0x4>

0800789c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800789c:	b480      	push	{r7}
 800789e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80078a0:	bf00      	nop
 80078a2:	46bd      	mov	sp, r7
 80078a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a8:	4770      	bx	lr
	...

080078ac <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80078b0:	4803      	ldr	r0, [pc, #12]	@ (80078c0 <ADC_IRQHandler+0x14>)
 80078b2:	f000 fa7c 	bl	8007dae <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80078b6:	4803      	ldr	r0, [pc, #12]	@ (80078c4 <ADC_IRQHandler+0x18>)
 80078b8:	f000 fa79 	bl	8007dae <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80078bc:	bf00      	nop
 80078be:	bd80      	pop	{r7, pc}
 80078c0:	20014710 	.word	0x20014710
 80078c4:	20014758 	.word	0x20014758

080078c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80078cc:	4802      	ldr	r0, [pc, #8]	@ (80078d8 <USART1_IRQHandler+0x10>)
 80078ce:	f002 ffad 	bl	800a82c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80078d2:	bf00      	nop
 80078d4:	bd80      	pop	{r7, pc}
 80078d6:	bf00      	nop
 80078d8:	200148ac 	.word	0x200148ac

080078dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
//	Button_ISR();
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80078e0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80078e4:	f001 fdf2 	bl	80094cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80078e8:	bf00      	nop
 80078ea:	bd80      	pop	{r7, pc}

080078ec <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80078f0:	4802      	ldr	r0, [pc, #8]	@ (80078fc <TIM6_DAC_IRQHandler+0x10>)
 80078f2:	f002 fd43 	bl	800a37c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80078f6:	bf00      	nop
 80078f8:	bd80      	pop	{r7, pc}
 80078fa:	bf00      	nop
 80078fc:	20014860 	.word	0x20014860

08007900 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007904:	4802      	ldr	r0, [pc, #8]	@ (8007910 <DMA2_Stream0_IRQHandler+0x10>)
 8007906:	f001 f9c9 	bl	8008c9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800790a:	bf00      	nop
 800790c:	bd80      	pop	{r7, pc}
 800790e:	bf00      	nop
 8007910:	200147a0 	.word	0x200147a0

08007914 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8007918:	4802      	ldr	r0, [pc, #8]	@ (8007924 <DMA2_Stream2_IRQHandler+0x10>)
 800791a:	f001 f9bf 	bl	8008c9c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800791e:	bf00      	nop
 8007920:	bd80      	pop	{r7, pc}
 8007922:	bf00      	nop
 8007924:	20014800 	.word	0x20014800

08007928 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007928:	b480      	push	{r7}
 800792a:	af00      	add	r7, sp, #0
  return 1;
 800792c:	2301      	movs	r3, #1
}
 800792e:	4618      	mov	r0, r3
 8007930:	46bd      	mov	sp, r7
 8007932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007936:	4770      	bx	lr

08007938 <_kill>:

int _kill(int pid, int sig)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b082      	sub	sp, #8
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8007942:	f004 fe73 	bl	800c62c <__errno>
 8007946:	4603      	mov	r3, r0
 8007948:	2216      	movs	r2, #22
 800794a:	601a      	str	r2, [r3, #0]
  return -1;
 800794c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007950:	4618      	mov	r0, r3
 8007952:	3708      	adds	r7, #8
 8007954:	46bd      	mov	sp, r7
 8007956:	bd80      	pop	{r7, pc}

08007958 <_exit>:

void _exit (int status)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b082      	sub	sp, #8
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007960:	f04f 31ff 	mov.w	r1, #4294967295
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f7ff ffe7 	bl	8007938 <_kill>
  while (1) {}    /* Make sure we hang here */
 800796a:	bf00      	nop
 800796c:	e7fd      	b.n	800796a <_exit+0x12>

0800796e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800796e:	b580      	push	{r7, lr}
 8007970:	b086      	sub	sp, #24
 8007972:	af00      	add	r7, sp, #0
 8007974:	60f8      	str	r0, [r7, #12]
 8007976:	60b9      	str	r1, [r7, #8]
 8007978:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800797a:	2300      	movs	r3, #0
 800797c:	617b      	str	r3, [r7, #20]
 800797e:	e00a      	b.n	8007996 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007980:	f3af 8000 	nop.w
 8007984:	4601      	mov	r1, r0
 8007986:	68bb      	ldr	r3, [r7, #8]
 8007988:	1c5a      	adds	r2, r3, #1
 800798a:	60ba      	str	r2, [r7, #8]
 800798c:	b2ca      	uxtb	r2, r1
 800798e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007990:	697b      	ldr	r3, [r7, #20]
 8007992:	3301      	adds	r3, #1
 8007994:	617b      	str	r3, [r7, #20]
 8007996:	697a      	ldr	r2, [r7, #20]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	429a      	cmp	r2, r3
 800799c:	dbf0      	blt.n	8007980 <_read+0x12>
  }

  return len;
 800799e:	687b      	ldr	r3, [r7, #4]
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	3718      	adds	r7, #24
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b083      	sub	sp, #12
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80079b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	370c      	adds	r7, #12
 80079b8:	46bd      	mov	sp, r7
 80079ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079be:	4770      	bx	lr

080079c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b083      	sub	sp, #12
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
 80079c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80079d0:	605a      	str	r2, [r3, #4]
  return 0;
 80079d2:	2300      	movs	r3, #0
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	370c      	adds	r7, #12
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr

080079e0 <_isatty>:

int _isatty(int file)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b083      	sub	sp, #12
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80079e8:	2301      	movs	r3, #1
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	370c      	adds	r7, #12
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr

080079f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80079f6:	b480      	push	{r7}
 80079f8:	b085      	sub	sp, #20
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	60f8      	str	r0, [r7, #12]
 80079fe:	60b9      	str	r1, [r7, #8]
 8007a00:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007a02:	2300      	movs	r3, #0
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3714      	adds	r7, #20
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr

08007a10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b086      	sub	sp, #24
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007a18:	4a14      	ldr	r2, [pc, #80]	@ (8007a6c <_sbrk+0x5c>)
 8007a1a:	4b15      	ldr	r3, [pc, #84]	@ (8007a70 <_sbrk+0x60>)
 8007a1c:	1ad3      	subs	r3, r2, r3
 8007a1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007a24:	4b13      	ldr	r3, [pc, #76]	@ (8007a74 <_sbrk+0x64>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d102      	bne.n	8007a32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007a2c:	4b11      	ldr	r3, [pc, #68]	@ (8007a74 <_sbrk+0x64>)
 8007a2e:	4a12      	ldr	r2, [pc, #72]	@ (8007a78 <_sbrk+0x68>)
 8007a30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007a32:	4b10      	ldr	r3, [pc, #64]	@ (8007a74 <_sbrk+0x64>)
 8007a34:	681a      	ldr	r2, [r3, #0]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	4413      	add	r3, r2
 8007a3a:	693a      	ldr	r2, [r7, #16]
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d207      	bcs.n	8007a50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007a40:	f004 fdf4 	bl	800c62c <__errno>
 8007a44:	4603      	mov	r3, r0
 8007a46:	220c      	movs	r2, #12
 8007a48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8007a4e:	e009      	b.n	8007a64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007a50:	4b08      	ldr	r3, [pc, #32]	@ (8007a74 <_sbrk+0x64>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007a56:	4b07      	ldr	r3, [pc, #28]	@ (8007a74 <_sbrk+0x64>)
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	4413      	add	r3, r2
 8007a5e:	4a05      	ldr	r2, [pc, #20]	@ (8007a74 <_sbrk+0x64>)
 8007a60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007a62:	68fb      	ldr	r3, [r7, #12]
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3718      	adds	r7, #24
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}
 8007a6c:	20020000 	.word	0x20020000
 8007a70:	00000400 	.word	0x00000400
 8007a74:	200148a8 	.word	0x200148a8
 8007a78:	20014a90 	.word	0x20014a90

08007a7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007a80:	4b06      	ldr	r3, [pc, #24]	@ (8007a9c <SystemInit+0x20>)
 8007a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a86:	4a05      	ldr	r2, [pc, #20]	@ (8007a9c <SystemInit+0x20>)
 8007a88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007a8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007a90:	bf00      	nop
 8007a92:	46bd      	mov	sp, r7
 8007a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a98:	4770      	bx	lr
 8007a9a:	bf00      	nop
 8007a9c:	e000ed00 	.word	0xe000ed00

08007aa0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8007aa4:	4b11      	ldr	r3, [pc, #68]	@ (8007aec <MX_USART1_UART_Init+0x4c>)
 8007aa6:	4a12      	ldr	r2, [pc, #72]	@ (8007af0 <MX_USART1_UART_Init+0x50>)
 8007aa8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8007aaa:	4b10      	ldr	r3, [pc, #64]	@ (8007aec <MX_USART1_UART_Init+0x4c>)
 8007aac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8007ab0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8007ab2:	4b0e      	ldr	r3, [pc, #56]	@ (8007aec <MX_USART1_UART_Init+0x4c>)
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8007ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8007aec <MX_USART1_UART_Init+0x4c>)
 8007aba:	2200      	movs	r2, #0
 8007abc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8007abe:	4b0b      	ldr	r3, [pc, #44]	@ (8007aec <MX_USART1_UART_Init+0x4c>)
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8007ac4:	4b09      	ldr	r3, [pc, #36]	@ (8007aec <MX_USART1_UART_Init+0x4c>)
 8007ac6:	220c      	movs	r2, #12
 8007ac8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007aca:	4b08      	ldr	r3, [pc, #32]	@ (8007aec <MX_USART1_UART_Init+0x4c>)
 8007acc:	2200      	movs	r2, #0
 8007ace:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007ad0:	4b06      	ldr	r3, [pc, #24]	@ (8007aec <MX_USART1_UART_Init+0x4c>)
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007ad6:	4805      	ldr	r0, [pc, #20]	@ (8007aec <MX_USART1_UART_Init+0x4c>)
 8007ad8:	f002 fe22 	bl	800a720 <HAL_UART_Init>
 8007adc:	4603      	mov	r3, r0
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d001      	beq.n	8007ae6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8007ae2:	f7ff fe1d 	bl	8007720 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8007ae6:	bf00      	nop
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	200148ac 	.word	0x200148ac
 8007af0:	40011000 	.word	0x40011000

08007af4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8007af8:	4b11      	ldr	r3, [pc, #68]	@ (8007b40 <MX_USART2_UART_Init+0x4c>)
 8007afa:	4a12      	ldr	r2, [pc, #72]	@ (8007b44 <MX_USART2_UART_Init+0x50>)
 8007afc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8007afe:	4b10      	ldr	r3, [pc, #64]	@ (8007b40 <MX_USART2_UART_Init+0x4c>)
 8007b00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8007b04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007b06:	4b0e      	ldr	r3, [pc, #56]	@ (8007b40 <MX_USART2_UART_Init+0x4c>)
 8007b08:	2200      	movs	r2, #0
 8007b0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8007b40 <MX_USART2_UART_Init+0x4c>)
 8007b0e:	2200      	movs	r2, #0
 8007b10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007b12:	4b0b      	ldr	r3, [pc, #44]	@ (8007b40 <MX_USART2_UART_Init+0x4c>)
 8007b14:	2200      	movs	r2, #0
 8007b16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8007b18:	4b09      	ldr	r3, [pc, #36]	@ (8007b40 <MX_USART2_UART_Init+0x4c>)
 8007b1a:	220c      	movs	r2, #12
 8007b1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007b1e:	4b08      	ldr	r3, [pc, #32]	@ (8007b40 <MX_USART2_UART_Init+0x4c>)
 8007b20:	2200      	movs	r2, #0
 8007b22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007b24:	4b06      	ldr	r3, [pc, #24]	@ (8007b40 <MX_USART2_UART_Init+0x4c>)
 8007b26:	2200      	movs	r2, #0
 8007b28:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007b2a:	4805      	ldr	r0, [pc, #20]	@ (8007b40 <MX_USART2_UART_Init+0x4c>)
 8007b2c:	f002 fdf8 	bl	800a720 <HAL_UART_Init>
 8007b30:	4603      	mov	r3, r0
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d001      	beq.n	8007b3a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8007b36:	f7ff fdf3 	bl	8007720 <Error_Handler>



  /* USER CODE END USART2_Init 2 */

}
 8007b3a:	bf00      	nop
 8007b3c:	bd80      	pop	{r7, pc}
 8007b3e:	bf00      	nop
 8007b40:	200148f4 	.word	0x200148f4
 8007b44:	40004400 	.word	0x40004400

08007b48 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b08c      	sub	sp, #48	@ 0x30
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b50:	f107 031c 	add.w	r3, r7, #28
 8007b54:	2200      	movs	r2, #0
 8007b56:	601a      	str	r2, [r3, #0]
 8007b58:	605a      	str	r2, [r3, #4]
 8007b5a:	609a      	str	r2, [r3, #8]
 8007b5c:	60da      	str	r2, [r3, #12]
 8007b5e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	4a36      	ldr	r2, [pc, #216]	@ (8007c40 <HAL_UART_MspInit+0xf8>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	d135      	bne.n	8007bd6 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	61bb      	str	r3, [r7, #24]
 8007b6e:	4b35      	ldr	r3, [pc, #212]	@ (8007c44 <HAL_UART_MspInit+0xfc>)
 8007b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b72:	4a34      	ldr	r2, [pc, #208]	@ (8007c44 <HAL_UART_MspInit+0xfc>)
 8007b74:	f043 0310 	orr.w	r3, r3, #16
 8007b78:	6453      	str	r3, [r2, #68]	@ 0x44
 8007b7a:	4b32      	ldr	r3, [pc, #200]	@ (8007c44 <HAL_UART_MspInit+0xfc>)
 8007b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b7e:	f003 0310 	and.w	r3, r3, #16
 8007b82:	61bb      	str	r3, [r7, #24]
 8007b84:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b86:	2300      	movs	r3, #0
 8007b88:	617b      	str	r3, [r7, #20]
 8007b8a:	4b2e      	ldr	r3, [pc, #184]	@ (8007c44 <HAL_UART_MspInit+0xfc>)
 8007b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b8e:	4a2d      	ldr	r2, [pc, #180]	@ (8007c44 <HAL_UART_MspInit+0xfc>)
 8007b90:	f043 0301 	orr.w	r3, r3, #1
 8007b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8007b96:	4b2b      	ldr	r3, [pc, #172]	@ (8007c44 <HAL_UART_MspInit+0xfc>)
 8007b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b9a:	f003 0301 	and.w	r3, r3, #1
 8007b9e:	617b      	str	r3, [r7, #20]
 8007ba0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8007ba2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8007ba6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ba8:	2302      	movs	r3, #2
 8007baa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007bac:	2300      	movs	r3, #0
 8007bae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007bb0:	2303      	movs	r3, #3
 8007bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007bb4:	2307      	movs	r3, #7
 8007bb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007bb8:	f107 031c 	add.w	r3, r7, #28
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	4822      	ldr	r0, [pc, #136]	@ (8007c48 <HAL_UART_MspInit+0x100>)
 8007bc0:	f001 fad6 	bl	8009170 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	2100      	movs	r1, #0
 8007bc8:	2025      	movs	r0, #37	@ 0x25
 8007bca:	f000 fea5 	bl	8008918 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007bce:	2025      	movs	r0, #37	@ 0x25
 8007bd0:	f000 febe 	bl	8008950 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8007bd4:	e030      	b.n	8007c38 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a1c      	ldr	r2, [pc, #112]	@ (8007c4c <HAL_UART_MspInit+0x104>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d12b      	bne.n	8007c38 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8007be0:	2300      	movs	r3, #0
 8007be2:	613b      	str	r3, [r7, #16]
 8007be4:	4b17      	ldr	r3, [pc, #92]	@ (8007c44 <HAL_UART_MspInit+0xfc>)
 8007be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007be8:	4a16      	ldr	r2, [pc, #88]	@ (8007c44 <HAL_UART_MspInit+0xfc>)
 8007bea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007bee:	6413      	str	r3, [r2, #64]	@ 0x40
 8007bf0:	4b14      	ldr	r3, [pc, #80]	@ (8007c44 <HAL_UART_MspInit+0xfc>)
 8007bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bf8:	613b      	str	r3, [r7, #16]
 8007bfa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	60fb      	str	r3, [r7, #12]
 8007c00:	4b10      	ldr	r3, [pc, #64]	@ (8007c44 <HAL_UART_MspInit+0xfc>)
 8007c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c04:	4a0f      	ldr	r2, [pc, #60]	@ (8007c44 <HAL_UART_MspInit+0xfc>)
 8007c06:	f043 0301 	orr.w	r3, r3, #1
 8007c0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8007c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8007c44 <HAL_UART_MspInit+0xfc>)
 8007c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c10:	f003 0301 	and.w	r3, r3, #1
 8007c14:	60fb      	str	r3, [r7, #12]
 8007c16:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8007c18:	230c      	movs	r3, #12
 8007c1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c1c:	2302      	movs	r3, #2
 8007c1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c20:	2300      	movs	r3, #0
 8007c22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c24:	2303      	movs	r3, #3
 8007c26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8007c28:	2307      	movs	r3, #7
 8007c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007c2c:	f107 031c 	add.w	r3, r7, #28
 8007c30:	4619      	mov	r1, r3
 8007c32:	4805      	ldr	r0, [pc, #20]	@ (8007c48 <HAL_UART_MspInit+0x100>)
 8007c34:	f001 fa9c 	bl	8009170 <HAL_GPIO_Init>
}
 8007c38:	bf00      	nop
 8007c3a:	3730      	adds	r7, #48	@ 0x30
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}
 8007c40:	40011000 	.word	0x40011000
 8007c44:	40023800 	.word	0x40023800
 8007c48:	40020000 	.word	0x40020000
 8007c4c:	40004400 	.word	0x40004400

08007c50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8007c50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8007c88 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8007c54:	f7ff ff12 	bl	8007a7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8007c58:	480c      	ldr	r0, [pc, #48]	@ (8007c8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8007c5a:	490d      	ldr	r1, [pc, #52]	@ (8007c90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007c5c:	4a0d      	ldr	r2, [pc, #52]	@ (8007c94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8007c5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007c60:	e002      	b.n	8007c68 <LoopCopyDataInit>

08007c62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007c62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007c64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007c66:	3304      	adds	r3, #4

08007c68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007c68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007c6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007c6c:	d3f9      	bcc.n	8007c62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007c6e:	4a0a      	ldr	r2, [pc, #40]	@ (8007c98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8007c70:	4c0a      	ldr	r4, [pc, #40]	@ (8007c9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8007c72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007c74:	e001      	b.n	8007c7a <LoopFillZerobss>

08007c76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007c76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007c78:	3204      	adds	r2, #4

08007c7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007c7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007c7c:	d3fb      	bcc.n	8007c76 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8007c7e:	f004 fcdb 	bl	800c638 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007c82:	f7ff fca9 	bl	80075d8 <main>
  bx  lr    
 8007c86:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007c88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007c8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007c90:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8007c94:	08011690 	.word	0x08011690
  ldr r2, =_sbss
 8007c98:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8007c9c:	20014a8c 	.word	0x20014a8c

08007ca0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007ca0:	e7fe      	b.n	8007ca0 <CAN1_RX0_IRQHandler>
	...

08007ca4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8007ce4 <HAL_Init+0x40>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a0d      	ldr	r2, [pc, #52]	@ (8007ce4 <HAL_Init+0x40>)
 8007cae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007cb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8007ce4 <HAL_Init+0x40>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a0a      	ldr	r2, [pc, #40]	@ (8007ce4 <HAL_Init+0x40>)
 8007cba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007cbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007cc0:	4b08      	ldr	r3, [pc, #32]	@ (8007ce4 <HAL_Init+0x40>)
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a07      	ldr	r2, [pc, #28]	@ (8007ce4 <HAL_Init+0x40>)
 8007cc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007cca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007ccc:	2003      	movs	r0, #3
 8007cce:	f000 fe18 	bl	8008902 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007cd2:	200f      	movs	r0, #15
 8007cd4:	f7ff fd52 	bl	800777c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007cd8:	f7ff fd28 	bl	800772c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007cdc:	2300      	movs	r3, #0
}
 8007cde:	4618      	mov	r0, r3
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop
 8007ce4:	40023c00 	.word	0x40023c00

08007ce8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007cec:	4b06      	ldr	r3, [pc, #24]	@ (8007d08 <HAL_IncTick+0x20>)
 8007cee:	781b      	ldrb	r3, [r3, #0]
 8007cf0:	461a      	mov	r2, r3
 8007cf2:	4b06      	ldr	r3, [pc, #24]	@ (8007d0c <HAL_IncTick+0x24>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4413      	add	r3, r2
 8007cf8:	4a04      	ldr	r2, [pc, #16]	@ (8007d0c <HAL_IncTick+0x24>)
 8007cfa:	6013      	str	r3, [r2, #0]
}
 8007cfc:	bf00      	nop
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr
 8007d06:	bf00      	nop
 8007d08:	20000014 	.word	0x20000014
 8007d0c:	2001493c 	.word	0x2001493c

08007d10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007d10:	b480      	push	{r7}
 8007d12:	af00      	add	r7, sp, #0
  return uwTick;
 8007d14:	4b03      	ldr	r3, [pc, #12]	@ (8007d24 <HAL_GetTick+0x14>)
 8007d16:	681b      	ldr	r3, [r3, #0]
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d20:	4770      	bx	lr
 8007d22:	bf00      	nop
 8007d24:	2001493c 	.word	0x2001493c

08007d28 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	b084      	sub	sp, #16
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007d30:	2300      	movs	r3, #0
 8007d32:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d101      	bne.n	8007d3e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007d3a:	2301      	movs	r3, #1
 8007d3c:	e033      	b.n	8007da6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d109      	bne.n	8007d5a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f7ff fa8a 	bl	8007260 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2200      	movs	r2, #0
 8007d56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d5e:	f003 0310 	and.w	r3, r3, #16
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d118      	bne.n	8007d98 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d6a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007d6e:	f023 0302 	bic.w	r3, r3, #2
 8007d72:	f043 0202 	orr.w	r2, r3, #2
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	f000 fb8c 	bl	8008498 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2200      	movs	r2, #0
 8007d84:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d8a:	f023 0303 	bic.w	r3, r3, #3
 8007d8e:	f043 0201 	orr.w	r2, r3, #1
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	641a      	str	r2, [r3, #64]	@ 0x40
 8007d96:	e001      	b.n	8007d9c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3710      	adds	r7, #16
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}

08007dae <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8007dae:	b580      	push	{r7, lr}
 8007db0:	b086      	sub	sp, #24
 8007db2:	af00      	add	r7, sp, #0
 8007db4:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8007db6:	2300      	movs	r3, #0
 8007db8:	617b      	str	r3, [r7, #20]
 8007dba:	2300      	movs	r3, #0
 8007dbc:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	f003 0302 	and.w	r3, r3, #2
 8007dd4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	f003 0320 	and.w	r3, r3, #32
 8007ddc:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d049      	beq.n	8007e78 <HAL_ADC_IRQHandler+0xca>
 8007de4:	693b      	ldr	r3, [r7, #16]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d046      	beq.n	8007e78 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dee:	f003 0310 	and.w	r3, r3, #16
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d105      	bne.n	8007e02 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dfa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d12b      	bne.n	8007e68 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d127      	bne.n	8007e68 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e1e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d006      	beq.n	8007e34 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	689b      	ldr	r3, [r3, #8]
 8007e2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d119      	bne.n	8007e68 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	685a      	ldr	r2, [r3, #4]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f022 0220 	bic.w	r2, r2, #32
 8007e42:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d105      	bne.n	8007e68 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e60:	f043 0201 	orr.w	r2, r3, #1
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f7fa fa21 	bl	80022b0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f06f 0212 	mvn.w	r2, #18
 8007e76:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f003 0304 	and.w	r3, r3, #4
 8007e7e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e86:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d057      	beq.n	8007f3e <HAL_ADC_IRQHandler+0x190>
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d054      	beq.n	8007f3e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e98:	f003 0310 	and.w	r3, r3, #16
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d105      	bne.n	8007eac <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ea4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d139      	bne.n	8007f2e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ec0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d006      	beq.n	8007ed6 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	689b      	ldr	r3, [r3, #8]
 8007ece:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d12b      	bne.n	8007f2e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d124      	bne.n	8007f2e <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d11d      	bne.n	8007f2e <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d119      	bne.n	8007f2e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	685a      	ldr	r2, [r3, #4]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007f08:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f0e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d105      	bne.n	8007f2e <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f26:	f043 0201 	orr.w	r2, r3, #1
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 fc30 	bl	8008794 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f06f 020c 	mvn.w	r2, #12
 8007f3c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f003 0301 	and.w	r3, r3, #1
 8007f44:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f4c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d017      	beq.n	8007f84 <HAL_ADC_IRQHandler+0x1d6>
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d014      	beq.n	8007f84 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f003 0301 	and.w	r3, r3, #1
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d10d      	bne.n	8007f84 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f6c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f000 f949 	bl	800820c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f06f 0201 	mvn.w	r2, #1
 8007f82:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f003 0320 	and.w	r3, r3, #32
 8007f8a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007f92:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8007f94:	697b      	ldr	r3, [r7, #20]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d015      	beq.n	8007fc6 <HAL_ADC_IRQHandler+0x218>
 8007f9a:	693b      	ldr	r3, [r7, #16]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d012      	beq.n	8007fc6 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007fa4:	f043 0202 	orr.w	r2, r3, #2
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f06f 0220 	mvn.w	r2, #32
 8007fb4:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 f932 	bl	8008220 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f06f 0220 	mvn.w	r2, #32
 8007fc4:	601a      	str	r2, [r3, #0]
  }
}
 8007fc6:	bf00      	nop
 8007fc8:	3718      	adds	r7, #24
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bd80      	pop	{r7, pc}
	...

08007fd0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b088      	sub	sp, #32
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	d101      	bne.n	8007ff2 <HAL_ADC_Start_DMA+0x22>
 8007fee:	2302      	movs	r3, #2
 8007ff0:	e0eb      	b.n	80081ca <HAL_ADC_Start_DMA+0x1fa>
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	689b      	ldr	r3, [r3, #8]
 8008000:	f003 0301 	and.w	r3, r3, #1
 8008004:	2b01      	cmp	r3, #1
 8008006:	d018      	beq.n	800803a <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	689a      	ldr	r2, [r3, #8]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f042 0201 	orr.w	r2, r2, #1
 8008016:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8008018:	4b6e      	ldr	r3, [pc, #440]	@ (80081d4 <HAL_ADC_Start_DMA+0x204>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a6e      	ldr	r2, [pc, #440]	@ (80081d8 <HAL_ADC_Start_DMA+0x208>)
 800801e:	fba2 2303 	umull	r2, r3, r2, r3
 8008022:	0c9a      	lsrs	r2, r3, #18
 8008024:	4613      	mov	r3, r2
 8008026:	005b      	lsls	r3, r3, #1
 8008028:	4413      	add	r3, r2
 800802a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800802c:	e002      	b.n	8008034 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	3b01      	subs	r3, #1
 8008032:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d1f9      	bne.n	800802e <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	689b      	ldr	r3, [r3, #8]
 8008040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008044:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008048:	d107      	bne.n	800805a <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	689a      	ldr	r2, [r3, #8]
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008058:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	f003 0301 	and.w	r3, r3, #1
 8008064:	2b01      	cmp	r3, #1
 8008066:	f040 80a3 	bne.w	80081b0 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800806e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8008072:	f023 0301 	bic.w	r3, r3, #1
 8008076:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	685b      	ldr	r3, [r3, #4]
 8008084:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008088:	2b00      	cmp	r3, #0
 800808a:	d007      	beq.n	800809c <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008090:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8008094:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80080a4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080a8:	d106      	bne.n	80080b8 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080ae:	f023 0206 	bic.w	r2, r3, #6
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	645a      	str	r2, [r3, #68]	@ 0x44
 80080b6:	e002      	b.n	80080be <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2200      	movs	r2, #0
 80080bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2200      	movs	r2, #0
 80080c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80080c6:	4b45      	ldr	r3, [pc, #276]	@ (80081dc <HAL_ADC_Start_DMA+0x20c>)
 80080c8:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080ce:	4a44      	ldr	r2, [pc, #272]	@ (80081e0 <HAL_ADC_Start_DMA+0x210>)
 80080d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080d6:	4a43      	ldr	r2, [pc, #268]	@ (80081e4 <HAL_ADC_Start_DMA+0x214>)
 80080d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080de:	4a42      	ldr	r2, [pc, #264]	@ (80081e8 <HAL_ADC_Start_DMA+0x218>)
 80080e0:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80080ea:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	685a      	ldr	r2, [r3, #4]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80080fa:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	689a      	ldr	r2, [r3, #8]
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800810a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	334c      	adds	r3, #76	@ 0x4c
 8008116:	4619      	mov	r1, r3
 8008118:	68ba      	ldr	r2, [r7, #8]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f000 fcd4 	bl	8008ac8 <HAL_DMA_Start_IT>
 8008120:	4603      	mov	r3, r0
 8008122:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8008124:	69bb      	ldr	r3, [r7, #24]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	f003 031f 	and.w	r3, r3, #31
 800812c:	2b00      	cmp	r3, #0
 800812e:	d12a      	bne.n	8008186 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4a2d      	ldr	r2, [pc, #180]	@ (80081ec <HAL_ADC_Start_DMA+0x21c>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d015      	beq.n	8008166 <HAL_ADC_Start_DMA+0x196>
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4a2c      	ldr	r2, [pc, #176]	@ (80081f0 <HAL_ADC_Start_DMA+0x220>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d105      	bne.n	8008150 <HAL_ADC_Start_DMA+0x180>
 8008144:	4b25      	ldr	r3, [pc, #148]	@ (80081dc <HAL_ADC_Start_DMA+0x20c>)
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	f003 031f 	and.w	r3, r3, #31
 800814c:	2b00      	cmp	r3, #0
 800814e:	d00a      	beq.n	8008166 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a27      	ldr	r2, [pc, #156]	@ (80081f4 <HAL_ADC_Start_DMA+0x224>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d136      	bne.n	80081c8 <HAL_ADC_Start_DMA+0x1f8>
 800815a:	4b20      	ldr	r3, [pc, #128]	@ (80081dc <HAL_ADC_Start_DMA+0x20c>)
 800815c:	685b      	ldr	r3, [r3, #4]
 800815e:	f003 0310 	and.w	r3, r3, #16
 8008162:	2b00      	cmp	r3, #0
 8008164:	d130      	bne.n	80081c8 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	689b      	ldr	r3, [r3, #8]
 800816c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008170:	2b00      	cmp	r3, #0
 8008172:	d129      	bne.n	80081c8 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	689a      	ldr	r2, [r3, #8]
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8008182:	609a      	str	r2, [r3, #8]
 8008184:	e020      	b.n	80081c8 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	4a18      	ldr	r2, [pc, #96]	@ (80081ec <HAL_ADC_Start_DMA+0x21c>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d11b      	bne.n	80081c8 <HAL_ADC_Start_DMA+0x1f8>
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	689b      	ldr	r3, [r3, #8]
 8008196:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800819a:	2b00      	cmp	r3, #0
 800819c:	d114      	bne.n	80081c8 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	689a      	ldr	r2, [r3, #8]
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80081ac:	609a      	str	r2, [r3, #8]
 80081ae:	e00b      	b.n	80081c8 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081b4:	f043 0210 	orr.w	r2, r3, #16
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081c0:	f043 0201 	orr.w	r2, r3, #1
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80081c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	3720      	adds	r7, #32
 80081ce:	46bd      	mov	sp, r7
 80081d0:	bd80      	pop	{r7, pc}
 80081d2:	bf00      	nop
 80081d4:	2000000c 	.word	0x2000000c
 80081d8:	431bde83 	.word	0x431bde83
 80081dc:	40012300 	.word	0x40012300
 80081e0:	08008691 	.word	0x08008691
 80081e4:	0800874b 	.word	0x0800874b
 80081e8:	08008767 	.word	0x08008767
 80081ec:	40012000 	.word	0x40012000
 80081f0:	40012100 	.word	0x40012100
 80081f4:	40012200 	.word	0x40012200

080081f8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b083      	sub	sp, #12
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8008200:	bf00      	nop
 8008202:	370c      	adds	r7, #12
 8008204:	46bd      	mov	sp, r7
 8008206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800820a:	4770      	bx	lr

0800820c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800820c:	b480      	push	{r7}
 800820e:	b083      	sub	sp, #12
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8008214:	bf00      	nop
 8008216:	370c      	adds	r7, #12
 8008218:	46bd      	mov	sp, r7
 800821a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821e:	4770      	bx	lr

08008220 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8008220:	b480      	push	{r7}
 8008222:	b083      	sub	sp, #12
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8008228:	bf00      	nop
 800822a:	370c      	adds	r7, #12
 800822c:	46bd      	mov	sp, r7
 800822e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008232:	4770      	bx	lr

08008234 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8008234:	b480      	push	{r7}
 8008236:	b085      	sub	sp, #20
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
 800823c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800823e:	2300      	movs	r3, #0
 8008240:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008248:	2b01      	cmp	r3, #1
 800824a:	d101      	bne.n	8008250 <HAL_ADC_ConfigChannel+0x1c>
 800824c:	2302      	movs	r3, #2
 800824e:	e113      	b.n	8008478 <HAL_ADC_ConfigChannel+0x244>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2201      	movs	r2, #1
 8008254:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	2b09      	cmp	r3, #9
 800825e:	d925      	bls.n	80082ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	68d9      	ldr	r1, [r3, #12]
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	b29b      	uxth	r3, r3
 800826c:	461a      	mov	r2, r3
 800826e:	4613      	mov	r3, r2
 8008270:	005b      	lsls	r3, r3, #1
 8008272:	4413      	add	r3, r2
 8008274:	3b1e      	subs	r3, #30
 8008276:	2207      	movs	r2, #7
 8008278:	fa02 f303 	lsl.w	r3, r2, r3
 800827c:	43da      	mvns	r2, r3
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	400a      	ands	r2, r1
 8008284:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	68d9      	ldr	r1, [r3, #12]
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	689a      	ldr	r2, [r3, #8]
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	b29b      	uxth	r3, r3
 8008296:	4618      	mov	r0, r3
 8008298:	4603      	mov	r3, r0
 800829a:	005b      	lsls	r3, r3, #1
 800829c:	4403      	add	r3, r0
 800829e:	3b1e      	subs	r3, #30
 80082a0:	409a      	lsls	r2, r3
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	430a      	orrs	r2, r1
 80082a8:	60da      	str	r2, [r3, #12]
 80082aa:	e022      	b.n	80082f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	6919      	ldr	r1, [r3, #16]
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	b29b      	uxth	r3, r3
 80082b8:	461a      	mov	r2, r3
 80082ba:	4613      	mov	r3, r2
 80082bc:	005b      	lsls	r3, r3, #1
 80082be:	4413      	add	r3, r2
 80082c0:	2207      	movs	r2, #7
 80082c2:	fa02 f303 	lsl.w	r3, r2, r3
 80082c6:	43da      	mvns	r2, r3
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	400a      	ands	r2, r1
 80082ce:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	6919      	ldr	r1, [r3, #16]
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	689a      	ldr	r2, [r3, #8]
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	b29b      	uxth	r3, r3
 80082e0:	4618      	mov	r0, r3
 80082e2:	4603      	mov	r3, r0
 80082e4:	005b      	lsls	r3, r3, #1
 80082e6:	4403      	add	r3, r0
 80082e8:	409a      	lsls	r2, r3
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	430a      	orrs	r2, r1
 80082f0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	2b06      	cmp	r3, #6
 80082f8:	d824      	bhi.n	8008344 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	685a      	ldr	r2, [r3, #4]
 8008304:	4613      	mov	r3, r2
 8008306:	009b      	lsls	r3, r3, #2
 8008308:	4413      	add	r3, r2
 800830a:	3b05      	subs	r3, #5
 800830c:	221f      	movs	r2, #31
 800830e:	fa02 f303 	lsl.w	r3, r2, r3
 8008312:	43da      	mvns	r2, r3
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	400a      	ands	r2, r1
 800831a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	b29b      	uxth	r3, r3
 8008328:	4618      	mov	r0, r3
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	685a      	ldr	r2, [r3, #4]
 800832e:	4613      	mov	r3, r2
 8008330:	009b      	lsls	r3, r3, #2
 8008332:	4413      	add	r3, r2
 8008334:	3b05      	subs	r3, #5
 8008336:	fa00 f203 	lsl.w	r2, r0, r3
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	430a      	orrs	r2, r1
 8008340:	635a      	str	r2, [r3, #52]	@ 0x34
 8008342:	e04c      	b.n	80083de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	2b0c      	cmp	r3, #12
 800834a:	d824      	bhi.n	8008396 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	685a      	ldr	r2, [r3, #4]
 8008356:	4613      	mov	r3, r2
 8008358:	009b      	lsls	r3, r3, #2
 800835a:	4413      	add	r3, r2
 800835c:	3b23      	subs	r3, #35	@ 0x23
 800835e:	221f      	movs	r2, #31
 8008360:	fa02 f303 	lsl.w	r3, r2, r3
 8008364:	43da      	mvns	r2, r3
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	400a      	ands	r2, r1
 800836c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	b29b      	uxth	r3, r3
 800837a:	4618      	mov	r0, r3
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	685a      	ldr	r2, [r3, #4]
 8008380:	4613      	mov	r3, r2
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	4413      	add	r3, r2
 8008386:	3b23      	subs	r3, #35	@ 0x23
 8008388:	fa00 f203 	lsl.w	r2, r0, r3
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	430a      	orrs	r2, r1
 8008392:	631a      	str	r2, [r3, #48]	@ 0x30
 8008394:	e023      	b.n	80083de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	685a      	ldr	r2, [r3, #4]
 80083a0:	4613      	mov	r3, r2
 80083a2:	009b      	lsls	r3, r3, #2
 80083a4:	4413      	add	r3, r2
 80083a6:	3b41      	subs	r3, #65	@ 0x41
 80083a8:	221f      	movs	r2, #31
 80083aa:	fa02 f303 	lsl.w	r3, r2, r3
 80083ae:	43da      	mvns	r2, r3
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	400a      	ands	r2, r1
 80083b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	b29b      	uxth	r3, r3
 80083c4:	4618      	mov	r0, r3
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	685a      	ldr	r2, [r3, #4]
 80083ca:	4613      	mov	r3, r2
 80083cc:	009b      	lsls	r3, r3, #2
 80083ce:	4413      	add	r3, r2
 80083d0:	3b41      	subs	r3, #65	@ 0x41
 80083d2:	fa00 f203 	lsl.w	r2, r0, r3
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	430a      	orrs	r2, r1
 80083dc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80083de:	4b29      	ldr	r3, [pc, #164]	@ (8008484 <HAL_ADC_ConfigChannel+0x250>)
 80083e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a28      	ldr	r2, [pc, #160]	@ (8008488 <HAL_ADC_ConfigChannel+0x254>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d10f      	bne.n	800840c <HAL_ADC_ConfigChannel+0x1d8>
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	2b12      	cmp	r3, #18
 80083f2:	d10b      	bne.n	800840c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	685b      	ldr	r3, [r3, #4]
 8008404:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a1d      	ldr	r2, [pc, #116]	@ (8008488 <HAL_ADC_ConfigChannel+0x254>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d12b      	bne.n	800846e <HAL_ADC_ConfigChannel+0x23a>
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4a1c      	ldr	r2, [pc, #112]	@ (800848c <HAL_ADC_ConfigChannel+0x258>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d003      	beq.n	8008428 <HAL_ADC_ConfigChannel+0x1f4>
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	2b11      	cmp	r3, #17
 8008426:	d122      	bne.n	800846e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	4a11      	ldr	r2, [pc, #68]	@ (800848c <HAL_ADC_ConfigChannel+0x258>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d111      	bne.n	800846e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800844a:	4b11      	ldr	r3, [pc, #68]	@ (8008490 <HAL_ADC_ConfigChannel+0x25c>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4a11      	ldr	r2, [pc, #68]	@ (8008494 <HAL_ADC_ConfigChannel+0x260>)
 8008450:	fba2 2303 	umull	r2, r3, r2, r3
 8008454:	0c9a      	lsrs	r2, r3, #18
 8008456:	4613      	mov	r3, r2
 8008458:	009b      	lsls	r3, r3, #2
 800845a:	4413      	add	r3, r2
 800845c:	005b      	lsls	r3, r3, #1
 800845e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8008460:	e002      	b.n	8008468 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	3b01      	subs	r3, #1
 8008466:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8008468:	68bb      	ldr	r3, [r7, #8]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d1f9      	bne.n	8008462 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2200      	movs	r2, #0
 8008472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8008476:	2300      	movs	r3, #0
}
 8008478:	4618      	mov	r0, r3
 800847a:	3714      	adds	r7, #20
 800847c:	46bd      	mov	sp, r7
 800847e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008482:	4770      	bx	lr
 8008484:	40012300 	.word	0x40012300
 8008488:	40012000 	.word	0x40012000
 800848c:	10000012 	.word	0x10000012
 8008490:	2000000c 	.word	0x2000000c
 8008494:	431bde83 	.word	0x431bde83

08008498 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8008498:	b480      	push	{r7}
 800849a:	b085      	sub	sp, #20
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80084a0:	4b79      	ldr	r3, [pc, #484]	@ (8008688 <ADC_Init+0x1f0>)
 80084a2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	685a      	ldr	r2, [r3, #4]
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	685b      	ldr	r3, [r3, #4]
 80084b8:	431a      	orrs	r2, r3
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	685a      	ldr	r2, [r3, #4]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80084cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	6859      	ldr	r1, [r3, #4]
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	691b      	ldr	r3, [r3, #16]
 80084d8:	021a      	lsls	r2, r3, #8
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	430a      	orrs	r2, r1
 80084e0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	685a      	ldr	r2, [r3, #4]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80084f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	6859      	ldr	r1, [r3, #4]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	689a      	ldr	r2, [r3, #8]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	430a      	orrs	r2, r1
 8008502:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	689a      	ldr	r2, [r3, #8]
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008512:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	6899      	ldr	r1, [r3, #8]
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	68da      	ldr	r2, [r3, #12]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	430a      	orrs	r2, r1
 8008524:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800852a:	4a58      	ldr	r2, [pc, #352]	@ (800868c <ADC_Init+0x1f4>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d022      	beq.n	8008576 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	689a      	ldr	r2, [r3, #8]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800853e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	6899      	ldr	r1, [r3, #8]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	430a      	orrs	r2, r1
 8008550:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	689a      	ldr	r2, [r3, #8]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8008560:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	6899      	ldr	r1, [r3, #8]
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	430a      	orrs	r2, r1
 8008572:	609a      	str	r2, [r3, #8]
 8008574:	e00f      	b.n	8008596 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	689a      	ldr	r2, [r3, #8]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008584:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	689a      	ldr	r2, [r3, #8]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8008594:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	689a      	ldr	r2, [r3, #8]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f022 0202 	bic.w	r2, r2, #2
 80085a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	6899      	ldr	r1, [r3, #8]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	7e1b      	ldrb	r3, [r3, #24]
 80085b0:	005a      	lsls	r2, r3, #1
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	430a      	orrs	r2, r1
 80085b8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d01b      	beq.n	80085fc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	685a      	ldr	r2, [r3, #4]
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80085d2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	685a      	ldr	r2, [r3, #4]
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80085e2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	6859      	ldr	r1, [r3, #4]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085ee:	3b01      	subs	r3, #1
 80085f0:	035a      	lsls	r2, r3, #13
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	430a      	orrs	r2, r1
 80085f8:	605a      	str	r2, [r3, #4]
 80085fa:	e007      	b.n	800860c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	685a      	ldr	r2, [r3, #4]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800860a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800861a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	69db      	ldr	r3, [r3, #28]
 8008626:	3b01      	subs	r3, #1
 8008628:	051a      	lsls	r2, r3, #20
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	430a      	orrs	r2, r1
 8008630:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	689a      	ldr	r2, [r3, #8]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008640:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	6899      	ldr	r1, [r3, #8]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800864e:	025a      	lsls	r2, r3, #9
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	430a      	orrs	r2, r1
 8008656:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	689a      	ldr	r2, [r3, #8]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008666:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	6899      	ldr	r1, [r3, #8]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	695b      	ldr	r3, [r3, #20]
 8008672:	029a      	lsls	r2, r3, #10
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	430a      	orrs	r2, r1
 800867a:	609a      	str	r2, [r3, #8]
}
 800867c:	bf00      	nop
 800867e:	3714      	adds	r7, #20
 8008680:	46bd      	mov	sp, r7
 8008682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008686:	4770      	bx	lr
 8008688:	40012300 	.word	0x40012300
 800868c:	0f000001 	.word	0x0f000001

08008690 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b084      	sub	sp, #16
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800869c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086a2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d13c      	bne.n	8008724 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086ae:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	689b      	ldr	r3, [r3, #8]
 80086bc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d12b      	bne.n	800871c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d127      	bne.n	800871c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086d2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d006      	beq.n	80086e8 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	689b      	ldr	r3, [r3, #8]
 80086e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d119      	bne.n	800871c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	685a      	ldr	r2, [r3, #4]
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f022 0220 	bic.w	r2, r2, #32
 80086f6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008708:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800870c:	2b00      	cmp	r3, #0
 800870e:	d105      	bne.n	800871c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008714:	f043 0201 	orr.w	r2, r3, #1
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800871c:	68f8      	ldr	r0, [r7, #12]
 800871e:	f7f9 fdc7 	bl	80022b0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008722:	e00e      	b.n	8008742 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008728:	f003 0310 	and.w	r3, r3, #16
 800872c:	2b00      	cmp	r3, #0
 800872e:	d003      	beq.n	8008738 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8008730:	68f8      	ldr	r0, [r7, #12]
 8008732:	f7ff fd75 	bl	8008220 <HAL_ADC_ErrorCallback>
}
 8008736:	e004      	b.n	8008742 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800873c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	4798      	blx	r3
}
 8008742:	bf00      	nop
 8008744:	3710      	adds	r7, #16
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}

0800874a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800874a:	b580      	push	{r7, lr}
 800874c:	b084      	sub	sp, #16
 800874e:	af00      	add	r7, sp, #0
 8008750:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008756:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8008758:	68f8      	ldr	r0, [r7, #12]
 800875a:	f7ff fd4d 	bl	80081f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800875e:	bf00      	nop
 8008760:	3710      	adds	r7, #16
 8008762:	46bd      	mov	sp, r7
 8008764:	bd80      	pop	{r7, pc}

08008766 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8008766:	b580      	push	{r7, lr}
 8008768:	b084      	sub	sp, #16
 800876a:	af00      	add	r7, sp, #0
 800876c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008772:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2240      	movs	r2, #64	@ 0x40
 8008778:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800877e:	f043 0204 	orr.w	r2, r3, #4
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8008786:	68f8      	ldr	r0, [r7, #12]
 8008788:	f7ff fd4a 	bl	8008220 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800878c:	bf00      	nop
 800878e:	3710      	adds	r7, #16
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}

08008794 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8008794:	b480      	push	{r7}
 8008796:	b083      	sub	sp, #12
 8008798:	af00      	add	r7, sp, #0
 800879a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800879c:	bf00      	nop
 800879e:	370c      	adds	r7, #12
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr

080087a8 <__NVIC_SetPriorityGrouping>:
{
 80087a8:	b480      	push	{r7}
 80087aa:	b085      	sub	sp, #20
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f003 0307 	and.w	r3, r3, #7
 80087b6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80087b8:	4b0c      	ldr	r3, [pc, #48]	@ (80087ec <__NVIC_SetPriorityGrouping+0x44>)
 80087ba:	68db      	ldr	r3, [r3, #12]
 80087bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80087be:	68ba      	ldr	r2, [r7, #8]
 80087c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80087c4:	4013      	ands	r3, r2
 80087c6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80087d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80087d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80087d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80087da:	4a04      	ldr	r2, [pc, #16]	@ (80087ec <__NVIC_SetPriorityGrouping+0x44>)
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	60d3      	str	r3, [r2, #12]
}
 80087e0:	bf00      	nop
 80087e2:	3714      	adds	r7, #20
 80087e4:	46bd      	mov	sp, r7
 80087e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ea:	4770      	bx	lr
 80087ec:	e000ed00 	.word	0xe000ed00

080087f0 <__NVIC_GetPriorityGrouping>:
{
 80087f0:	b480      	push	{r7}
 80087f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80087f4:	4b04      	ldr	r3, [pc, #16]	@ (8008808 <__NVIC_GetPriorityGrouping+0x18>)
 80087f6:	68db      	ldr	r3, [r3, #12]
 80087f8:	0a1b      	lsrs	r3, r3, #8
 80087fa:	f003 0307 	and.w	r3, r3, #7
}
 80087fe:	4618      	mov	r0, r3
 8008800:	46bd      	mov	sp, r7
 8008802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008806:	4770      	bx	lr
 8008808:	e000ed00 	.word	0xe000ed00

0800880c <__NVIC_EnableIRQ>:
{
 800880c:	b480      	push	{r7}
 800880e:	b083      	sub	sp, #12
 8008810:	af00      	add	r7, sp, #0
 8008812:	4603      	mov	r3, r0
 8008814:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800881a:	2b00      	cmp	r3, #0
 800881c:	db0b      	blt.n	8008836 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800881e:	79fb      	ldrb	r3, [r7, #7]
 8008820:	f003 021f 	and.w	r2, r3, #31
 8008824:	4907      	ldr	r1, [pc, #28]	@ (8008844 <__NVIC_EnableIRQ+0x38>)
 8008826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800882a:	095b      	lsrs	r3, r3, #5
 800882c:	2001      	movs	r0, #1
 800882e:	fa00 f202 	lsl.w	r2, r0, r2
 8008832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008836:	bf00      	nop
 8008838:	370c      	adds	r7, #12
 800883a:	46bd      	mov	sp, r7
 800883c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008840:	4770      	bx	lr
 8008842:	bf00      	nop
 8008844:	e000e100 	.word	0xe000e100

08008848 <__NVIC_SetPriority>:
{
 8008848:	b480      	push	{r7}
 800884a:	b083      	sub	sp, #12
 800884c:	af00      	add	r7, sp, #0
 800884e:	4603      	mov	r3, r0
 8008850:	6039      	str	r1, [r7, #0]
 8008852:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008858:	2b00      	cmp	r3, #0
 800885a:	db0a      	blt.n	8008872 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	b2da      	uxtb	r2, r3
 8008860:	490c      	ldr	r1, [pc, #48]	@ (8008894 <__NVIC_SetPriority+0x4c>)
 8008862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008866:	0112      	lsls	r2, r2, #4
 8008868:	b2d2      	uxtb	r2, r2
 800886a:	440b      	add	r3, r1
 800886c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008870:	e00a      	b.n	8008888 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	b2da      	uxtb	r2, r3
 8008876:	4908      	ldr	r1, [pc, #32]	@ (8008898 <__NVIC_SetPriority+0x50>)
 8008878:	79fb      	ldrb	r3, [r7, #7]
 800887a:	f003 030f 	and.w	r3, r3, #15
 800887e:	3b04      	subs	r3, #4
 8008880:	0112      	lsls	r2, r2, #4
 8008882:	b2d2      	uxtb	r2, r2
 8008884:	440b      	add	r3, r1
 8008886:	761a      	strb	r2, [r3, #24]
}
 8008888:	bf00      	nop
 800888a:	370c      	adds	r7, #12
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr
 8008894:	e000e100 	.word	0xe000e100
 8008898:	e000ed00 	.word	0xe000ed00

0800889c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800889c:	b480      	push	{r7}
 800889e:	b089      	sub	sp, #36	@ 0x24
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	60f8      	str	r0, [r7, #12]
 80088a4:	60b9      	str	r1, [r7, #8]
 80088a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	f003 0307 	and.w	r3, r3, #7
 80088ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80088b0:	69fb      	ldr	r3, [r7, #28]
 80088b2:	f1c3 0307 	rsb	r3, r3, #7
 80088b6:	2b04      	cmp	r3, #4
 80088b8:	bf28      	it	cs
 80088ba:	2304      	movcs	r3, #4
 80088bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80088be:	69fb      	ldr	r3, [r7, #28]
 80088c0:	3304      	adds	r3, #4
 80088c2:	2b06      	cmp	r3, #6
 80088c4:	d902      	bls.n	80088cc <NVIC_EncodePriority+0x30>
 80088c6:	69fb      	ldr	r3, [r7, #28]
 80088c8:	3b03      	subs	r3, #3
 80088ca:	e000      	b.n	80088ce <NVIC_EncodePriority+0x32>
 80088cc:	2300      	movs	r3, #0
 80088ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80088d0:	f04f 32ff 	mov.w	r2, #4294967295
 80088d4:	69bb      	ldr	r3, [r7, #24]
 80088d6:	fa02 f303 	lsl.w	r3, r2, r3
 80088da:	43da      	mvns	r2, r3
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	401a      	ands	r2, r3
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80088e4:	f04f 31ff 	mov.w	r1, #4294967295
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	fa01 f303 	lsl.w	r3, r1, r3
 80088ee:	43d9      	mvns	r1, r3
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80088f4:	4313      	orrs	r3, r2
         );
}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3724      	adds	r7, #36	@ 0x24
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr

08008902 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008902:	b580      	push	{r7, lr}
 8008904:	b082      	sub	sp, #8
 8008906:	af00      	add	r7, sp, #0
 8008908:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f7ff ff4c 	bl	80087a8 <__NVIC_SetPriorityGrouping>
}
 8008910:	bf00      	nop
 8008912:	3708      	adds	r7, #8
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}

08008918 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008918:	b580      	push	{r7, lr}
 800891a:	b086      	sub	sp, #24
 800891c:	af00      	add	r7, sp, #0
 800891e:	4603      	mov	r3, r0
 8008920:	60b9      	str	r1, [r7, #8]
 8008922:	607a      	str	r2, [r7, #4]
 8008924:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008926:	2300      	movs	r3, #0
 8008928:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800892a:	f7ff ff61 	bl	80087f0 <__NVIC_GetPriorityGrouping>
 800892e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008930:	687a      	ldr	r2, [r7, #4]
 8008932:	68b9      	ldr	r1, [r7, #8]
 8008934:	6978      	ldr	r0, [r7, #20]
 8008936:	f7ff ffb1 	bl	800889c <NVIC_EncodePriority>
 800893a:	4602      	mov	r2, r0
 800893c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008940:	4611      	mov	r1, r2
 8008942:	4618      	mov	r0, r3
 8008944:	f7ff ff80 	bl	8008848 <__NVIC_SetPriority>
}
 8008948:	bf00      	nop
 800894a:	3718      	adds	r7, #24
 800894c:	46bd      	mov	sp, r7
 800894e:	bd80      	pop	{r7, pc}

08008950 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b082      	sub	sp, #8
 8008954:	af00      	add	r7, sp, #0
 8008956:	4603      	mov	r3, r0
 8008958:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800895a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800895e:	4618      	mov	r0, r3
 8008960:	f7ff ff54 	bl	800880c <__NVIC_EnableIRQ>
}
 8008964:	bf00      	nop
 8008966:	3708      	adds	r7, #8
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}

0800896c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b086      	sub	sp, #24
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008974:	2300      	movs	r3, #0
 8008976:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8008978:	f7ff f9ca 	bl	8007d10 <HAL_GetTick>
 800897c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d101      	bne.n	8008988 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008984:	2301      	movs	r3, #1
 8008986:	e099      	b.n	8008abc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2202      	movs	r2, #2
 800898c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2200      	movs	r2, #0
 8008994:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	681a      	ldr	r2, [r3, #0]
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f022 0201 	bic.w	r2, r2, #1
 80089a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80089a8:	e00f      	b.n	80089ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80089aa:	f7ff f9b1 	bl	8007d10 <HAL_GetTick>
 80089ae:	4602      	mov	r2, r0
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	1ad3      	subs	r3, r2, r3
 80089b4:	2b05      	cmp	r3, #5
 80089b6:	d908      	bls.n	80089ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2220      	movs	r2, #32
 80089bc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2203      	movs	r2, #3
 80089c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80089c6:	2303      	movs	r3, #3
 80089c8:	e078      	b.n	8008abc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f003 0301 	and.w	r3, r3, #1
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d1e8      	bne.n	80089aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80089e0:	697a      	ldr	r2, [r7, #20]
 80089e2:	4b38      	ldr	r3, [pc, #224]	@ (8008ac4 <HAL_DMA_Init+0x158>)
 80089e4:	4013      	ands	r3, r2
 80089e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	685a      	ldr	r2, [r3, #4]
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	689b      	ldr	r3, [r3, #8]
 80089f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80089f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	691b      	ldr	r3, [r3, #16]
 80089fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008a02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	699b      	ldr	r3, [r3, #24]
 8008a08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008a0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6a1b      	ldr	r3, [r3, #32]
 8008a14:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008a16:	697a      	ldr	r2, [r7, #20]
 8008a18:	4313      	orrs	r3, r2
 8008a1a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a20:	2b04      	cmp	r3, #4
 8008a22:	d107      	bne.n	8008a34 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a2c:	4313      	orrs	r3, r2
 8008a2e:	697a      	ldr	r2, [r7, #20]
 8008a30:	4313      	orrs	r3, r2
 8008a32:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	697a      	ldr	r2, [r7, #20]
 8008a3a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	695b      	ldr	r3, [r3, #20]
 8008a42:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	f023 0307 	bic.w	r3, r3, #7
 8008a4a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a50:	697a      	ldr	r2, [r7, #20]
 8008a52:	4313      	orrs	r3, r2
 8008a54:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a5a:	2b04      	cmp	r3, #4
 8008a5c:	d117      	bne.n	8008a8e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a62:	697a      	ldr	r2, [r7, #20]
 8008a64:	4313      	orrs	r3, r2
 8008a66:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d00e      	beq.n	8008a8e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f000 fb01 	bl	8009078 <DMA_CheckFifoParam>
 8008a76:	4603      	mov	r3, r0
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d008      	beq.n	8008a8e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2240      	movs	r2, #64	@ 0x40
 8008a80:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	2201      	movs	r2, #1
 8008a86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	e016      	b.n	8008abc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	697a      	ldr	r2, [r7, #20]
 8008a94:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f000 fab8 	bl	800900c <DMA_CalcBaseAndBitshift>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008aa4:	223f      	movs	r2, #63	@ 0x3f
 8008aa6:	409a      	lsls	r2, r3
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2201      	movs	r2, #1
 8008ab6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8008aba:	2300      	movs	r3, #0
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	3718      	adds	r7, #24
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}
 8008ac4:	f010803f 	.word	0xf010803f

08008ac8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b086      	sub	sp, #24
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	60f8      	str	r0, [r7, #12]
 8008ad0:	60b9      	str	r1, [r7, #8]
 8008ad2:	607a      	str	r2, [r7, #4]
 8008ad4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ade:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008ae6:	2b01      	cmp	r3, #1
 8008ae8:	d101      	bne.n	8008aee <HAL_DMA_Start_IT+0x26>
 8008aea:	2302      	movs	r3, #2
 8008aec:	e040      	b.n	8008b70 <HAL_DMA_Start_IT+0xa8>
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	2201      	movs	r2, #1
 8008af2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008afc:	b2db      	uxtb	r3, r3
 8008afe:	2b01      	cmp	r3, #1
 8008b00:	d12f      	bne.n	8008b62 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	2202      	movs	r2, #2
 8008b06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	687a      	ldr	r2, [r7, #4]
 8008b14:	68b9      	ldr	r1, [r7, #8]
 8008b16:	68f8      	ldr	r0, [r7, #12]
 8008b18:	f000 fa4a 	bl	8008fb0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b20:	223f      	movs	r2, #63	@ 0x3f
 8008b22:	409a      	lsls	r2, r3
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	681a      	ldr	r2, [r3, #0]
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f042 0216 	orr.w	r2, r2, #22
 8008b36:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d007      	beq.n	8008b50 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	681a      	ldr	r2, [r3, #0]
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f042 0208 	orr.w	r2, r2, #8
 8008b4e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	681a      	ldr	r2, [r3, #0]
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f042 0201 	orr.w	r2, r2, #1
 8008b5e:	601a      	str	r2, [r3, #0]
 8008b60:	e005      	b.n	8008b6e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2200      	movs	r2, #0
 8008b66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8008b6a:	2302      	movs	r3, #2
 8008b6c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8008b6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b70:	4618      	mov	r0, r3
 8008b72:	3718      	adds	r7, #24
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bd80      	pop	{r7, pc}

08008b78 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b084      	sub	sp, #16
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b84:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008b86:	f7ff f8c3 	bl	8007d10 <HAL_GetTick>
 8008b8a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008b92:	b2db      	uxtb	r3, r3
 8008b94:	2b02      	cmp	r3, #2
 8008b96:	d008      	beq.n	8008baa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2280      	movs	r2, #128	@ 0x80
 8008b9c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2200      	movs	r2, #0
 8008ba2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	e052      	b.n	8008c50 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f022 0216 	bic.w	r2, r2, #22
 8008bb8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	695a      	ldr	r2, [r3, #20]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008bc8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d103      	bne.n	8008bda <HAL_DMA_Abort+0x62>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d007      	beq.n	8008bea <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	681a      	ldr	r2, [r3, #0]
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f022 0208 	bic.w	r2, r2, #8
 8008be8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	681a      	ldr	r2, [r3, #0]
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f022 0201 	bic.w	r2, r2, #1
 8008bf8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008bfa:	e013      	b.n	8008c24 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008bfc:	f7ff f888 	bl	8007d10 <HAL_GetTick>
 8008c00:	4602      	mov	r2, r0
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	1ad3      	subs	r3, r2, r3
 8008c06:	2b05      	cmp	r3, #5
 8008c08:	d90c      	bls.n	8008c24 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2220      	movs	r2, #32
 8008c0e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2203      	movs	r2, #3
 8008c14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8008c20:	2303      	movs	r3, #3
 8008c22:	e015      	b.n	8008c50 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f003 0301 	and.w	r3, r3, #1
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d1e4      	bne.n	8008bfc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008c36:	223f      	movs	r2, #63	@ 0x3f
 8008c38:	409a      	lsls	r2, r3
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2201      	movs	r2, #1
 8008c42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2200      	movs	r2, #0
 8008c4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8008c4e:	2300      	movs	r3, #0
}
 8008c50:	4618      	mov	r0, r3
 8008c52:	3710      	adds	r7, #16
 8008c54:	46bd      	mov	sp, r7
 8008c56:	bd80      	pop	{r7, pc}

08008c58 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b083      	sub	sp, #12
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008c66:	b2db      	uxtb	r3, r3
 8008c68:	2b02      	cmp	r3, #2
 8008c6a:	d004      	beq.n	8008c76 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2280      	movs	r2, #128	@ 0x80
 8008c70:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008c72:	2301      	movs	r3, #1
 8008c74:	e00c      	b.n	8008c90 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2205      	movs	r2, #5
 8008c7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	681a      	ldr	r2, [r3, #0]
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f022 0201 	bic.w	r2, r2, #1
 8008c8c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008c8e:	2300      	movs	r3, #0
}
 8008c90:	4618      	mov	r0, r3
 8008c92:	370c      	adds	r7, #12
 8008c94:	46bd      	mov	sp, r7
 8008c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9a:	4770      	bx	lr

08008c9c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b086      	sub	sp, #24
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008ca8:	4b8e      	ldr	r3, [pc, #568]	@ (8008ee4 <HAL_DMA_IRQHandler+0x248>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	4a8e      	ldr	r2, [pc, #568]	@ (8008ee8 <HAL_DMA_IRQHandler+0x24c>)
 8008cae:	fba2 2303 	umull	r2, r3, r2, r3
 8008cb2:	0a9b      	lsrs	r3, r3, #10
 8008cb4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008cbc:	693b      	ldr	r3, [r7, #16]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cc6:	2208      	movs	r2, #8
 8008cc8:	409a      	lsls	r2, r3
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	4013      	ands	r3, r2
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d01a      	beq.n	8008d08 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	f003 0304 	and.w	r3, r3, #4
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d013      	beq.n	8008d08 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	681a      	ldr	r2, [r3, #0]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f022 0204 	bic.w	r2, r2, #4
 8008cee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008cf4:	2208      	movs	r2, #8
 8008cf6:	409a      	lsls	r2, r3
 8008cf8:	693b      	ldr	r3, [r7, #16]
 8008cfa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d00:	f043 0201 	orr.w	r2, r3, #1
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d0c:	2201      	movs	r2, #1
 8008d0e:	409a      	lsls	r2, r3
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	4013      	ands	r3, r2
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d012      	beq.n	8008d3e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	695b      	ldr	r3, [r3, #20]
 8008d1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d00b      	beq.n	8008d3e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	409a      	lsls	r2, r3
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d36:	f043 0202 	orr.w	r2, r3, #2
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d42:	2204      	movs	r2, #4
 8008d44:	409a      	lsls	r2, r3
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	4013      	ands	r3, r2
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d012      	beq.n	8008d74 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f003 0302 	and.w	r3, r3, #2
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d00b      	beq.n	8008d74 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d60:	2204      	movs	r2, #4
 8008d62:	409a      	lsls	r2, r3
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d6c:	f043 0204 	orr.w	r2, r3, #4
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d78:	2210      	movs	r2, #16
 8008d7a:	409a      	lsls	r2, r3
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	4013      	ands	r3, r2
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d043      	beq.n	8008e0c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f003 0308 	and.w	r3, r3, #8
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d03c      	beq.n	8008e0c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d96:	2210      	movs	r2, #16
 8008d98:	409a      	lsls	r2, r3
 8008d9a:	693b      	ldr	r3, [r7, #16]
 8008d9c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d018      	beq.n	8008dde <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d108      	bne.n	8008dcc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d024      	beq.n	8008e0c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	4798      	blx	r3
 8008dca:	e01f      	b.n	8008e0c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d01b      	beq.n	8008e0c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008dd8:	6878      	ldr	r0, [r7, #4]
 8008dda:	4798      	blx	r3
 8008ddc:	e016      	b.n	8008e0c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d107      	bne.n	8008dfc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	681a      	ldr	r2, [r3, #0]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f022 0208 	bic.w	r2, r2, #8
 8008dfa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d003      	beq.n	8008e0c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e10:	2220      	movs	r2, #32
 8008e12:	409a      	lsls	r2, r3
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	4013      	ands	r3, r2
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	f000 808f 	beq.w	8008f3c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	f003 0310 	and.w	r3, r3, #16
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	f000 8087 	beq.w	8008f3c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e32:	2220      	movs	r2, #32
 8008e34:	409a      	lsls	r2, r3
 8008e36:	693b      	ldr	r3, [r7, #16]
 8008e38:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008e40:	b2db      	uxtb	r3, r3
 8008e42:	2b05      	cmp	r3, #5
 8008e44:	d136      	bne.n	8008eb4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	681a      	ldr	r2, [r3, #0]
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f022 0216 	bic.w	r2, r2, #22
 8008e54:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	695a      	ldr	r2, [r3, #20]
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008e64:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d103      	bne.n	8008e76 <HAL_DMA_IRQHandler+0x1da>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d007      	beq.n	8008e86 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	681a      	ldr	r2, [r3, #0]
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f022 0208 	bic.w	r2, r2, #8
 8008e84:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e8a:	223f      	movs	r2, #63	@ 0x3f
 8008e8c:	409a      	lsls	r2, r3
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2201      	movs	r2, #1
 8008e96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d07e      	beq.n	8008fa8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	4798      	blx	r3
        }
        return;
 8008eb2:	e079      	b.n	8008fa8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d01d      	beq.n	8008efe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d10d      	bne.n	8008eec <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d031      	beq.n	8008f3c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	4798      	blx	r3
 8008ee0:	e02c      	b.n	8008f3c <HAL_DMA_IRQHandler+0x2a0>
 8008ee2:	bf00      	nop
 8008ee4:	2000000c 	.word	0x2000000c
 8008ee8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d023      	beq.n	8008f3c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	4798      	blx	r3
 8008efc:	e01e      	b.n	8008f3c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d10f      	bne.n	8008f2c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	681a      	ldr	r2, [r3, #0]
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f022 0210 	bic.w	r2, r2, #16
 8008f1a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2201      	movs	r2, #1
 8008f20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2200      	movs	r2, #0
 8008f28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d003      	beq.n	8008f3c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d032      	beq.n	8008faa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f48:	f003 0301 	and.w	r3, r3, #1
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d022      	beq.n	8008f96 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2205      	movs	r2, #5
 8008f54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	681a      	ldr	r2, [r3, #0]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f022 0201 	bic.w	r2, r2, #1
 8008f66:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	3301      	adds	r3, #1
 8008f6c:	60bb      	str	r3, [r7, #8]
 8008f6e:	697a      	ldr	r2, [r7, #20]
 8008f70:	429a      	cmp	r2, r3
 8008f72:	d307      	bcc.n	8008f84 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	f003 0301 	and.w	r3, r3, #1
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d1f2      	bne.n	8008f68 <HAL_DMA_IRQHandler+0x2cc>
 8008f82:	e000      	b.n	8008f86 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8008f84:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2201      	movs	r2, #1
 8008f8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2200      	movs	r2, #0
 8008f92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d005      	beq.n	8008faa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	4798      	blx	r3
 8008fa6:	e000      	b.n	8008faa <HAL_DMA_IRQHandler+0x30e>
        return;
 8008fa8:	bf00      	nop
    }
  }
}
 8008faa:	3718      	adds	r7, #24
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd80      	pop	{r7, pc}

08008fb0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b085      	sub	sp, #20
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	60f8      	str	r0, [r7, #12]
 8008fb8:	60b9      	str	r1, [r7, #8]
 8008fba:	607a      	str	r2, [r7, #4]
 8008fbc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	681a      	ldr	r2, [r3, #0]
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008fcc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	683a      	ldr	r2, [r7, #0]
 8008fd4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	689b      	ldr	r3, [r3, #8]
 8008fda:	2b40      	cmp	r3, #64	@ 0x40
 8008fdc:	d108      	bne.n	8008ff0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	687a      	ldr	r2, [r7, #4]
 8008fe4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	68ba      	ldr	r2, [r7, #8]
 8008fec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008fee:	e007      	b.n	8009000 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	68ba      	ldr	r2, [r7, #8]
 8008ff6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	687a      	ldr	r2, [r7, #4]
 8008ffe:	60da      	str	r2, [r3, #12]
}
 8009000:	bf00      	nop
 8009002:	3714      	adds	r7, #20
 8009004:	46bd      	mov	sp, r7
 8009006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900a:	4770      	bx	lr

0800900c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800900c:	b480      	push	{r7}
 800900e:	b085      	sub	sp, #20
 8009010:	af00      	add	r7, sp, #0
 8009012:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	b2db      	uxtb	r3, r3
 800901a:	3b10      	subs	r3, #16
 800901c:	4a14      	ldr	r2, [pc, #80]	@ (8009070 <DMA_CalcBaseAndBitshift+0x64>)
 800901e:	fba2 2303 	umull	r2, r3, r2, r3
 8009022:	091b      	lsrs	r3, r3, #4
 8009024:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8009026:	4a13      	ldr	r2, [pc, #76]	@ (8009074 <DMA_CalcBaseAndBitshift+0x68>)
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	4413      	add	r3, r2
 800902c:	781b      	ldrb	r3, [r3, #0]
 800902e:	461a      	mov	r2, r3
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2b03      	cmp	r3, #3
 8009038:	d909      	bls.n	800904e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8009042:	f023 0303 	bic.w	r3, r3, #3
 8009046:	1d1a      	adds	r2, r3, #4
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	659a      	str	r2, [r3, #88]	@ 0x58
 800904c:	e007      	b.n	800905e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8009056:	f023 0303 	bic.w	r3, r3, #3
 800905a:	687a      	ldr	r2, [r7, #4]
 800905c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8009062:	4618      	mov	r0, r3
 8009064:	3714      	adds	r7, #20
 8009066:	46bd      	mov	sp, r7
 8009068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906c:	4770      	bx	lr
 800906e:	bf00      	nop
 8009070:	aaaaaaab 	.word	0xaaaaaaab
 8009074:	08011070 	.word	0x08011070

08009078 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8009078:	b480      	push	{r7}
 800907a:	b085      	sub	sp, #20
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009080:	2300      	movs	r3, #0
 8009082:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009088:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	699b      	ldr	r3, [r3, #24]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d11f      	bne.n	80090d2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8009092:	68bb      	ldr	r3, [r7, #8]
 8009094:	2b03      	cmp	r3, #3
 8009096:	d856      	bhi.n	8009146 <DMA_CheckFifoParam+0xce>
 8009098:	a201      	add	r2, pc, #4	@ (adr r2, 80090a0 <DMA_CheckFifoParam+0x28>)
 800909a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800909e:	bf00      	nop
 80090a0:	080090b1 	.word	0x080090b1
 80090a4:	080090c3 	.word	0x080090c3
 80090a8:	080090b1 	.word	0x080090b1
 80090ac:	08009147 	.word	0x08009147
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d046      	beq.n	800914a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80090bc:	2301      	movs	r3, #1
 80090be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80090c0:	e043      	b.n	800914a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090c6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80090ca:	d140      	bne.n	800914e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80090cc:	2301      	movs	r3, #1
 80090ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80090d0:	e03d      	b.n	800914e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	699b      	ldr	r3, [r3, #24]
 80090d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80090da:	d121      	bne.n	8009120 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	2b03      	cmp	r3, #3
 80090e0:	d837      	bhi.n	8009152 <DMA_CheckFifoParam+0xda>
 80090e2:	a201      	add	r2, pc, #4	@ (adr r2, 80090e8 <DMA_CheckFifoParam+0x70>)
 80090e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090e8:	080090f9 	.word	0x080090f9
 80090ec:	080090ff 	.word	0x080090ff
 80090f0:	080090f9 	.word	0x080090f9
 80090f4:	08009111 	.word	0x08009111
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80090f8:	2301      	movs	r3, #1
 80090fa:	73fb      	strb	r3, [r7, #15]
      break;
 80090fc:	e030      	b.n	8009160 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009102:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009106:	2b00      	cmp	r3, #0
 8009108:	d025      	beq.n	8009156 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800910a:	2301      	movs	r3, #1
 800910c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800910e:	e022      	b.n	8009156 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009114:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009118:	d11f      	bne.n	800915a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800911a:	2301      	movs	r3, #1
 800911c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800911e:	e01c      	b.n	800915a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	2b02      	cmp	r3, #2
 8009124:	d903      	bls.n	800912e <DMA_CheckFifoParam+0xb6>
 8009126:	68bb      	ldr	r3, [r7, #8]
 8009128:	2b03      	cmp	r3, #3
 800912a:	d003      	beq.n	8009134 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800912c:	e018      	b.n	8009160 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800912e:	2301      	movs	r3, #1
 8009130:	73fb      	strb	r3, [r7, #15]
      break;
 8009132:	e015      	b.n	8009160 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009138:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800913c:	2b00      	cmp	r3, #0
 800913e:	d00e      	beq.n	800915e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8009140:	2301      	movs	r3, #1
 8009142:	73fb      	strb	r3, [r7, #15]
      break;
 8009144:	e00b      	b.n	800915e <DMA_CheckFifoParam+0xe6>
      break;
 8009146:	bf00      	nop
 8009148:	e00a      	b.n	8009160 <DMA_CheckFifoParam+0xe8>
      break;
 800914a:	bf00      	nop
 800914c:	e008      	b.n	8009160 <DMA_CheckFifoParam+0xe8>
      break;
 800914e:	bf00      	nop
 8009150:	e006      	b.n	8009160 <DMA_CheckFifoParam+0xe8>
      break;
 8009152:	bf00      	nop
 8009154:	e004      	b.n	8009160 <DMA_CheckFifoParam+0xe8>
      break;
 8009156:	bf00      	nop
 8009158:	e002      	b.n	8009160 <DMA_CheckFifoParam+0xe8>
      break;   
 800915a:	bf00      	nop
 800915c:	e000      	b.n	8009160 <DMA_CheckFifoParam+0xe8>
      break;
 800915e:	bf00      	nop
    }
  } 
  
  return status; 
 8009160:	7bfb      	ldrb	r3, [r7, #15]
}
 8009162:	4618      	mov	r0, r3
 8009164:	3714      	adds	r7, #20
 8009166:	46bd      	mov	sp, r7
 8009168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916c:	4770      	bx	lr
 800916e:	bf00      	nop

08009170 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009170:	b480      	push	{r7}
 8009172:	b089      	sub	sp, #36	@ 0x24
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800917a:	2300      	movs	r3, #0
 800917c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800917e:	2300      	movs	r3, #0
 8009180:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8009182:	2300      	movs	r3, #0
 8009184:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009186:	2300      	movs	r3, #0
 8009188:	61fb      	str	r3, [r7, #28]
 800918a:	e165      	b.n	8009458 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800918c:	2201      	movs	r2, #1
 800918e:	69fb      	ldr	r3, [r7, #28]
 8009190:	fa02 f303 	lsl.w	r3, r2, r3
 8009194:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	697a      	ldr	r2, [r7, #20]
 800919c:	4013      	ands	r3, r2
 800919e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80091a0:	693a      	ldr	r2, [r7, #16]
 80091a2:	697b      	ldr	r3, [r7, #20]
 80091a4:	429a      	cmp	r2, r3
 80091a6:	f040 8154 	bne.w	8009452 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	f003 0303 	and.w	r3, r3, #3
 80091b2:	2b01      	cmp	r3, #1
 80091b4:	d005      	beq.n	80091c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	685b      	ldr	r3, [r3, #4]
 80091ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80091be:	2b02      	cmp	r3, #2
 80091c0:	d130      	bne.n	8009224 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	689b      	ldr	r3, [r3, #8]
 80091c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80091c8:	69fb      	ldr	r3, [r7, #28]
 80091ca:	005b      	lsls	r3, r3, #1
 80091cc:	2203      	movs	r2, #3
 80091ce:	fa02 f303 	lsl.w	r3, r2, r3
 80091d2:	43db      	mvns	r3, r3
 80091d4:	69ba      	ldr	r2, [r7, #24]
 80091d6:	4013      	ands	r3, r2
 80091d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80091da:	683b      	ldr	r3, [r7, #0]
 80091dc:	68da      	ldr	r2, [r3, #12]
 80091de:	69fb      	ldr	r3, [r7, #28]
 80091e0:	005b      	lsls	r3, r3, #1
 80091e2:	fa02 f303 	lsl.w	r3, r2, r3
 80091e6:	69ba      	ldr	r2, [r7, #24]
 80091e8:	4313      	orrs	r3, r2
 80091ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	69ba      	ldr	r2, [r7, #24]
 80091f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80091f8:	2201      	movs	r2, #1
 80091fa:	69fb      	ldr	r3, [r7, #28]
 80091fc:	fa02 f303 	lsl.w	r3, r2, r3
 8009200:	43db      	mvns	r3, r3
 8009202:	69ba      	ldr	r2, [r7, #24]
 8009204:	4013      	ands	r3, r2
 8009206:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	091b      	lsrs	r3, r3, #4
 800920e:	f003 0201 	and.w	r2, r3, #1
 8009212:	69fb      	ldr	r3, [r7, #28]
 8009214:	fa02 f303 	lsl.w	r3, r2, r3
 8009218:	69ba      	ldr	r2, [r7, #24]
 800921a:	4313      	orrs	r3, r2
 800921c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	69ba      	ldr	r2, [r7, #24]
 8009222:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	f003 0303 	and.w	r3, r3, #3
 800922c:	2b03      	cmp	r3, #3
 800922e:	d017      	beq.n	8009260 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	68db      	ldr	r3, [r3, #12]
 8009234:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8009236:	69fb      	ldr	r3, [r7, #28]
 8009238:	005b      	lsls	r3, r3, #1
 800923a:	2203      	movs	r2, #3
 800923c:	fa02 f303 	lsl.w	r3, r2, r3
 8009240:	43db      	mvns	r3, r3
 8009242:	69ba      	ldr	r2, [r7, #24]
 8009244:	4013      	ands	r3, r2
 8009246:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	689a      	ldr	r2, [r3, #8]
 800924c:	69fb      	ldr	r3, [r7, #28]
 800924e:	005b      	lsls	r3, r3, #1
 8009250:	fa02 f303 	lsl.w	r3, r2, r3
 8009254:	69ba      	ldr	r2, [r7, #24]
 8009256:	4313      	orrs	r3, r2
 8009258:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	69ba      	ldr	r2, [r7, #24]
 800925e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	f003 0303 	and.w	r3, r3, #3
 8009268:	2b02      	cmp	r3, #2
 800926a:	d123      	bne.n	80092b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800926c:	69fb      	ldr	r3, [r7, #28]
 800926e:	08da      	lsrs	r2, r3, #3
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	3208      	adds	r2, #8
 8009274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009278:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800927a:	69fb      	ldr	r3, [r7, #28]
 800927c:	f003 0307 	and.w	r3, r3, #7
 8009280:	009b      	lsls	r3, r3, #2
 8009282:	220f      	movs	r2, #15
 8009284:	fa02 f303 	lsl.w	r3, r2, r3
 8009288:	43db      	mvns	r3, r3
 800928a:	69ba      	ldr	r2, [r7, #24]
 800928c:	4013      	ands	r3, r2
 800928e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	691a      	ldr	r2, [r3, #16]
 8009294:	69fb      	ldr	r3, [r7, #28]
 8009296:	f003 0307 	and.w	r3, r3, #7
 800929a:	009b      	lsls	r3, r3, #2
 800929c:	fa02 f303 	lsl.w	r3, r2, r3
 80092a0:	69ba      	ldr	r2, [r7, #24]
 80092a2:	4313      	orrs	r3, r2
 80092a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80092a6:	69fb      	ldr	r3, [r7, #28]
 80092a8:	08da      	lsrs	r2, r3, #3
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	3208      	adds	r2, #8
 80092ae:	69b9      	ldr	r1, [r7, #24]
 80092b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80092ba:	69fb      	ldr	r3, [r7, #28]
 80092bc:	005b      	lsls	r3, r3, #1
 80092be:	2203      	movs	r2, #3
 80092c0:	fa02 f303 	lsl.w	r3, r2, r3
 80092c4:	43db      	mvns	r3, r3
 80092c6:	69ba      	ldr	r2, [r7, #24]
 80092c8:	4013      	ands	r3, r2
 80092ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	685b      	ldr	r3, [r3, #4]
 80092d0:	f003 0203 	and.w	r2, r3, #3
 80092d4:	69fb      	ldr	r3, [r7, #28]
 80092d6:	005b      	lsls	r3, r3, #1
 80092d8:	fa02 f303 	lsl.w	r3, r2, r3
 80092dc:	69ba      	ldr	r2, [r7, #24]
 80092de:	4313      	orrs	r3, r2
 80092e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	69ba      	ldr	r2, [r7, #24]
 80092e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	f000 80ae 	beq.w	8009452 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80092f6:	2300      	movs	r3, #0
 80092f8:	60fb      	str	r3, [r7, #12]
 80092fa:	4b5d      	ldr	r3, [pc, #372]	@ (8009470 <HAL_GPIO_Init+0x300>)
 80092fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092fe:	4a5c      	ldr	r2, [pc, #368]	@ (8009470 <HAL_GPIO_Init+0x300>)
 8009300:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009304:	6453      	str	r3, [r2, #68]	@ 0x44
 8009306:	4b5a      	ldr	r3, [pc, #360]	@ (8009470 <HAL_GPIO_Init+0x300>)
 8009308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800930a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800930e:	60fb      	str	r3, [r7, #12]
 8009310:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009312:	4a58      	ldr	r2, [pc, #352]	@ (8009474 <HAL_GPIO_Init+0x304>)
 8009314:	69fb      	ldr	r3, [r7, #28]
 8009316:	089b      	lsrs	r3, r3, #2
 8009318:	3302      	adds	r3, #2
 800931a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800931e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8009320:	69fb      	ldr	r3, [r7, #28]
 8009322:	f003 0303 	and.w	r3, r3, #3
 8009326:	009b      	lsls	r3, r3, #2
 8009328:	220f      	movs	r2, #15
 800932a:	fa02 f303 	lsl.w	r3, r2, r3
 800932e:	43db      	mvns	r3, r3
 8009330:	69ba      	ldr	r2, [r7, #24]
 8009332:	4013      	ands	r3, r2
 8009334:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	4a4f      	ldr	r2, [pc, #316]	@ (8009478 <HAL_GPIO_Init+0x308>)
 800933a:	4293      	cmp	r3, r2
 800933c:	d025      	beq.n	800938a <HAL_GPIO_Init+0x21a>
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	4a4e      	ldr	r2, [pc, #312]	@ (800947c <HAL_GPIO_Init+0x30c>)
 8009342:	4293      	cmp	r3, r2
 8009344:	d01f      	beq.n	8009386 <HAL_GPIO_Init+0x216>
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	4a4d      	ldr	r2, [pc, #308]	@ (8009480 <HAL_GPIO_Init+0x310>)
 800934a:	4293      	cmp	r3, r2
 800934c:	d019      	beq.n	8009382 <HAL_GPIO_Init+0x212>
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	4a4c      	ldr	r2, [pc, #304]	@ (8009484 <HAL_GPIO_Init+0x314>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d013      	beq.n	800937e <HAL_GPIO_Init+0x20e>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	4a4b      	ldr	r2, [pc, #300]	@ (8009488 <HAL_GPIO_Init+0x318>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d00d      	beq.n	800937a <HAL_GPIO_Init+0x20a>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	4a4a      	ldr	r2, [pc, #296]	@ (800948c <HAL_GPIO_Init+0x31c>)
 8009362:	4293      	cmp	r3, r2
 8009364:	d007      	beq.n	8009376 <HAL_GPIO_Init+0x206>
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	4a49      	ldr	r2, [pc, #292]	@ (8009490 <HAL_GPIO_Init+0x320>)
 800936a:	4293      	cmp	r3, r2
 800936c:	d101      	bne.n	8009372 <HAL_GPIO_Init+0x202>
 800936e:	2306      	movs	r3, #6
 8009370:	e00c      	b.n	800938c <HAL_GPIO_Init+0x21c>
 8009372:	2307      	movs	r3, #7
 8009374:	e00a      	b.n	800938c <HAL_GPIO_Init+0x21c>
 8009376:	2305      	movs	r3, #5
 8009378:	e008      	b.n	800938c <HAL_GPIO_Init+0x21c>
 800937a:	2304      	movs	r3, #4
 800937c:	e006      	b.n	800938c <HAL_GPIO_Init+0x21c>
 800937e:	2303      	movs	r3, #3
 8009380:	e004      	b.n	800938c <HAL_GPIO_Init+0x21c>
 8009382:	2302      	movs	r3, #2
 8009384:	e002      	b.n	800938c <HAL_GPIO_Init+0x21c>
 8009386:	2301      	movs	r3, #1
 8009388:	e000      	b.n	800938c <HAL_GPIO_Init+0x21c>
 800938a:	2300      	movs	r3, #0
 800938c:	69fa      	ldr	r2, [r7, #28]
 800938e:	f002 0203 	and.w	r2, r2, #3
 8009392:	0092      	lsls	r2, r2, #2
 8009394:	4093      	lsls	r3, r2
 8009396:	69ba      	ldr	r2, [r7, #24]
 8009398:	4313      	orrs	r3, r2
 800939a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800939c:	4935      	ldr	r1, [pc, #212]	@ (8009474 <HAL_GPIO_Init+0x304>)
 800939e:	69fb      	ldr	r3, [r7, #28]
 80093a0:	089b      	lsrs	r3, r3, #2
 80093a2:	3302      	adds	r3, #2
 80093a4:	69ba      	ldr	r2, [r7, #24]
 80093a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80093aa:	4b3a      	ldr	r3, [pc, #232]	@ (8009494 <HAL_GPIO_Init+0x324>)
 80093ac:	689b      	ldr	r3, [r3, #8]
 80093ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80093b0:	693b      	ldr	r3, [r7, #16]
 80093b2:	43db      	mvns	r3, r3
 80093b4:	69ba      	ldr	r2, [r7, #24]
 80093b6:	4013      	ands	r3, r2
 80093b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	685b      	ldr	r3, [r3, #4]
 80093be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d003      	beq.n	80093ce <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80093c6:	69ba      	ldr	r2, [r7, #24]
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	4313      	orrs	r3, r2
 80093cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80093ce:	4a31      	ldr	r2, [pc, #196]	@ (8009494 <HAL_GPIO_Init+0x324>)
 80093d0:	69bb      	ldr	r3, [r7, #24]
 80093d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80093d4:	4b2f      	ldr	r3, [pc, #188]	@ (8009494 <HAL_GPIO_Init+0x324>)
 80093d6:	68db      	ldr	r3, [r3, #12]
 80093d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	43db      	mvns	r3, r3
 80093de:	69ba      	ldr	r2, [r7, #24]
 80093e0:	4013      	ands	r3, r2
 80093e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	685b      	ldr	r3, [r3, #4]
 80093e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d003      	beq.n	80093f8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80093f0:	69ba      	ldr	r2, [r7, #24]
 80093f2:	693b      	ldr	r3, [r7, #16]
 80093f4:	4313      	orrs	r3, r2
 80093f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80093f8:	4a26      	ldr	r2, [pc, #152]	@ (8009494 <HAL_GPIO_Init+0x324>)
 80093fa:	69bb      	ldr	r3, [r7, #24]
 80093fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80093fe:	4b25      	ldr	r3, [pc, #148]	@ (8009494 <HAL_GPIO_Init+0x324>)
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009404:	693b      	ldr	r3, [r7, #16]
 8009406:	43db      	mvns	r3, r3
 8009408:	69ba      	ldr	r2, [r7, #24]
 800940a:	4013      	ands	r3, r2
 800940c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	685b      	ldr	r3, [r3, #4]
 8009412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009416:	2b00      	cmp	r3, #0
 8009418:	d003      	beq.n	8009422 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800941a:	69ba      	ldr	r2, [r7, #24]
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	4313      	orrs	r3, r2
 8009420:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8009422:	4a1c      	ldr	r2, [pc, #112]	@ (8009494 <HAL_GPIO_Init+0x324>)
 8009424:	69bb      	ldr	r3, [r7, #24]
 8009426:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009428:	4b1a      	ldr	r3, [pc, #104]	@ (8009494 <HAL_GPIO_Init+0x324>)
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800942e:	693b      	ldr	r3, [r7, #16]
 8009430:	43db      	mvns	r3, r3
 8009432:	69ba      	ldr	r2, [r7, #24]
 8009434:	4013      	ands	r3, r2
 8009436:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	685b      	ldr	r3, [r3, #4]
 800943c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009440:	2b00      	cmp	r3, #0
 8009442:	d003      	beq.n	800944c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8009444:	69ba      	ldr	r2, [r7, #24]
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	4313      	orrs	r3, r2
 800944a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800944c:	4a11      	ldr	r2, [pc, #68]	@ (8009494 <HAL_GPIO_Init+0x324>)
 800944e:	69bb      	ldr	r3, [r7, #24]
 8009450:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009452:	69fb      	ldr	r3, [r7, #28]
 8009454:	3301      	adds	r3, #1
 8009456:	61fb      	str	r3, [r7, #28]
 8009458:	69fb      	ldr	r3, [r7, #28]
 800945a:	2b0f      	cmp	r3, #15
 800945c:	f67f ae96 	bls.w	800918c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8009460:	bf00      	nop
 8009462:	bf00      	nop
 8009464:	3724      	adds	r7, #36	@ 0x24
 8009466:	46bd      	mov	sp, r7
 8009468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946c:	4770      	bx	lr
 800946e:	bf00      	nop
 8009470:	40023800 	.word	0x40023800
 8009474:	40013800 	.word	0x40013800
 8009478:	40020000 	.word	0x40020000
 800947c:	40020400 	.word	0x40020400
 8009480:	40020800 	.word	0x40020800
 8009484:	40020c00 	.word	0x40020c00
 8009488:	40021000 	.word	0x40021000
 800948c:	40021400 	.word	0x40021400
 8009490:	40021800 	.word	0x40021800
 8009494:	40013c00 	.word	0x40013c00

08009498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009498:	b480      	push	{r7}
 800949a:	b083      	sub	sp, #12
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
 80094a0:	460b      	mov	r3, r1
 80094a2:	807b      	strh	r3, [r7, #2]
 80094a4:	4613      	mov	r3, r2
 80094a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80094a8:	787b      	ldrb	r3, [r7, #1]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d003      	beq.n	80094b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80094ae:	887a      	ldrh	r2, [r7, #2]
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80094b4:	e003      	b.n	80094be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80094b6:	887b      	ldrh	r3, [r7, #2]
 80094b8:	041a      	lsls	r2, r3, #16
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	619a      	str	r2, [r3, #24]
}
 80094be:	bf00      	nop
 80094c0:	370c      	adds	r7, #12
 80094c2:	46bd      	mov	sp, r7
 80094c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c8:	4770      	bx	lr
	...

080094cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b082      	sub	sp, #8
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	4603      	mov	r3, r0
 80094d4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80094d6:	4b08      	ldr	r3, [pc, #32]	@ (80094f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80094d8:	695a      	ldr	r2, [r3, #20]
 80094da:	88fb      	ldrh	r3, [r7, #6]
 80094dc:	4013      	ands	r3, r2
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d006      	beq.n	80094f0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80094e2:	4a05      	ldr	r2, [pc, #20]	@ (80094f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80094e4:	88fb      	ldrh	r3, [r7, #6]
 80094e6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80094e8:	88fb      	ldrh	r3, [r7, #6]
 80094ea:	4618      	mov	r0, r3
 80094ec:	f000 f806 	bl	80094fc <HAL_GPIO_EXTI_Callback>
  }
}
 80094f0:	bf00      	nop
 80094f2:	3708      	adds	r7, #8
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bd80      	pop	{r7, pc}
 80094f8:	40013c00 	.word	0x40013c00

080094fc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b083      	sub	sp, #12
 8009500:	af00      	add	r7, sp, #0
 8009502:	4603      	mov	r3, r0
 8009504:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8009506:	bf00      	nop
 8009508:	370c      	adds	r7, #12
 800950a:	46bd      	mov	sp, r7
 800950c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009510:	4770      	bx	lr
	...

08009514 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b082      	sub	sp, #8
 8009518:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800951a:	2300      	movs	r3, #0
 800951c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800951e:	2300      	movs	r3, #0
 8009520:	603b      	str	r3, [r7, #0]
 8009522:	4b20      	ldr	r3, [pc, #128]	@ (80095a4 <HAL_PWREx_EnableOverDrive+0x90>)
 8009524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009526:	4a1f      	ldr	r2, [pc, #124]	@ (80095a4 <HAL_PWREx_EnableOverDrive+0x90>)
 8009528:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800952c:	6413      	str	r3, [r2, #64]	@ 0x40
 800952e:	4b1d      	ldr	r3, [pc, #116]	@ (80095a4 <HAL_PWREx_EnableOverDrive+0x90>)
 8009530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009532:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009536:	603b      	str	r3, [r7, #0]
 8009538:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800953a:	4b1b      	ldr	r3, [pc, #108]	@ (80095a8 <HAL_PWREx_EnableOverDrive+0x94>)
 800953c:	2201      	movs	r2, #1
 800953e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009540:	f7fe fbe6 	bl	8007d10 <HAL_GetTick>
 8009544:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009546:	e009      	b.n	800955c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009548:	f7fe fbe2 	bl	8007d10 <HAL_GetTick>
 800954c:	4602      	mov	r2, r0
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	1ad3      	subs	r3, r2, r3
 8009552:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009556:	d901      	bls.n	800955c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8009558:	2303      	movs	r3, #3
 800955a:	e01f      	b.n	800959c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800955c:	4b13      	ldr	r3, [pc, #76]	@ (80095ac <HAL_PWREx_EnableOverDrive+0x98>)
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009568:	d1ee      	bne.n	8009548 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800956a:	4b11      	ldr	r3, [pc, #68]	@ (80095b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800956c:	2201      	movs	r2, #1
 800956e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009570:	f7fe fbce 	bl	8007d10 <HAL_GetTick>
 8009574:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009576:	e009      	b.n	800958c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009578:	f7fe fbca 	bl	8007d10 <HAL_GetTick>
 800957c:	4602      	mov	r2, r0
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	1ad3      	subs	r3, r2, r3
 8009582:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009586:	d901      	bls.n	800958c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8009588:	2303      	movs	r3, #3
 800958a:	e007      	b.n	800959c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800958c:	4b07      	ldr	r3, [pc, #28]	@ (80095ac <HAL_PWREx_EnableOverDrive+0x98>)
 800958e:	685b      	ldr	r3, [r3, #4]
 8009590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009594:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009598:	d1ee      	bne.n	8009578 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800959a:	2300      	movs	r3, #0
}
 800959c:	4618      	mov	r0, r3
 800959e:	3708      	adds	r7, #8
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}
 80095a4:	40023800 	.word	0x40023800
 80095a8:	420e0040 	.word	0x420e0040
 80095ac:	40007000 	.word	0x40007000
 80095b0:	420e0044 	.word	0x420e0044

080095b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b084      	sub	sp, #16
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
 80095bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d101      	bne.n	80095c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80095c4:	2301      	movs	r3, #1
 80095c6:	e0cc      	b.n	8009762 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80095c8:	4b68      	ldr	r3, [pc, #416]	@ (800976c <HAL_RCC_ClockConfig+0x1b8>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f003 030f 	and.w	r3, r3, #15
 80095d0:	683a      	ldr	r2, [r7, #0]
 80095d2:	429a      	cmp	r2, r3
 80095d4:	d90c      	bls.n	80095f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095d6:	4b65      	ldr	r3, [pc, #404]	@ (800976c <HAL_RCC_ClockConfig+0x1b8>)
 80095d8:	683a      	ldr	r2, [r7, #0]
 80095da:	b2d2      	uxtb	r2, r2
 80095dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80095de:	4b63      	ldr	r3, [pc, #396]	@ (800976c <HAL_RCC_ClockConfig+0x1b8>)
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f003 030f 	and.w	r3, r3, #15
 80095e6:	683a      	ldr	r2, [r7, #0]
 80095e8:	429a      	cmp	r2, r3
 80095ea:	d001      	beq.n	80095f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80095ec:	2301      	movs	r3, #1
 80095ee:	e0b8      	b.n	8009762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f003 0302 	and.w	r3, r3, #2
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d020      	beq.n	800963e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f003 0304 	and.w	r3, r3, #4
 8009604:	2b00      	cmp	r3, #0
 8009606:	d005      	beq.n	8009614 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009608:	4b59      	ldr	r3, [pc, #356]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 800960a:	689b      	ldr	r3, [r3, #8]
 800960c:	4a58      	ldr	r2, [pc, #352]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 800960e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8009612:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f003 0308 	and.w	r3, r3, #8
 800961c:	2b00      	cmp	r3, #0
 800961e:	d005      	beq.n	800962c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009620:	4b53      	ldr	r3, [pc, #332]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 8009622:	689b      	ldr	r3, [r3, #8]
 8009624:	4a52      	ldr	r2, [pc, #328]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 8009626:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800962a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800962c:	4b50      	ldr	r3, [pc, #320]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 800962e:	689b      	ldr	r3, [r3, #8]
 8009630:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	689b      	ldr	r3, [r3, #8]
 8009638:	494d      	ldr	r1, [pc, #308]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 800963a:	4313      	orrs	r3, r2
 800963c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f003 0301 	and.w	r3, r3, #1
 8009646:	2b00      	cmp	r3, #0
 8009648:	d044      	beq.n	80096d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	685b      	ldr	r3, [r3, #4]
 800964e:	2b01      	cmp	r3, #1
 8009650:	d107      	bne.n	8009662 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009652:	4b47      	ldr	r3, [pc, #284]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800965a:	2b00      	cmp	r3, #0
 800965c:	d119      	bne.n	8009692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800965e:	2301      	movs	r3, #1
 8009660:	e07f      	b.n	8009762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	685b      	ldr	r3, [r3, #4]
 8009666:	2b02      	cmp	r3, #2
 8009668:	d003      	beq.n	8009672 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800966e:	2b03      	cmp	r3, #3
 8009670:	d107      	bne.n	8009682 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009672:	4b3f      	ldr	r3, [pc, #252]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800967a:	2b00      	cmp	r3, #0
 800967c:	d109      	bne.n	8009692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800967e:	2301      	movs	r3, #1
 8009680:	e06f      	b.n	8009762 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009682:	4b3b      	ldr	r3, [pc, #236]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	f003 0302 	and.w	r3, r3, #2
 800968a:	2b00      	cmp	r3, #0
 800968c:	d101      	bne.n	8009692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800968e:	2301      	movs	r3, #1
 8009690:	e067      	b.n	8009762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009692:	4b37      	ldr	r3, [pc, #220]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 8009694:	689b      	ldr	r3, [r3, #8]
 8009696:	f023 0203 	bic.w	r2, r3, #3
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	685b      	ldr	r3, [r3, #4]
 800969e:	4934      	ldr	r1, [pc, #208]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 80096a0:	4313      	orrs	r3, r2
 80096a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80096a4:	f7fe fb34 	bl	8007d10 <HAL_GetTick>
 80096a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80096aa:	e00a      	b.n	80096c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80096ac:	f7fe fb30 	bl	8007d10 <HAL_GetTick>
 80096b0:	4602      	mov	r2, r0
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	1ad3      	subs	r3, r2, r3
 80096b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d901      	bls.n	80096c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80096be:	2303      	movs	r3, #3
 80096c0:	e04f      	b.n	8009762 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80096c2:	4b2b      	ldr	r3, [pc, #172]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 80096c4:	689b      	ldr	r3, [r3, #8]
 80096c6:	f003 020c 	and.w	r2, r3, #12
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	685b      	ldr	r3, [r3, #4]
 80096ce:	009b      	lsls	r3, r3, #2
 80096d0:	429a      	cmp	r2, r3
 80096d2:	d1eb      	bne.n	80096ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80096d4:	4b25      	ldr	r3, [pc, #148]	@ (800976c <HAL_RCC_ClockConfig+0x1b8>)
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f003 030f 	and.w	r3, r3, #15
 80096dc:	683a      	ldr	r2, [r7, #0]
 80096de:	429a      	cmp	r2, r3
 80096e0:	d20c      	bcs.n	80096fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80096e2:	4b22      	ldr	r3, [pc, #136]	@ (800976c <HAL_RCC_ClockConfig+0x1b8>)
 80096e4:	683a      	ldr	r2, [r7, #0]
 80096e6:	b2d2      	uxtb	r2, r2
 80096e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80096ea:	4b20      	ldr	r3, [pc, #128]	@ (800976c <HAL_RCC_ClockConfig+0x1b8>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f003 030f 	and.w	r3, r3, #15
 80096f2:	683a      	ldr	r2, [r7, #0]
 80096f4:	429a      	cmp	r2, r3
 80096f6:	d001      	beq.n	80096fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80096f8:	2301      	movs	r3, #1
 80096fa:	e032      	b.n	8009762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	f003 0304 	and.w	r3, r3, #4
 8009704:	2b00      	cmp	r3, #0
 8009706:	d008      	beq.n	800971a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009708:	4b19      	ldr	r3, [pc, #100]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 800970a:	689b      	ldr	r3, [r3, #8]
 800970c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	68db      	ldr	r3, [r3, #12]
 8009714:	4916      	ldr	r1, [pc, #88]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 8009716:	4313      	orrs	r3, r2
 8009718:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f003 0308 	and.w	r3, r3, #8
 8009722:	2b00      	cmp	r3, #0
 8009724:	d009      	beq.n	800973a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009726:	4b12      	ldr	r3, [pc, #72]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 8009728:	689b      	ldr	r3, [r3, #8]
 800972a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	691b      	ldr	r3, [r3, #16]
 8009732:	00db      	lsls	r3, r3, #3
 8009734:	490e      	ldr	r1, [pc, #56]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 8009736:	4313      	orrs	r3, r2
 8009738:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800973a:	f000 f887 	bl	800984c <HAL_RCC_GetSysClockFreq>
 800973e:	4602      	mov	r2, r0
 8009740:	4b0b      	ldr	r3, [pc, #44]	@ (8009770 <HAL_RCC_ClockConfig+0x1bc>)
 8009742:	689b      	ldr	r3, [r3, #8]
 8009744:	091b      	lsrs	r3, r3, #4
 8009746:	f003 030f 	and.w	r3, r3, #15
 800974a:	490a      	ldr	r1, [pc, #40]	@ (8009774 <HAL_RCC_ClockConfig+0x1c0>)
 800974c:	5ccb      	ldrb	r3, [r1, r3]
 800974e:	fa22 f303 	lsr.w	r3, r2, r3
 8009752:	4a09      	ldr	r2, [pc, #36]	@ (8009778 <HAL_RCC_ClockConfig+0x1c4>)
 8009754:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8009756:	4b09      	ldr	r3, [pc, #36]	@ (800977c <HAL_RCC_ClockConfig+0x1c8>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4618      	mov	r0, r3
 800975c:	f7fe f80e 	bl	800777c <HAL_InitTick>

  return HAL_OK;
 8009760:	2300      	movs	r3, #0
}
 8009762:	4618      	mov	r0, r3
 8009764:	3710      	adds	r7, #16
 8009766:	46bd      	mov	sp, r7
 8009768:	bd80      	pop	{r7, pc}
 800976a:	bf00      	nop
 800976c:	40023c00 	.word	0x40023c00
 8009770:	40023800 	.word	0x40023800
 8009774:	08011058 	.word	0x08011058
 8009778:	2000000c 	.word	0x2000000c
 800977c:	20000010 	.word	0x20000010

08009780 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009780:	b480      	push	{r7}
 8009782:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009784:	4b03      	ldr	r3, [pc, #12]	@ (8009794 <HAL_RCC_GetHCLKFreq+0x14>)
 8009786:	681b      	ldr	r3, [r3, #0]
}
 8009788:	4618      	mov	r0, r3
 800978a:	46bd      	mov	sp, r7
 800978c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009790:	4770      	bx	lr
 8009792:	bf00      	nop
 8009794:	2000000c 	.word	0x2000000c

08009798 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800979c:	f7ff fff0 	bl	8009780 <HAL_RCC_GetHCLKFreq>
 80097a0:	4602      	mov	r2, r0
 80097a2:	4b05      	ldr	r3, [pc, #20]	@ (80097b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80097a4:	689b      	ldr	r3, [r3, #8]
 80097a6:	0a9b      	lsrs	r3, r3, #10
 80097a8:	f003 0307 	and.w	r3, r3, #7
 80097ac:	4903      	ldr	r1, [pc, #12]	@ (80097bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80097ae:	5ccb      	ldrb	r3, [r1, r3]
 80097b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	bd80      	pop	{r7, pc}
 80097b8:	40023800 	.word	0x40023800
 80097bc:	08011068 	.word	0x08011068

080097c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80097c4:	f7ff ffdc 	bl	8009780 <HAL_RCC_GetHCLKFreq>
 80097c8:	4602      	mov	r2, r0
 80097ca:	4b05      	ldr	r3, [pc, #20]	@ (80097e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80097cc:	689b      	ldr	r3, [r3, #8]
 80097ce:	0b5b      	lsrs	r3, r3, #13
 80097d0:	f003 0307 	and.w	r3, r3, #7
 80097d4:	4903      	ldr	r1, [pc, #12]	@ (80097e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80097d6:	5ccb      	ldrb	r3, [r1, r3]
 80097d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80097dc:	4618      	mov	r0, r3
 80097de:	bd80      	pop	{r7, pc}
 80097e0:	40023800 	.word	0x40023800
 80097e4:	08011068 	.word	0x08011068

080097e8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80097e8:	b480      	push	{r7}
 80097ea:	b083      	sub	sp, #12
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
 80097f0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	220f      	movs	r2, #15
 80097f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80097f8:	4b12      	ldr	r3, [pc, #72]	@ (8009844 <HAL_RCC_GetClockConfig+0x5c>)
 80097fa:	689b      	ldr	r3, [r3, #8]
 80097fc:	f003 0203 	and.w	r2, r3, #3
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009804:	4b0f      	ldr	r3, [pc, #60]	@ (8009844 <HAL_RCC_GetClockConfig+0x5c>)
 8009806:	689b      	ldr	r3, [r3, #8]
 8009808:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009810:	4b0c      	ldr	r3, [pc, #48]	@ (8009844 <HAL_RCC_GetClockConfig+0x5c>)
 8009812:	689b      	ldr	r3, [r3, #8]
 8009814:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800981c:	4b09      	ldr	r3, [pc, #36]	@ (8009844 <HAL_RCC_GetClockConfig+0x5c>)
 800981e:	689b      	ldr	r3, [r3, #8]
 8009820:	08db      	lsrs	r3, r3, #3
 8009822:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800982a:	4b07      	ldr	r3, [pc, #28]	@ (8009848 <HAL_RCC_GetClockConfig+0x60>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f003 020f 	and.w	r2, r3, #15
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	601a      	str	r2, [r3, #0]
}
 8009836:	bf00      	nop
 8009838:	370c      	adds	r7, #12
 800983a:	46bd      	mov	sp, r7
 800983c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009840:	4770      	bx	lr
 8009842:	bf00      	nop
 8009844:	40023800 	.word	0x40023800
 8009848:	40023c00 	.word	0x40023c00

0800984c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800984c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009850:	b0ae      	sub	sp, #184	@ 0xb8
 8009852:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009854:	2300      	movs	r3, #0
 8009856:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800985a:	2300      	movs	r3, #0
 800985c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8009860:	2300      	movs	r3, #0
 8009862:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8009866:	2300      	movs	r3, #0
 8009868:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800986c:	2300      	movs	r3, #0
 800986e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009872:	4bcb      	ldr	r3, [pc, #812]	@ (8009ba0 <HAL_RCC_GetSysClockFreq+0x354>)
 8009874:	689b      	ldr	r3, [r3, #8]
 8009876:	f003 030c 	and.w	r3, r3, #12
 800987a:	2b0c      	cmp	r3, #12
 800987c:	f200 8206 	bhi.w	8009c8c <HAL_RCC_GetSysClockFreq+0x440>
 8009880:	a201      	add	r2, pc, #4	@ (adr r2, 8009888 <HAL_RCC_GetSysClockFreq+0x3c>)
 8009882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009886:	bf00      	nop
 8009888:	080098bd 	.word	0x080098bd
 800988c:	08009c8d 	.word	0x08009c8d
 8009890:	08009c8d 	.word	0x08009c8d
 8009894:	08009c8d 	.word	0x08009c8d
 8009898:	080098c5 	.word	0x080098c5
 800989c:	08009c8d 	.word	0x08009c8d
 80098a0:	08009c8d 	.word	0x08009c8d
 80098a4:	08009c8d 	.word	0x08009c8d
 80098a8:	080098cd 	.word	0x080098cd
 80098ac:	08009c8d 	.word	0x08009c8d
 80098b0:	08009c8d 	.word	0x08009c8d
 80098b4:	08009c8d 	.word	0x08009c8d
 80098b8:	08009abd 	.word	0x08009abd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80098bc:	4bb9      	ldr	r3, [pc, #740]	@ (8009ba4 <HAL_RCC_GetSysClockFreq+0x358>)
 80098be:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80098c2:	e1e7      	b.n	8009c94 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80098c4:	4bb8      	ldr	r3, [pc, #736]	@ (8009ba8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80098c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80098ca:	e1e3      	b.n	8009c94 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80098cc:	4bb4      	ldr	r3, [pc, #720]	@ (8009ba0 <HAL_RCC_GetSysClockFreq+0x354>)
 80098ce:	685b      	ldr	r3, [r3, #4]
 80098d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80098d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80098d8:	4bb1      	ldr	r3, [pc, #708]	@ (8009ba0 <HAL_RCC_GetSysClockFreq+0x354>)
 80098da:	685b      	ldr	r3, [r3, #4]
 80098dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d071      	beq.n	80099c8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80098e4:	4bae      	ldr	r3, [pc, #696]	@ (8009ba0 <HAL_RCC_GetSysClockFreq+0x354>)
 80098e6:	685b      	ldr	r3, [r3, #4]
 80098e8:	099b      	lsrs	r3, r3, #6
 80098ea:	2200      	movs	r2, #0
 80098ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80098f0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80098f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80098f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009900:	2300      	movs	r3, #0
 8009902:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009906:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800990a:	4622      	mov	r2, r4
 800990c:	462b      	mov	r3, r5
 800990e:	f04f 0000 	mov.w	r0, #0
 8009912:	f04f 0100 	mov.w	r1, #0
 8009916:	0159      	lsls	r1, r3, #5
 8009918:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800991c:	0150      	lsls	r0, r2, #5
 800991e:	4602      	mov	r2, r0
 8009920:	460b      	mov	r3, r1
 8009922:	4621      	mov	r1, r4
 8009924:	1a51      	subs	r1, r2, r1
 8009926:	6439      	str	r1, [r7, #64]	@ 0x40
 8009928:	4629      	mov	r1, r5
 800992a:	eb63 0301 	sbc.w	r3, r3, r1
 800992e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009930:	f04f 0200 	mov.w	r2, #0
 8009934:	f04f 0300 	mov.w	r3, #0
 8009938:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800993c:	4649      	mov	r1, r9
 800993e:	018b      	lsls	r3, r1, #6
 8009940:	4641      	mov	r1, r8
 8009942:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009946:	4641      	mov	r1, r8
 8009948:	018a      	lsls	r2, r1, #6
 800994a:	4641      	mov	r1, r8
 800994c:	1a51      	subs	r1, r2, r1
 800994e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009950:	4649      	mov	r1, r9
 8009952:	eb63 0301 	sbc.w	r3, r3, r1
 8009956:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009958:	f04f 0200 	mov.w	r2, #0
 800995c:	f04f 0300 	mov.w	r3, #0
 8009960:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8009964:	4649      	mov	r1, r9
 8009966:	00cb      	lsls	r3, r1, #3
 8009968:	4641      	mov	r1, r8
 800996a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800996e:	4641      	mov	r1, r8
 8009970:	00ca      	lsls	r2, r1, #3
 8009972:	4610      	mov	r0, r2
 8009974:	4619      	mov	r1, r3
 8009976:	4603      	mov	r3, r0
 8009978:	4622      	mov	r2, r4
 800997a:	189b      	adds	r3, r3, r2
 800997c:	633b      	str	r3, [r7, #48]	@ 0x30
 800997e:	462b      	mov	r3, r5
 8009980:	460a      	mov	r2, r1
 8009982:	eb42 0303 	adc.w	r3, r2, r3
 8009986:	637b      	str	r3, [r7, #52]	@ 0x34
 8009988:	f04f 0200 	mov.w	r2, #0
 800998c:	f04f 0300 	mov.w	r3, #0
 8009990:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8009994:	4629      	mov	r1, r5
 8009996:	024b      	lsls	r3, r1, #9
 8009998:	4621      	mov	r1, r4
 800999a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800999e:	4621      	mov	r1, r4
 80099a0:	024a      	lsls	r2, r1, #9
 80099a2:	4610      	mov	r0, r2
 80099a4:	4619      	mov	r1, r3
 80099a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099aa:	2200      	movs	r2, #0
 80099ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80099b0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80099b4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80099b8:	f7f7 f9d6 	bl	8000d68 <__aeabi_uldivmod>
 80099bc:	4602      	mov	r2, r0
 80099be:	460b      	mov	r3, r1
 80099c0:	4613      	mov	r3, r2
 80099c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80099c6:	e067      	b.n	8009a98 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80099c8:	4b75      	ldr	r3, [pc, #468]	@ (8009ba0 <HAL_RCC_GetSysClockFreq+0x354>)
 80099ca:	685b      	ldr	r3, [r3, #4]
 80099cc:	099b      	lsrs	r3, r3, #6
 80099ce:	2200      	movs	r2, #0
 80099d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80099d4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80099d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80099dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80099e2:	2300      	movs	r3, #0
 80099e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80099e6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80099ea:	4622      	mov	r2, r4
 80099ec:	462b      	mov	r3, r5
 80099ee:	f04f 0000 	mov.w	r0, #0
 80099f2:	f04f 0100 	mov.w	r1, #0
 80099f6:	0159      	lsls	r1, r3, #5
 80099f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80099fc:	0150      	lsls	r0, r2, #5
 80099fe:	4602      	mov	r2, r0
 8009a00:	460b      	mov	r3, r1
 8009a02:	4621      	mov	r1, r4
 8009a04:	1a51      	subs	r1, r2, r1
 8009a06:	62b9      	str	r1, [r7, #40]	@ 0x28
 8009a08:	4629      	mov	r1, r5
 8009a0a:	eb63 0301 	sbc.w	r3, r3, r1
 8009a0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009a10:	f04f 0200 	mov.w	r2, #0
 8009a14:	f04f 0300 	mov.w	r3, #0
 8009a18:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8009a1c:	4649      	mov	r1, r9
 8009a1e:	018b      	lsls	r3, r1, #6
 8009a20:	4641      	mov	r1, r8
 8009a22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009a26:	4641      	mov	r1, r8
 8009a28:	018a      	lsls	r2, r1, #6
 8009a2a:	4641      	mov	r1, r8
 8009a2c:	ebb2 0a01 	subs.w	sl, r2, r1
 8009a30:	4649      	mov	r1, r9
 8009a32:	eb63 0b01 	sbc.w	fp, r3, r1
 8009a36:	f04f 0200 	mov.w	r2, #0
 8009a3a:	f04f 0300 	mov.w	r3, #0
 8009a3e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009a42:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009a46:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009a4a:	4692      	mov	sl, r2
 8009a4c:	469b      	mov	fp, r3
 8009a4e:	4623      	mov	r3, r4
 8009a50:	eb1a 0303 	adds.w	r3, sl, r3
 8009a54:	623b      	str	r3, [r7, #32]
 8009a56:	462b      	mov	r3, r5
 8009a58:	eb4b 0303 	adc.w	r3, fp, r3
 8009a5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a5e:	f04f 0200 	mov.w	r2, #0
 8009a62:	f04f 0300 	mov.w	r3, #0
 8009a66:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8009a6a:	4629      	mov	r1, r5
 8009a6c:	028b      	lsls	r3, r1, #10
 8009a6e:	4621      	mov	r1, r4
 8009a70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009a74:	4621      	mov	r1, r4
 8009a76:	028a      	lsls	r2, r1, #10
 8009a78:	4610      	mov	r0, r2
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a80:	2200      	movs	r2, #0
 8009a82:	673b      	str	r3, [r7, #112]	@ 0x70
 8009a84:	677a      	str	r2, [r7, #116]	@ 0x74
 8009a86:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8009a8a:	f7f7 f96d 	bl	8000d68 <__aeabi_uldivmod>
 8009a8e:	4602      	mov	r2, r0
 8009a90:	460b      	mov	r3, r1
 8009a92:	4613      	mov	r3, r2
 8009a94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8009a98:	4b41      	ldr	r3, [pc, #260]	@ (8009ba0 <HAL_RCC_GetSysClockFreq+0x354>)
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	0c1b      	lsrs	r3, r3, #16
 8009a9e:	f003 0303 	and.w	r3, r3, #3
 8009aa2:	3301      	adds	r3, #1
 8009aa4:	005b      	lsls	r3, r3, #1
 8009aa6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8009aaa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009aae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ab6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009aba:	e0eb      	b.n	8009c94 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009abc:	4b38      	ldr	r3, [pc, #224]	@ (8009ba0 <HAL_RCC_GetSysClockFreq+0x354>)
 8009abe:	685b      	ldr	r3, [r3, #4]
 8009ac0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009ac4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009ac8:	4b35      	ldr	r3, [pc, #212]	@ (8009ba0 <HAL_RCC_GetSysClockFreq+0x354>)
 8009aca:	685b      	ldr	r3, [r3, #4]
 8009acc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d06b      	beq.n	8009bac <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009ad4:	4b32      	ldr	r3, [pc, #200]	@ (8009ba0 <HAL_RCC_GetSysClockFreq+0x354>)
 8009ad6:	685b      	ldr	r3, [r3, #4]
 8009ad8:	099b      	lsrs	r3, r3, #6
 8009ada:	2200      	movs	r2, #0
 8009adc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009ade:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009ae0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ae6:	663b      	str	r3, [r7, #96]	@ 0x60
 8009ae8:	2300      	movs	r3, #0
 8009aea:	667b      	str	r3, [r7, #100]	@ 0x64
 8009aec:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8009af0:	4622      	mov	r2, r4
 8009af2:	462b      	mov	r3, r5
 8009af4:	f04f 0000 	mov.w	r0, #0
 8009af8:	f04f 0100 	mov.w	r1, #0
 8009afc:	0159      	lsls	r1, r3, #5
 8009afe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009b02:	0150      	lsls	r0, r2, #5
 8009b04:	4602      	mov	r2, r0
 8009b06:	460b      	mov	r3, r1
 8009b08:	4621      	mov	r1, r4
 8009b0a:	1a51      	subs	r1, r2, r1
 8009b0c:	61b9      	str	r1, [r7, #24]
 8009b0e:	4629      	mov	r1, r5
 8009b10:	eb63 0301 	sbc.w	r3, r3, r1
 8009b14:	61fb      	str	r3, [r7, #28]
 8009b16:	f04f 0200 	mov.w	r2, #0
 8009b1a:	f04f 0300 	mov.w	r3, #0
 8009b1e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8009b22:	4659      	mov	r1, fp
 8009b24:	018b      	lsls	r3, r1, #6
 8009b26:	4651      	mov	r1, sl
 8009b28:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009b2c:	4651      	mov	r1, sl
 8009b2e:	018a      	lsls	r2, r1, #6
 8009b30:	4651      	mov	r1, sl
 8009b32:	ebb2 0801 	subs.w	r8, r2, r1
 8009b36:	4659      	mov	r1, fp
 8009b38:	eb63 0901 	sbc.w	r9, r3, r1
 8009b3c:	f04f 0200 	mov.w	r2, #0
 8009b40:	f04f 0300 	mov.w	r3, #0
 8009b44:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009b48:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009b4c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009b50:	4690      	mov	r8, r2
 8009b52:	4699      	mov	r9, r3
 8009b54:	4623      	mov	r3, r4
 8009b56:	eb18 0303 	adds.w	r3, r8, r3
 8009b5a:	613b      	str	r3, [r7, #16]
 8009b5c:	462b      	mov	r3, r5
 8009b5e:	eb49 0303 	adc.w	r3, r9, r3
 8009b62:	617b      	str	r3, [r7, #20]
 8009b64:	f04f 0200 	mov.w	r2, #0
 8009b68:	f04f 0300 	mov.w	r3, #0
 8009b6c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8009b70:	4629      	mov	r1, r5
 8009b72:	024b      	lsls	r3, r1, #9
 8009b74:	4621      	mov	r1, r4
 8009b76:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8009b7a:	4621      	mov	r1, r4
 8009b7c:	024a      	lsls	r2, r1, #9
 8009b7e:	4610      	mov	r0, r2
 8009b80:	4619      	mov	r1, r3
 8009b82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009b86:	2200      	movs	r2, #0
 8009b88:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009b8a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8009b8c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009b90:	f7f7 f8ea 	bl	8000d68 <__aeabi_uldivmod>
 8009b94:	4602      	mov	r2, r0
 8009b96:	460b      	mov	r3, r1
 8009b98:	4613      	mov	r3, r2
 8009b9a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009b9e:	e065      	b.n	8009c6c <HAL_RCC_GetSysClockFreq+0x420>
 8009ba0:	40023800 	.word	0x40023800
 8009ba4:	00f42400 	.word	0x00f42400
 8009ba8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009bac:	4b3d      	ldr	r3, [pc, #244]	@ (8009ca4 <HAL_RCC_GetSysClockFreq+0x458>)
 8009bae:	685b      	ldr	r3, [r3, #4]
 8009bb0:	099b      	lsrs	r3, r3, #6
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	4611      	mov	r1, r2
 8009bb8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8009bbc:	653b      	str	r3, [r7, #80]	@ 0x50
 8009bbe:	2300      	movs	r3, #0
 8009bc0:	657b      	str	r3, [r7, #84]	@ 0x54
 8009bc2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8009bc6:	4642      	mov	r2, r8
 8009bc8:	464b      	mov	r3, r9
 8009bca:	f04f 0000 	mov.w	r0, #0
 8009bce:	f04f 0100 	mov.w	r1, #0
 8009bd2:	0159      	lsls	r1, r3, #5
 8009bd4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009bd8:	0150      	lsls	r0, r2, #5
 8009bda:	4602      	mov	r2, r0
 8009bdc:	460b      	mov	r3, r1
 8009bde:	4641      	mov	r1, r8
 8009be0:	1a51      	subs	r1, r2, r1
 8009be2:	60b9      	str	r1, [r7, #8]
 8009be4:	4649      	mov	r1, r9
 8009be6:	eb63 0301 	sbc.w	r3, r3, r1
 8009bea:	60fb      	str	r3, [r7, #12]
 8009bec:	f04f 0200 	mov.w	r2, #0
 8009bf0:	f04f 0300 	mov.w	r3, #0
 8009bf4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8009bf8:	4659      	mov	r1, fp
 8009bfa:	018b      	lsls	r3, r1, #6
 8009bfc:	4651      	mov	r1, sl
 8009bfe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009c02:	4651      	mov	r1, sl
 8009c04:	018a      	lsls	r2, r1, #6
 8009c06:	4651      	mov	r1, sl
 8009c08:	1a54      	subs	r4, r2, r1
 8009c0a:	4659      	mov	r1, fp
 8009c0c:	eb63 0501 	sbc.w	r5, r3, r1
 8009c10:	f04f 0200 	mov.w	r2, #0
 8009c14:	f04f 0300 	mov.w	r3, #0
 8009c18:	00eb      	lsls	r3, r5, #3
 8009c1a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009c1e:	00e2      	lsls	r2, r4, #3
 8009c20:	4614      	mov	r4, r2
 8009c22:	461d      	mov	r5, r3
 8009c24:	4643      	mov	r3, r8
 8009c26:	18e3      	adds	r3, r4, r3
 8009c28:	603b      	str	r3, [r7, #0]
 8009c2a:	464b      	mov	r3, r9
 8009c2c:	eb45 0303 	adc.w	r3, r5, r3
 8009c30:	607b      	str	r3, [r7, #4]
 8009c32:	f04f 0200 	mov.w	r2, #0
 8009c36:	f04f 0300 	mov.w	r3, #0
 8009c3a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009c3e:	4629      	mov	r1, r5
 8009c40:	028b      	lsls	r3, r1, #10
 8009c42:	4621      	mov	r1, r4
 8009c44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009c48:	4621      	mov	r1, r4
 8009c4a:	028a      	lsls	r2, r1, #10
 8009c4c:	4610      	mov	r0, r2
 8009c4e:	4619      	mov	r1, r3
 8009c50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c54:	2200      	movs	r2, #0
 8009c56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c58:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009c5a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009c5e:	f7f7 f883 	bl	8000d68 <__aeabi_uldivmod>
 8009c62:	4602      	mov	r2, r0
 8009c64:	460b      	mov	r3, r1
 8009c66:	4613      	mov	r3, r2
 8009c68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8009c6c:	4b0d      	ldr	r3, [pc, #52]	@ (8009ca4 <HAL_RCC_GetSysClockFreq+0x458>)
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	0f1b      	lsrs	r3, r3, #28
 8009c72:	f003 0307 	and.w	r3, r3, #7
 8009c76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8009c7a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009c7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009c8a:	e003      	b.n	8009c94 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009c8c:	4b06      	ldr	r3, [pc, #24]	@ (8009ca8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8009c8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009c92:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009c94:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8009c98:	4618      	mov	r0, r3
 8009c9a:	37b8      	adds	r7, #184	@ 0xb8
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009ca2:	bf00      	nop
 8009ca4:	40023800 	.word	0x40023800
 8009ca8:	00f42400 	.word	0x00f42400

08009cac <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b086      	sub	sp, #24
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d101      	bne.n	8009cbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009cba:	2301      	movs	r3, #1
 8009cbc:	e28d      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f003 0301 	and.w	r3, r3, #1
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	f000 8083 	beq.w	8009dd2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009ccc:	4b94      	ldr	r3, [pc, #592]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009cce:	689b      	ldr	r3, [r3, #8]
 8009cd0:	f003 030c 	and.w	r3, r3, #12
 8009cd4:	2b04      	cmp	r3, #4
 8009cd6:	d019      	beq.n	8009d0c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8009cd8:	4b91      	ldr	r3, [pc, #580]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009cda:	689b      	ldr	r3, [r3, #8]
 8009cdc:	f003 030c 	and.w	r3, r3, #12
        || \
 8009ce0:	2b08      	cmp	r3, #8
 8009ce2:	d106      	bne.n	8009cf2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8009ce4:	4b8e      	ldr	r3, [pc, #568]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009ce6:	685b      	ldr	r3, [r3, #4]
 8009ce8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009cec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009cf0:	d00c      	beq.n	8009d0c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009cf2:	4b8b      	ldr	r3, [pc, #556]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009cf4:	689b      	ldr	r3, [r3, #8]
 8009cf6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8009cfa:	2b0c      	cmp	r3, #12
 8009cfc:	d112      	bne.n	8009d24 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009cfe:	4b88      	ldr	r3, [pc, #544]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009d00:	685b      	ldr	r3, [r3, #4]
 8009d02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009d06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009d0a:	d10b      	bne.n	8009d24 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d0c:	4b84      	ldr	r3, [pc, #528]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d05b      	beq.n	8009dd0 <HAL_RCC_OscConfig+0x124>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	685b      	ldr	r3, [r3, #4]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d157      	bne.n	8009dd0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8009d20:	2301      	movs	r3, #1
 8009d22:	e25a      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	685b      	ldr	r3, [r3, #4]
 8009d28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d2c:	d106      	bne.n	8009d3c <HAL_RCC_OscConfig+0x90>
 8009d2e:	4b7c      	ldr	r3, [pc, #496]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	4a7b      	ldr	r2, [pc, #492]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009d34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009d38:	6013      	str	r3, [r2, #0]
 8009d3a:	e01d      	b.n	8009d78 <HAL_RCC_OscConfig+0xcc>
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	685b      	ldr	r3, [r3, #4]
 8009d40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009d44:	d10c      	bne.n	8009d60 <HAL_RCC_OscConfig+0xb4>
 8009d46:	4b76      	ldr	r3, [pc, #472]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	4a75      	ldr	r2, [pc, #468]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009d4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009d50:	6013      	str	r3, [r2, #0]
 8009d52:	4b73      	ldr	r3, [pc, #460]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	4a72      	ldr	r2, [pc, #456]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009d58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009d5c:	6013      	str	r3, [r2, #0]
 8009d5e:	e00b      	b.n	8009d78 <HAL_RCC_OscConfig+0xcc>
 8009d60:	4b6f      	ldr	r3, [pc, #444]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	4a6e      	ldr	r2, [pc, #440]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009d66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009d6a:	6013      	str	r3, [r2, #0]
 8009d6c:	4b6c      	ldr	r3, [pc, #432]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	4a6b      	ldr	r2, [pc, #428]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009d72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009d76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	685b      	ldr	r3, [r3, #4]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d013      	beq.n	8009da8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d80:	f7fd ffc6 	bl	8007d10 <HAL_GetTick>
 8009d84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009d86:	e008      	b.n	8009d9a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009d88:	f7fd ffc2 	bl	8007d10 <HAL_GetTick>
 8009d8c:	4602      	mov	r2, r0
 8009d8e:	693b      	ldr	r3, [r7, #16]
 8009d90:	1ad3      	subs	r3, r2, r3
 8009d92:	2b64      	cmp	r3, #100	@ 0x64
 8009d94:	d901      	bls.n	8009d9a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8009d96:	2303      	movs	r3, #3
 8009d98:	e21f      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009d9a:	4b61      	ldr	r3, [pc, #388]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d0f0      	beq.n	8009d88 <HAL_RCC_OscConfig+0xdc>
 8009da6:	e014      	b.n	8009dd2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009da8:	f7fd ffb2 	bl	8007d10 <HAL_GetTick>
 8009dac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009dae:	e008      	b.n	8009dc2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009db0:	f7fd ffae 	bl	8007d10 <HAL_GetTick>
 8009db4:	4602      	mov	r2, r0
 8009db6:	693b      	ldr	r3, [r7, #16]
 8009db8:	1ad3      	subs	r3, r2, r3
 8009dba:	2b64      	cmp	r3, #100	@ 0x64
 8009dbc:	d901      	bls.n	8009dc2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8009dbe:	2303      	movs	r3, #3
 8009dc0:	e20b      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009dc2:	4b57      	ldr	r3, [pc, #348]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d1f0      	bne.n	8009db0 <HAL_RCC_OscConfig+0x104>
 8009dce:	e000      	b.n	8009dd2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009dd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f003 0302 	and.w	r3, r3, #2
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d06f      	beq.n	8009ebe <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009dde:	4b50      	ldr	r3, [pc, #320]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009de0:	689b      	ldr	r3, [r3, #8]
 8009de2:	f003 030c 	and.w	r3, r3, #12
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d017      	beq.n	8009e1a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8009dea:	4b4d      	ldr	r3, [pc, #308]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009dec:	689b      	ldr	r3, [r3, #8]
 8009dee:	f003 030c 	and.w	r3, r3, #12
        || \
 8009df2:	2b08      	cmp	r3, #8
 8009df4:	d105      	bne.n	8009e02 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8009df6:	4b4a      	ldr	r3, [pc, #296]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009df8:	685b      	ldr	r3, [r3, #4]
 8009dfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d00b      	beq.n	8009e1a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009e02:	4b47      	ldr	r3, [pc, #284]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009e04:	689b      	ldr	r3, [r3, #8]
 8009e06:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8009e0a:	2b0c      	cmp	r3, #12
 8009e0c:	d11c      	bne.n	8009e48 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009e0e:	4b44      	ldr	r3, [pc, #272]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009e10:	685b      	ldr	r3, [r3, #4]
 8009e12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d116      	bne.n	8009e48 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009e1a:	4b41      	ldr	r3, [pc, #260]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	f003 0302 	and.w	r3, r3, #2
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d005      	beq.n	8009e32 <HAL_RCC_OscConfig+0x186>
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	68db      	ldr	r3, [r3, #12]
 8009e2a:	2b01      	cmp	r3, #1
 8009e2c:	d001      	beq.n	8009e32 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8009e2e:	2301      	movs	r3, #1
 8009e30:	e1d3      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e32:	4b3b      	ldr	r3, [pc, #236]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	691b      	ldr	r3, [r3, #16]
 8009e3e:	00db      	lsls	r3, r3, #3
 8009e40:	4937      	ldr	r1, [pc, #220]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009e42:	4313      	orrs	r3, r2
 8009e44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009e46:	e03a      	b.n	8009ebe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	68db      	ldr	r3, [r3, #12]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d020      	beq.n	8009e92 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009e50:	4b34      	ldr	r3, [pc, #208]	@ (8009f24 <HAL_RCC_OscConfig+0x278>)
 8009e52:	2201      	movs	r2, #1
 8009e54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e56:	f7fd ff5b 	bl	8007d10 <HAL_GetTick>
 8009e5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009e5c:	e008      	b.n	8009e70 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009e5e:	f7fd ff57 	bl	8007d10 <HAL_GetTick>
 8009e62:	4602      	mov	r2, r0
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	1ad3      	subs	r3, r2, r3
 8009e68:	2b02      	cmp	r3, #2
 8009e6a:	d901      	bls.n	8009e70 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8009e6c:	2303      	movs	r3, #3
 8009e6e:	e1b4      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009e70:	4b2b      	ldr	r3, [pc, #172]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	f003 0302 	and.w	r3, r3, #2
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d0f0      	beq.n	8009e5e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e7c:	4b28      	ldr	r3, [pc, #160]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	691b      	ldr	r3, [r3, #16]
 8009e88:	00db      	lsls	r3, r3, #3
 8009e8a:	4925      	ldr	r1, [pc, #148]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009e8c:	4313      	orrs	r3, r2
 8009e8e:	600b      	str	r3, [r1, #0]
 8009e90:	e015      	b.n	8009ebe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009e92:	4b24      	ldr	r3, [pc, #144]	@ (8009f24 <HAL_RCC_OscConfig+0x278>)
 8009e94:	2200      	movs	r2, #0
 8009e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e98:	f7fd ff3a 	bl	8007d10 <HAL_GetTick>
 8009e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009e9e:	e008      	b.n	8009eb2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009ea0:	f7fd ff36 	bl	8007d10 <HAL_GetTick>
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	693b      	ldr	r3, [r7, #16]
 8009ea8:	1ad3      	subs	r3, r2, r3
 8009eaa:	2b02      	cmp	r3, #2
 8009eac:	d901      	bls.n	8009eb2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8009eae:	2303      	movs	r3, #3
 8009eb0:	e193      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009eb2:	4b1b      	ldr	r3, [pc, #108]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f003 0302 	and.w	r3, r3, #2
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d1f0      	bne.n	8009ea0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f003 0308 	and.w	r3, r3, #8
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d036      	beq.n	8009f38 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	695b      	ldr	r3, [r3, #20]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d016      	beq.n	8009f00 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009ed2:	4b15      	ldr	r3, [pc, #84]	@ (8009f28 <HAL_RCC_OscConfig+0x27c>)
 8009ed4:	2201      	movs	r2, #1
 8009ed6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ed8:	f7fd ff1a 	bl	8007d10 <HAL_GetTick>
 8009edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009ede:	e008      	b.n	8009ef2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009ee0:	f7fd ff16 	bl	8007d10 <HAL_GetTick>
 8009ee4:	4602      	mov	r2, r0
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	1ad3      	subs	r3, r2, r3
 8009eea:	2b02      	cmp	r3, #2
 8009eec:	d901      	bls.n	8009ef2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8009eee:	2303      	movs	r3, #3
 8009ef0:	e173      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009ef2:	4b0b      	ldr	r3, [pc, #44]	@ (8009f20 <HAL_RCC_OscConfig+0x274>)
 8009ef4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ef6:	f003 0302 	and.w	r3, r3, #2
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d0f0      	beq.n	8009ee0 <HAL_RCC_OscConfig+0x234>
 8009efe:	e01b      	b.n	8009f38 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009f00:	4b09      	ldr	r3, [pc, #36]	@ (8009f28 <HAL_RCC_OscConfig+0x27c>)
 8009f02:	2200      	movs	r2, #0
 8009f04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f06:	f7fd ff03 	bl	8007d10 <HAL_GetTick>
 8009f0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009f0c:	e00e      	b.n	8009f2c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009f0e:	f7fd feff 	bl	8007d10 <HAL_GetTick>
 8009f12:	4602      	mov	r2, r0
 8009f14:	693b      	ldr	r3, [r7, #16]
 8009f16:	1ad3      	subs	r3, r2, r3
 8009f18:	2b02      	cmp	r3, #2
 8009f1a:	d907      	bls.n	8009f2c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8009f1c:	2303      	movs	r3, #3
 8009f1e:	e15c      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
 8009f20:	40023800 	.word	0x40023800
 8009f24:	42470000 	.word	0x42470000
 8009f28:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009f2c:	4b8a      	ldr	r3, [pc, #552]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 8009f2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009f30:	f003 0302 	and.w	r3, r3, #2
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d1ea      	bne.n	8009f0e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	f003 0304 	and.w	r3, r3, #4
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	f000 8097 	beq.w	800a074 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009f46:	2300      	movs	r3, #0
 8009f48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009f4a:	4b83      	ldr	r3, [pc, #524]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 8009f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d10f      	bne.n	8009f76 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f56:	2300      	movs	r3, #0
 8009f58:	60bb      	str	r3, [r7, #8]
 8009f5a:	4b7f      	ldr	r3, [pc, #508]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 8009f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f5e:	4a7e      	ldr	r2, [pc, #504]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 8009f60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009f64:	6413      	str	r3, [r2, #64]	@ 0x40
 8009f66:	4b7c      	ldr	r3, [pc, #496]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 8009f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009f6e:	60bb      	str	r3, [r7, #8]
 8009f70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009f72:	2301      	movs	r3, #1
 8009f74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009f76:	4b79      	ldr	r3, [pc, #484]	@ (800a15c <HAL_RCC_OscConfig+0x4b0>)
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d118      	bne.n	8009fb4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009f82:	4b76      	ldr	r3, [pc, #472]	@ (800a15c <HAL_RCC_OscConfig+0x4b0>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	4a75      	ldr	r2, [pc, #468]	@ (800a15c <HAL_RCC_OscConfig+0x4b0>)
 8009f88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009f8e:	f7fd febf 	bl	8007d10 <HAL_GetTick>
 8009f92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009f94:	e008      	b.n	8009fa8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009f96:	f7fd febb 	bl	8007d10 <HAL_GetTick>
 8009f9a:	4602      	mov	r2, r0
 8009f9c:	693b      	ldr	r3, [r7, #16]
 8009f9e:	1ad3      	subs	r3, r2, r3
 8009fa0:	2b02      	cmp	r3, #2
 8009fa2:	d901      	bls.n	8009fa8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8009fa4:	2303      	movs	r3, #3
 8009fa6:	e118      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009fa8:	4b6c      	ldr	r3, [pc, #432]	@ (800a15c <HAL_RCC_OscConfig+0x4b0>)
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d0f0      	beq.n	8009f96 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	689b      	ldr	r3, [r3, #8]
 8009fb8:	2b01      	cmp	r3, #1
 8009fba:	d106      	bne.n	8009fca <HAL_RCC_OscConfig+0x31e>
 8009fbc:	4b66      	ldr	r3, [pc, #408]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 8009fbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009fc0:	4a65      	ldr	r2, [pc, #404]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 8009fc2:	f043 0301 	orr.w	r3, r3, #1
 8009fc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8009fc8:	e01c      	b.n	800a004 <HAL_RCC_OscConfig+0x358>
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	689b      	ldr	r3, [r3, #8]
 8009fce:	2b05      	cmp	r3, #5
 8009fd0:	d10c      	bne.n	8009fec <HAL_RCC_OscConfig+0x340>
 8009fd2:	4b61      	ldr	r3, [pc, #388]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 8009fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009fd6:	4a60      	ldr	r2, [pc, #384]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 8009fd8:	f043 0304 	orr.w	r3, r3, #4
 8009fdc:	6713      	str	r3, [r2, #112]	@ 0x70
 8009fde:	4b5e      	ldr	r3, [pc, #376]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 8009fe0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009fe2:	4a5d      	ldr	r2, [pc, #372]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 8009fe4:	f043 0301 	orr.w	r3, r3, #1
 8009fe8:	6713      	str	r3, [r2, #112]	@ 0x70
 8009fea:	e00b      	b.n	800a004 <HAL_RCC_OscConfig+0x358>
 8009fec:	4b5a      	ldr	r3, [pc, #360]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 8009fee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ff0:	4a59      	ldr	r2, [pc, #356]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 8009ff2:	f023 0301 	bic.w	r3, r3, #1
 8009ff6:	6713      	str	r3, [r2, #112]	@ 0x70
 8009ff8:	4b57      	ldr	r3, [pc, #348]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 8009ffa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009ffc:	4a56      	ldr	r2, [pc, #344]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 8009ffe:	f023 0304 	bic.w	r3, r3, #4
 800a002:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	689b      	ldr	r3, [r3, #8]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d015      	beq.n	800a038 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a00c:	f7fd fe80 	bl	8007d10 <HAL_GetTick>
 800a010:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a012:	e00a      	b.n	800a02a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a014:	f7fd fe7c 	bl	8007d10 <HAL_GetTick>
 800a018:	4602      	mov	r2, r0
 800a01a:	693b      	ldr	r3, [r7, #16]
 800a01c:	1ad3      	subs	r3, r2, r3
 800a01e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a022:	4293      	cmp	r3, r2
 800a024:	d901      	bls.n	800a02a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800a026:	2303      	movs	r3, #3
 800a028:	e0d7      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a02a:	4b4b      	ldr	r3, [pc, #300]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 800a02c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a02e:	f003 0302 	and.w	r3, r3, #2
 800a032:	2b00      	cmp	r3, #0
 800a034:	d0ee      	beq.n	800a014 <HAL_RCC_OscConfig+0x368>
 800a036:	e014      	b.n	800a062 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a038:	f7fd fe6a 	bl	8007d10 <HAL_GetTick>
 800a03c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a03e:	e00a      	b.n	800a056 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a040:	f7fd fe66 	bl	8007d10 <HAL_GetTick>
 800a044:	4602      	mov	r2, r0
 800a046:	693b      	ldr	r3, [r7, #16]
 800a048:	1ad3      	subs	r3, r2, r3
 800a04a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a04e:	4293      	cmp	r3, r2
 800a050:	d901      	bls.n	800a056 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800a052:	2303      	movs	r3, #3
 800a054:	e0c1      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a056:	4b40      	ldr	r3, [pc, #256]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 800a058:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a05a:	f003 0302 	and.w	r3, r3, #2
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d1ee      	bne.n	800a040 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a062:	7dfb      	ldrb	r3, [r7, #23]
 800a064:	2b01      	cmp	r3, #1
 800a066:	d105      	bne.n	800a074 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a068:	4b3b      	ldr	r3, [pc, #236]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 800a06a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a06c:	4a3a      	ldr	r2, [pc, #232]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 800a06e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a072:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	699b      	ldr	r3, [r3, #24]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	f000 80ad 	beq.w	800a1d8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a07e:	4b36      	ldr	r3, [pc, #216]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 800a080:	689b      	ldr	r3, [r3, #8]
 800a082:	f003 030c 	and.w	r3, r3, #12
 800a086:	2b08      	cmp	r3, #8
 800a088:	d060      	beq.n	800a14c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	699b      	ldr	r3, [r3, #24]
 800a08e:	2b02      	cmp	r3, #2
 800a090:	d145      	bne.n	800a11e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a092:	4b33      	ldr	r3, [pc, #204]	@ (800a160 <HAL_RCC_OscConfig+0x4b4>)
 800a094:	2200      	movs	r2, #0
 800a096:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a098:	f7fd fe3a 	bl	8007d10 <HAL_GetTick>
 800a09c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a09e:	e008      	b.n	800a0b2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a0a0:	f7fd fe36 	bl	8007d10 <HAL_GetTick>
 800a0a4:	4602      	mov	r2, r0
 800a0a6:	693b      	ldr	r3, [r7, #16]
 800a0a8:	1ad3      	subs	r3, r2, r3
 800a0aa:	2b02      	cmp	r3, #2
 800a0ac:	d901      	bls.n	800a0b2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800a0ae:	2303      	movs	r3, #3
 800a0b0:	e093      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a0b2:	4b29      	ldr	r3, [pc, #164]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d1f0      	bne.n	800a0a0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	69da      	ldr	r2, [r3, #28]
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6a1b      	ldr	r3, [r3, #32]
 800a0c6:	431a      	orrs	r2, r3
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0cc:	019b      	lsls	r3, r3, #6
 800a0ce:	431a      	orrs	r2, r3
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0d4:	085b      	lsrs	r3, r3, #1
 800a0d6:	3b01      	subs	r3, #1
 800a0d8:	041b      	lsls	r3, r3, #16
 800a0da:	431a      	orrs	r2, r3
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0e0:	061b      	lsls	r3, r3, #24
 800a0e2:	431a      	orrs	r2, r3
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0e8:	071b      	lsls	r3, r3, #28
 800a0ea:	491b      	ldr	r1, [pc, #108]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 800a0ec:	4313      	orrs	r3, r2
 800a0ee:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a0f0:	4b1b      	ldr	r3, [pc, #108]	@ (800a160 <HAL_RCC_OscConfig+0x4b4>)
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a0f6:	f7fd fe0b 	bl	8007d10 <HAL_GetTick>
 800a0fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a0fc:	e008      	b.n	800a110 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a0fe:	f7fd fe07 	bl	8007d10 <HAL_GetTick>
 800a102:	4602      	mov	r2, r0
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	1ad3      	subs	r3, r2, r3
 800a108:	2b02      	cmp	r3, #2
 800a10a:	d901      	bls.n	800a110 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800a10c:	2303      	movs	r3, #3
 800a10e:	e064      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a110:	4b11      	ldr	r3, [pc, #68]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d0f0      	beq.n	800a0fe <HAL_RCC_OscConfig+0x452>
 800a11c:	e05c      	b.n	800a1d8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a11e:	4b10      	ldr	r3, [pc, #64]	@ (800a160 <HAL_RCC_OscConfig+0x4b4>)
 800a120:	2200      	movs	r2, #0
 800a122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a124:	f7fd fdf4 	bl	8007d10 <HAL_GetTick>
 800a128:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a12a:	e008      	b.n	800a13e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a12c:	f7fd fdf0 	bl	8007d10 <HAL_GetTick>
 800a130:	4602      	mov	r2, r0
 800a132:	693b      	ldr	r3, [r7, #16]
 800a134:	1ad3      	subs	r3, r2, r3
 800a136:	2b02      	cmp	r3, #2
 800a138:	d901      	bls.n	800a13e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800a13a:	2303      	movs	r3, #3
 800a13c:	e04d      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a13e:	4b06      	ldr	r3, [pc, #24]	@ (800a158 <HAL_RCC_OscConfig+0x4ac>)
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a146:	2b00      	cmp	r3, #0
 800a148:	d1f0      	bne.n	800a12c <HAL_RCC_OscConfig+0x480>
 800a14a:	e045      	b.n	800a1d8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	699b      	ldr	r3, [r3, #24]
 800a150:	2b01      	cmp	r3, #1
 800a152:	d107      	bne.n	800a164 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800a154:	2301      	movs	r3, #1
 800a156:	e040      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
 800a158:	40023800 	.word	0x40023800
 800a15c:	40007000 	.word	0x40007000
 800a160:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a164:	4b1f      	ldr	r3, [pc, #124]	@ (800a1e4 <HAL_RCC_OscConfig+0x538>)
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	699b      	ldr	r3, [r3, #24]
 800a16e:	2b01      	cmp	r3, #1
 800a170:	d030      	beq.n	800a1d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a17c:	429a      	cmp	r2, r3
 800a17e:	d129      	bne.n	800a1d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d122      	bne.n	800a1d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a18e:	68fa      	ldr	r2, [r7, #12]
 800a190:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800a194:	4013      	ands	r3, r2
 800a196:	687a      	ldr	r2, [r7, #4]
 800a198:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a19a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d119      	bne.n	800a1d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1aa:	085b      	lsrs	r3, r3, #1
 800a1ac:	3b01      	subs	r3, #1
 800a1ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a1b0:	429a      	cmp	r2, r3
 800a1b2:	d10f      	bne.n	800a1d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a1c0:	429a      	cmp	r2, r3
 800a1c2:	d107      	bne.n	800a1d4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1ce:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a1d0:	429a      	cmp	r2, r3
 800a1d2:	d001      	beq.n	800a1d8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	e000      	b.n	800a1da <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800a1d8:	2300      	movs	r3, #0
}
 800a1da:	4618      	mov	r0, r3
 800a1dc:	3718      	adds	r7, #24
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}
 800a1e2:	bf00      	nop
 800a1e4:	40023800 	.word	0x40023800

0800a1e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b082      	sub	sp, #8
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d101      	bne.n	800a1fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	e041      	b.n	800a27e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a200:	b2db      	uxtb	r3, r3
 800a202:	2b00      	cmp	r3, #0
 800a204:	d106      	bne.n	800a214 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2200      	movs	r2, #0
 800a20a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	f000 f839 	bl	800a286 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2202      	movs	r2, #2
 800a218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681a      	ldr	r2, [r3, #0]
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	3304      	adds	r3, #4
 800a224:	4619      	mov	r1, r3
 800a226:	4610      	mov	r0, r2
 800a228:	f000 f9c0 	bl	800a5ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2201      	movs	r2, #1
 800a230:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2201      	movs	r2, #1
 800a238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2201      	movs	r2, #1
 800a240:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2201      	movs	r2, #1
 800a248:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	2201      	movs	r2, #1
 800a250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2201      	movs	r2, #1
 800a258:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	2201      	movs	r2, #1
 800a260:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2201      	movs	r2, #1
 800a268:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2201      	movs	r2, #1
 800a270:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2201      	movs	r2, #1
 800a278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a27c:	2300      	movs	r3, #0
}
 800a27e:	4618      	mov	r0, r3
 800a280:	3708      	adds	r7, #8
 800a282:	46bd      	mov	sp, r7
 800a284:	bd80      	pop	{r7, pc}

0800a286 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a286:	b480      	push	{r7}
 800a288:	b083      	sub	sp, #12
 800a28a:	af00      	add	r7, sp, #0
 800a28c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a28e:	bf00      	nop
 800a290:	370c      	adds	r7, #12
 800a292:	46bd      	mov	sp, r7
 800a294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a298:	4770      	bx	lr
	...

0800a29c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a29c:	b480      	push	{r7}
 800a29e:	b085      	sub	sp, #20
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a2aa:	b2db      	uxtb	r3, r3
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d001      	beq.n	800a2b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a2b0:	2301      	movs	r3, #1
 800a2b2:	e04e      	b.n	800a352 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2202      	movs	r2, #2
 800a2b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	68da      	ldr	r2, [r3, #12]
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f042 0201 	orr.w	r2, r2, #1
 800a2ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	4a23      	ldr	r2, [pc, #140]	@ (800a360 <HAL_TIM_Base_Start_IT+0xc4>)
 800a2d2:	4293      	cmp	r3, r2
 800a2d4:	d022      	beq.n	800a31c <HAL_TIM_Base_Start_IT+0x80>
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2de:	d01d      	beq.n	800a31c <HAL_TIM_Base_Start_IT+0x80>
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	4a1f      	ldr	r2, [pc, #124]	@ (800a364 <HAL_TIM_Base_Start_IT+0xc8>)
 800a2e6:	4293      	cmp	r3, r2
 800a2e8:	d018      	beq.n	800a31c <HAL_TIM_Base_Start_IT+0x80>
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	4a1e      	ldr	r2, [pc, #120]	@ (800a368 <HAL_TIM_Base_Start_IT+0xcc>)
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d013      	beq.n	800a31c <HAL_TIM_Base_Start_IT+0x80>
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	4a1c      	ldr	r2, [pc, #112]	@ (800a36c <HAL_TIM_Base_Start_IT+0xd0>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d00e      	beq.n	800a31c <HAL_TIM_Base_Start_IT+0x80>
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	4a1b      	ldr	r2, [pc, #108]	@ (800a370 <HAL_TIM_Base_Start_IT+0xd4>)
 800a304:	4293      	cmp	r3, r2
 800a306:	d009      	beq.n	800a31c <HAL_TIM_Base_Start_IT+0x80>
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	4a19      	ldr	r2, [pc, #100]	@ (800a374 <HAL_TIM_Base_Start_IT+0xd8>)
 800a30e:	4293      	cmp	r3, r2
 800a310:	d004      	beq.n	800a31c <HAL_TIM_Base_Start_IT+0x80>
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	4a18      	ldr	r2, [pc, #96]	@ (800a378 <HAL_TIM_Base_Start_IT+0xdc>)
 800a318:	4293      	cmp	r3, r2
 800a31a:	d111      	bne.n	800a340 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	689b      	ldr	r3, [r3, #8]
 800a322:	f003 0307 	and.w	r3, r3, #7
 800a326:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	2b06      	cmp	r3, #6
 800a32c:	d010      	beq.n	800a350 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	681a      	ldr	r2, [r3, #0]
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f042 0201 	orr.w	r2, r2, #1
 800a33c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a33e:	e007      	b.n	800a350 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	681a      	ldr	r2, [r3, #0]
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	f042 0201 	orr.w	r2, r2, #1
 800a34e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a350:	2300      	movs	r3, #0
}
 800a352:	4618      	mov	r0, r3
 800a354:	3714      	adds	r7, #20
 800a356:	46bd      	mov	sp, r7
 800a358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35c:	4770      	bx	lr
 800a35e:	bf00      	nop
 800a360:	40010000 	.word	0x40010000
 800a364:	40000400 	.word	0x40000400
 800a368:	40000800 	.word	0x40000800
 800a36c:	40000c00 	.word	0x40000c00
 800a370:	40010400 	.word	0x40010400
 800a374:	40014000 	.word	0x40014000
 800a378:	40001800 	.word	0x40001800

0800a37c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b084      	sub	sp, #16
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	68db      	ldr	r3, [r3, #12]
 800a38a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	691b      	ldr	r3, [r3, #16]
 800a392:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	f003 0302 	and.w	r3, r3, #2
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d020      	beq.n	800a3e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	f003 0302 	and.w	r3, r3, #2
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d01b      	beq.n	800a3e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f06f 0202 	mvn.w	r2, #2
 800a3b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2201      	movs	r2, #1
 800a3b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	699b      	ldr	r3, [r3, #24]
 800a3be:	f003 0303 	and.w	r3, r3, #3
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d003      	beq.n	800a3ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a3c6:	6878      	ldr	r0, [r7, #4]
 800a3c8:	f000 f8d2 	bl	800a570 <HAL_TIM_IC_CaptureCallback>
 800a3cc:	e005      	b.n	800a3da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f000 f8c4 	bl	800a55c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f000 f8d5 	bl	800a584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2200      	movs	r2, #0
 800a3de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	f003 0304 	and.w	r3, r3, #4
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d020      	beq.n	800a42c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	f003 0304 	and.w	r3, r3, #4
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d01b      	beq.n	800a42c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f06f 0204 	mvn.w	r2, #4
 800a3fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	2202      	movs	r2, #2
 800a402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	699b      	ldr	r3, [r3, #24]
 800a40a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d003      	beq.n	800a41a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f000 f8ac 	bl	800a570 <HAL_TIM_IC_CaptureCallback>
 800a418:	e005      	b.n	800a426 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f000 f89e 	bl	800a55c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a420:	6878      	ldr	r0, [r7, #4]
 800a422:	f000 f8af 	bl	800a584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2200      	movs	r2, #0
 800a42a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a42c:	68bb      	ldr	r3, [r7, #8]
 800a42e:	f003 0308 	and.w	r3, r3, #8
 800a432:	2b00      	cmp	r3, #0
 800a434:	d020      	beq.n	800a478 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	f003 0308 	and.w	r3, r3, #8
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d01b      	beq.n	800a478 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f06f 0208 	mvn.w	r2, #8
 800a448:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	2204      	movs	r2, #4
 800a44e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	69db      	ldr	r3, [r3, #28]
 800a456:	f003 0303 	and.w	r3, r3, #3
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d003      	beq.n	800a466 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f000 f886 	bl	800a570 <HAL_TIM_IC_CaptureCallback>
 800a464:	e005      	b.n	800a472 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a466:	6878      	ldr	r0, [r7, #4]
 800a468:	f000 f878 	bl	800a55c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f000 f889 	bl	800a584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	2200      	movs	r2, #0
 800a476:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a478:	68bb      	ldr	r3, [r7, #8]
 800a47a:	f003 0310 	and.w	r3, r3, #16
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d020      	beq.n	800a4c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	f003 0310 	and.w	r3, r3, #16
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d01b      	beq.n	800a4c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f06f 0210 	mvn.w	r2, #16
 800a494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2208      	movs	r2, #8
 800a49a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	69db      	ldr	r3, [r3, #28]
 800a4a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d003      	beq.n	800a4b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f000 f860 	bl	800a570 <HAL_TIM_IC_CaptureCallback>
 800a4b0:	e005      	b.n	800a4be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f000 f852 	bl	800a55c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a4b8:	6878      	ldr	r0, [r7, #4]
 800a4ba:	f000 f863 	bl	800a584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a4c4:	68bb      	ldr	r3, [r7, #8]
 800a4c6:	f003 0301 	and.w	r3, r3, #1
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d00c      	beq.n	800a4e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	f003 0301 	and.w	r3, r3, #1
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d007      	beq.n	800a4e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	f06f 0201 	mvn.w	r2, #1
 800a4e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f7fd f90a 	bl	80076fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800a4e8:	68bb      	ldr	r3, [r7, #8]
 800a4ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d00c      	beq.n	800a50c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d007      	beq.n	800a50c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800a504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f000 f900 	bl	800a70c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a50c:	68bb      	ldr	r3, [r7, #8]
 800a50e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a512:	2b00      	cmp	r3, #0
 800a514:	d00c      	beq.n	800a530 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d007      	beq.n	800a530 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a52a:	6878      	ldr	r0, [r7, #4]
 800a52c:	f000 f834 	bl	800a598 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	f003 0320 	and.w	r3, r3, #32
 800a536:	2b00      	cmp	r3, #0
 800a538:	d00c      	beq.n	800a554 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	f003 0320 	and.w	r3, r3, #32
 800a540:	2b00      	cmp	r3, #0
 800a542:	d007      	beq.n	800a554 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f06f 0220 	mvn.w	r2, #32
 800a54c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a54e:	6878      	ldr	r0, [r7, #4]
 800a550:	f000 f8d2 	bl	800a6f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a554:	bf00      	nop
 800a556:	3710      	adds	r7, #16
 800a558:	46bd      	mov	sp, r7
 800a55a:	bd80      	pop	{r7, pc}

0800a55c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a55c:	b480      	push	{r7}
 800a55e:	b083      	sub	sp, #12
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a564:	bf00      	nop
 800a566:	370c      	adds	r7, #12
 800a568:	46bd      	mov	sp, r7
 800a56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56e:	4770      	bx	lr

0800a570 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a570:	b480      	push	{r7}
 800a572:	b083      	sub	sp, #12
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a578:	bf00      	nop
 800a57a:	370c      	adds	r7, #12
 800a57c:	46bd      	mov	sp, r7
 800a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a582:	4770      	bx	lr

0800a584 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a584:	b480      	push	{r7}
 800a586:	b083      	sub	sp, #12
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a58c:	bf00      	nop
 800a58e:	370c      	adds	r7, #12
 800a590:	46bd      	mov	sp, r7
 800a592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a596:	4770      	bx	lr

0800a598 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a598:	b480      	push	{r7}
 800a59a:	b083      	sub	sp, #12
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a5a0:	bf00      	nop
 800a5a2:	370c      	adds	r7, #12
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5aa:	4770      	bx	lr

0800a5ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b085      	sub	sp, #20
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
 800a5b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	4a43      	ldr	r2, [pc, #268]	@ (800a6cc <TIM_Base_SetConfig+0x120>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d013      	beq.n	800a5ec <TIM_Base_SetConfig+0x40>
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a5ca:	d00f      	beq.n	800a5ec <TIM_Base_SetConfig+0x40>
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	4a40      	ldr	r2, [pc, #256]	@ (800a6d0 <TIM_Base_SetConfig+0x124>)
 800a5d0:	4293      	cmp	r3, r2
 800a5d2:	d00b      	beq.n	800a5ec <TIM_Base_SetConfig+0x40>
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	4a3f      	ldr	r2, [pc, #252]	@ (800a6d4 <TIM_Base_SetConfig+0x128>)
 800a5d8:	4293      	cmp	r3, r2
 800a5da:	d007      	beq.n	800a5ec <TIM_Base_SetConfig+0x40>
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	4a3e      	ldr	r2, [pc, #248]	@ (800a6d8 <TIM_Base_SetConfig+0x12c>)
 800a5e0:	4293      	cmp	r3, r2
 800a5e2:	d003      	beq.n	800a5ec <TIM_Base_SetConfig+0x40>
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	4a3d      	ldr	r2, [pc, #244]	@ (800a6dc <TIM_Base_SetConfig+0x130>)
 800a5e8:	4293      	cmp	r3, r2
 800a5ea:	d108      	bne.n	800a5fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	685b      	ldr	r3, [r3, #4]
 800a5f8:	68fa      	ldr	r2, [r7, #12]
 800a5fa:	4313      	orrs	r3, r2
 800a5fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	4a32      	ldr	r2, [pc, #200]	@ (800a6cc <TIM_Base_SetConfig+0x120>)
 800a602:	4293      	cmp	r3, r2
 800a604:	d02b      	beq.n	800a65e <TIM_Base_SetConfig+0xb2>
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a60c:	d027      	beq.n	800a65e <TIM_Base_SetConfig+0xb2>
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	4a2f      	ldr	r2, [pc, #188]	@ (800a6d0 <TIM_Base_SetConfig+0x124>)
 800a612:	4293      	cmp	r3, r2
 800a614:	d023      	beq.n	800a65e <TIM_Base_SetConfig+0xb2>
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	4a2e      	ldr	r2, [pc, #184]	@ (800a6d4 <TIM_Base_SetConfig+0x128>)
 800a61a:	4293      	cmp	r3, r2
 800a61c:	d01f      	beq.n	800a65e <TIM_Base_SetConfig+0xb2>
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	4a2d      	ldr	r2, [pc, #180]	@ (800a6d8 <TIM_Base_SetConfig+0x12c>)
 800a622:	4293      	cmp	r3, r2
 800a624:	d01b      	beq.n	800a65e <TIM_Base_SetConfig+0xb2>
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	4a2c      	ldr	r2, [pc, #176]	@ (800a6dc <TIM_Base_SetConfig+0x130>)
 800a62a:	4293      	cmp	r3, r2
 800a62c:	d017      	beq.n	800a65e <TIM_Base_SetConfig+0xb2>
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	4a2b      	ldr	r2, [pc, #172]	@ (800a6e0 <TIM_Base_SetConfig+0x134>)
 800a632:	4293      	cmp	r3, r2
 800a634:	d013      	beq.n	800a65e <TIM_Base_SetConfig+0xb2>
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	4a2a      	ldr	r2, [pc, #168]	@ (800a6e4 <TIM_Base_SetConfig+0x138>)
 800a63a:	4293      	cmp	r3, r2
 800a63c:	d00f      	beq.n	800a65e <TIM_Base_SetConfig+0xb2>
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	4a29      	ldr	r2, [pc, #164]	@ (800a6e8 <TIM_Base_SetConfig+0x13c>)
 800a642:	4293      	cmp	r3, r2
 800a644:	d00b      	beq.n	800a65e <TIM_Base_SetConfig+0xb2>
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	4a28      	ldr	r2, [pc, #160]	@ (800a6ec <TIM_Base_SetConfig+0x140>)
 800a64a:	4293      	cmp	r3, r2
 800a64c:	d007      	beq.n	800a65e <TIM_Base_SetConfig+0xb2>
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	4a27      	ldr	r2, [pc, #156]	@ (800a6f0 <TIM_Base_SetConfig+0x144>)
 800a652:	4293      	cmp	r3, r2
 800a654:	d003      	beq.n	800a65e <TIM_Base_SetConfig+0xb2>
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	4a26      	ldr	r2, [pc, #152]	@ (800a6f4 <TIM_Base_SetConfig+0x148>)
 800a65a:	4293      	cmp	r3, r2
 800a65c:	d108      	bne.n	800a670 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a664:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a666:	683b      	ldr	r3, [r7, #0]
 800a668:	68db      	ldr	r3, [r3, #12]
 800a66a:	68fa      	ldr	r2, [r7, #12]
 800a66c:	4313      	orrs	r3, r2
 800a66e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	695b      	ldr	r3, [r3, #20]
 800a67a:	4313      	orrs	r3, r2
 800a67c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	689a      	ldr	r2, [r3, #8]
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	681a      	ldr	r2, [r3, #0]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	4a0e      	ldr	r2, [pc, #56]	@ (800a6cc <TIM_Base_SetConfig+0x120>)
 800a692:	4293      	cmp	r3, r2
 800a694:	d003      	beq.n	800a69e <TIM_Base_SetConfig+0xf2>
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	4a10      	ldr	r2, [pc, #64]	@ (800a6dc <TIM_Base_SetConfig+0x130>)
 800a69a:	4293      	cmp	r3, r2
 800a69c:	d103      	bne.n	800a6a6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	691a      	ldr	r2, [r3, #16]
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	f043 0204 	orr.w	r2, r3, #4
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2201      	movs	r2, #1
 800a6b6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	68fa      	ldr	r2, [r7, #12]
 800a6bc:	601a      	str	r2, [r3, #0]
}
 800a6be:	bf00      	nop
 800a6c0:	3714      	adds	r7, #20
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c8:	4770      	bx	lr
 800a6ca:	bf00      	nop
 800a6cc:	40010000 	.word	0x40010000
 800a6d0:	40000400 	.word	0x40000400
 800a6d4:	40000800 	.word	0x40000800
 800a6d8:	40000c00 	.word	0x40000c00
 800a6dc:	40010400 	.word	0x40010400
 800a6e0:	40014000 	.word	0x40014000
 800a6e4:	40014400 	.word	0x40014400
 800a6e8:	40014800 	.word	0x40014800
 800a6ec:	40001800 	.word	0x40001800
 800a6f0:	40001c00 	.word	0x40001c00
 800a6f4:	40002000 	.word	0x40002000

0800a6f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a6f8:	b480      	push	{r7}
 800a6fa:	b083      	sub	sp, #12
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a700:	bf00      	nop
 800a702:	370c      	adds	r7, #12
 800a704:	46bd      	mov	sp, r7
 800a706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70a:	4770      	bx	lr

0800a70c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a70c:	b480      	push	{r7}
 800a70e:	b083      	sub	sp, #12
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a714:	bf00      	nop
 800a716:	370c      	adds	r7, #12
 800a718:	46bd      	mov	sp, r7
 800a71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71e:	4770      	bx	lr

0800a720 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b082      	sub	sp, #8
 800a724:	af00      	add	r7, sp, #0
 800a726:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d101      	bne.n	800a732 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a72e:	2301      	movs	r3, #1
 800a730:	e042      	b.n	800a7b8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a738:	b2db      	uxtb	r3, r3
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d106      	bne.n	800a74c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	2200      	movs	r2, #0
 800a742:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f7fd f9fe 	bl	8007b48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2224      	movs	r2, #36	@ 0x24
 800a750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	68da      	ldr	r2, [r3, #12]
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a762:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f000 fccf 	bl	800b108 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	691a      	ldr	r2, [r3, #16]
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a778:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	695a      	ldr	r2, [r3, #20]
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a788:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	68da      	ldr	r2, [r3, #12]
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a798:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	2200      	movs	r2, #0
 800a79e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2220      	movs	r2, #32
 800a7a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2220      	movs	r2, #32
 800a7ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a7b6:	2300      	movs	r3, #0
}
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	3708      	adds	r7, #8
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	bd80      	pop	{r7, pc}

0800a7c0 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a7c0:	b480      	push	{r7}
 800a7c2:	b085      	sub	sp, #20
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	60f8      	str	r0, [r7, #12]
 800a7c8:	60b9      	str	r1, [r7, #8]
 800a7ca:	4613      	mov	r3, r2
 800a7cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a7d4:	b2db      	uxtb	r3, r3
 800a7d6:	2b20      	cmp	r3, #32
 800a7d8:	d121      	bne.n	800a81e <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a7da:	68bb      	ldr	r3, [r7, #8]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d002      	beq.n	800a7e6 <HAL_UART_Transmit_IT+0x26>
 800a7e0:	88fb      	ldrh	r3, [r7, #6]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d101      	bne.n	800a7ea <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	e01a      	b.n	800a820 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	68ba      	ldr	r2, [r7, #8]
 800a7ee:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	88fa      	ldrh	r2, [r7, #6]
 800a7f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	88fa      	ldrh	r2, [r7, #6]
 800a7fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	2200      	movs	r2, #0
 800a800:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	2221      	movs	r2, #33	@ 0x21
 800a806:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	68da      	ldr	r2, [r3, #12]
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a818:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800a81a:	2300      	movs	r3, #0
 800a81c:	e000      	b.n	800a820 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800a81e:	2302      	movs	r3, #2
  }
}
 800a820:	4618      	mov	r0, r3
 800a822:	3714      	adds	r7, #20
 800a824:	46bd      	mov	sp, r7
 800a826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82a:	4770      	bx	lr

0800a82c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b0ba      	sub	sp, #232	@ 0xe8
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	68db      	ldr	r3, [r3, #12]
 800a844:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	695b      	ldr	r3, [r3, #20]
 800a84e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800a852:	2300      	movs	r3, #0
 800a854:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800a858:	2300      	movs	r3, #0
 800a85a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a85e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a862:	f003 030f 	and.w	r3, r3, #15
 800a866:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800a86a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d10f      	bne.n	800a892 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a876:	f003 0320 	and.w	r3, r3, #32
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d009      	beq.n	800a892 <HAL_UART_IRQHandler+0x66>
 800a87e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a882:	f003 0320 	and.w	r3, r3, #32
 800a886:	2b00      	cmp	r3, #0
 800a888:	d003      	beq.n	800a892 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f000 fb7e 	bl	800af8c <UART_Receive_IT>
      return;
 800a890:	e273      	b.n	800ad7a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a892:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a896:	2b00      	cmp	r3, #0
 800a898:	f000 80de 	beq.w	800aa58 <HAL_UART_IRQHandler+0x22c>
 800a89c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a8a0:	f003 0301 	and.w	r3, r3, #1
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d106      	bne.n	800a8b6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a8a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a8ac:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	f000 80d1 	beq.w	800aa58 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a8b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8ba:	f003 0301 	and.w	r3, r3, #1
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d00b      	beq.n	800a8da <HAL_UART_IRQHandler+0xae>
 800a8c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a8c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d005      	beq.n	800a8da <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8d2:	f043 0201 	orr.w	r2, r3, #1
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a8da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8de:	f003 0304 	and.w	r3, r3, #4
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d00b      	beq.n	800a8fe <HAL_UART_IRQHandler+0xd2>
 800a8e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a8ea:	f003 0301 	and.w	r3, r3, #1
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d005      	beq.n	800a8fe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8f6:	f043 0202 	orr.w	r2, r3, #2
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a8fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a902:	f003 0302 	and.w	r3, r3, #2
 800a906:	2b00      	cmp	r3, #0
 800a908:	d00b      	beq.n	800a922 <HAL_UART_IRQHandler+0xf6>
 800a90a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a90e:	f003 0301 	and.w	r3, r3, #1
 800a912:	2b00      	cmp	r3, #0
 800a914:	d005      	beq.n	800a922 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a91a:	f043 0204 	orr.w	r2, r3, #4
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a926:	f003 0308 	and.w	r3, r3, #8
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d011      	beq.n	800a952 <HAL_UART_IRQHandler+0x126>
 800a92e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a932:	f003 0320 	and.w	r3, r3, #32
 800a936:	2b00      	cmp	r3, #0
 800a938:	d105      	bne.n	800a946 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a93a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a93e:	f003 0301 	and.w	r3, r3, #1
 800a942:	2b00      	cmp	r3, #0
 800a944:	d005      	beq.n	800a952 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a94a:	f043 0208 	orr.w	r2, r3, #8
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a956:	2b00      	cmp	r3, #0
 800a958:	f000 820a 	beq.w	800ad70 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a95c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a960:	f003 0320 	and.w	r3, r3, #32
 800a964:	2b00      	cmp	r3, #0
 800a966:	d008      	beq.n	800a97a <HAL_UART_IRQHandler+0x14e>
 800a968:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a96c:	f003 0320 	and.w	r3, r3, #32
 800a970:	2b00      	cmp	r3, #0
 800a972:	d002      	beq.n	800a97a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a974:	6878      	ldr	r0, [r7, #4]
 800a976:	f000 fb09 	bl	800af8c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	695b      	ldr	r3, [r3, #20]
 800a980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a984:	2b40      	cmp	r3, #64	@ 0x40
 800a986:	bf0c      	ite	eq
 800a988:	2301      	moveq	r3, #1
 800a98a:	2300      	movne	r3, #0
 800a98c:	b2db      	uxtb	r3, r3
 800a98e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a996:	f003 0308 	and.w	r3, r3, #8
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d103      	bne.n	800a9a6 <HAL_UART_IRQHandler+0x17a>
 800a99e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d04f      	beq.n	800aa46 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a9a6:	6878      	ldr	r0, [r7, #4]
 800a9a8:	f000 fa14 	bl	800add4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	695b      	ldr	r3, [r3, #20]
 800a9b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9b6:	2b40      	cmp	r3, #64	@ 0x40
 800a9b8:	d141      	bne.n	800aa3e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	3314      	adds	r3, #20
 800a9c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a9c8:	e853 3f00 	ldrex	r3, [r3]
 800a9cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a9d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a9d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a9d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	3314      	adds	r3, #20
 800a9e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a9e6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a9ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a9f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a9f6:	e841 2300 	strex	r3, r2, [r1]
 800a9fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a9fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d1d9      	bne.n	800a9ba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d013      	beq.n	800aa36 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa12:	4a8a      	ldr	r2, [pc, #552]	@ (800ac3c <HAL_UART_IRQHandler+0x410>)
 800aa14:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa1a:	4618      	mov	r0, r3
 800aa1c:	f7fe f91c 	bl	8008c58 <HAL_DMA_Abort_IT>
 800aa20:	4603      	mov	r3, r0
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d016      	beq.n	800aa54 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aa2c:	687a      	ldr	r2, [r7, #4]
 800aa2e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800aa30:	4610      	mov	r0, r2
 800aa32:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa34:	e00e      	b.n	800aa54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f000 f9b6 	bl	800ada8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa3c:	e00a      	b.n	800aa54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 f9b2 	bl	800ada8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa44:	e006      	b.n	800aa54 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800aa46:	6878      	ldr	r0, [r7, #4]
 800aa48:	f000 f9ae 	bl	800ada8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	2200      	movs	r2, #0
 800aa50:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800aa52:	e18d      	b.n	800ad70 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa54:	bf00      	nop
    return;
 800aa56:	e18b      	b.n	800ad70 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa5c:	2b01      	cmp	r3, #1
 800aa5e:	f040 8167 	bne.w	800ad30 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800aa62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa66:	f003 0310 	and.w	r3, r3, #16
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	f000 8160 	beq.w	800ad30 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800aa70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa74:	f003 0310 	and.w	r3, r3, #16
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	f000 8159 	beq.w	800ad30 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800aa7e:	2300      	movs	r3, #0
 800aa80:	60bb      	str	r3, [r7, #8]
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	60bb      	str	r3, [r7, #8]
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	685b      	ldr	r3, [r3, #4]
 800aa90:	60bb      	str	r3, [r7, #8]
 800aa92:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	695b      	ldr	r3, [r3, #20]
 800aa9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa9e:	2b40      	cmp	r3, #64	@ 0x40
 800aaa0:	f040 80ce 	bne.w	800ac40 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	685b      	ldr	r3, [r3, #4]
 800aaac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800aab0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	f000 80a9 	beq.w	800ac0c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800aabe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aac2:	429a      	cmp	r2, r3
 800aac4:	f080 80a2 	bcs.w	800ac0c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aace:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aad4:	69db      	ldr	r3, [r3, #28]
 800aad6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aada:	f000 8088 	beq.w	800abee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	330c      	adds	r3, #12
 800aae4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aae8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800aaec:	e853 3f00 	ldrex	r3, [r3]
 800aaf0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800aaf4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800aaf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aafc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	330c      	adds	r3, #12
 800ab06:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800ab0a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800ab0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab12:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ab16:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ab1a:	e841 2300 	strex	r3, r2, [r1]
 800ab1e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ab22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d1d9      	bne.n	800aade <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	3314      	adds	r3, #20
 800ab30:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab34:	e853 3f00 	ldrex	r3, [r3]
 800ab38:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ab3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ab3c:	f023 0301 	bic.w	r3, r3, #1
 800ab40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	3314      	adds	r3, #20
 800ab4a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ab4e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ab52:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab54:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ab56:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ab5a:	e841 2300 	strex	r3, r2, [r1]
 800ab5e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ab60:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d1e1      	bne.n	800ab2a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	3314      	adds	r3, #20
 800ab6c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ab70:	e853 3f00 	ldrex	r3, [r3]
 800ab74:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ab76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ab78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	3314      	adds	r3, #20
 800ab86:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ab8a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ab8c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab8e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ab90:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ab92:	e841 2300 	strex	r3, r2, [r1]
 800ab96:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ab98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d1e3      	bne.n	800ab66 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	2220      	movs	r2, #32
 800aba2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	2200      	movs	r2, #0
 800abaa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	330c      	adds	r3, #12
 800abb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800abb6:	e853 3f00 	ldrex	r3, [r3]
 800abba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800abbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800abbe:	f023 0310 	bic.w	r3, r3, #16
 800abc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	330c      	adds	r3, #12
 800abcc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800abd0:	65ba      	str	r2, [r7, #88]	@ 0x58
 800abd2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abd4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800abd6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800abd8:	e841 2300 	strex	r3, r2, [r1]
 800abdc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800abde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d1e3      	bne.n	800abac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abe8:	4618      	mov	r0, r3
 800abea:	f7fd ffc5 	bl	8008b78 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	2202      	movs	r2, #2
 800abf2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800abfc:	b29b      	uxth	r3, r3
 800abfe:	1ad3      	subs	r3, r2, r3
 800ac00:	b29b      	uxth	r3, r3
 800ac02:	4619      	mov	r1, r3
 800ac04:	6878      	ldr	r0, [r7, #4]
 800ac06:	f000 f8d9 	bl	800adbc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ac0a:	e0b3      	b.n	800ad74 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ac10:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ac14:	429a      	cmp	r2, r3
 800ac16:	f040 80ad 	bne.w	800ad74 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac1e:	69db      	ldr	r3, [r3, #28]
 800ac20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac24:	f040 80a6 	bne.w	800ad74 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2202      	movs	r2, #2
 800ac2c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ac32:	4619      	mov	r1, r3
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	f000 f8c1 	bl	800adbc <HAL_UARTEx_RxEventCallback>
      return;
 800ac3a:	e09b      	b.n	800ad74 <HAL_UART_IRQHandler+0x548>
 800ac3c:	0800ae9b 	.word	0x0800ae9b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ac48:	b29b      	uxth	r3, r3
 800ac4a:	1ad3      	subs	r3, r2, r3
 800ac4c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ac54:	b29b      	uxth	r3, r3
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	f000 808e 	beq.w	800ad78 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800ac5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	f000 8089 	beq.w	800ad78 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	330c      	adds	r3, #12
 800ac6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac70:	e853 3f00 	ldrex	r3, [r3]
 800ac74:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ac76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ac7c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	330c      	adds	r3, #12
 800ac86:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800ac8a:	647a      	str	r2, [r7, #68]	@ 0x44
 800ac8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ac90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ac92:	e841 2300 	strex	r3, r2, [r1]
 800ac96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ac98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d1e3      	bne.n	800ac66 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	3314      	adds	r3, #20
 800aca4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aca8:	e853 3f00 	ldrex	r3, [r3]
 800acac:	623b      	str	r3, [r7, #32]
   return(result);
 800acae:	6a3b      	ldr	r3, [r7, #32]
 800acb0:	f023 0301 	bic.w	r3, r3, #1
 800acb4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	3314      	adds	r3, #20
 800acbe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800acc2:	633a      	str	r2, [r7, #48]	@ 0x30
 800acc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acc6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800acc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800acca:	e841 2300 	strex	r3, r2, [r1]
 800acce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800acd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d1e3      	bne.n	800ac9e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2220      	movs	r2, #32
 800acda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2200      	movs	r2, #0
 800ace2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	330c      	adds	r3, #12
 800acea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acec:	693b      	ldr	r3, [r7, #16]
 800acee:	e853 3f00 	ldrex	r3, [r3]
 800acf2:	60fb      	str	r3, [r7, #12]
   return(result);
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	f023 0310 	bic.w	r3, r3, #16
 800acfa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	330c      	adds	r3, #12
 800ad04:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800ad08:	61fa      	str	r2, [r7, #28]
 800ad0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad0c:	69b9      	ldr	r1, [r7, #24]
 800ad0e:	69fa      	ldr	r2, [r7, #28]
 800ad10:	e841 2300 	strex	r3, r2, [r1]
 800ad14:	617b      	str	r3, [r7, #20]
   return(result);
 800ad16:	697b      	ldr	r3, [r7, #20]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d1e3      	bne.n	800ace4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	2202      	movs	r2, #2
 800ad20:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ad22:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ad26:	4619      	mov	r1, r3
 800ad28:	6878      	ldr	r0, [r7, #4]
 800ad2a:	f000 f847 	bl	800adbc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ad2e:	e023      	b.n	800ad78 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800ad30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d009      	beq.n	800ad50 <HAL_UART_IRQHandler+0x524>
 800ad3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d003      	beq.n	800ad50 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800ad48:	6878      	ldr	r0, [r7, #4]
 800ad4a:	f000 f8b7 	bl	800aebc <UART_Transmit_IT>
    return;
 800ad4e:	e014      	b.n	800ad7a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ad50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d00e      	beq.n	800ad7a <HAL_UART_IRQHandler+0x54e>
 800ad5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d008      	beq.n	800ad7a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800ad68:	6878      	ldr	r0, [r7, #4]
 800ad6a:	f000 f8f7 	bl	800af5c <UART_EndTransmit_IT>
    return;
 800ad6e:	e004      	b.n	800ad7a <HAL_UART_IRQHandler+0x54e>
    return;
 800ad70:	bf00      	nop
 800ad72:	e002      	b.n	800ad7a <HAL_UART_IRQHandler+0x54e>
      return;
 800ad74:	bf00      	nop
 800ad76:	e000      	b.n	800ad7a <HAL_UART_IRQHandler+0x54e>
      return;
 800ad78:	bf00      	nop
  }
}
 800ad7a:	37e8      	adds	r7, #232	@ 0xe8
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	bd80      	pop	{r7, pc}

0800ad80 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ad80:	b480      	push	{r7}
 800ad82:	b083      	sub	sp, #12
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800ad88:	bf00      	nop
 800ad8a:	370c      	adds	r7, #12
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad92:	4770      	bx	lr

0800ad94 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ad94:	b480      	push	{r7}
 800ad96:	b083      	sub	sp, #12
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800ad9c:	bf00      	nop
 800ad9e:	370c      	adds	r7, #12
 800ada0:	46bd      	mov	sp, r7
 800ada2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada6:	4770      	bx	lr

0800ada8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ada8:	b480      	push	{r7}
 800adaa:	b083      	sub	sp, #12
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800adb0:	bf00      	nop
 800adb2:	370c      	adds	r7, #12
 800adb4:	46bd      	mov	sp, r7
 800adb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adba:	4770      	bx	lr

0800adbc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800adbc:	b480      	push	{r7}
 800adbe:	b083      	sub	sp, #12
 800adc0:	af00      	add	r7, sp, #0
 800adc2:	6078      	str	r0, [r7, #4]
 800adc4:	460b      	mov	r3, r1
 800adc6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800adc8:	bf00      	nop
 800adca:	370c      	adds	r7, #12
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr

0800add4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800add4:	b480      	push	{r7}
 800add6:	b095      	sub	sp, #84	@ 0x54
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	330c      	adds	r3, #12
 800ade2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ade4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ade6:	e853 3f00 	ldrex	r3, [r3]
 800adea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800adec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800adf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	330c      	adds	r3, #12
 800adfa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800adfc:	643a      	str	r2, [r7, #64]	@ 0x40
 800adfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ae02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ae04:	e841 2300 	strex	r3, r2, [r1]
 800ae08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ae0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d1e5      	bne.n	800addc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	3314      	adds	r3, #20
 800ae16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae18:	6a3b      	ldr	r3, [r7, #32]
 800ae1a:	e853 3f00 	ldrex	r3, [r3]
 800ae1e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ae20:	69fb      	ldr	r3, [r7, #28]
 800ae22:	f023 0301 	bic.w	r3, r3, #1
 800ae26:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	3314      	adds	r3, #20
 800ae2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ae30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ae32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ae36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae38:	e841 2300 	strex	r3, r2, [r1]
 800ae3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ae3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d1e5      	bne.n	800ae10 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae48:	2b01      	cmp	r3, #1
 800ae4a:	d119      	bne.n	800ae80 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	330c      	adds	r3, #12
 800ae52:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	e853 3f00 	ldrex	r3, [r3]
 800ae5a:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae5c:	68bb      	ldr	r3, [r7, #8]
 800ae5e:	f023 0310 	bic.w	r3, r3, #16
 800ae62:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	330c      	adds	r3, #12
 800ae6a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ae6c:	61ba      	str	r2, [r7, #24]
 800ae6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae70:	6979      	ldr	r1, [r7, #20]
 800ae72:	69ba      	ldr	r2, [r7, #24]
 800ae74:	e841 2300 	strex	r3, r2, [r1]
 800ae78:	613b      	str	r3, [r7, #16]
   return(result);
 800ae7a:	693b      	ldr	r3, [r7, #16]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d1e5      	bne.n	800ae4c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	2220      	movs	r2, #32
 800ae84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800ae8e:	bf00      	nop
 800ae90:	3754      	adds	r7, #84	@ 0x54
 800ae92:	46bd      	mov	sp, r7
 800ae94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae98:	4770      	bx	lr

0800ae9a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ae9a:	b580      	push	{r7, lr}
 800ae9c:	b084      	sub	sp, #16
 800ae9e:	af00      	add	r7, sp, #0
 800aea0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aea6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	2200      	movs	r2, #0
 800aeac:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aeae:	68f8      	ldr	r0, [r7, #12]
 800aeb0:	f7ff ff7a 	bl	800ada8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aeb4:	bf00      	nop
 800aeb6:	3710      	adds	r7, #16
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}

0800aebc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800aebc:	b480      	push	{r7}
 800aebe:	b085      	sub	sp, #20
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aeca:	b2db      	uxtb	r3, r3
 800aecc:	2b21      	cmp	r3, #33	@ 0x21
 800aece:	d13e      	bne.n	800af4e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	689b      	ldr	r3, [r3, #8]
 800aed4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aed8:	d114      	bne.n	800af04 <UART_Transmit_IT+0x48>
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	691b      	ldr	r3, [r3, #16]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d110      	bne.n	800af04 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	6a1b      	ldr	r3, [r3, #32]
 800aee6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	881b      	ldrh	r3, [r3, #0]
 800aeec:	461a      	mov	r2, r3
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aef6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	6a1b      	ldr	r3, [r3, #32]
 800aefc:	1c9a      	adds	r2, r3, #2
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	621a      	str	r2, [r3, #32]
 800af02:	e008      	b.n	800af16 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	6a1b      	ldr	r3, [r3, #32]
 800af08:	1c59      	adds	r1, r3, #1
 800af0a:	687a      	ldr	r2, [r7, #4]
 800af0c:	6211      	str	r1, [r2, #32]
 800af0e:	781a      	ldrb	r2, [r3, #0]
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800af1a:	b29b      	uxth	r3, r3
 800af1c:	3b01      	subs	r3, #1
 800af1e:	b29b      	uxth	r3, r3
 800af20:	687a      	ldr	r2, [r7, #4]
 800af22:	4619      	mov	r1, r3
 800af24:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800af26:	2b00      	cmp	r3, #0
 800af28:	d10f      	bne.n	800af4a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	68da      	ldr	r2, [r3, #12]
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800af38:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	68da      	ldr	r2, [r3, #12]
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800af48:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800af4a:	2300      	movs	r3, #0
 800af4c:	e000      	b.n	800af50 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800af4e:	2302      	movs	r3, #2
  }
}
 800af50:	4618      	mov	r0, r3
 800af52:	3714      	adds	r7, #20
 800af54:	46bd      	mov	sp, r7
 800af56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5a:	4770      	bx	lr

0800af5c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b082      	sub	sp, #8
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	68da      	ldr	r2, [r3, #12]
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800af72:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	2220      	movs	r2, #32
 800af78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f7ff feff 	bl	800ad80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800af82:	2300      	movs	r3, #0
}
 800af84:	4618      	mov	r0, r3
 800af86:	3708      	adds	r7, #8
 800af88:	46bd      	mov	sp, r7
 800af8a:	bd80      	pop	{r7, pc}

0800af8c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b08c      	sub	sp, #48	@ 0x30
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800af94:	2300      	movs	r3, #0
 800af96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800af98:	2300      	movs	r3, #0
 800af9a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800afa2:	b2db      	uxtb	r3, r3
 800afa4:	2b22      	cmp	r3, #34	@ 0x22
 800afa6:	f040 80aa 	bne.w	800b0fe <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	689b      	ldr	r3, [r3, #8]
 800afae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800afb2:	d115      	bne.n	800afe0 <UART_Receive_IT+0x54>
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	691b      	ldr	r3, [r3, #16]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d111      	bne.n	800afe0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afc0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	685b      	ldr	r3, [r3, #4]
 800afc8:	b29b      	uxth	r3, r3
 800afca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800afce:	b29a      	uxth	r2, r3
 800afd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800afd2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afd8:	1c9a      	adds	r2, r3, #2
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	629a      	str	r2, [r3, #40]	@ 0x28
 800afde:	e024      	b.n	800b02a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afe4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	689b      	ldr	r3, [r3, #8]
 800afea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800afee:	d007      	beq.n	800b000 <UART_Receive_IT+0x74>
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	689b      	ldr	r3, [r3, #8]
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d10a      	bne.n	800b00e <UART_Receive_IT+0x82>
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	691b      	ldr	r3, [r3, #16]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d106      	bne.n	800b00e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	685b      	ldr	r3, [r3, #4]
 800b006:	b2da      	uxtb	r2, r3
 800b008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b00a:	701a      	strb	r2, [r3, #0]
 800b00c:	e008      	b.n	800b020 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	685b      	ldr	r3, [r3, #4]
 800b014:	b2db      	uxtb	r3, r3
 800b016:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b01a:	b2da      	uxtb	r2, r3
 800b01c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b01e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b024:	1c5a      	adds	r2, r3, #1
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b02e:	b29b      	uxth	r3, r3
 800b030:	3b01      	subs	r3, #1
 800b032:	b29b      	uxth	r3, r3
 800b034:	687a      	ldr	r2, [r7, #4]
 800b036:	4619      	mov	r1, r3
 800b038:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d15d      	bne.n	800b0fa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	68da      	ldr	r2, [r3, #12]
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	f022 0220 	bic.w	r2, r2, #32
 800b04c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	68da      	ldr	r2, [r3, #12]
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b05c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	695a      	ldr	r2, [r3, #20]
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	f022 0201 	bic.w	r2, r2, #1
 800b06c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	2220      	movs	r2, #32
 800b072:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	2200      	movs	r2, #0
 800b07a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b080:	2b01      	cmp	r3, #1
 800b082:	d135      	bne.n	800b0f0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2200      	movs	r2, #0
 800b088:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	330c      	adds	r3, #12
 800b090:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b092:	697b      	ldr	r3, [r7, #20]
 800b094:	e853 3f00 	ldrex	r3, [r3]
 800b098:	613b      	str	r3, [r7, #16]
   return(result);
 800b09a:	693b      	ldr	r3, [r7, #16]
 800b09c:	f023 0310 	bic.w	r3, r3, #16
 800b0a0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	330c      	adds	r3, #12
 800b0a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b0aa:	623a      	str	r2, [r7, #32]
 800b0ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ae:	69f9      	ldr	r1, [r7, #28]
 800b0b0:	6a3a      	ldr	r2, [r7, #32]
 800b0b2:	e841 2300 	strex	r3, r2, [r1]
 800b0b6:	61bb      	str	r3, [r7, #24]
   return(result);
 800b0b8:	69bb      	ldr	r3, [r7, #24]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d1e5      	bne.n	800b08a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f003 0310 	and.w	r3, r3, #16
 800b0c8:	2b10      	cmp	r3, #16
 800b0ca:	d10a      	bne.n	800b0e2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	60fb      	str	r3, [r7, #12]
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	60fb      	str	r3, [r7, #12]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	685b      	ldr	r3, [r3, #4]
 800b0de:	60fb      	str	r3, [r7, #12]
 800b0e0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b0e6:	4619      	mov	r1, r3
 800b0e8:	6878      	ldr	r0, [r7, #4]
 800b0ea:	f7ff fe67 	bl	800adbc <HAL_UARTEx_RxEventCallback>
 800b0ee:	e002      	b.n	800b0f6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f7ff fe4f 	bl	800ad94 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	e002      	b.n	800b100 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	e000      	b.n	800b100 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b0fe:	2302      	movs	r3, #2
  }
}
 800b100:	4618      	mov	r0, r3
 800b102:	3730      	adds	r7, #48	@ 0x30
 800b104:	46bd      	mov	sp, r7
 800b106:	bd80      	pop	{r7, pc}

0800b108 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b108:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b10c:	b0c0      	sub	sp, #256	@ 0x100
 800b10e:	af00      	add	r7, sp, #0
 800b110:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	691b      	ldr	r3, [r3, #16]
 800b11c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b124:	68d9      	ldr	r1, [r3, #12]
 800b126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b12a:	681a      	ldr	r2, [r3, #0]
 800b12c:	ea40 0301 	orr.w	r3, r0, r1
 800b130:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b136:	689a      	ldr	r2, [r3, #8]
 800b138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b13c:	691b      	ldr	r3, [r3, #16]
 800b13e:	431a      	orrs	r2, r3
 800b140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b144:	695b      	ldr	r3, [r3, #20]
 800b146:	431a      	orrs	r2, r3
 800b148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b14c:	69db      	ldr	r3, [r3, #28]
 800b14e:	4313      	orrs	r3, r2
 800b150:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	68db      	ldr	r3, [r3, #12]
 800b15c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800b160:	f021 010c 	bic.w	r1, r1, #12
 800b164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b168:	681a      	ldr	r2, [r3, #0]
 800b16a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b16e:	430b      	orrs	r3, r1
 800b170:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	695b      	ldr	r3, [r3, #20]
 800b17a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800b17e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b182:	6999      	ldr	r1, [r3, #24]
 800b184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b188:	681a      	ldr	r2, [r3, #0]
 800b18a:	ea40 0301 	orr.w	r3, r0, r1
 800b18e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b194:	681a      	ldr	r2, [r3, #0]
 800b196:	4b8f      	ldr	r3, [pc, #572]	@ (800b3d4 <UART_SetConfig+0x2cc>)
 800b198:	429a      	cmp	r2, r3
 800b19a:	d005      	beq.n	800b1a8 <UART_SetConfig+0xa0>
 800b19c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1a0:	681a      	ldr	r2, [r3, #0]
 800b1a2:	4b8d      	ldr	r3, [pc, #564]	@ (800b3d8 <UART_SetConfig+0x2d0>)
 800b1a4:	429a      	cmp	r2, r3
 800b1a6:	d104      	bne.n	800b1b2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b1a8:	f7fe fb0a 	bl	80097c0 <HAL_RCC_GetPCLK2Freq>
 800b1ac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800b1b0:	e003      	b.n	800b1ba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b1b2:	f7fe faf1 	bl	8009798 <HAL_RCC_GetPCLK1Freq>
 800b1b6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b1ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b1be:	69db      	ldr	r3, [r3, #28]
 800b1c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b1c4:	f040 810c 	bne.w	800b3e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b1c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b1cc:	2200      	movs	r2, #0
 800b1ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b1d2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800b1d6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800b1da:	4622      	mov	r2, r4
 800b1dc:	462b      	mov	r3, r5
 800b1de:	1891      	adds	r1, r2, r2
 800b1e0:	65b9      	str	r1, [r7, #88]	@ 0x58
 800b1e2:	415b      	adcs	r3, r3
 800b1e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b1e6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800b1ea:	4621      	mov	r1, r4
 800b1ec:	eb12 0801 	adds.w	r8, r2, r1
 800b1f0:	4629      	mov	r1, r5
 800b1f2:	eb43 0901 	adc.w	r9, r3, r1
 800b1f6:	f04f 0200 	mov.w	r2, #0
 800b1fa:	f04f 0300 	mov.w	r3, #0
 800b1fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b202:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b206:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b20a:	4690      	mov	r8, r2
 800b20c:	4699      	mov	r9, r3
 800b20e:	4623      	mov	r3, r4
 800b210:	eb18 0303 	adds.w	r3, r8, r3
 800b214:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b218:	462b      	mov	r3, r5
 800b21a:	eb49 0303 	adc.w	r3, r9, r3
 800b21e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b226:	685b      	ldr	r3, [r3, #4]
 800b228:	2200      	movs	r2, #0
 800b22a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b22e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800b232:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b236:	460b      	mov	r3, r1
 800b238:	18db      	adds	r3, r3, r3
 800b23a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b23c:	4613      	mov	r3, r2
 800b23e:	eb42 0303 	adc.w	r3, r2, r3
 800b242:	657b      	str	r3, [r7, #84]	@ 0x54
 800b244:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b248:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800b24c:	f7f5 fd8c 	bl	8000d68 <__aeabi_uldivmod>
 800b250:	4602      	mov	r2, r0
 800b252:	460b      	mov	r3, r1
 800b254:	4b61      	ldr	r3, [pc, #388]	@ (800b3dc <UART_SetConfig+0x2d4>)
 800b256:	fba3 2302 	umull	r2, r3, r3, r2
 800b25a:	095b      	lsrs	r3, r3, #5
 800b25c:	011c      	lsls	r4, r3, #4
 800b25e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b262:	2200      	movs	r2, #0
 800b264:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b268:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800b26c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800b270:	4642      	mov	r2, r8
 800b272:	464b      	mov	r3, r9
 800b274:	1891      	adds	r1, r2, r2
 800b276:	64b9      	str	r1, [r7, #72]	@ 0x48
 800b278:	415b      	adcs	r3, r3
 800b27a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b27c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b280:	4641      	mov	r1, r8
 800b282:	eb12 0a01 	adds.w	sl, r2, r1
 800b286:	4649      	mov	r1, r9
 800b288:	eb43 0b01 	adc.w	fp, r3, r1
 800b28c:	f04f 0200 	mov.w	r2, #0
 800b290:	f04f 0300 	mov.w	r3, #0
 800b294:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b298:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b29c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b2a0:	4692      	mov	sl, r2
 800b2a2:	469b      	mov	fp, r3
 800b2a4:	4643      	mov	r3, r8
 800b2a6:	eb1a 0303 	adds.w	r3, sl, r3
 800b2aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b2ae:	464b      	mov	r3, r9
 800b2b0:	eb4b 0303 	adc.w	r3, fp, r3
 800b2b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b2b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b2bc:	685b      	ldr	r3, [r3, #4]
 800b2be:	2200      	movs	r2, #0
 800b2c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b2c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800b2c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b2cc:	460b      	mov	r3, r1
 800b2ce:	18db      	adds	r3, r3, r3
 800b2d0:	643b      	str	r3, [r7, #64]	@ 0x40
 800b2d2:	4613      	mov	r3, r2
 800b2d4:	eb42 0303 	adc.w	r3, r2, r3
 800b2d8:	647b      	str	r3, [r7, #68]	@ 0x44
 800b2da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b2de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800b2e2:	f7f5 fd41 	bl	8000d68 <__aeabi_uldivmod>
 800b2e6:	4602      	mov	r2, r0
 800b2e8:	460b      	mov	r3, r1
 800b2ea:	4611      	mov	r1, r2
 800b2ec:	4b3b      	ldr	r3, [pc, #236]	@ (800b3dc <UART_SetConfig+0x2d4>)
 800b2ee:	fba3 2301 	umull	r2, r3, r3, r1
 800b2f2:	095b      	lsrs	r3, r3, #5
 800b2f4:	2264      	movs	r2, #100	@ 0x64
 800b2f6:	fb02 f303 	mul.w	r3, r2, r3
 800b2fa:	1acb      	subs	r3, r1, r3
 800b2fc:	00db      	lsls	r3, r3, #3
 800b2fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800b302:	4b36      	ldr	r3, [pc, #216]	@ (800b3dc <UART_SetConfig+0x2d4>)
 800b304:	fba3 2302 	umull	r2, r3, r3, r2
 800b308:	095b      	lsrs	r3, r3, #5
 800b30a:	005b      	lsls	r3, r3, #1
 800b30c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800b310:	441c      	add	r4, r3
 800b312:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b316:	2200      	movs	r2, #0
 800b318:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b31c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800b320:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800b324:	4642      	mov	r2, r8
 800b326:	464b      	mov	r3, r9
 800b328:	1891      	adds	r1, r2, r2
 800b32a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800b32c:	415b      	adcs	r3, r3
 800b32e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b330:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b334:	4641      	mov	r1, r8
 800b336:	1851      	adds	r1, r2, r1
 800b338:	6339      	str	r1, [r7, #48]	@ 0x30
 800b33a:	4649      	mov	r1, r9
 800b33c:	414b      	adcs	r3, r1
 800b33e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b340:	f04f 0200 	mov.w	r2, #0
 800b344:	f04f 0300 	mov.w	r3, #0
 800b348:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800b34c:	4659      	mov	r1, fp
 800b34e:	00cb      	lsls	r3, r1, #3
 800b350:	4651      	mov	r1, sl
 800b352:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b356:	4651      	mov	r1, sl
 800b358:	00ca      	lsls	r2, r1, #3
 800b35a:	4610      	mov	r0, r2
 800b35c:	4619      	mov	r1, r3
 800b35e:	4603      	mov	r3, r0
 800b360:	4642      	mov	r2, r8
 800b362:	189b      	adds	r3, r3, r2
 800b364:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b368:	464b      	mov	r3, r9
 800b36a:	460a      	mov	r2, r1
 800b36c:	eb42 0303 	adc.w	r3, r2, r3
 800b370:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b378:	685b      	ldr	r3, [r3, #4]
 800b37a:	2200      	movs	r2, #0
 800b37c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b380:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800b384:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b388:	460b      	mov	r3, r1
 800b38a:	18db      	adds	r3, r3, r3
 800b38c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b38e:	4613      	mov	r3, r2
 800b390:	eb42 0303 	adc.w	r3, r2, r3
 800b394:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b396:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b39a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800b39e:	f7f5 fce3 	bl	8000d68 <__aeabi_uldivmod>
 800b3a2:	4602      	mov	r2, r0
 800b3a4:	460b      	mov	r3, r1
 800b3a6:	4b0d      	ldr	r3, [pc, #52]	@ (800b3dc <UART_SetConfig+0x2d4>)
 800b3a8:	fba3 1302 	umull	r1, r3, r3, r2
 800b3ac:	095b      	lsrs	r3, r3, #5
 800b3ae:	2164      	movs	r1, #100	@ 0x64
 800b3b0:	fb01 f303 	mul.w	r3, r1, r3
 800b3b4:	1ad3      	subs	r3, r2, r3
 800b3b6:	00db      	lsls	r3, r3, #3
 800b3b8:	3332      	adds	r3, #50	@ 0x32
 800b3ba:	4a08      	ldr	r2, [pc, #32]	@ (800b3dc <UART_SetConfig+0x2d4>)
 800b3bc:	fba2 2303 	umull	r2, r3, r2, r3
 800b3c0:	095b      	lsrs	r3, r3, #5
 800b3c2:	f003 0207 	and.w	r2, r3, #7
 800b3c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	4422      	add	r2, r4
 800b3ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b3d0:	e106      	b.n	800b5e0 <UART_SetConfig+0x4d8>
 800b3d2:	bf00      	nop
 800b3d4:	40011000 	.word	0x40011000
 800b3d8:	40011400 	.word	0x40011400
 800b3dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b3e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b3ea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800b3ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800b3f2:	4642      	mov	r2, r8
 800b3f4:	464b      	mov	r3, r9
 800b3f6:	1891      	adds	r1, r2, r2
 800b3f8:	6239      	str	r1, [r7, #32]
 800b3fa:	415b      	adcs	r3, r3
 800b3fc:	627b      	str	r3, [r7, #36]	@ 0x24
 800b3fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b402:	4641      	mov	r1, r8
 800b404:	1854      	adds	r4, r2, r1
 800b406:	4649      	mov	r1, r9
 800b408:	eb43 0501 	adc.w	r5, r3, r1
 800b40c:	f04f 0200 	mov.w	r2, #0
 800b410:	f04f 0300 	mov.w	r3, #0
 800b414:	00eb      	lsls	r3, r5, #3
 800b416:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b41a:	00e2      	lsls	r2, r4, #3
 800b41c:	4614      	mov	r4, r2
 800b41e:	461d      	mov	r5, r3
 800b420:	4643      	mov	r3, r8
 800b422:	18e3      	adds	r3, r4, r3
 800b424:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b428:	464b      	mov	r3, r9
 800b42a:	eb45 0303 	adc.w	r3, r5, r3
 800b42e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b436:	685b      	ldr	r3, [r3, #4]
 800b438:	2200      	movs	r2, #0
 800b43a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b43e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b442:	f04f 0200 	mov.w	r2, #0
 800b446:	f04f 0300 	mov.w	r3, #0
 800b44a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800b44e:	4629      	mov	r1, r5
 800b450:	008b      	lsls	r3, r1, #2
 800b452:	4621      	mov	r1, r4
 800b454:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b458:	4621      	mov	r1, r4
 800b45a:	008a      	lsls	r2, r1, #2
 800b45c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800b460:	f7f5 fc82 	bl	8000d68 <__aeabi_uldivmod>
 800b464:	4602      	mov	r2, r0
 800b466:	460b      	mov	r3, r1
 800b468:	4b60      	ldr	r3, [pc, #384]	@ (800b5ec <UART_SetConfig+0x4e4>)
 800b46a:	fba3 2302 	umull	r2, r3, r3, r2
 800b46e:	095b      	lsrs	r3, r3, #5
 800b470:	011c      	lsls	r4, r3, #4
 800b472:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b476:	2200      	movs	r2, #0
 800b478:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b47c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b480:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800b484:	4642      	mov	r2, r8
 800b486:	464b      	mov	r3, r9
 800b488:	1891      	adds	r1, r2, r2
 800b48a:	61b9      	str	r1, [r7, #24]
 800b48c:	415b      	adcs	r3, r3
 800b48e:	61fb      	str	r3, [r7, #28]
 800b490:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b494:	4641      	mov	r1, r8
 800b496:	1851      	adds	r1, r2, r1
 800b498:	6139      	str	r1, [r7, #16]
 800b49a:	4649      	mov	r1, r9
 800b49c:	414b      	adcs	r3, r1
 800b49e:	617b      	str	r3, [r7, #20]
 800b4a0:	f04f 0200 	mov.w	r2, #0
 800b4a4:	f04f 0300 	mov.w	r3, #0
 800b4a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b4ac:	4659      	mov	r1, fp
 800b4ae:	00cb      	lsls	r3, r1, #3
 800b4b0:	4651      	mov	r1, sl
 800b4b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b4b6:	4651      	mov	r1, sl
 800b4b8:	00ca      	lsls	r2, r1, #3
 800b4ba:	4610      	mov	r0, r2
 800b4bc:	4619      	mov	r1, r3
 800b4be:	4603      	mov	r3, r0
 800b4c0:	4642      	mov	r2, r8
 800b4c2:	189b      	adds	r3, r3, r2
 800b4c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b4c8:	464b      	mov	r3, r9
 800b4ca:	460a      	mov	r2, r1
 800b4cc:	eb42 0303 	adc.w	r3, r2, r3
 800b4d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b4d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b4d8:	685b      	ldr	r3, [r3, #4]
 800b4da:	2200      	movs	r2, #0
 800b4dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b4de:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800b4e0:	f04f 0200 	mov.w	r2, #0
 800b4e4:	f04f 0300 	mov.w	r3, #0
 800b4e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800b4ec:	4649      	mov	r1, r9
 800b4ee:	008b      	lsls	r3, r1, #2
 800b4f0:	4641      	mov	r1, r8
 800b4f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b4f6:	4641      	mov	r1, r8
 800b4f8:	008a      	lsls	r2, r1, #2
 800b4fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800b4fe:	f7f5 fc33 	bl	8000d68 <__aeabi_uldivmod>
 800b502:	4602      	mov	r2, r0
 800b504:	460b      	mov	r3, r1
 800b506:	4611      	mov	r1, r2
 800b508:	4b38      	ldr	r3, [pc, #224]	@ (800b5ec <UART_SetConfig+0x4e4>)
 800b50a:	fba3 2301 	umull	r2, r3, r3, r1
 800b50e:	095b      	lsrs	r3, r3, #5
 800b510:	2264      	movs	r2, #100	@ 0x64
 800b512:	fb02 f303 	mul.w	r3, r2, r3
 800b516:	1acb      	subs	r3, r1, r3
 800b518:	011b      	lsls	r3, r3, #4
 800b51a:	3332      	adds	r3, #50	@ 0x32
 800b51c:	4a33      	ldr	r2, [pc, #204]	@ (800b5ec <UART_SetConfig+0x4e4>)
 800b51e:	fba2 2303 	umull	r2, r3, r2, r3
 800b522:	095b      	lsrs	r3, r3, #5
 800b524:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b528:	441c      	add	r4, r3
 800b52a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b52e:	2200      	movs	r2, #0
 800b530:	673b      	str	r3, [r7, #112]	@ 0x70
 800b532:	677a      	str	r2, [r7, #116]	@ 0x74
 800b534:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800b538:	4642      	mov	r2, r8
 800b53a:	464b      	mov	r3, r9
 800b53c:	1891      	adds	r1, r2, r2
 800b53e:	60b9      	str	r1, [r7, #8]
 800b540:	415b      	adcs	r3, r3
 800b542:	60fb      	str	r3, [r7, #12]
 800b544:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b548:	4641      	mov	r1, r8
 800b54a:	1851      	adds	r1, r2, r1
 800b54c:	6039      	str	r1, [r7, #0]
 800b54e:	4649      	mov	r1, r9
 800b550:	414b      	adcs	r3, r1
 800b552:	607b      	str	r3, [r7, #4]
 800b554:	f04f 0200 	mov.w	r2, #0
 800b558:	f04f 0300 	mov.w	r3, #0
 800b55c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b560:	4659      	mov	r1, fp
 800b562:	00cb      	lsls	r3, r1, #3
 800b564:	4651      	mov	r1, sl
 800b566:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b56a:	4651      	mov	r1, sl
 800b56c:	00ca      	lsls	r2, r1, #3
 800b56e:	4610      	mov	r0, r2
 800b570:	4619      	mov	r1, r3
 800b572:	4603      	mov	r3, r0
 800b574:	4642      	mov	r2, r8
 800b576:	189b      	adds	r3, r3, r2
 800b578:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b57a:	464b      	mov	r3, r9
 800b57c:	460a      	mov	r2, r1
 800b57e:	eb42 0303 	adc.w	r3, r2, r3
 800b582:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b588:	685b      	ldr	r3, [r3, #4]
 800b58a:	2200      	movs	r2, #0
 800b58c:	663b      	str	r3, [r7, #96]	@ 0x60
 800b58e:	667a      	str	r2, [r7, #100]	@ 0x64
 800b590:	f04f 0200 	mov.w	r2, #0
 800b594:	f04f 0300 	mov.w	r3, #0
 800b598:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800b59c:	4649      	mov	r1, r9
 800b59e:	008b      	lsls	r3, r1, #2
 800b5a0:	4641      	mov	r1, r8
 800b5a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b5a6:	4641      	mov	r1, r8
 800b5a8:	008a      	lsls	r2, r1, #2
 800b5aa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800b5ae:	f7f5 fbdb 	bl	8000d68 <__aeabi_uldivmod>
 800b5b2:	4602      	mov	r2, r0
 800b5b4:	460b      	mov	r3, r1
 800b5b6:	4b0d      	ldr	r3, [pc, #52]	@ (800b5ec <UART_SetConfig+0x4e4>)
 800b5b8:	fba3 1302 	umull	r1, r3, r3, r2
 800b5bc:	095b      	lsrs	r3, r3, #5
 800b5be:	2164      	movs	r1, #100	@ 0x64
 800b5c0:	fb01 f303 	mul.w	r3, r1, r3
 800b5c4:	1ad3      	subs	r3, r2, r3
 800b5c6:	011b      	lsls	r3, r3, #4
 800b5c8:	3332      	adds	r3, #50	@ 0x32
 800b5ca:	4a08      	ldr	r2, [pc, #32]	@ (800b5ec <UART_SetConfig+0x4e4>)
 800b5cc:	fba2 2303 	umull	r2, r3, r2, r3
 800b5d0:	095b      	lsrs	r3, r3, #5
 800b5d2:	f003 020f 	and.w	r2, r3, #15
 800b5d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	4422      	add	r2, r4
 800b5de:	609a      	str	r2, [r3, #8]
}
 800b5e0:	bf00      	nop
 800b5e2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b5ec:	51eb851f 	.word	0x51eb851f

0800b5f0 <__cvt>:
 800b5f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5f4:	ec57 6b10 	vmov	r6, r7, d0
 800b5f8:	2f00      	cmp	r7, #0
 800b5fa:	460c      	mov	r4, r1
 800b5fc:	4619      	mov	r1, r3
 800b5fe:	463b      	mov	r3, r7
 800b600:	bfbb      	ittet	lt
 800b602:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b606:	461f      	movlt	r7, r3
 800b608:	2300      	movge	r3, #0
 800b60a:	232d      	movlt	r3, #45	@ 0x2d
 800b60c:	700b      	strb	r3, [r1, #0]
 800b60e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b610:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b614:	4691      	mov	r9, r2
 800b616:	f023 0820 	bic.w	r8, r3, #32
 800b61a:	bfbc      	itt	lt
 800b61c:	4632      	movlt	r2, r6
 800b61e:	4616      	movlt	r6, r2
 800b620:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b624:	d005      	beq.n	800b632 <__cvt+0x42>
 800b626:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b62a:	d100      	bne.n	800b62e <__cvt+0x3e>
 800b62c:	3401      	adds	r4, #1
 800b62e:	2102      	movs	r1, #2
 800b630:	e000      	b.n	800b634 <__cvt+0x44>
 800b632:	2103      	movs	r1, #3
 800b634:	ab03      	add	r3, sp, #12
 800b636:	9301      	str	r3, [sp, #4]
 800b638:	ab02      	add	r3, sp, #8
 800b63a:	9300      	str	r3, [sp, #0]
 800b63c:	ec47 6b10 	vmov	d0, r6, r7
 800b640:	4653      	mov	r3, sl
 800b642:	4622      	mov	r2, r4
 800b644:	f001 f8bc 	bl	800c7c0 <_dtoa_r>
 800b648:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b64c:	4605      	mov	r5, r0
 800b64e:	d119      	bne.n	800b684 <__cvt+0x94>
 800b650:	f019 0f01 	tst.w	r9, #1
 800b654:	d00e      	beq.n	800b674 <__cvt+0x84>
 800b656:	eb00 0904 	add.w	r9, r0, r4
 800b65a:	2200      	movs	r2, #0
 800b65c:	2300      	movs	r3, #0
 800b65e:	4630      	mov	r0, r6
 800b660:	4639      	mov	r1, r7
 800b662:	f7f5 faa1 	bl	8000ba8 <__aeabi_dcmpeq>
 800b666:	b108      	cbz	r0, 800b66c <__cvt+0x7c>
 800b668:	f8cd 900c 	str.w	r9, [sp, #12]
 800b66c:	2230      	movs	r2, #48	@ 0x30
 800b66e:	9b03      	ldr	r3, [sp, #12]
 800b670:	454b      	cmp	r3, r9
 800b672:	d31e      	bcc.n	800b6b2 <__cvt+0xc2>
 800b674:	9b03      	ldr	r3, [sp, #12]
 800b676:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b678:	1b5b      	subs	r3, r3, r5
 800b67a:	4628      	mov	r0, r5
 800b67c:	6013      	str	r3, [r2, #0]
 800b67e:	b004      	add	sp, #16
 800b680:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b684:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b688:	eb00 0904 	add.w	r9, r0, r4
 800b68c:	d1e5      	bne.n	800b65a <__cvt+0x6a>
 800b68e:	7803      	ldrb	r3, [r0, #0]
 800b690:	2b30      	cmp	r3, #48	@ 0x30
 800b692:	d10a      	bne.n	800b6aa <__cvt+0xba>
 800b694:	2200      	movs	r2, #0
 800b696:	2300      	movs	r3, #0
 800b698:	4630      	mov	r0, r6
 800b69a:	4639      	mov	r1, r7
 800b69c:	f7f5 fa84 	bl	8000ba8 <__aeabi_dcmpeq>
 800b6a0:	b918      	cbnz	r0, 800b6aa <__cvt+0xba>
 800b6a2:	f1c4 0401 	rsb	r4, r4, #1
 800b6a6:	f8ca 4000 	str.w	r4, [sl]
 800b6aa:	f8da 3000 	ldr.w	r3, [sl]
 800b6ae:	4499      	add	r9, r3
 800b6b0:	e7d3      	b.n	800b65a <__cvt+0x6a>
 800b6b2:	1c59      	adds	r1, r3, #1
 800b6b4:	9103      	str	r1, [sp, #12]
 800b6b6:	701a      	strb	r2, [r3, #0]
 800b6b8:	e7d9      	b.n	800b66e <__cvt+0x7e>

0800b6ba <__exponent>:
 800b6ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b6bc:	2900      	cmp	r1, #0
 800b6be:	bfba      	itte	lt
 800b6c0:	4249      	neglt	r1, r1
 800b6c2:	232d      	movlt	r3, #45	@ 0x2d
 800b6c4:	232b      	movge	r3, #43	@ 0x2b
 800b6c6:	2909      	cmp	r1, #9
 800b6c8:	7002      	strb	r2, [r0, #0]
 800b6ca:	7043      	strb	r3, [r0, #1]
 800b6cc:	dd29      	ble.n	800b722 <__exponent+0x68>
 800b6ce:	f10d 0307 	add.w	r3, sp, #7
 800b6d2:	461d      	mov	r5, r3
 800b6d4:	270a      	movs	r7, #10
 800b6d6:	461a      	mov	r2, r3
 800b6d8:	fbb1 f6f7 	udiv	r6, r1, r7
 800b6dc:	fb07 1416 	mls	r4, r7, r6, r1
 800b6e0:	3430      	adds	r4, #48	@ 0x30
 800b6e2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b6e6:	460c      	mov	r4, r1
 800b6e8:	2c63      	cmp	r4, #99	@ 0x63
 800b6ea:	f103 33ff 	add.w	r3, r3, #4294967295
 800b6ee:	4631      	mov	r1, r6
 800b6f0:	dcf1      	bgt.n	800b6d6 <__exponent+0x1c>
 800b6f2:	3130      	adds	r1, #48	@ 0x30
 800b6f4:	1e94      	subs	r4, r2, #2
 800b6f6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b6fa:	1c41      	adds	r1, r0, #1
 800b6fc:	4623      	mov	r3, r4
 800b6fe:	42ab      	cmp	r3, r5
 800b700:	d30a      	bcc.n	800b718 <__exponent+0x5e>
 800b702:	f10d 0309 	add.w	r3, sp, #9
 800b706:	1a9b      	subs	r3, r3, r2
 800b708:	42ac      	cmp	r4, r5
 800b70a:	bf88      	it	hi
 800b70c:	2300      	movhi	r3, #0
 800b70e:	3302      	adds	r3, #2
 800b710:	4403      	add	r3, r0
 800b712:	1a18      	subs	r0, r3, r0
 800b714:	b003      	add	sp, #12
 800b716:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b718:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b71c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b720:	e7ed      	b.n	800b6fe <__exponent+0x44>
 800b722:	2330      	movs	r3, #48	@ 0x30
 800b724:	3130      	adds	r1, #48	@ 0x30
 800b726:	7083      	strb	r3, [r0, #2]
 800b728:	70c1      	strb	r1, [r0, #3]
 800b72a:	1d03      	adds	r3, r0, #4
 800b72c:	e7f1      	b.n	800b712 <__exponent+0x58>
	...

0800b730 <_printf_float>:
 800b730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b734:	b08d      	sub	sp, #52	@ 0x34
 800b736:	460c      	mov	r4, r1
 800b738:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b73c:	4616      	mov	r6, r2
 800b73e:	461f      	mov	r7, r3
 800b740:	4605      	mov	r5, r0
 800b742:	f000 ff3b 	bl	800c5bc <_localeconv_r>
 800b746:	6803      	ldr	r3, [r0, #0]
 800b748:	9304      	str	r3, [sp, #16]
 800b74a:	4618      	mov	r0, r3
 800b74c:	f7f4 fe00 	bl	8000350 <strlen>
 800b750:	2300      	movs	r3, #0
 800b752:	930a      	str	r3, [sp, #40]	@ 0x28
 800b754:	f8d8 3000 	ldr.w	r3, [r8]
 800b758:	9005      	str	r0, [sp, #20]
 800b75a:	3307      	adds	r3, #7
 800b75c:	f023 0307 	bic.w	r3, r3, #7
 800b760:	f103 0208 	add.w	r2, r3, #8
 800b764:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b768:	f8d4 b000 	ldr.w	fp, [r4]
 800b76c:	f8c8 2000 	str.w	r2, [r8]
 800b770:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b774:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b778:	9307      	str	r3, [sp, #28]
 800b77a:	f8cd 8018 	str.w	r8, [sp, #24]
 800b77e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b782:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b786:	4b9c      	ldr	r3, [pc, #624]	@ (800b9f8 <_printf_float+0x2c8>)
 800b788:	f04f 32ff 	mov.w	r2, #4294967295
 800b78c:	f7f5 fa3e 	bl	8000c0c <__aeabi_dcmpun>
 800b790:	bb70      	cbnz	r0, 800b7f0 <_printf_float+0xc0>
 800b792:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b796:	4b98      	ldr	r3, [pc, #608]	@ (800b9f8 <_printf_float+0x2c8>)
 800b798:	f04f 32ff 	mov.w	r2, #4294967295
 800b79c:	f7f5 fa18 	bl	8000bd0 <__aeabi_dcmple>
 800b7a0:	bb30      	cbnz	r0, 800b7f0 <_printf_float+0xc0>
 800b7a2:	2200      	movs	r2, #0
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	4640      	mov	r0, r8
 800b7a8:	4649      	mov	r1, r9
 800b7aa:	f7f5 fa07 	bl	8000bbc <__aeabi_dcmplt>
 800b7ae:	b110      	cbz	r0, 800b7b6 <_printf_float+0x86>
 800b7b0:	232d      	movs	r3, #45	@ 0x2d
 800b7b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7b6:	4a91      	ldr	r2, [pc, #580]	@ (800b9fc <_printf_float+0x2cc>)
 800b7b8:	4b91      	ldr	r3, [pc, #580]	@ (800ba00 <_printf_float+0x2d0>)
 800b7ba:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b7be:	bf8c      	ite	hi
 800b7c0:	4690      	movhi	r8, r2
 800b7c2:	4698      	movls	r8, r3
 800b7c4:	2303      	movs	r3, #3
 800b7c6:	6123      	str	r3, [r4, #16]
 800b7c8:	f02b 0304 	bic.w	r3, fp, #4
 800b7cc:	6023      	str	r3, [r4, #0]
 800b7ce:	f04f 0900 	mov.w	r9, #0
 800b7d2:	9700      	str	r7, [sp, #0]
 800b7d4:	4633      	mov	r3, r6
 800b7d6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b7d8:	4621      	mov	r1, r4
 800b7da:	4628      	mov	r0, r5
 800b7dc:	f000 f9d2 	bl	800bb84 <_printf_common>
 800b7e0:	3001      	adds	r0, #1
 800b7e2:	f040 808d 	bne.w	800b900 <_printf_float+0x1d0>
 800b7e6:	f04f 30ff 	mov.w	r0, #4294967295
 800b7ea:	b00d      	add	sp, #52	@ 0x34
 800b7ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7f0:	4642      	mov	r2, r8
 800b7f2:	464b      	mov	r3, r9
 800b7f4:	4640      	mov	r0, r8
 800b7f6:	4649      	mov	r1, r9
 800b7f8:	f7f5 fa08 	bl	8000c0c <__aeabi_dcmpun>
 800b7fc:	b140      	cbz	r0, 800b810 <_printf_float+0xe0>
 800b7fe:	464b      	mov	r3, r9
 800b800:	2b00      	cmp	r3, #0
 800b802:	bfbc      	itt	lt
 800b804:	232d      	movlt	r3, #45	@ 0x2d
 800b806:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b80a:	4a7e      	ldr	r2, [pc, #504]	@ (800ba04 <_printf_float+0x2d4>)
 800b80c:	4b7e      	ldr	r3, [pc, #504]	@ (800ba08 <_printf_float+0x2d8>)
 800b80e:	e7d4      	b.n	800b7ba <_printf_float+0x8a>
 800b810:	6863      	ldr	r3, [r4, #4]
 800b812:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b816:	9206      	str	r2, [sp, #24]
 800b818:	1c5a      	adds	r2, r3, #1
 800b81a:	d13b      	bne.n	800b894 <_printf_float+0x164>
 800b81c:	2306      	movs	r3, #6
 800b81e:	6063      	str	r3, [r4, #4]
 800b820:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b824:	2300      	movs	r3, #0
 800b826:	6022      	str	r2, [r4, #0]
 800b828:	9303      	str	r3, [sp, #12]
 800b82a:	ab0a      	add	r3, sp, #40	@ 0x28
 800b82c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b830:	ab09      	add	r3, sp, #36	@ 0x24
 800b832:	9300      	str	r3, [sp, #0]
 800b834:	6861      	ldr	r1, [r4, #4]
 800b836:	ec49 8b10 	vmov	d0, r8, r9
 800b83a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b83e:	4628      	mov	r0, r5
 800b840:	f7ff fed6 	bl	800b5f0 <__cvt>
 800b844:	9b06      	ldr	r3, [sp, #24]
 800b846:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b848:	2b47      	cmp	r3, #71	@ 0x47
 800b84a:	4680      	mov	r8, r0
 800b84c:	d129      	bne.n	800b8a2 <_printf_float+0x172>
 800b84e:	1cc8      	adds	r0, r1, #3
 800b850:	db02      	blt.n	800b858 <_printf_float+0x128>
 800b852:	6863      	ldr	r3, [r4, #4]
 800b854:	4299      	cmp	r1, r3
 800b856:	dd41      	ble.n	800b8dc <_printf_float+0x1ac>
 800b858:	f1aa 0a02 	sub.w	sl, sl, #2
 800b85c:	fa5f fa8a 	uxtb.w	sl, sl
 800b860:	3901      	subs	r1, #1
 800b862:	4652      	mov	r2, sl
 800b864:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b868:	9109      	str	r1, [sp, #36]	@ 0x24
 800b86a:	f7ff ff26 	bl	800b6ba <__exponent>
 800b86e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b870:	1813      	adds	r3, r2, r0
 800b872:	2a01      	cmp	r2, #1
 800b874:	4681      	mov	r9, r0
 800b876:	6123      	str	r3, [r4, #16]
 800b878:	dc02      	bgt.n	800b880 <_printf_float+0x150>
 800b87a:	6822      	ldr	r2, [r4, #0]
 800b87c:	07d2      	lsls	r2, r2, #31
 800b87e:	d501      	bpl.n	800b884 <_printf_float+0x154>
 800b880:	3301      	adds	r3, #1
 800b882:	6123      	str	r3, [r4, #16]
 800b884:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d0a2      	beq.n	800b7d2 <_printf_float+0xa2>
 800b88c:	232d      	movs	r3, #45	@ 0x2d
 800b88e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b892:	e79e      	b.n	800b7d2 <_printf_float+0xa2>
 800b894:	9a06      	ldr	r2, [sp, #24]
 800b896:	2a47      	cmp	r2, #71	@ 0x47
 800b898:	d1c2      	bne.n	800b820 <_printf_float+0xf0>
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d1c0      	bne.n	800b820 <_printf_float+0xf0>
 800b89e:	2301      	movs	r3, #1
 800b8a0:	e7bd      	b.n	800b81e <_printf_float+0xee>
 800b8a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b8a6:	d9db      	bls.n	800b860 <_printf_float+0x130>
 800b8a8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b8ac:	d118      	bne.n	800b8e0 <_printf_float+0x1b0>
 800b8ae:	2900      	cmp	r1, #0
 800b8b0:	6863      	ldr	r3, [r4, #4]
 800b8b2:	dd0b      	ble.n	800b8cc <_printf_float+0x19c>
 800b8b4:	6121      	str	r1, [r4, #16]
 800b8b6:	b913      	cbnz	r3, 800b8be <_printf_float+0x18e>
 800b8b8:	6822      	ldr	r2, [r4, #0]
 800b8ba:	07d0      	lsls	r0, r2, #31
 800b8bc:	d502      	bpl.n	800b8c4 <_printf_float+0x194>
 800b8be:	3301      	adds	r3, #1
 800b8c0:	440b      	add	r3, r1
 800b8c2:	6123      	str	r3, [r4, #16]
 800b8c4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b8c6:	f04f 0900 	mov.w	r9, #0
 800b8ca:	e7db      	b.n	800b884 <_printf_float+0x154>
 800b8cc:	b913      	cbnz	r3, 800b8d4 <_printf_float+0x1a4>
 800b8ce:	6822      	ldr	r2, [r4, #0]
 800b8d0:	07d2      	lsls	r2, r2, #31
 800b8d2:	d501      	bpl.n	800b8d8 <_printf_float+0x1a8>
 800b8d4:	3302      	adds	r3, #2
 800b8d6:	e7f4      	b.n	800b8c2 <_printf_float+0x192>
 800b8d8:	2301      	movs	r3, #1
 800b8da:	e7f2      	b.n	800b8c2 <_printf_float+0x192>
 800b8dc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b8e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8e2:	4299      	cmp	r1, r3
 800b8e4:	db05      	blt.n	800b8f2 <_printf_float+0x1c2>
 800b8e6:	6823      	ldr	r3, [r4, #0]
 800b8e8:	6121      	str	r1, [r4, #16]
 800b8ea:	07d8      	lsls	r0, r3, #31
 800b8ec:	d5ea      	bpl.n	800b8c4 <_printf_float+0x194>
 800b8ee:	1c4b      	adds	r3, r1, #1
 800b8f0:	e7e7      	b.n	800b8c2 <_printf_float+0x192>
 800b8f2:	2900      	cmp	r1, #0
 800b8f4:	bfd4      	ite	le
 800b8f6:	f1c1 0202 	rsble	r2, r1, #2
 800b8fa:	2201      	movgt	r2, #1
 800b8fc:	4413      	add	r3, r2
 800b8fe:	e7e0      	b.n	800b8c2 <_printf_float+0x192>
 800b900:	6823      	ldr	r3, [r4, #0]
 800b902:	055a      	lsls	r2, r3, #21
 800b904:	d407      	bmi.n	800b916 <_printf_float+0x1e6>
 800b906:	6923      	ldr	r3, [r4, #16]
 800b908:	4642      	mov	r2, r8
 800b90a:	4631      	mov	r1, r6
 800b90c:	4628      	mov	r0, r5
 800b90e:	47b8      	blx	r7
 800b910:	3001      	adds	r0, #1
 800b912:	d12b      	bne.n	800b96c <_printf_float+0x23c>
 800b914:	e767      	b.n	800b7e6 <_printf_float+0xb6>
 800b916:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b91a:	f240 80dd 	bls.w	800bad8 <_printf_float+0x3a8>
 800b91e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b922:	2200      	movs	r2, #0
 800b924:	2300      	movs	r3, #0
 800b926:	f7f5 f93f 	bl	8000ba8 <__aeabi_dcmpeq>
 800b92a:	2800      	cmp	r0, #0
 800b92c:	d033      	beq.n	800b996 <_printf_float+0x266>
 800b92e:	4a37      	ldr	r2, [pc, #220]	@ (800ba0c <_printf_float+0x2dc>)
 800b930:	2301      	movs	r3, #1
 800b932:	4631      	mov	r1, r6
 800b934:	4628      	mov	r0, r5
 800b936:	47b8      	blx	r7
 800b938:	3001      	adds	r0, #1
 800b93a:	f43f af54 	beq.w	800b7e6 <_printf_float+0xb6>
 800b93e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b942:	4543      	cmp	r3, r8
 800b944:	db02      	blt.n	800b94c <_printf_float+0x21c>
 800b946:	6823      	ldr	r3, [r4, #0]
 800b948:	07d8      	lsls	r0, r3, #31
 800b94a:	d50f      	bpl.n	800b96c <_printf_float+0x23c>
 800b94c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b950:	4631      	mov	r1, r6
 800b952:	4628      	mov	r0, r5
 800b954:	47b8      	blx	r7
 800b956:	3001      	adds	r0, #1
 800b958:	f43f af45 	beq.w	800b7e6 <_printf_float+0xb6>
 800b95c:	f04f 0900 	mov.w	r9, #0
 800b960:	f108 38ff 	add.w	r8, r8, #4294967295
 800b964:	f104 0a1a 	add.w	sl, r4, #26
 800b968:	45c8      	cmp	r8, r9
 800b96a:	dc09      	bgt.n	800b980 <_printf_float+0x250>
 800b96c:	6823      	ldr	r3, [r4, #0]
 800b96e:	079b      	lsls	r3, r3, #30
 800b970:	f100 8103 	bmi.w	800bb7a <_printf_float+0x44a>
 800b974:	68e0      	ldr	r0, [r4, #12]
 800b976:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b978:	4298      	cmp	r0, r3
 800b97a:	bfb8      	it	lt
 800b97c:	4618      	movlt	r0, r3
 800b97e:	e734      	b.n	800b7ea <_printf_float+0xba>
 800b980:	2301      	movs	r3, #1
 800b982:	4652      	mov	r2, sl
 800b984:	4631      	mov	r1, r6
 800b986:	4628      	mov	r0, r5
 800b988:	47b8      	blx	r7
 800b98a:	3001      	adds	r0, #1
 800b98c:	f43f af2b 	beq.w	800b7e6 <_printf_float+0xb6>
 800b990:	f109 0901 	add.w	r9, r9, #1
 800b994:	e7e8      	b.n	800b968 <_printf_float+0x238>
 800b996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b998:	2b00      	cmp	r3, #0
 800b99a:	dc39      	bgt.n	800ba10 <_printf_float+0x2e0>
 800b99c:	4a1b      	ldr	r2, [pc, #108]	@ (800ba0c <_printf_float+0x2dc>)
 800b99e:	2301      	movs	r3, #1
 800b9a0:	4631      	mov	r1, r6
 800b9a2:	4628      	mov	r0, r5
 800b9a4:	47b8      	blx	r7
 800b9a6:	3001      	adds	r0, #1
 800b9a8:	f43f af1d 	beq.w	800b7e6 <_printf_float+0xb6>
 800b9ac:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b9b0:	ea59 0303 	orrs.w	r3, r9, r3
 800b9b4:	d102      	bne.n	800b9bc <_printf_float+0x28c>
 800b9b6:	6823      	ldr	r3, [r4, #0]
 800b9b8:	07d9      	lsls	r1, r3, #31
 800b9ba:	d5d7      	bpl.n	800b96c <_printf_float+0x23c>
 800b9bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9c0:	4631      	mov	r1, r6
 800b9c2:	4628      	mov	r0, r5
 800b9c4:	47b8      	blx	r7
 800b9c6:	3001      	adds	r0, #1
 800b9c8:	f43f af0d 	beq.w	800b7e6 <_printf_float+0xb6>
 800b9cc:	f04f 0a00 	mov.w	sl, #0
 800b9d0:	f104 0b1a 	add.w	fp, r4, #26
 800b9d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9d6:	425b      	negs	r3, r3
 800b9d8:	4553      	cmp	r3, sl
 800b9da:	dc01      	bgt.n	800b9e0 <_printf_float+0x2b0>
 800b9dc:	464b      	mov	r3, r9
 800b9de:	e793      	b.n	800b908 <_printf_float+0x1d8>
 800b9e0:	2301      	movs	r3, #1
 800b9e2:	465a      	mov	r2, fp
 800b9e4:	4631      	mov	r1, r6
 800b9e6:	4628      	mov	r0, r5
 800b9e8:	47b8      	blx	r7
 800b9ea:	3001      	adds	r0, #1
 800b9ec:	f43f aefb 	beq.w	800b7e6 <_printf_float+0xb6>
 800b9f0:	f10a 0a01 	add.w	sl, sl, #1
 800b9f4:	e7ee      	b.n	800b9d4 <_printf_float+0x2a4>
 800b9f6:	bf00      	nop
 800b9f8:	7fefffff 	.word	0x7fefffff
 800b9fc:	0801107c 	.word	0x0801107c
 800ba00:	08011078 	.word	0x08011078
 800ba04:	08011084 	.word	0x08011084
 800ba08:	08011080 	.word	0x08011080
 800ba0c:	08011088 	.word	0x08011088
 800ba10:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ba12:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ba16:	4553      	cmp	r3, sl
 800ba18:	bfa8      	it	ge
 800ba1a:	4653      	movge	r3, sl
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	4699      	mov	r9, r3
 800ba20:	dc36      	bgt.n	800ba90 <_printf_float+0x360>
 800ba22:	f04f 0b00 	mov.w	fp, #0
 800ba26:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ba2a:	f104 021a 	add.w	r2, r4, #26
 800ba2e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ba30:	9306      	str	r3, [sp, #24]
 800ba32:	eba3 0309 	sub.w	r3, r3, r9
 800ba36:	455b      	cmp	r3, fp
 800ba38:	dc31      	bgt.n	800ba9e <_printf_float+0x36e>
 800ba3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba3c:	459a      	cmp	sl, r3
 800ba3e:	dc3a      	bgt.n	800bab6 <_printf_float+0x386>
 800ba40:	6823      	ldr	r3, [r4, #0]
 800ba42:	07da      	lsls	r2, r3, #31
 800ba44:	d437      	bmi.n	800bab6 <_printf_float+0x386>
 800ba46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba48:	ebaa 0903 	sub.w	r9, sl, r3
 800ba4c:	9b06      	ldr	r3, [sp, #24]
 800ba4e:	ebaa 0303 	sub.w	r3, sl, r3
 800ba52:	4599      	cmp	r9, r3
 800ba54:	bfa8      	it	ge
 800ba56:	4699      	movge	r9, r3
 800ba58:	f1b9 0f00 	cmp.w	r9, #0
 800ba5c:	dc33      	bgt.n	800bac6 <_printf_float+0x396>
 800ba5e:	f04f 0800 	mov.w	r8, #0
 800ba62:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ba66:	f104 0b1a 	add.w	fp, r4, #26
 800ba6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba6c:	ebaa 0303 	sub.w	r3, sl, r3
 800ba70:	eba3 0309 	sub.w	r3, r3, r9
 800ba74:	4543      	cmp	r3, r8
 800ba76:	f77f af79 	ble.w	800b96c <_printf_float+0x23c>
 800ba7a:	2301      	movs	r3, #1
 800ba7c:	465a      	mov	r2, fp
 800ba7e:	4631      	mov	r1, r6
 800ba80:	4628      	mov	r0, r5
 800ba82:	47b8      	blx	r7
 800ba84:	3001      	adds	r0, #1
 800ba86:	f43f aeae 	beq.w	800b7e6 <_printf_float+0xb6>
 800ba8a:	f108 0801 	add.w	r8, r8, #1
 800ba8e:	e7ec      	b.n	800ba6a <_printf_float+0x33a>
 800ba90:	4642      	mov	r2, r8
 800ba92:	4631      	mov	r1, r6
 800ba94:	4628      	mov	r0, r5
 800ba96:	47b8      	blx	r7
 800ba98:	3001      	adds	r0, #1
 800ba9a:	d1c2      	bne.n	800ba22 <_printf_float+0x2f2>
 800ba9c:	e6a3      	b.n	800b7e6 <_printf_float+0xb6>
 800ba9e:	2301      	movs	r3, #1
 800baa0:	4631      	mov	r1, r6
 800baa2:	4628      	mov	r0, r5
 800baa4:	9206      	str	r2, [sp, #24]
 800baa6:	47b8      	blx	r7
 800baa8:	3001      	adds	r0, #1
 800baaa:	f43f ae9c 	beq.w	800b7e6 <_printf_float+0xb6>
 800baae:	9a06      	ldr	r2, [sp, #24]
 800bab0:	f10b 0b01 	add.w	fp, fp, #1
 800bab4:	e7bb      	b.n	800ba2e <_printf_float+0x2fe>
 800bab6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800baba:	4631      	mov	r1, r6
 800babc:	4628      	mov	r0, r5
 800babe:	47b8      	blx	r7
 800bac0:	3001      	adds	r0, #1
 800bac2:	d1c0      	bne.n	800ba46 <_printf_float+0x316>
 800bac4:	e68f      	b.n	800b7e6 <_printf_float+0xb6>
 800bac6:	9a06      	ldr	r2, [sp, #24]
 800bac8:	464b      	mov	r3, r9
 800baca:	4442      	add	r2, r8
 800bacc:	4631      	mov	r1, r6
 800bace:	4628      	mov	r0, r5
 800bad0:	47b8      	blx	r7
 800bad2:	3001      	adds	r0, #1
 800bad4:	d1c3      	bne.n	800ba5e <_printf_float+0x32e>
 800bad6:	e686      	b.n	800b7e6 <_printf_float+0xb6>
 800bad8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800badc:	f1ba 0f01 	cmp.w	sl, #1
 800bae0:	dc01      	bgt.n	800bae6 <_printf_float+0x3b6>
 800bae2:	07db      	lsls	r3, r3, #31
 800bae4:	d536      	bpl.n	800bb54 <_printf_float+0x424>
 800bae6:	2301      	movs	r3, #1
 800bae8:	4642      	mov	r2, r8
 800baea:	4631      	mov	r1, r6
 800baec:	4628      	mov	r0, r5
 800baee:	47b8      	blx	r7
 800baf0:	3001      	adds	r0, #1
 800baf2:	f43f ae78 	beq.w	800b7e6 <_printf_float+0xb6>
 800baf6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bafa:	4631      	mov	r1, r6
 800bafc:	4628      	mov	r0, r5
 800bafe:	47b8      	blx	r7
 800bb00:	3001      	adds	r0, #1
 800bb02:	f43f ae70 	beq.w	800b7e6 <_printf_float+0xb6>
 800bb06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb12:	f7f5 f849 	bl	8000ba8 <__aeabi_dcmpeq>
 800bb16:	b9c0      	cbnz	r0, 800bb4a <_printf_float+0x41a>
 800bb18:	4653      	mov	r3, sl
 800bb1a:	f108 0201 	add.w	r2, r8, #1
 800bb1e:	4631      	mov	r1, r6
 800bb20:	4628      	mov	r0, r5
 800bb22:	47b8      	blx	r7
 800bb24:	3001      	adds	r0, #1
 800bb26:	d10c      	bne.n	800bb42 <_printf_float+0x412>
 800bb28:	e65d      	b.n	800b7e6 <_printf_float+0xb6>
 800bb2a:	2301      	movs	r3, #1
 800bb2c:	465a      	mov	r2, fp
 800bb2e:	4631      	mov	r1, r6
 800bb30:	4628      	mov	r0, r5
 800bb32:	47b8      	blx	r7
 800bb34:	3001      	adds	r0, #1
 800bb36:	f43f ae56 	beq.w	800b7e6 <_printf_float+0xb6>
 800bb3a:	f108 0801 	add.w	r8, r8, #1
 800bb3e:	45d0      	cmp	r8, sl
 800bb40:	dbf3      	blt.n	800bb2a <_printf_float+0x3fa>
 800bb42:	464b      	mov	r3, r9
 800bb44:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bb48:	e6df      	b.n	800b90a <_printf_float+0x1da>
 800bb4a:	f04f 0800 	mov.w	r8, #0
 800bb4e:	f104 0b1a 	add.w	fp, r4, #26
 800bb52:	e7f4      	b.n	800bb3e <_printf_float+0x40e>
 800bb54:	2301      	movs	r3, #1
 800bb56:	4642      	mov	r2, r8
 800bb58:	e7e1      	b.n	800bb1e <_printf_float+0x3ee>
 800bb5a:	2301      	movs	r3, #1
 800bb5c:	464a      	mov	r2, r9
 800bb5e:	4631      	mov	r1, r6
 800bb60:	4628      	mov	r0, r5
 800bb62:	47b8      	blx	r7
 800bb64:	3001      	adds	r0, #1
 800bb66:	f43f ae3e 	beq.w	800b7e6 <_printf_float+0xb6>
 800bb6a:	f108 0801 	add.w	r8, r8, #1
 800bb6e:	68e3      	ldr	r3, [r4, #12]
 800bb70:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bb72:	1a5b      	subs	r3, r3, r1
 800bb74:	4543      	cmp	r3, r8
 800bb76:	dcf0      	bgt.n	800bb5a <_printf_float+0x42a>
 800bb78:	e6fc      	b.n	800b974 <_printf_float+0x244>
 800bb7a:	f04f 0800 	mov.w	r8, #0
 800bb7e:	f104 0919 	add.w	r9, r4, #25
 800bb82:	e7f4      	b.n	800bb6e <_printf_float+0x43e>

0800bb84 <_printf_common>:
 800bb84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb88:	4616      	mov	r6, r2
 800bb8a:	4698      	mov	r8, r3
 800bb8c:	688a      	ldr	r2, [r1, #8]
 800bb8e:	690b      	ldr	r3, [r1, #16]
 800bb90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bb94:	4293      	cmp	r3, r2
 800bb96:	bfb8      	it	lt
 800bb98:	4613      	movlt	r3, r2
 800bb9a:	6033      	str	r3, [r6, #0]
 800bb9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bba0:	4607      	mov	r7, r0
 800bba2:	460c      	mov	r4, r1
 800bba4:	b10a      	cbz	r2, 800bbaa <_printf_common+0x26>
 800bba6:	3301      	adds	r3, #1
 800bba8:	6033      	str	r3, [r6, #0]
 800bbaa:	6823      	ldr	r3, [r4, #0]
 800bbac:	0699      	lsls	r1, r3, #26
 800bbae:	bf42      	ittt	mi
 800bbb0:	6833      	ldrmi	r3, [r6, #0]
 800bbb2:	3302      	addmi	r3, #2
 800bbb4:	6033      	strmi	r3, [r6, #0]
 800bbb6:	6825      	ldr	r5, [r4, #0]
 800bbb8:	f015 0506 	ands.w	r5, r5, #6
 800bbbc:	d106      	bne.n	800bbcc <_printf_common+0x48>
 800bbbe:	f104 0a19 	add.w	sl, r4, #25
 800bbc2:	68e3      	ldr	r3, [r4, #12]
 800bbc4:	6832      	ldr	r2, [r6, #0]
 800bbc6:	1a9b      	subs	r3, r3, r2
 800bbc8:	42ab      	cmp	r3, r5
 800bbca:	dc26      	bgt.n	800bc1a <_printf_common+0x96>
 800bbcc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bbd0:	6822      	ldr	r2, [r4, #0]
 800bbd2:	3b00      	subs	r3, #0
 800bbd4:	bf18      	it	ne
 800bbd6:	2301      	movne	r3, #1
 800bbd8:	0692      	lsls	r2, r2, #26
 800bbda:	d42b      	bmi.n	800bc34 <_printf_common+0xb0>
 800bbdc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bbe0:	4641      	mov	r1, r8
 800bbe2:	4638      	mov	r0, r7
 800bbe4:	47c8      	blx	r9
 800bbe6:	3001      	adds	r0, #1
 800bbe8:	d01e      	beq.n	800bc28 <_printf_common+0xa4>
 800bbea:	6823      	ldr	r3, [r4, #0]
 800bbec:	6922      	ldr	r2, [r4, #16]
 800bbee:	f003 0306 	and.w	r3, r3, #6
 800bbf2:	2b04      	cmp	r3, #4
 800bbf4:	bf02      	ittt	eq
 800bbf6:	68e5      	ldreq	r5, [r4, #12]
 800bbf8:	6833      	ldreq	r3, [r6, #0]
 800bbfa:	1aed      	subeq	r5, r5, r3
 800bbfc:	68a3      	ldr	r3, [r4, #8]
 800bbfe:	bf0c      	ite	eq
 800bc00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bc04:	2500      	movne	r5, #0
 800bc06:	4293      	cmp	r3, r2
 800bc08:	bfc4      	itt	gt
 800bc0a:	1a9b      	subgt	r3, r3, r2
 800bc0c:	18ed      	addgt	r5, r5, r3
 800bc0e:	2600      	movs	r6, #0
 800bc10:	341a      	adds	r4, #26
 800bc12:	42b5      	cmp	r5, r6
 800bc14:	d11a      	bne.n	800bc4c <_printf_common+0xc8>
 800bc16:	2000      	movs	r0, #0
 800bc18:	e008      	b.n	800bc2c <_printf_common+0xa8>
 800bc1a:	2301      	movs	r3, #1
 800bc1c:	4652      	mov	r2, sl
 800bc1e:	4641      	mov	r1, r8
 800bc20:	4638      	mov	r0, r7
 800bc22:	47c8      	blx	r9
 800bc24:	3001      	adds	r0, #1
 800bc26:	d103      	bne.n	800bc30 <_printf_common+0xac>
 800bc28:	f04f 30ff 	mov.w	r0, #4294967295
 800bc2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc30:	3501      	adds	r5, #1
 800bc32:	e7c6      	b.n	800bbc2 <_printf_common+0x3e>
 800bc34:	18e1      	adds	r1, r4, r3
 800bc36:	1c5a      	adds	r2, r3, #1
 800bc38:	2030      	movs	r0, #48	@ 0x30
 800bc3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bc3e:	4422      	add	r2, r4
 800bc40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bc44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bc48:	3302      	adds	r3, #2
 800bc4a:	e7c7      	b.n	800bbdc <_printf_common+0x58>
 800bc4c:	2301      	movs	r3, #1
 800bc4e:	4622      	mov	r2, r4
 800bc50:	4641      	mov	r1, r8
 800bc52:	4638      	mov	r0, r7
 800bc54:	47c8      	blx	r9
 800bc56:	3001      	adds	r0, #1
 800bc58:	d0e6      	beq.n	800bc28 <_printf_common+0xa4>
 800bc5a:	3601      	adds	r6, #1
 800bc5c:	e7d9      	b.n	800bc12 <_printf_common+0x8e>
	...

0800bc60 <_printf_i>:
 800bc60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc64:	7e0f      	ldrb	r7, [r1, #24]
 800bc66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bc68:	2f78      	cmp	r7, #120	@ 0x78
 800bc6a:	4691      	mov	r9, r2
 800bc6c:	4680      	mov	r8, r0
 800bc6e:	460c      	mov	r4, r1
 800bc70:	469a      	mov	sl, r3
 800bc72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bc76:	d807      	bhi.n	800bc88 <_printf_i+0x28>
 800bc78:	2f62      	cmp	r7, #98	@ 0x62
 800bc7a:	d80a      	bhi.n	800bc92 <_printf_i+0x32>
 800bc7c:	2f00      	cmp	r7, #0
 800bc7e:	f000 80d1 	beq.w	800be24 <_printf_i+0x1c4>
 800bc82:	2f58      	cmp	r7, #88	@ 0x58
 800bc84:	f000 80b8 	beq.w	800bdf8 <_printf_i+0x198>
 800bc88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bc90:	e03a      	b.n	800bd08 <_printf_i+0xa8>
 800bc92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bc96:	2b15      	cmp	r3, #21
 800bc98:	d8f6      	bhi.n	800bc88 <_printf_i+0x28>
 800bc9a:	a101      	add	r1, pc, #4	@ (adr r1, 800bca0 <_printf_i+0x40>)
 800bc9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bca0:	0800bcf9 	.word	0x0800bcf9
 800bca4:	0800bd0d 	.word	0x0800bd0d
 800bca8:	0800bc89 	.word	0x0800bc89
 800bcac:	0800bc89 	.word	0x0800bc89
 800bcb0:	0800bc89 	.word	0x0800bc89
 800bcb4:	0800bc89 	.word	0x0800bc89
 800bcb8:	0800bd0d 	.word	0x0800bd0d
 800bcbc:	0800bc89 	.word	0x0800bc89
 800bcc0:	0800bc89 	.word	0x0800bc89
 800bcc4:	0800bc89 	.word	0x0800bc89
 800bcc8:	0800bc89 	.word	0x0800bc89
 800bccc:	0800be0b 	.word	0x0800be0b
 800bcd0:	0800bd37 	.word	0x0800bd37
 800bcd4:	0800bdc5 	.word	0x0800bdc5
 800bcd8:	0800bc89 	.word	0x0800bc89
 800bcdc:	0800bc89 	.word	0x0800bc89
 800bce0:	0800be2d 	.word	0x0800be2d
 800bce4:	0800bc89 	.word	0x0800bc89
 800bce8:	0800bd37 	.word	0x0800bd37
 800bcec:	0800bc89 	.word	0x0800bc89
 800bcf0:	0800bc89 	.word	0x0800bc89
 800bcf4:	0800bdcd 	.word	0x0800bdcd
 800bcf8:	6833      	ldr	r3, [r6, #0]
 800bcfa:	1d1a      	adds	r2, r3, #4
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	6032      	str	r2, [r6, #0]
 800bd00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bd08:	2301      	movs	r3, #1
 800bd0a:	e09c      	b.n	800be46 <_printf_i+0x1e6>
 800bd0c:	6833      	ldr	r3, [r6, #0]
 800bd0e:	6820      	ldr	r0, [r4, #0]
 800bd10:	1d19      	adds	r1, r3, #4
 800bd12:	6031      	str	r1, [r6, #0]
 800bd14:	0606      	lsls	r6, r0, #24
 800bd16:	d501      	bpl.n	800bd1c <_printf_i+0xbc>
 800bd18:	681d      	ldr	r5, [r3, #0]
 800bd1a:	e003      	b.n	800bd24 <_printf_i+0xc4>
 800bd1c:	0645      	lsls	r5, r0, #25
 800bd1e:	d5fb      	bpl.n	800bd18 <_printf_i+0xb8>
 800bd20:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bd24:	2d00      	cmp	r5, #0
 800bd26:	da03      	bge.n	800bd30 <_printf_i+0xd0>
 800bd28:	232d      	movs	r3, #45	@ 0x2d
 800bd2a:	426d      	negs	r5, r5
 800bd2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd30:	4858      	ldr	r0, [pc, #352]	@ (800be94 <_printf_i+0x234>)
 800bd32:	230a      	movs	r3, #10
 800bd34:	e011      	b.n	800bd5a <_printf_i+0xfa>
 800bd36:	6821      	ldr	r1, [r4, #0]
 800bd38:	6833      	ldr	r3, [r6, #0]
 800bd3a:	0608      	lsls	r0, r1, #24
 800bd3c:	f853 5b04 	ldr.w	r5, [r3], #4
 800bd40:	d402      	bmi.n	800bd48 <_printf_i+0xe8>
 800bd42:	0649      	lsls	r1, r1, #25
 800bd44:	bf48      	it	mi
 800bd46:	b2ad      	uxthmi	r5, r5
 800bd48:	2f6f      	cmp	r7, #111	@ 0x6f
 800bd4a:	4852      	ldr	r0, [pc, #328]	@ (800be94 <_printf_i+0x234>)
 800bd4c:	6033      	str	r3, [r6, #0]
 800bd4e:	bf14      	ite	ne
 800bd50:	230a      	movne	r3, #10
 800bd52:	2308      	moveq	r3, #8
 800bd54:	2100      	movs	r1, #0
 800bd56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bd5a:	6866      	ldr	r6, [r4, #4]
 800bd5c:	60a6      	str	r6, [r4, #8]
 800bd5e:	2e00      	cmp	r6, #0
 800bd60:	db05      	blt.n	800bd6e <_printf_i+0x10e>
 800bd62:	6821      	ldr	r1, [r4, #0]
 800bd64:	432e      	orrs	r6, r5
 800bd66:	f021 0104 	bic.w	r1, r1, #4
 800bd6a:	6021      	str	r1, [r4, #0]
 800bd6c:	d04b      	beq.n	800be06 <_printf_i+0x1a6>
 800bd6e:	4616      	mov	r6, r2
 800bd70:	fbb5 f1f3 	udiv	r1, r5, r3
 800bd74:	fb03 5711 	mls	r7, r3, r1, r5
 800bd78:	5dc7      	ldrb	r7, [r0, r7]
 800bd7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bd7e:	462f      	mov	r7, r5
 800bd80:	42bb      	cmp	r3, r7
 800bd82:	460d      	mov	r5, r1
 800bd84:	d9f4      	bls.n	800bd70 <_printf_i+0x110>
 800bd86:	2b08      	cmp	r3, #8
 800bd88:	d10b      	bne.n	800bda2 <_printf_i+0x142>
 800bd8a:	6823      	ldr	r3, [r4, #0]
 800bd8c:	07df      	lsls	r7, r3, #31
 800bd8e:	d508      	bpl.n	800bda2 <_printf_i+0x142>
 800bd90:	6923      	ldr	r3, [r4, #16]
 800bd92:	6861      	ldr	r1, [r4, #4]
 800bd94:	4299      	cmp	r1, r3
 800bd96:	bfde      	ittt	le
 800bd98:	2330      	movle	r3, #48	@ 0x30
 800bd9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bd9e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bda2:	1b92      	subs	r2, r2, r6
 800bda4:	6122      	str	r2, [r4, #16]
 800bda6:	f8cd a000 	str.w	sl, [sp]
 800bdaa:	464b      	mov	r3, r9
 800bdac:	aa03      	add	r2, sp, #12
 800bdae:	4621      	mov	r1, r4
 800bdb0:	4640      	mov	r0, r8
 800bdb2:	f7ff fee7 	bl	800bb84 <_printf_common>
 800bdb6:	3001      	adds	r0, #1
 800bdb8:	d14a      	bne.n	800be50 <_printf_i+0x1f0>
 800bdba:	f04f 30ff 	mov.w	r0, #4294967295
 800bdbe:	b004      	add	sp, #16
 800bdc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdc4:	6823      	ldr	r3, [r4, #0]
 800bdc6:	f043 0320 	orr.w	r3, r3, #32
 800bdca:	6023      	str	r3, [r4, #0]
 800bdcc:	4832      	ldr	r0, [pc, #200]	@ (800be98 <_printf_i+0x238>)
 800bdce:	2778      	movs	r7, #120	@ 0x78
 800bdd0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bdd4:	6823      	ldr	r3, [r4, #0]
 800bdd6:	6831      	ldr	r1, [r6, #0]
 800bdd8:	061f      	lsls	r7, r3, #24
 800bdda:	f851 5b04 	ldr.w	r5, [r1], #4
 800bdde:	d402      	bmi.n	800bde6 <_printf_i+0x186>
 800bde0:	065f      	lsls	r7, r3, #25
 800bde2:	bf48      	it	mi
 800bde4:	b2ad      	uxthmi	r5, r5
 800bde6:	6031      	str	r1, [r6, #0]
 800bde8:	07d9      	lsls	r1, r3, #31
 800bdea:	bf44      	itt	mi
 800bdec:	f043 0320 	orrmi.w	r3, r3, #32
 800bdf0:	6023      	strmi	r3, [r4, #0]
 800bdf2:	b11d      	cbz	r5, 800bdfc <_printf_i+0x19c>
 800bdf4:	2310      	movs	r3, #16
 800bdf6:	e7ad      	b.n	800bd54 <_printf_i+0xf4>
 800bdf8:	4826      	ldr	r0, [pc, #152]	@ (800be94 <_printf_i+0x234>)
 800bdfa:	e7e9      	b.n	800bdd0 <_printf_i+0x170>
 800bdfc:	6823      	ldr	r3, [r4, #0]
 800bdfe:	f023 0320 	bic.w	r3, r3, #32
 800be02:	6023      	str	r3, [r4, #0]
 800be04:	e7f6      	b.n	800bdf4 <_printf_i+0x194>
 800be06:	4616      	mov	r6, r2
 800be08:	e7bd      	b.n	800bd86 <_printf_i+0x126>
 800be0a:	6833      	ldr	r3, [r6, #0]
 800be0c:	6825      	ldr	r5, [r4, #0]
 800be0e:	6961      	ldr	r1, [r4, #20]
 800be10:	1d18      	adds	r0, r3, #4
 800be12:	6030      	str	r0, [r6, #0]
 800be14:	062e      	lsls	r6, r5, #24
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	d501      	bpl.n	800be1e <_printf_i+0x1be>
 800be1a:	6019      	str	r1, [r3, #0]
 800be1c:	e002      	b.n	800be24 <_printf_i+0x1c4>
 800be1e:	0668      	lsls	r0, r5, #25
 800be20:	d5fb      	bpl.n	800be1a <_printf_i+0x1ba>
 800be22:	8019      	strh	r1, [r3, #0]
 800be24:	2300      	movs	r3, #0
 800be26:	6123      	str	r3, [r4, #16]
 800be28:	4616      	mov	r6, r2
 800be2a:	e7bc      	b.n	800bda6 <_printf_i+0x146>
 800be2c:	6833      	ldr	r3, [r6, #0]
 800be2e:	1d1a      	adds	r2, r3, #4
 800be30:	6032      	str	r2, [r6, #0]
 800be32:	681e      	ldr	r6, [r3, #0]
 800be34:	6862      	ldr	r2, [r4, #4]
 800be36:	2100      	movs	r1, #0
 800be38:	4630      	mov	r0, r6
 800be3a:	f7f4 fa39 	bl	80002b0 <memchr>
 800be3e:	b108      	cbz	r0, 800be44 <_printf_i+0x1e4>
 800be40:	1b80      	subs	r0, r0, r6
 800be42:	6060      	str	r0, [r4, #4]
 800be44:	6863      	ldr	r3, [r4, #4]
 800be46:	6123      	str	r3, [r4, #16]
 800be48:	2300      	movs	r3, #0
 800be4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be4e:	e7aa      	b.n	800bda6 <_printf_i+0x146>
 800be50:	6923      	ldr	r3, [r4, #16]
 800be52:	4632      	mov	r2, r6
 800be54:	4649      	mov	r1, r9
 800be56:	4640      	mov	r0, r8
 800be58:	47d0      	blx	sl
 800be5a:	3001      	adds	r0, #1
 800be5c:	d0ad      	beq.n	800bdba <_printf_i+0x15a>
 800be5e:	6823      	ldr	r3, [r4, #0]
 800be60:	079b      	lsls	r3, r3, #30
 800be62:	d413      	bmi.n	800be8c <_printf_i+0x22c>
 800be64:	68e0      	ldr	r0, [r4, #12]
 800be66:	9b03      	ldr	r3, [sp, #12]
 800be68:	4298      	cmp	r0, r3
 800be6a:	bfb8      	it	lt
 800be6c:	4618      	movlt	r0, r3
 800be6e:	e7a6      	b.n	800bdbe <_printf_i+0x15e>
 800be70:	2301      	movs	r3, #1
 800be72:	4632      	mov	r2, r6
 800be74:	4649      	mov	r1, r9
 800be76:	4640      	mov	r0, r8
 800be78:	47d0      	blx	sl
 800be7a:	3001      	adds	r0, #1
 800be7c:	d09d      	beq.n	800bdba <_printf_i+0x15a>
 800be7e:	3501      	adds	r5, #1
 800be80:	68e3      	ldr	r3, [r4, #12]
 800be82:	9903      	ldr	r1, [sp, #12]
 800be84:	1a5b      	subs	r3, r3, r1
 800be86:	42ab      	cmp	r3, r5
 800be88:	dcf2      	bgt.n	800be70 <_printf_i+0x210>
 800be8a:	e7eb      	b.n	800be64 <_printf_i+0x204>
 800be8c:	2500      	movs	r5, #0
 800be8e:	f104 0619 	add.w	r6, r4, #25
 800be92:	e7f5      	b.n	800be80 <_printf_i+0x220>
 800be94:	0801108a 	.word	0x0801108a
 800be98:	0801109b 	.word	0x0801109b

0800be9c <_scanf_float>:
 800be9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bea0:	b087      	sub	sp, #28
 800bea2:	4691      	mov	r9, r2
 800bea4:	9303      	str	r3, [sp, #12]
 800bea6:	688b      	ldr	r3, [r1, #8]
 800bea8:	1e5a      	subs	r2, r3, #1
 800beaa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800beae:	bf81      	itttt	hi
 800beb0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800beb4:	eb03 0b05 	addhi.w	fp, r3, r5
 800beb8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800bebc:	608b      	strhi	r3, [r1, #8]
 800bebe:	680b      	ldr	r3, [r1, #0]
 800bec0:	460a      	mov	r2, r1
 800bec2:	f04f 0500 	mov.w	r5, #0
 800bec6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800beca:	f842 3b1c 	str.w	r3, [r2], #28
 800bece:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800bed2:	4680      	mov	r8, r0
 800bed4:	460c      	mov	r4, r1
 800bed6:	bf98      	it	ls
 800bed8:	f04f 0b00 	movls.w	fp, #0
 800bedc:	9201      	str	r2, [sp, #4]
 800bede:	4616      	mov	r6, r2
 800bee0:	46aa      	mov	sl, r5
 800bee2:	462f      	mov	r7, r5
 800bee4:	9502      	str	r5, [sp, #8]
 800bee6:	68a2      	ldr	r2, [r4, #8]
 800bee8:	b15a      	cbz	r2, 800bf02 <_scanf_float+0x66>
 800beea:	f8d9 3000 	ldr.w	r3, [r9]
 800beee:	781b      	ldrb	r3, [r3, #0]
 800bef0:	2b4e      	cmp	r3, #78	@ 0x4e
 800bef2:	d863      	bhi.n	800bfbc <_scanf_float+0x120>
 800bef4:	2b40      	cmp	r3, #64	@ 0x40
 800bef6:	d83b      	bhi.n	800bf70 <_scanf_float+0xd4>
 800bef8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800befc:	b2c8      	uxtb	r0, r1
 800befe:	280e      	cmp	r0, #14
 800bf00:	d939      	bls.n	800bf76 <_scanf_float+0xda>
 800bf02:	b11f      	cbz	r7, 800bf0c <_scanf_float+0x70>
 800bf04:	6823      	ldr	r3, [r4, #0]
 800bf06:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bf0a:	6023      	str	r3, [r4, #0]
 800bf0c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bf10:	f1ba 0f01 	cmp.w	sl, #1
 800bf14:	f200 8114 	bhi.w	800c140 <_scanf_float+0x2a4>
 800bf18:	9b01      	ldr	r3, [sp, #4]
 800bf1a:	429e      	cmp	r6, r3
 800bf1c:	f200 8105 	bhi.w	800c12a <_scanf_float+0x28e>
 800bf20:	2001      	movs	r0, #1
 800bf22:	b007      	add	sp, #28
 800bf24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf28:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800bf2c:	2a0d      	cmp	r2, #13
 800bf2e:	d8e8      	bhi.n	800bf02 <_scanf_float+0x66>
 800bf30:	a101      	add	r1, pc, #4	@ (adr r1, 800bf38 <_scanf_float+0x9c>)
 800bf32:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bf36:	bf00      	nop
 800bf38:	0800c081 	.word	0x0800c081
 800bf3c:	0800bf03 	.word	0x0800bf03
 800bf40:	0800bf03 	.word	0x0800bf03
 800bf44:	0800bf03 	.word	0x0800bf03
 800bf48:	0800c0dd 	.word	0x0800c0dd
 800bf4c:	0800c0b7 	.word	0x0800c0b7
 800bf50:	0800bf03 	.word	0x0800bf03
 800bf54:	0800bf03 	.word	0x0800bf03
 800bf58:	0800c08f 	.word	0x0800c08f
 800bf5c:	0800bf03 	.word	0x0800bf03
 800bf60:	0800bf03 	.word	0x0800bf03
 800bf64:	0800bf03 	.word	0x0800bf03
 800bf68:	0800bf03 	.word	0x0800bf03
 800bf6c:	0800c04b 	.word	0x0800c04b
 800bf70:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800bf74:	e7da      	b.n	800bf2c <_scanf_float+0x90>
 800bf76:	290e      	cmp	r1, #14
 800bf78:	d8c3      	bhi.n	800bf02 <_scanf_float+0x66>
 800bf7a:	a001      	add	r0, pc, #4	@ (adr r0, 800bf80 <_scanf_float+0xe4>)
 800bf7c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bf80:	0800c03b 	.word	0x0800c03b
 800bf84:	0800bf03 	.word	0x0800bf03
 800bf88:	0800c03b 	.word	0x0800c03b
 800bf8c:	0800c0cb 	.word	0x0800c0cb
 800bf90:	0800bf03 	.word	0x0800bf03
 800bf94:	0800bfdd 	.word	0x0800bfdd
 800bf98:	0800c021 	.word	0x0800c021
 800bf9c:	0800c021 	.word	0x0800c021
 800bfa0:	0800c021 	.word	0x0800c021
 800bfa4:	0800c021 	.word	0x0800c021
 800bfa8:	0800c021 	.word	0x0800c021
 800bfac:	0800c021 	.word	0x0800c021
 800bfb0:	0800c021 	.word	0x0800c021
 800bfb4:	0800c021 	.word	0x0800c021
 800bfb8:	0800c021 	.word	0x0800c021
 800bfbc:	2b6e      	cmp	r3, #110	@ 0x6e
 800bfbe:	d809      	bhi.n	800bfd4 <_scanf_float+0x138>
 800bfc0:	2b60      	cmp	r3, #96	@ 0x60
 800bfc2:	d8b1      	bhi.n	800bf28 <_scanf_float+0x8c>
 800bfc4:	2b54      	cmp	r3, #84	@ 0x54
 800bfc6:	d07b      	beq.n	800c0c0 <_scanf_float+0x224>
 800bfc8:	2b59      	cmp	r3, #89	@ 0x59
 800bfca:	d19a      	bne.n	800bf02 <_scanf_float+0x66>
 800bfcc:	2d07      	cmp	r5, #7
 800bfce:	d198      	bne.n	800bf02 <_scanf_float+0x66>
 800bfd0:	2508      	movs	r5, #8
 800bfd2:	e02f      	b.n	800c034 <_scanf_float+0x198>
 800bfd4:	2b74      	cmp	r3, #116	@ 0x74
 800bfd6:	d073      	beq.n	800c0c0 <_scanf_float+0x224>
 800bfd8:	2b79      	cmp	r3, #121	@ 0x79
 800bfda:	e7f6      	b.n	800bfca <_scanf_float+0x12e>
 800bfdc:	6821      	ldr	r1, [r4, #0]
 800bfde:	05c8      	lsls	r0, r1, #23
 800bfe0:	d51e      	bpl.n	800c020 <_scanf_float+0x184>
 800bfe2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800bfe6:	6021      	str	r1, [r4, #0]
 800bfe8:	3701      	adds	r7, #1
 800bfea:	f1bb 0f00 	cmp.w	fp, #0
 800bfee:	d003      	beq.n	800bff8 <_scanf_float+0x15c>
 800bff0:	3201      	adds	r2, #1
 800bff2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bff6:	60a2      	str	r2, [r4, #8]
 800bff8:	68a3      	ldr	r3, [r4, #8]
 800bffa:	3b01      	subs	r3, #1
 800bffc:	60a3      	str	r3, [r4, #8]
 800bffe:	6923      	ldr	r3, [r4, #16]
 800c000:	3301      	adds	r3, #1
 800c002:	6123      	str	r3, [r4, #16]
 800c004:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c008:	3b01      	subs	r3, #1
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	f8c9 3004 	str.w	r3, [r9, #4]
 800c010:	f340 8082 	ble.w	800c118 <_scanf_float+0x27c>
 800c014:	f8d9 3000 	ldr.w	r3, [r9]
 800c018:	3301      	adds	r3, #1
 800c01a:	f8c9 3000 	str.w	r3, [r9]
 800c01e:	e762      	b.n	800bee6 <_scanf_float+0x4a>
 800c020:	eb1a 0105 	adds.w	r1, sl, r5
 800c024:	f47f af6d 	bne.w	800bf02 <_scanf_float+0x66>
 800c028:	6822      	ldr	r2, [r4, #0]
 800c02a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800c02e:	6022      	str	r2, [r4, #0]
 800c030:	460d      	mov	r5, r1
 800c032:	468a      	mov	sl, r1
 800c034:	f806 3b01 	strb.w	r3, [r6], #1
 800c038:	e7de      	b.n	800bff8 <_scanf_float+0x15c>
 800c03a:	6822      	ldr	r2, [r4, #0]
 800c03c:	0610      	lsls	r0, r2, #24
 800c03e:	f57f af60 	bpl.w	800bf02 <_scanf_float+0x66>
 800c042:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c046:	6022      	str	r2, [r4, #0]
 800c048:	e7f4      	b.n	800c034 <_scanf_float+0x198>
 800c04a:	f1ba 0f00 	cmp.w	sl, #0
 800c04e:	d10c      	bne.n	800c06a <_scanf_float+0x1ce>
 800c050:	b977      	cbnz	r7, 800c070 <_scanf_float+0x1d4>
 800c052:	6822      	ldr	r2, [r4, #0]
 800c054:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c058:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c05c:	d108      	bne.n	800c070 <_scanf_float+0x1d4>
 800c05e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c062:	6022      	str	r2, [r4, #0]
 800c064:	f04f 0a01 	mov.w	sl, #1
 800c068:	e7e4      	b.n	800c034 <_scanf_float+0x198>
 800c06a:	f1ba 0f02 	cmp.w	sl, #2
 800c06e:	d050      	beq.n	800c112 <_scanf_float+0x276>
 800c070:	2d01      	cmp	r5, #1
 800c072:	d002      	beq.n	800c07a <_scanf_float+0x1de>
 800c074:	2d04      	cmp	r5, #4
 800c076:	f47f af44 	bne.w	800bf02 <_scanf_float+0x66>
 800c07a:	3501      	adds	r5, #1
 800c07c:	b2ed      	uxtb	r5, r5
 800c07e:	e7d9      	b.n	800c034 <_scanf_float+0x198>
 800c080:	f1ba 0f01 	cmp.w	sl, #1
 800c084:	f47f af3d 	bne.w	800bf02 <_scanf_float+0x66>
 800c088:	f04f 0a02 	mov.w	sl, #2
 800c08c:	e7d2      	b.n	800c034 <_scanf_float+0x198>
 800c08e:	b975      	cbnz	r5, 800c0ae <_scanf_float+0x212>
 800c090:	2f00      	cmp	r7, #0
 800c092:	f47f af37 	bne.w	800bf04 <_scanf_float+0x68>
 800c096:	6822      	ldr	r2, [r4, #0]
 800c098:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c09c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c0a0:	f040 8103 	bne.w	800c2aa <_scanf_float+0x40e>
 800c0a4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c0a8:	6022      	str	r2, [r4, #0]
 800c0aa:	2501      	movs	r5, #1
 800c0ac:	e7c2      	b.n	800c034 <_scanf_float+0x198>
 800c0ae:	2d03      	cmp	r5, #3
 800c0b0:	d0e3      	beq.n	800c07a <_scanf_float+0x1de>
 800c0b2:	2d05      	cmp	r5, #5
 800c0b4:	e7df      	b.n	800c076 <_scanf_float+0x1da>
 800c0b6:	2d02      	cmp	r5, #2
 800c0b8:	f47f af23 	bne.w	800bf02 <_scanf_float+0x66>
 800c0bc:	2503      	movs	r5, #3
 800c0be:	e7b9      	b.n	800c034 <_scanf_float+0x198>
 800c0c0:	2d06      	cmp	r5, #6
 800c0c2:	f47f af1e 	bne.w	800bf02 <_scanf_float+0x66>
 800c0c6:	2507      	movs	r5, #7
 800c0c8:	e7b4      	b.n	800c034 <_scanf_float+0x198>
 800c0ca:	6822      	ldr	r2, [r4, #0]
 800c0cc:	0591      	lsls	r1, r2, #22
 800c0ce:	f57f af18 	bpl.w	800bf02 <_scanf_float+0x66>
 800c0d2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c0d6:	6022      	str	r2, [r4, #0]
 800c0d8:	9702      	str	r7, [sp, #8]
 800c0da:	e7ab      	b.n	800c034 <_scanf_float+0x198>
 800c0dc:	6822      	ldr	r2, [r4, #0]
 800c0de:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c0e2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c0e6:	d005      	beq.n	800c0f4 <_scanf_float+0x258>
 800c0e8:	0550      	lsls	r0, r2, #21
 800c0ea:	f57f af0a 	bpl.w	800bf02 <_scanf_float+0x66>
 800c0ee:	2f00      	cmp	r7, #0
 800c0f0:	f000 80db 	beq.w	800c2aa <_scanf_float+0x40e>
 800c0f4:	0591      	lsls	r1, r2, #22
 800c0f6:	bf58      	it	pl
 800c0f8:	9902      	ldrpl	r1, [sp, #8]
 800c0fa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c0fe:	bf58      	it	pl
 800c100:	1a79      	subpl	r1, r7, r1
 800c102:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c106:	bf58      	it	pl
 800c108:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c10c:	6022      	str	r2, [r4, #0]
 800c10e:	2700      	movs	r7, #0
 800c110:	e790      	b.n	800c034 <_scanf_float+0x198>
 800c112:	f04f 0a03 	mov.w	sl, #3
 800c116:	e78d      	b.n	800c034 <_scanf_float+0x198>
 800c118:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c11c:	4649      	mov	r1, r9
 800c11e:	4640      	mov	r0, r8
 800c120:	4798      	blx	r3
 800c122:	2800      	cmp	r0, #0
 800c124:	f43f aedf 	beq.w	800bee6 <_scanf_float+0x4a>
 800c128:	e6eb      	b.n	800bf02 <_scanf_float+0x66>
 800c12a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c12e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c132:	464a      	mov	r2, r9
 800c134:	4640      	mov	r0, r8
 800c136:	4798      	blx	r3
 800c138:	6923      	ldr	r3, [r4, #16]
 800c13a:	3b01      	subs	r3, #1
 800c13c:	6123      	str	r3, [r4, #16]
 800c13e:	e6eb      	b.n	800bf18 <_scanf_float+0x7c>
 800c140:	1e6b      	subs	r3, r5, #1
 800c142:	2b06      	cmp	r3, #6
 800c144:	d824      	bhi.n	800c190 <_scanf_float+0x2f4>
 800c146:	2d02      	cmp	r5, #2
 800c148:	d836      	bhi.n	800c1b8 <_scanf_float+0x31c>
 800c14a:	9b01      	ldr	r3, [sp, #4]
 800c14c:	429e      	cmp	r6, r3
 800c14e:	f67f aee7 	bls.w	800bf20 <_scanf_float+0x84>
 800c152:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c156:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c15a:	464a      	mov	r2, r9
 800c15c:	4640      	mov	r0, r8
 800c15e:	4798      	blx	r3
 800c160:	6923      	ldr	r3, [r4, #16]
 800c162:	3b01      	subs	r3, #1
 800c164:	6123      	str	r3, [r4, #16]
 800c166:	e7f0      	b.n	800c14a <_scanf_float+0x2ae>
 800c168:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c16c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c170:	464a      	mov	r2, r9
 800c172:	4640      	mov	r0, r8
 800c174:	4798      	blx	r3
 800c176:	6923      	ldr	r3, [r4, #16]
 800c178:	3b01      	subs	r3, #1
 800c17a:	6123      	str	r3, [r4, #16]
 800c17c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c180:	fa5f fa8a 	uxtb.w	sl, sl
 800c184:	f1ba 0f02 	cmp.w	sl, #2
 800c188:	d1ee      	bne.n	800c168 <_scanf_float+0x2cc>
 800c18a:	3d03      	subs	r5, #3
 800c18c:	b2ed      	uxtb	r5, r5
 800c18e:	1b76      	subs	r6, r6, r5
 800c190:	6823      	ldr	r3, [r4, #0]
 800c192:	05da      	lsls	r2, r3, #23
 800c194:	d530      	bpl.n	800c1f8 <_scanf_float+0x35c>
 800c196:	055b      	lsls	r3, r3, #21
 800c198:	d511      	bpl.n	800c1be <_scanf_float+0x322>
 800c19a:	9b01      	ldr	r3, [sp, #4]
 800c19c:	429e      	cmp	r6, r3
 800c19e:	f67f aebf 	bls.w	800bf20 <_scanf_float+0x84>
 800c1a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c1a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c1aa:	464a      	mov	r2, r9
 800c1ac:	4640      	mov	r0, r8
 800c1ae:	4798      	blx	r3
 800c1b0:	6923      	ldr	r3, [r4, #16]
 800c1b2:	3b01      	subs	r3, #1
 800c1b4:	6123      	str	r3, [r4, #16]
 800c1b6:	e7f0      	b.n	800c19a <_scanf_float+0x2fe>
 800c1b8:	46aa      	mov	sl, r5
 800c1ba:	46b3      	mov	fp, r6
 800c1bc:	e7de      	b.n	800c17c <_scanf_float+0x2e0>
 800c1be:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c1c2:	6923      	ldr	r3, [r4, #16]
 800c1c4:	2965      	cmp	r1, #101	@ 0x65
 800c1c6:	f103 33ff 	add.w	r3, r3, #4294967295
 800c1ca:	f106 35ff 	add.w	r5, r6, #4294967295
 800c1ce:	6123      	str	r3, [r4, #16]
 800c1d0:	d00c      	beq.n	800c1ec <_scanf_float+0x350>
 800c1d2:	2945      	cmp	r1, #69	@ 0x45
 800c1d4:	d00a      	beq.n	800c1ec <_scanf_float+0x350>
 800c1d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c1da:	464a      	mov	r2, r9
 800c1dc:	4640      	mov	r0, r8
 800c1de:	4798      	blx	r3
 800c1e0:	6923      	ldr	r3, [r4, #16]
 800c1e2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c1e6:	3b01      	subs	r3, #1
 800c1e8:	1eb5      	subs	r5, r6, #2
 800c1ea:	6123      	str	r3, [r4, #16]
 800c1ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c1f0:	464a      	mov	r2, r9
 800c1f2:	4640      	mov	r0, r8
 800c1f4:	4798      	blx	r3
 800c1f6:	462e      	mov	r6, r5
 800c1f8:	6822      	ldr	r2, [r4, #0]
 800c1fa:	f012 0210 	ands.w	r2, r2, #16
 800c1fe:	d001      	beq.n	800c204 <_scanf_float+0x368>
 800c200:	2000      	movs	r0, #0
 800c202:	e68e      	b.n	800bf22 <_scanf_float+0x86>
 800c204:	7032      	strb	r2, [r6, #0]
 800c206:	6823      	ldr	r3, [r4, #0]
 800c208:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c20c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c210:	d125      	bne.n	800c25e <_scanf_float+0x3c2>
 800c212:	9b02      	ldr	r3, [sp, #8]
 800c214:	429f      	cmp	r7, r3
 800c216:	d00a      	beq.n	800c22e <_scanf_float+0x392>
 800c218:	1bda      	subs	r2, r3, r7
 800c21a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c21e:	429e      	cmp	r6, r3
 800c220:	bf28      	it	cs
 800c222:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c226:	4922      	ldr	r1, [pc, #136]	@ (800c2b0 <_scanf_float+0x414>)
 800c228:	4630      	mov	r0, r6
 800c22a:	f000 f93d 	bl	800c4a8 <siprintf>
 800c22e:	9901      	ldr	r1, [sp, #4]
 800c230:	2200      	movs	r2, #0
 800c232:	4640      	mov	r0, r8
 800c234:	f002 fc40 	bl	800eab8 <_strtod_r>
 800c238:	9b03      	ldr	r3, [sp, #12]
 800c23a:	6821      	ldr	r1, [r4, #0]
 800c23c:	681b      	ldr	r3, [r3, #0]
 800c23e:	f011 0f02 	tst.w	r1, #2
 800c242:	ec57 6b10 	vmov	r6, r7, d0
 800c246:	f103 0204 	add.w	r2, r3, #4
 800c24a:	d015      	beq.n	800c278 <_scanf_float+0x3dc>
 800c24c:	9903      	ldr	r1, [sp, #12]
 800c24e:	600a      	str	r2, [r1, #0]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	e9c3 6700 	strd	r6, r7, [r3]
 800c256:	68e3      	ldr	r3, [r4, #12]
 800c258:	3301      	adds	r3, #1
 800c25a:	60e3      	str	r3, [r4, #12]
 800c25c:	e7d0      	b.n	800c200 <_scanf_float+0x364>
 800c25e:	9b04      	ldr	r3, [sp, #16]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d0e4      	beq.n	800c22e <_scanf_float+0x392>
 800c264:	9905      	ldr	r1, [sp, #20]
 800c266:	230a      	movs	r3, #10
 800c268:	3101      	adds	r1, #1
 800c26a:	4640      	mov	r0, r8
 800c26c:	f002 fca4 	bl	800ebb8 <_strtol_r>
 800c270:	9b04      	ldr	r3, [sp, #16]
 800c272:	9e05      	ldr	r6, [sp, #20]
 800c274:	1ac2      	subs	r2, r0, r3
 800c276:	e7d0      	b.n	800c21a <_scanf_float+0x37e>
 800c278:	f011 0f04 	tst.w	r1, #4
 800c27c:	9903      	ldr	r1, [sp, #12]
 800c27e:	600a      	str	r2, [r1, #0]
 800c280:	d1e6      	bne.n	800c250 <_scanf_float+0x3b4>
 800c282:	681d      	ldr	r5, [r3, #0]
 800c284:	4632      	mov	r2, r6
 800c286:	463b      	mov	r3, r7
 800c288:	4630      	mov	r0, r6
 800c28a:	4639      	mov	r1, r7
 800c28c:	f7f4 fcbe 	bl	8000c0c <__aeabi_dcmpun>
 800c290:	b128      	cbz	r0, 800c29e <_scanf_float+0x402>
 800c292:	4808      	ldr	r0, [pc, #32]	@ (800c2b4 <_scanf_float+0x418>)
 800c294:	f000 fa06 	bl	800c6a4 <nanf>
 800c298:	ed85 0a00 	vstr	s0, [r5]
 800c29c:	e7db      	b.n	800c256 <_scanf_float+0x3ba>
 800c29e:	4630      	mov	r0, r6
 800c2a0:	4639      	mov	r1, r7
 800c2a2:	f7f4 fd11 	bl	8000cc8 <__aeabi_d2f>
 800c2a6:	6028      	str	r0, [r5, #0]
 800c2a8:	e7d5      	b.n	800c256 <_scanf_float+0x3ba>
 800c2aa:	2700      	movs	r7, #0
 800c2ac:	e62e      	b.n	800bf0c <_scanf_float+0x70>
 800c2ae:	bf00      	nop
 800c2b0:	080110ac 	.word	0x080110ac
 800c2b4:	080111ed 	.word	0x080111ed

0800c2b8 <std>:
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	b510      	push	{r4, lr}
 800c2bc:	4604      	mov	r4, r0
 800c2be:	e9c0 3300 	strd	r3, r3, [r0]
 800c2c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c2c6:	6083      	str	r3, [r0, #8]
 800c2c8:	8181      	strh	r1, [r0, #12]
 800c2ca:	6643      	str	r3, [r0, #100]	@ 0x64
 800c2cc:	81c2      	strh	r2, [r0, #14]
 800c2ce:	6183      	str	r3, [r0, #24]
 800c2d0:	4619      	mov	r1, r3
 800c2d2:	2208      	movs	r2, #8
 800c2d4:	305c      	adds	r0, #92	@ 0x5c
 800c2d6:	f000 f95c 	bl	800c592 <memset>
 800c2da:	4b0d      	ldr	r3, [pc, #52]	@ (800c310 <std+0x58>)
 800c2dc:	6263      	str	r3, [r4, #36]	@ 0x24
 800c2de:	4b0d      	ldr	r3, [pc, #52]	@ (800c314 <std+0x5c>)
 800c2e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c2e2:	4b0d      	ldr	r3, [pc, #52]	@ (800c318 <std+0x60>)
 800c2e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c2e6:	4b0d      	ldr	r3, [pc, #52]	@ (800c31c <std+0x64>)
 800c2e8:	6323      	str	r3, [r4, #48]	@ 0x30
 800c2ea:	4b0d      	ldr	r3, [pc, #52]	@ (800c320 <std+0x68>)
 800c2ec:	6224      	str	r4, [r4, #32]
 800c2ee:	429c      	cmp	r4, r3
 800c2f0:	d006      	beq.n	800c300 <std+0x48>
 800c2f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c2f6:	4294      	cmp	r4, r2
 800c2f8:	d002      	beq.n	800c300 <std+0x48>
 800c2fa:	33d0      	adds	r3, #208	@ 0xd0
 800c2fc:	429c      	cmp	r4, r3
 800c2fe:	d105      	bne.n	800c30c <std+0x54>
 800c300:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c308:	f000 b9ba 	b.w	800c680 <__retarget_lock_init_recursive>
 800c30c:	bd10      	pop	{r4, pc}
 800c30e:	bf00      	nop
 800c310:	0800c4ed 	.word	0x0800c4ed
 800c314:	0800c50f 	.word	0x0800c50f
 800c318:	0800c547 	.word	0x0800c547
 800c31c:	0800c56b 	.word	0x0800c56b
 800c320:	20014940 	.word	0x20014940

0800c324 <stdio_exit_handler>:
 800c324:	4a02      	ldr	r2, [pc, #8]	@ (800c330 <stdio_exit_handler+0xc>)
 800c326:	4903      	ldr	r1, [pc, #12]	@ (800c334 <stdio_exit_handler+0x10>)
 800c328:	4803      	ldr	r0, [pc, #12]	@ (800c338 <stdio_exit_handler+0x14>)
 800c32a:	f000 b869 	b.w	800c400 <_fwalk_sglue>
 800c32e:	bf00      	nop
 800c330:	20000018 	.word	0x20000018
 800c334:	0800ef75 	.word	0x0800ef75
 800c338:	20000028 	.word	0x20000028

0800c33c <cleanup_stdio>:
 800c33c:	6841      	ldr	r1, [r0, #4]
 800c33e:	4b0c      	ldr	r3, [pc, #48]	@ (800c370 <cleanup_stdio+0x34>)
 800c340:	4299      	cmp	r1, r3
 800c342:	b510      	push	{r4, lr}
 800c344:	4604      	mov	r4, r0
 800c346:	d001      	beq.n	800c34c <cleanup_stdio+0x10>
 800c348:	f002 fe14 	bl	800ef74 <_fflush_r>
 800c34c:	68a1      	ldr	r1, [r4, #8]
 800c34e:	4b09      	ldr	r3, [pc, #36]	@ (800c374 <cleanup_stdio+0x38>)
 800c350:	4299      	cmp	r1, r3
 800c352:	d002      	beq.n	800c35a <cleanup_stdio+0x1e>
 800c354:	4620      	mov	r0, r4
 800c356:	f002 fe0d 	bl	800ef74 <_fflush_r>
 800c35a:	68e1      	ldr	r1, [r4, #12]
 800c35c:	4b06      	ldr	r3, [pc, #24]	@ (800c378 <cleanup_stdio+0x3c>)
 800c35e:	4299      	cmp	r1, r3
 800c360:	d004      	beq.n	800c36c <cleanup_stdio+0x30>
 800c362:	4620      	mov	r0, r4
 800c364:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c368:	f002 be04 	b.w	800ef74 <_fflush_r>
 800c36c:	bd10      	pop	{r4, pc}
 800c36e:	bf00      	nop
 800c370:	20014940 	.word	0x20014940
 800c374:	200149a8 	.word	0x200149a8
 800c378:	20014a10 	.word	0x20014a10

0800c37c <global_stdio_init.part.0>:
 800c37c:	b510      	push	{r4, lr}
 800c37e:	4b0b      	ldr	r3, [pc, #44]	@ (800c3ac <global_stdio_init.part.0+0x30>)
 800c380:	4c0b      	ldr	r4, [pc, #44]	@ (800c3b0 <global_stdio_init.part.0+0x34>)
 800c382:	4a0c      	ldr	r2, [pc, #48]	@ (800c3b4 <global_stdio_init.part.0+0x38>)
 800c384:	601a      	str	r2, [r3, #0]
 800c386:	4620      	mov	r0, r4
 800c388:	2200      	movs	r2, #0
 800c38a:	2104      	movs	r1, #4
 800c38c:	f7ff ff94 	bl	800c2b8 <std>
 800c390:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c394:	2201      	movs	r2, #1
 800c396:	2109      	movs	r1, #9
 800c398:	f7ff ff8e 	bl	800c2b8 <std>
 800c39c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c3a0:	2202      	movs	r2, #2
 800c3a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c3a6:	2112      	movs	r1, #18
 800c3a8:	f7ff bf86 	b.w	800c2b8 <std>
 800c3ac:	20014a78 	.word	0x20014a78
 800c3b0:	20014940 	.word	0x20014940
 800c3b4:	0800c325 	.word	0x0800c325

0800c3b8 <__sfp_lock_acquire>:
 800c3b8:	4801      	ldr	r0, [pc, #4]	@ (800c3c0 <__sfp_lock_acquire+0x8>)
 800c3ba:	f000 b962 	b.w	800c682 <__retarget_lock_acquire_recursive>
 800c3be:	bf00      	nop
 800c3c0:	20014a81 	.word	0x20014a81

0800c3c4 <__sfp_lock_release>:
 800c3c4:	4801      	ldr	r0, [pc, #4]	@ (800c3cc <__sfp_lock_release+0x8>)
 800c3c6:	f000 b95d 	b.w	800c684 <__retarget_lock_release_recursive>
 800c3ca:	bf00      	nop
 800c3cc:	20014a81 	.word	0x20014a81

0800c3d0 <__sinit>:
 800c3d0:	b510      	push	{r4, lr}
 800c3d2:	4604      	mov	r4, r0
 800c3d4:	f7ff fff0 	bl	800c3b8 <__sfp_lock_acquire>
 800c3d8:	6a23      	ldr	r3, [r4, #32]
 800c3da:	b11b      	cbz	r3, 800c3e4 <__sinit+0x14>
 800c3dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c3e0:	f7ff bff0 	b.w	800c3c4 <__sfp_lock_release>
 800c3e4:	4b04      	ldr	r3, [pc, #16]	@ (800c3f8 <__sinit+0x28>)
 800c3e6:	6223      	str	r3, [r4, #32]
 800c3e8:	4b04      	ldr	r3, [pc, #16]	@ (800c3fc <__sinit+0x2c>)
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d1f5      	bne.n	800c3dc <__sinit+0xc>
 800c3f0:	f7ff ffc4 	bl	800c37c <global_stdio_init.part.0>
 800c3f4:	e7f2      	b.n	800c3dc <__sinit+0xc>
 800c3f6:	bf00      	nop
 800c3f8:	0800c33d 	.word	0x0800c33d
 800c3fc:	20014a78 	.word	0x20014a78

0800c400 <_fwalk_sglue>:
 800c400:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c404:	4607      	mov	r7, r0
 800c406:	4688      	mov	r8, r1
 800c408:	4614      	mov	r4, r2
 800c40a:	2600      	movs	r6, #0
 800c40c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c410:	f1b9 0901 	subs.w	r9, r9, #1
 800c414:	d505      	bpl.n	800c422 <_fwalk_sglue+0x22>
 800c416:	6824      	ldr	r4, [r4, #0]
 800c418:	2c00      	cmp	r4, #0
 800c41a:	d1f7      	bne.n	800c40c <_fwalk_sglue+0xc>
 800c41c:	4630      	mov	r0, r6
 800c41e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c422:	89ab      	ldrh	r3, [r5, #12]
 800c424:	2b01      	cmp	r3, #1
 800c426:	d907      	bls.n	800c438 <_fwalk_sglue+0x38>
 800c428:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c42c:	3301      	adds	r3, #1
 800c42e:	d003      	beq.n	800c438 <_fwalk_sglue+0x38>
 800c430:	4629      	mov	r1, r5
 800c432:	4638      	mov	r0, r7
 800c434:	47c0      	blx	r8
 800c436:	4306      	orrs	r6, r0
 800c438:	3568      	adds	r5, #104	@ 0x68
 800c43a:	e7e9      	b.n	800c410 <_fwalk_sglue+0x10>

0800c43c <sniprintf>:
 800c43c:	b40c      	push	{r2, r3}
 800c43e:	b530      	push	{r4, r5, lr}
 800c440:	4b18      	ldr	r3, [pc, #96]	@ (800c4a4 <sniprintf+0x68>)
 800c442:	1e0c      	subs	r4, r1, #0
 800c444:	681d      	ldr	r5, [r3, #0]
 800c446:	b09d      	sub	sp, #116	@ 0x74
 800c448:	da08      	bge.n	800c45c <sniprintf+0x20>
 800c44a:	238b      	movs	r3, #139	@ 0x8b
 800c44c:	602b      	str	r3, [r5, #0]
 800c44e:	f04f 30ff 	mov.w	r0, #4294967295
 800c452:	b01d      	add	sp, #116	@ 0x74
 800c454:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c458:	b002      	add	sp, #8
 800c45a:	4770      	bx	lr
 800c45c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c460:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c464:	f04f 0300 	mov.w	r3, #0
 800c468:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c46a:	bf14      	ite	ne
 800c46c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c470:	4623      	moveq	r3, r4
 800c472:	9304      	str	r3, [sp, #16]
 800c474:	9307      	str	r3, [sp, #28]
 800c476:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c47a:	9002      	str	r0, [sp, #8]
 800c47c:	9006      	str	r0, [sp, #24]
 800c47e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c482:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c484:	ab21      	add	r3, sp, #132	@ 0x84
 800c486:	a902      	add	r1, sp, #8
 800c488:	4628      	mov	r0, r5
 800c48a:	9301      	str	r3, [sp, #4]
 800c48c:	f002 fbf2 	bl	800ec74 <_svfiprintf_r>
 800c490:	1c43      	adds	r3, r0, #1
 800c492:	bfbc      	itt	lt
 800c494:	238b      	movlt	r3, #139	@ 0x8b
 800c496:	602b      	strlt	r3, [r5, #0]
 800c498:	2c00      	cmp	r4, #0
 800c49a:	d0da      	beq.n	800c452 <sniprintf+0x16>
 800c49c:	9b02      	ldr	r3, [sp, #8]
 800c49e:	2200      	movs	r2, #0
 800c4a0:	701a      	strb	r2, [r3, #0]
 800c4a2:	e7d6      	b.n	800c452 <sniprintf+0x16>
 800c4a4:	20000024 	.word	0x20000024

0800c4a8 <siprintf>:
 800c4a8:	b40e      	push	{r1, r2, r3}
 800c4aa:	b510      	push	{r4, lr}
 800c4ac:	b09d      	sub	sp, #116	@ 0x74
 800c4ae:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c4b0:	9002      	str	r0, [sp, #8]
 800c4b2:	9006      	str	r0, [sp, #24]
 800c4b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c4b8:	480a      	ldr	r0, [pc, #40]	@ (800c4e4 <siprintf+0x3c>)
 800c4ba:	9107      	str	r1, [sp, #28]
 800c4bc:	9104      	str	r1, [sp, #16]
 800c4be:	490a      	ldr	r1, [pc, #40]	@ (800c4e8 <siprintf+0x40>)
 800c4c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4c4:	9105      	str	r1, [sp, #20]
 800c4c6:	2400      	movs	r4, #0
 800c4c8:	a902      	add	r1, sp, #8
 800c4ca:	6800      	ldr	r0, [r0, #0]
 800c4cc:	9301      	str	r3, [sp, #4]
 800c4ce:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c4d0:	f002 fbd0 	bl	800ec74 <_svfiprintf_r>
 800c4d4:	9b02      	ldr	r3, [sp, #8]
 800c4d6:	701c      	strb	r4, [r3, #0]
 800c4d8:	b01d      	add	sp, #116	@ 0x74
 800c4da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4de:	b003      	add	sp, #12
 800c4e0:	4770      	bx	lr
 800c4e2:	bf00      	nop
 800c4e4:	20000024 	.word	0x20000024
 800c4e8:	ffff0208 	.word	0xffff0208

0800c4ec <__sread>:
 800c4ec:	b510      	push	{r4, lr}
 800c4ee:	460c      	mov	r4, r1
 800c4f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c4f4:	f000 f888 	bl	800c608 <_read_r>
 800c4f8:	2800      	cmp	r0, #0
 800c4fa:	bfab      	itete	ge
 800c4fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c4fe:	89a3      	ldrhlt	r3, [r4, #12]
 800c500:	181b      	addge	r3, r3, r0
 800c502:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c506:	bfac      	ite	ge
 800c508:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c50a:	81a3      	strhlt	r3, [r4, #12]
 800c50c:	bd10      	pop	{r4, pc}

0800c50e <__swrite>:
 800c50e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c512:	461f      	mov	r7, r3
 800c514:	898b      	ldrh	r3, [r1, #12]
 800c516:	05db      	lsls	r3, r3, #23
 800c518:	4605      	mov	r5, r0
 800c51a:	460c      	mov	r4, r1
 800c51c:	4616      	mov	r6, r2
 800c51e:	d505      	bpl.n	800c52c <__swrite+0x1e>
 800c520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c524:	2302      	movs	r3, #2
 800c526:	2200      	movs	r2, #0
 800c528:	f000 f85c 	bl	800c5e4 <_lseek_r>
 800c52c:	89a3      	ldrh	r3, [r4, #12]
 800c52e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c532:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c536:	81a3      	strh	r3, [r4, #12]
 800c538:	4632      	mov	r2, r6
 800c53a:	463b      	mov	r3, r7
 800c53c:	4628      	mov	r0, r5
 800c53e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c542:	f7fa bd75 	b.w	8007030 <_write_r>

0800c546 <__sseek>:
 800c546:	b510      	push	{r4, lr}
 800c548:	460c      	mov	r4, r1
 800c54a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c54e:	f000 f849 	bl	800c5e4 <_lseek_r>
 800c552:	1c43      	adds	r3, r0, #1
 800c554:	89a3      	ldrh	r3, [r4, #12]
 800c556:	bf15      	itete	ne
 800c558:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c55a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c55e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c562:	81a3      	strheq	r3, [r4, #12]
 800c564:	bf18      	it	ne
 800c566:	81a3      	strhne	r3, [r4, #12]
 800c568:	bd10      	pop	{r4, pc}

0800c56a <__sclose>:
 800c56a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c56e:	f000 b829 	b.w	800c5c4 <_close_r>

0800c572 <memcmp>:
 800c572:	b510      	push	{r4, lr}
 800c574:	3901      	subs	r1, #1
 800c576:	4402      	add	r2, r0
 800c578:	4290      	cmp	r0, r2
 800c57a:	d101      	bne.n	800c580 <memcmp+0xe>
 800c57c:	2000      	movs	r0, #0
 800c57e:	e005      	b.n	800c58c <memcmp+0x1a>
 800c580:	7803      	ldrb	r3, [r0, #0]
 800c582:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c586:	42a3      	cmp	r3, r4
 800c588:	d001      	beq.n	800c58e <memcmp+0x1c>
 800c58a:	1b18      	subs	r0, r3, r4
 800c58c:	bd10      	pop	{r4, pc}
 800c58e:	3001      	adds	r0, #1
 800c590:	e7f2      	b.n	800c578 <memcmp+0x6>

0800c592 <memset>:
 800c592:	4402      	add	r2, r0
 800c594:	4603      	mov	r3, r0
 800c596:	4293      	cmp	r3, r2
 800c598:	d100      	bne.n	800c59c <memset+0xa>
 800c59a:	4770      	bx	lr
 800c59c:	f803 1b01 	strb.w	r1, [r3], #1
 800c5a0:	e7f9      	b.n	800c596 <memset+0x4>

0800c5a2 <strnlen>:
 800c5a2:	b510      	push	{r4, lr}
 800c5a4:	4602      	mov	r2, r0
 800c5a6:	4401      	add	r1, r0
 800c5a8:	428a      	cmp	r2, r1
 800c5aa:	4613      	mov	r3, r2
 800c5ac:	d003      	beq.n	800c5b6 <strnlen+0x14>
 800c5ae:	781c      	ldrb	r4, [r3, #0]
 800c5b0:	3201      	adds	r2, #1
 800c5b2:	2c00      	cmp	r4, #0
 800c5b4:	d1f8      	bne.n	800c5a8 <strnlen+0x6>
 800c5b6:	1a18      	subs	r0, r3, r0
 800c5b8:	bd10      	pop	{r4, pc}
	...

0800c5bc <_localeconv_r>:
 800c5bc:	4800      	ldr	r0, [pc, #0]	@ (800c5c0 <_localeconv_r+0x4>)
 800c5be:	4770      	bx	lr
 800c5c0:	20000164 	.word	0x20000164

0800c5c4 <_close_r>:
 800c5c4:	b538      	push	{r3, r4, r5, lr}
 800c5c6:	4d06      	ldr	r5, [pc, #24]	@ (800c5e0 <_close_r+0x1c>)
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	4604      	mov	r4, r0
 800c5cc:	4608      	mov	r0, r1
 800c5ce:	602b      	str	r3, [r5, #0]
 800c5d0:	f7fb f9ea 	bl	80079a8 <_close>
 800c5d4:	1c43      	adds	r3, r0, #1
 800c5d6:	d102      	bne.n	800c5de <_close_r+0x1a>
 800c5d8:	682b      	ldr	r3, [r5, #0]
 800c5da:	b103      	cbz	r3, 800c5de <_close_r+0x1a>
 800c5dc:	6023      	str	r3, [r4, #0]
 800c5de:	bd38      	pop	{r3, r4, r5, pc}
 800c5e0:	20014a7c 	.word	0x20014a7c

0800c5e4 <_lseek_r>:
 800c5e4:	b538      	push	{r3, r4, r5, lr}
 800c5e6:	4d07      	ldr	r5, [pc, #28]	@ (800c604 <_lseek_r+0x20>)
 800c5e8:	4604      	mov	r4, r0
 800c5ea:	4608      	mov	r0, r1
 800c5ec:	4611      	mov	r1, r2
 800c5ee:	2200      	movs	r2, #0
 800c5f0:	602a      	str	r2, [r5, #0]
 800c5f2:	461a      	mov	r2, r3
 800c5f4:	f7fb f9ff 	bl	80079f6 <_lseek>
 800c5f8:	1c43      	adds	r3, r0, #1
 800c5fa:	d102      	bne.n	800c602 <_lseek_r+0x1e>
 800c5fc:	682b      	ldr	r3, [r5, #0]
 800c5fe:	b103      	cbz	r3, 800c602 <_lseek_r+0x1e>
 800c600:	6023      	str	r3, [r4, #0]
 800c602:	bd38      	pop	{r3, r4, r5, pc}
 800c604:	20014a7c 	.word	0x20014a7c

0800c608 <_read_r>:
 800c608:	b538      	push	{r3, r4, r5, lr}
 800c60a:	4d07      	ldr	r5, [pc, #28]	@ (800c628 <_read_r+0x20>)
 800c60c:	4604      	mov	r4, r0
 800c60e:	4608      	mov	r0, r1
 800c610:	4611      	mov	r1, r2
 800c612:	2200      	movs	r2, #0
 800c614:	602a      	str	r2, [r5, #0]
 800c616:	461a      	mov	r2, r3
 800c618:	f7fb f9a9 	bl	800796e <_read>
 800c61c:	1c43      	adds	r3, r0, #1
 800c61e:	d102      	bne.n	800c626 <_read_r+0x1e>
 800c620:	682b      	ldr	r3, [r5, #0]
 800c622:	b103      	cbz	r3, 800c626 <_read_r+0x1e>
 800c624:	6023      	str	r3, [r4, #0]
 800c626:	bd38      	pop	{r3, r4, r5, pc}
 800c628:	20014a7c 	.word	0x20014a7c

0800c62c <__errno>:
 800c62c:	4b01      	ldr	r3, [pc, #4]	@ (800c634 <__errno+0x8>)
 800c62e:	6818      	ldr	r0, [r3, #0]
 800c630:	4770      	bx	lr
 800c632:	bf00      	nop
 800c634:	20000024 	.word	0x20000024

0800c638 <__libc_init_array>:
 800c638:	b570      	push	{r4, r5, r6, lr}
 800c63a:	4d0d      	ldr	r5, [pc, #52]	@ (800c670 <__libc_init_array+0x38>)
 800c63c:	4c0d      	ldr	r4, [pc, #52]	@ (800c674 <__libc_init_array+0x3c>)
 800c63e:	1b64      	subs	r4, r4, r5
 800c640:	10a4      	asrs	r4, r4, #2
 800c642:	2600      	movs	r6, #0
 800c644:	42a6      	cmp	r6, r4
 800c646:	d109      	bne.n	800c65c <__libc_init_array+0x24>
 800c648:	4d0b      	ldr	r5, [pc, #44]	@ (800c678 <__libc_init_array+0x40>)
 800c64a:	4c0c      	ldr	r4, [pc, #48]	@ (800c67c <__libc_init_array+0x44>)
 800c64c:	f004 fb9c 	bl	8010d88 <_init>
 800c650:	1b64      	subs	r4, r4, r5
 800c652:	10a4      	asrs	r4, r4, #2
 800c654:	2600      	movs	r6, #0
 800c656:	42a6      	cmp	r6, r4
 800c658:	d105      	bne.n	800c666 <__libc_init_array+0x2e>
 800c65a:	bd70      	pop	{r4, r5, r6, pc}
 800c65c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c660:	4798      	blx	r3
 800c662:	3601      	adds	r6, #1
 800c664:	e7ee      	b.n	800c644 <__libc_init_array+0xc>
 800c666:	f855 3b04 	ldr.w	r3, [r5], #4
 800c66a:	4798      	blx	r3
 800c66c:	3601      	adds	r6, #1
 800c66e:	e7f2      	b.n	800c656 <__libc_init_array+0x1e>
 800c670:	08011688 	.word	0x08011688
 800c674:	08011688 	.word	0x08011688
 800c678:	08011688 	.word	0x08011688
 800c67c:	0801168c 	.word	0x0801168c

0800c680 <__retarget_lock_init_recursive>:
 800c680:	4770      	bx	lr

0800c682 <__retarget_lock_acquire_recursive>:
 800c682:	4770      	bx	lr

0800c684 <__retarget_lock_release_recursive>:
 800c684:	4770      	bx	lr

0800c686 <memcpy>:
 800c686:	440a      	add	r2, r1
 800c688:	4291      	cmp	r1, r2
 800c68a:	f100 33ff 	add.w	r3, r0, #4294967295
 800c68e:	d100      	bne.n	800c692 <memcpy+0xc>
 800c690:	4770      	bx	lr
 800c692:	b510      	push	{r4, lr}
 800c694:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c698:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c69c:	4291      	cmp	r1, r2
 800c69e:	d1f9      	bne.n	800c694 <memcpy+0xe>
 800c6a0:	bd10      	pop	{r4, pc}
	...

0800c6a4 <nanf>:
 800c6a4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c6ac <nanf+0x8>
 800c6a8:	4770      	bx	lr
 800c6aa:	bf00      	nop
 800c6ac:	7fc00000 	.word	0x7fc00000

0800c6b0 <quorem>:
 800c6b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6b4:	6903      	ldr	r3, [r0, #16]
 800c6b6:	690c      	ldr	r4, [r1, #16]
 800c6b8:	42a3      	cmp	r3, r4
 800c6ba:	4607      	mov	r7, r0
 800c6bc:	db7e      	blt.n	800c7bc <quorem+0x10c>
 800c6be:	3c01      	subs	r4, #1
 800c6c0:	f101 0814 	add.w	r8, r1, #20
 800c6c4:	00a3      	lsls	r3, r4, #2
 800c6c6:	f100 0514 	add.w	r5, r0, #20
 800c6ca:	9300      	str	r3, [sp, #0]
 800c6cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c6d0:	9301      	str	r3, [sp, #4]
 800c6d2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c6d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c6da:	3301      	adds	r3, #1
 800c6dc:	429a      	cmp	r2, r3
 800c6de:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c6e2:	fbb2 f6f3 	udiv	r6, r2, r3
 800c6e6:	d32e      	bcc.n	800c746 <quorem+0x96>
 800c6e8:	f04f 0a00 	mov.w	sl, #0
 800c6ec:	46c4      	mov	ip, r8
 800c6ee:	46ae      	mov	lr, r5
 800c6f0:	46d3      	mov	fp, sl
 800c6f2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c6f6:	b298      	uxth	r0, r3
 800c6f8:	fb06 a000 	mla	r0, r6, r0, sl
 800c6fc:	0c02      	lsrs	r2, r0, #16
 800c6fe:	0c1b      	lsrs	r3, r3, #16
 800c700:	fb06 2303 	mla	r3, r6, r3, r2
 800c704:	f8de 2000 	ldr.w	r2, [lr]
 800c708:	b280      	uxth	r0, r0
 800c70a:	b292      	uxth	r2, r2
 800c70c:	1a12      	subs	r2, r2, r0
 800c70e:	445a      	add	r2, fp
 800c710:	f8de 0000 	ldr.w	r0, [lr]
 800c714:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c718:	b29b      	uxth	r3, r3
 800c71a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c71e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c722:	b292      	uxth	r2, r2
 800c724:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c728:	45e1      	cmp	r9, ip
 800c72a:	f84e 2b04 	str.w	r2, [lr], #4
 800c72e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c732:	d2de      	bcs.n	800c6f2 <quorem+0x42>
 800c734:	9b00      	ldr	r3, [sp, #0]
 800c736:	58eb      	ldr	r3, [r5, r3]
 800c738:	b92b      	cbnz	r3, 800c746 <quorem+0x96>
 800c73a:	9b01      	ldr	r3, [sp, #4]
 800c73c:	3b04      	subs	r3, #4
 800c73e:	429d      	cmp	r5, r3
 800c740:	461a      	mov	r2, r3
 800c742:	d32f      	bcc.n	800c7a4 <quorem+0xf4>
 800c744:	613c      	str	r4, [r7, #16]
 800c746:	4638      	mov	r0, r7
 800c748:	f001 f9c6 	bl	800dad8 <__mcmp>
 800c74c:	2800      	cmp	r0, #0
 800c74e:	db25      	blt.n	800c79c <quorem+0xec>
 800c750:	4629      	mov	r1, r5
 800c752:	2000      	movs	r0, #0
 800c754:	f858 2b04 	ldr.w	r2, [r8], #4
 800c758:	f8d1 c000 	ldr.w	ip, [r1]
 800c75c:	fa1f fe82 	uxth.w	lr, r2
 800c760:	fa1f f38c 	uxth.w	r3, ip
 800c764:	eba3 030e 	sub.w	r3, r3, lr
 800c768:	4403      	add	r3, r0
 800c76a:	0c12      	lsrs	r2, r2, #16
 800c76c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c770:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c774:	b29b      	uxth	r3, r3
 800c776:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c77a:	45c1      	cmp	r9, r8
 800c77c:	f841 3b04 	str.w	r3, [r1], #4
 800c780:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c784:	d2e6      	bcs.n	800c754 <quorem+0xa4>
 800c786:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c78a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c78e:	b922      	cbnz	r2, 800c79a <quorem+0xea>
 800c790:	3b04      	subs	r3, #4
 800c792:	429d      	cmp	r5, r3
 800c794:	461a      	mov	r2, r3
 800c796:	d30b      	bcc.n	800c7b0 <quorem+0x100>
 800c798:	613c      	str	r4, [r7, #16]
 800c79a:	3601      	adds	r6, #1
 800c79c:	4630      	mov	r0, r6
 800c79e:	b003      	add	sp, #12
 800c7a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7a4:	6812      	ldr	r2, [r2, #0]
 800c7a6:	3b04      	subs	r3, #4
 800c7a8:	2a00      	cmp	r2, #0
 800c7aa:	d1cb      	bne.n	800c744 <quorem+0x94>
 800c7ac:	3c01      	subs	r4, #1
 800c7ae:	e7c6      	b.n	800c73e <quorem+0x8e>
 800c7b0:	6812      	ldr	r2, [r2, #0]
 800c7b2:	3b04      	subs	r3, #4
 800c7b4:	2a00      	cmp	r2, #0
 800c7b6:	d1ef      	bne.n	800c798 <quorem+0xe8>
 800c7b8:	3c01      	subs	r4, #1
 800c7ba:	e7ea      	b.n	800c792 <quorem+0xe2>
 800c7bc:	2000      	movs	r0, #0
 800c7be:	e7ee      	b.n	800c79e <quorem+0xee>

0800c7c0 <_dtoa_r>:
 800c7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7c4:	69c7      	ldr	r7, [r0, #28]
 800c7c6:	b097      	sub	sp, #92	@ 0x5c
 800c7c8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c7cc:	ec55 4b10 	vmov	r4, r5, d0
 800c7d0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c7d2:	9107      	str	r1, [sp, #28]
 800c7d4:	4681      	mov	r9, r0
 800c7d6:	920c      	str	r2, [sp, #48]	@ 0x30
 800c7d8:	9311      	str	r3, [sp, #68]	@ 0x44
 800c7da:	b97f      	cbnz	r7, 800c7fc <_dtoa_r+0x3c>
 800c7dc:	2010      	movs	r0, #16
 800c7de:	f000 fe09 	bl	800d3f4 <malloc>
 800c7e2:	4602      	mov	r2, r0
 800c7e4:	f8c9 001c 	str.w	r0, [r9, #28]
 800c7e8:	b920      	cbnz	r0, 800c7f4 <_dtoa_r+0x34>
 800c7ea:	4ba9      	ldr	r3, [pc, #676]	@ (800ca90 <_dtoa_r+0x2d0>)
 800c7ec:	21ef      	movs	r1, #239	@ 0xef
 800c7ee:	48a9      	ldr	r0, [pc, #676]	@ (800ca94 <_dtoa_r+0x2d4>)
 800c7f0:	f002 fc2e 	bl	800f050 <__assert_func>
 800c7f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c7f8:	6007      	str	r7, [r0, #0]
 800c7fa:	60c7      	str	r7, [r0, #12]
 800c7fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c800:	6819      	ldr	r1, [r3, #0]
 800c802:	b159      	cbz	r1, 800c81c <_dtoa_r+0x5c>
 800c804:	685a      	ldr	r2, [r3, #4]
 800c806:	604a      	str	r2, [r1, #4]
 800c808:	2301      	movs	r3, #1
 800c80a:	4093      	lsls	r3, r2
 800c80c:	608b      	str	r3, [r1, #8]
 800c80e:	4648      	mov	r0, r9
 800c810:	f000 fee6 	bl	800d5e0 <_Bfree>
 800c814:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c818:	2200      	movs	r2, #0
 800c81a:	601a      	str	r2, [r3, #0]
 800c81c:	1e2b      	subs	r3, r5, #0
 800c81e:	bfb9      	ittee	lt
 800c820:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c824:	9305      	strlt	r3, [sp, #20]
 800c826:	2300      	movge	r3, #0
 800c828:	6033      	strge	r3, [r6, #0]
 800c82a:	9f05      	ldr	r7, [sp, #20]
 800c82c:	4b9a      	ldr	r3, [pc, #616]	@ (800ca98 <_dtoa_r+0x2d8>)
 800c82e:	bfbc      	itt	lt
 800c830:	2201      	movlt	r2, #1
 800c832:	6032      	strlt	r2, [r6, #0]
 800c834:	43bb      	bics	r3, r7
 800c836:	d112      	bne.n	800c85e <_dtoa_r+0x9e>
 800c838:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c83a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c83e:	6013      	str	r3, [r2, #0]
 800c840:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c844:	4323      	orrs	r3, r4
 800c846:	f000 855a 	beq.w	800d2fe <_dtoa_r+0xb3e>
 800c84a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c84c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800caac <_dtoa_r+0x2ec>
 800c850:	2b00      	cmp	r3, #0
 800c852:	f000 855c 	beq.w	800d30e <_dtoa_r+0xb4e>
 800c856:	f10a 0303 	add.w	r3, sl, #3
 800c85a:	f000 bd56 	b.w	800d30a <_dtoa_r+0xb4a>
 800c85e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c862:	2200      	movs	r2, #0
 800c864:	ec51 0b17 	vmov	r0, r1, d7
 800c868:	2300      	movs	r3, #0
 800c86a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c86e:	f7f4 f99b 	bl	8000ba8 <__aeabi_dcmpeq>
 800c872:	4680      	mov	r8, r0
 800c874:	b158      	cbz	r0, 800c88e <_dtoa_r+0xce>
 800c876:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c878:	2301      	movs	r3, #1
 800c87a:	6013      	str	r3, [r2, #0]
 800c87c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c87e:	b113      	cbz	r3, 800c886 <_dtoa_r+0xc6>
 800c880:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c882:	4b86      	ldr	r3, [pc, #536]	@ (800ca9c <_dtoa_r+0x2dc>)
 800c884:	6013      	str	r3, [r2, #0]
 800c886:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800cab0 <_dtoa_r+0x2f0>
 800c88a:	f000 bd40 	b.w	800d30e <_dtoa_r+0xb4e>
 800c88e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c892:	aa14      	add	r2, sp, #80	@ 0x50
 800c894:	a915      	add	r1, sp, #84	@ 0x54
 800c896:	4648      	mov	r0, r9
 800c898:	f001 fa3e 	bl	800dd18 <__d2b>
 800c89c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c8a0:	9002      	str	r0, [sp, #8]
 800c8a2:	2e00      	cmp	r6, #0
 800c8a4:	d078      	beq.n	800c998 <_dtoa_r+0x1d8>
 800c8a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c8a8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c8ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c8b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c8b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c8b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c8bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c8c0:	4619      	mov	r1, r3
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	4b76      	ldr	r3, [pc, #472]	@ (800caa0 <_dtoa_r+0x2e0>)
 800c8c6:	f7f3 fd4f 	bl	8000368 <__aeabi_dsub>
 800c8ca:	a36b      	add	r3, pc, #428	@ (adr r3, 800ca78 <_dtoa_r+0x2b8>)
 800c8cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8d0:	f7f3 ff02 	bl	80006d8 <__aeabi_dmul>
 800c8d4:	a36a      	add	r3, pc, #424	@ (adr r3, 800ca80 <_dtoa_r+0x2c0>)
 800c8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8da:	f7f3 fd47 	bl	800036c <__adddf3>
 800c8de:	4604      	mov	r4, r0
 800c8e0:	4630      	mov	r0, r6
 800c8e2:	460d      	mov	r5, r1
 800c8e4:	f7f3 fe8e 	bl	8000604 <__aeabi_i2d>
 800c8e8:	a367      	add	r3, pc, #412	@ (adr r3, 800ca88 <_dtoa_r+0x2c8>)
 800c8ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ee:	f7f3 fef3 	bl	80006d8 <__aeabi_dmul>
 800c8f2:	4602      	mov	r2, r0
 800c8f4:	460b      	mov	r3, r1
 800c8f6:	4620      	mov	r0, r4
 800c8f8:	4629      	mov	r1, r5
 800c8fa:	f7f3 fd37 	bl	800036c <__adddf3>
 800c8fe:	4604      	mov	r4, r0
 800c900:	460d      	mov	r5, r1
 800c902:	f7f4 f999 	bl	8000c38 <__aeabi_d2iz>
 800c906:	2200      	movs	r2, #0
 800c908:	4607      	mov	r7, r0
 800c90a:	2300      	movs	r3, #0
 800c90c:	4620      	mov	r0, r4
 800c90e:	4629      	mov	r1, r5
 800c910:	f7f4 f954 	bl	8000bbc <__aeabi_dcmplt>
 800c914:	b140      	cbz	r0, 800c928 <_dtoa_r+0x168>
 800c916:	4638      	mov	r0, r7
 800c918:	f7f3 fe74 	bl	8000604 <__aeabi_i2d>
 800c91c:	4622      	mov	r2, r4
 800c91e:	462b      	mov	r3, r5
 800c920:	f7f4 f942 	bl	8000ba8 <__aeabi_dcmpeq>
 800c924:	b900      	cbnz	r0, 800c928 <_dtoa_r+0x168>
 800c926:	3f01      	subs	r7, #1
 800c928:	2f16      	cmp	r7, #22
 800c92a:	d852      	bhi.n	800c9d2 <_dtoa_r+0x212>
 800c92c:	4b5d      	ldr	r3, [pc, #372]	@ (800caa4 <_dtoa_r+0x2e4>)
 800c92e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c932:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c936:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c93a:	f7f4 f93f 	bl	8000bbc <__aeabi_dcmplt>
 800c93e:	2800      	cmp	r0, #0
 800c940:	d049      	beq.n	800c9d6 <_dtoa_r+0x216>
 800c942:	3f01      	subs	r7, #1
 800c944:	2300      	movs	r3, #0
 800c946:	9310      	str	r3, [sp, #64]	@ 0x40
 800c948:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c94a:	1b9b      	subs	r3, r3, r6
 800c94c:	1e5a      	subs	r2, r3, #1
 800c94e:	bf45      	ittet	mi
 800c950:	f1c3 0301 	rsbmi	r3, r3, #1
 800c954:	9300      	strmi	r3, [sp, #0]
 800c956:	2300      	movpl	r3, #0
 800c958:	2300      	movmi	r3, #0
 800c95a:	9206      	str	r2, [sp, #24]
 800c95c:	bf54      	ite	pl
 800c95e:	9300      	strpl	r3, [sp, #0]
 800c960:	9306      	strmi	r3, [sp, #24]
 800c962:	2f00      	cmp	r7, #0
 800c964:	db39      	blt.n	800c9da <_dtoa_r+0x21a>
 800c966:	9b06      	ldr	r3, [sp, #24]
 800c968:	970d      	str	r7, [sp, #52]	@ 0x34
 800c96a:	443b      	add	r3, r7
 800c96c:	9306      	str	r3, [sp, #24]
 800c96e:	2300      	movs	r3, #0
 800c970:	9308      	str	r3, [sp, #32]
 800c972:	9b07      	ldr	r3, [sp, #28]
 800c974:	2b09      	cmp	r3, #9
 800c976:	d863      	bhi.n	800ca40 <_dtoa_r+0x280>
 800c978:	2b05      	cmp	r3, #5
 800c97a:	bfc4      	itt	gt
 800c97c:	3b04      	subgt	r3, #4
 800c97e:	9307      	strgt	r3, [sp, #28]
 800c980:	9b07      	ldr	r3, [sp, #28]
 800c982:	f1a3 0302 	sub.w	r3, r3, #2
 800c986:	bfcc      	ite	gt
 800c988:	2400      	movgt	r4, #0
 800c98a:	2401      	movle	r4, #1
 800c98c:	2b03      	cmp	r3, #3
 800c98e:	d863      	bhi.n	800ca58 <_dtoa_r+0x298>
 800c990:	e8df f003 	tbb	[pc, r3]
 800c994:	2b375452 	.word	0x2b375452
 800c998:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c99c:	441e      	add	r6, r3
 800c99e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c9a2:	2b20      	cmp	r3, #32
 800c9a4:	bfc1      	itttt	gt
 800c9a6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c9aa:	409f      	lslgt	r7, r3
 800c9ac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c9b0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c9b4:	bfd6      	itet	le
 800c9b6:	f1c3 0320 	rsble	r3, r3, #32
 800c9ba:	ea47 0003 	orrgt.w	r0, r7, r3
 800c9be:	fa04 f003 	lslle.w	r0, r4, r3
 800c9c2:	f7f3 fe0f 	bl	80005e4 <__aeabi_ui2d>
 800c9c6:	2201      	movs	r2, #1
 800c9c8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c9cc:	3e01      	subs	r6, #1
 800c9ce:	9212      	str	r2, [sp, #72]	@ 0x48
 800c9d0:	e776      	b.n	800c8c0 <_dtoa_r+0x100>
 800c9d2:	2301      	movs	r3, #1
 800c9d4:	e7b7      	b.n	800c946 <_dtoa_r+0x186>
 800c9d6:	9010      	str	r0, [sp, #64]	@ 0x40
 800c9d8:	e7b6      	b.n	800c948 <_dtoa_r+0x188>
 800c9da:	9b00      	ldr	r3, [sp, #0]
 800c9dc:	1bdb      	subs	r3, r3, r7
 800c9de:	9300      	str	r3, [sp, #0]
 800c9e0:	427b      	negs	r3, r7
 800c9e2:	9308      	str	r3, [sp, #32]
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	930d      	str	r3, [sp, #52]	@ 0x34
 800c9e8:	e7c3      	b.n	800c972 <_dtoa_r+0x1b2>
 800c9ea:	2301      	movs	r3, #1
 800c9ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c9f0:	eb07 0b03 	add.w	fp, r7, r3
 800c9f4:	f10b 0301 	add.w	r3, fp, #1
 800c9f8:	2b01      	cmp	r3, #1
 800c9fa:	9303      	str	r3, [sp, #12]
 800c9fc:	bfb8      	it	lt
 800c9fe:	2301      	movlt	r3, #1
 800ca00:	e006      	b.n	800ca10 <_dtoa_r+0x250>
 800ca02:	2301      	movs	r3, #1
 800ca04:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca06:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	dd28      	ble.n	800ca5e <_dtoa_r+0x29e>
 800ca0c:	469b      	mov	fp, r3
 800ca0e:	9303      	str	r3, [sp, #12]
 800ca10:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ca14:	2100      	movs	r1, #0
 800ca16:	2204      	movs	r2, #4
 800ca18:	f102 0514 	add.w	r5, r2, #20
 800ca1c:	429d      	cmp	r5, r3
 800ca1e:	d926      	bls.n	800ca6e <_dtoa_r+0x2ae>
 800ca20:	6041      	str	r1, [r0, #4]
 800ca22:	4648      	mov	r0, r9
 800ca24:	f000 fd9c 	bl	800d560 <_Balloc>
 800ca28:	4682      	mov	sl, r0
 800ca2a:	2800      	cmp	r0, #0
 800ca2c:	d142      	bne.n	800cab4 <_dtoa_r+0x2f4>
 800ca2e:	4b1e      	ldr	r3, [pc, #120]	@ (800caa8 <_dtoa_r+0x2e8>)
 800ca30:	4602      	mov	r2, r0
 800ca32:	f240 11af 	movw	r1, #431	@ 0x1af
 800ca36:	e6da      	b.n	800c7ee <_dtoa_r+0x2e>
 800ca38:	2300      	movs	r3, #0
 800ca3a:	e7e3      	b.n	800ca04 <_dtoa_r+0x244>
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	e7d5      	b.n	800c9ec <_dtoa_r+0x22c>
 800ca40:	2401      	movs	r4, #1
 800ca42:	2300      	movs	r3, #0
 800ca44:	9307      	str	r3, [sp, #28]
 800ca46:	9409      	str	r4, [sp, #36]	@ 0x24
 800ca48:	f04f 3bff 	mov.w	fp, #4294967295
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	f8cd b00c 	str.w	fp, [sp, #12]
 800ca52:	2312      	movs	r3, #18
 800ca54:	920c      	str	r2, [sp, #48]	@ 0x30
 800ca56:	e7db      	b.n	800ca10 <_dtoa_r+0x250>
 800ca58:	2301      	movs	r3, #1
 800ca5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca5c:	e7f4      	b.n	800ca48 <_dtoa_r+0x288>
 800ca5e:	f04f 0b01 	mov.w	fp, #1
 800ca62:	f8cd b00c 	str.w	fp, [sp, #12]
 800ca66:	465b      	mov	r3, fp
 800ca68:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ca6c:	e7d0      	b.n	800ca10 <_dtoa_r+0x250>
 800ca6e:	3101      	adds	r1, #1
 800ca70:	0052      	lsls	r2, r2, #1
 800ca72:	e7d1      	b.n	800ca18 <_dtoa_r+0x258>
 800ca74:	f3af 8000 	nop.w
 800ca78:	636f4361 	.word	0x636f4361
 800ca7c:	3fd287a7 	.word	0x3fd287a7
 800ca80:	8b60c8b3 	.word	0x8b60c8b3
 800ca84:	3fc68a28 	.word	0x3fc68a28
 800ca88:	509f79fb 	.word	0x509f79fb
 800ca8c:	3fd34413 	.word	0x3fd34413
 800ca90:	080110be 	.word	0x080110be
 800ca94:	080110d5 	.word	0x080110d5
 800ca98:	7ff00000 	.word	0x7ff00000
 800ca9c:	08011089 	.word	0x08011089
 800caa0:	3ff80000 	.word	0x3ff80000
 800caa4:	08011288 	.word	0x08011288
 800caa8:	0801112d 	.word	0x0801112d
 800caac:	080110ba 	.word	0x080110ba
 800cab0:	08011088 	.word	0x08011088
 800cab4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cab8:	6018      	str	r0, [r3, #0]
 800caba:	9b03      	ldr	r3, [sp, #12]
 800cabc:	2b0e      	cmp	r3, #14
 800cabe:	f200 80a1 	bhi.w	800cc04 <_dtoa_r+0x444>
 800cac2:	2c00      	cmp	r4, #0
 800cac4:	f000 809e 	beq.w	800cc04 <_dtoa_r+0x444>
 800cac8:	2f00      	cmp	r7, #0
 800caca:	dd33      	ble.n	800cb34 <_dtoa_r+0x374>
 800cacc:	4b9c      	ldr	r3, [pc, #624]	@ (800cd40 <_dtoa_r+0x580>)
 800cace:	f007 020f 	and.w	r2, r7, #15
 800cad2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cad6:	ed93 7b00 	vldr	d7, [r3]
 800cada:	05f8      	lsls	r0, r7, #23
 800cadc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800cae0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cae4:	d516      	bpl.n	800cb14 <_dtoa_r+0x354>
 800cae6:	4b97      	ldr	r3, [pc, #604]	@ (800cd44 <_dtoa_r+0x584>)
 800cae8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800caec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800caf0:	f7f3 ff1c 	bl	800092c <__aeabi_ddiv>
 800caf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800caf8:	f004 040f 	and.w	r4, r4, #15
 800cafc:	2603      	movs	r6, #3
 800cafe:	4d91      	ldr	r5, [pc, #580]	@ (800cd44 <_dtoa_r+0x584>)
 800cb00:	b954      	cbnz	r4, 800cb18 <_dtoa_r+0x358>
 800cb02:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cb06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cb0a:	f7f3 ff0f 	bl	800092c <__aeabi_ddiv>
 800cb0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb12:	e028      	b.n	800cb66 <_dtoa_r+0x3a6>
 800cb14:	2602      	movs	r6, #2
 800cb16:	e7f2      	b.n	800cafe <_dtoa_r+0x33e>
 800cb18:	07e1      	lsls	r1, r4, #31
 800cb1a:	d508      	bpl.n	800cb2e <_dtoa_r+0x36e>
 800cb1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cb20:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cb24:	f7f3 fdd8 	bl	80006d8 <__aeabi_dmul>
 800cb28:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cb2c:	3601      	adds	r6, #1
 800cb2e:	1064      	asrs	r4, r4, #1
 800cb30:	3508      	adds	r5, #8
 800cb32:	e7e5      	b.n	800cb00 <_dtoa_r+0x340>
 800cb34:	f000 80af 	beq.w	800cc96 <_dtoa_r+0x4d6>
 800cb38:	427c      	negs	r4, r7
 800cb3a:	4b81      	ldr	r3, [pc, #516]	@ (800cd40 <_dtoa_r+0x580>)
 800cb3c:	4d81      	ldr	r5, [pc, #516]	@ (800cd44 <_dtoa_r+0x584>)
 800cb3e:	f004 020f 	and.w	r2, r4, #15
 800cb42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cb46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cb4e:	f7f3 fdc3 	bl	80006d8 <__aeabi_dmul>
 800cb52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cb56:	1124      	asrs	r4, r4, #4
 800cb58:	2300      	movs	r3, #0
 800cb5a:	2602      	movs	r6, #2
 800cb5c:	2c00      	cmp	r4, #0
 800cb5e:	f040 808f 	bne.w	800cc80 <_dtoa_r+0x4c0>
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d1d3      	bne.n	800cb0e <_dtoa_r+0x34e>
 800cb66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cb68:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	f000 8094 	beq.w	800cc9a <_dtoa_r+0x4da>
 800cb72:	4b75      	ldr	r3, [pc, #468]	@ (800cd48 <_dtoa_r+0x588>)
 800cb74:	2200      	movs	r2, #0
 800cb76:	4620      	mov	r0, r4
 800cb78:	4629      	mov	r1, r5
 800cb7a:	f7f4 f81f 	bl	8000bbc <__aeabi_dcmplt>
 800cb7e:	2800      	cmp	r0, #0
 800cb80:	f000 808b 	beq.w	800cc9a <_dtoa_r+0x4da>
 800cb84:	9b03      	ldr	r3, [sp, #12]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	f000 8087 	beq.w	800cc9a <_dtoa_r+0x4da>
 800cb8c:	f1bb 0f00 	cmp.w	fp, #0
 800cb90:	dd34      	ble.n	800cbfc <_dtoa_r+0x43c>
 800cb92:	4620      	mov	r0, r4
 800cb94:	4b6d      	ldr	r3, [pc, #436]	@ (800cd4c <_dtoa_r+0x58c>)
 800cb96:	2200      	movs	r2, #0
 800cb98:	4629      	mov	r1, r5
 800cb9a:	f7f3 fd9d 	bl	80006d8 <__aeabi_dmul>
 800cb9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cba2:	f107 38ff 	add.w	r8, r7, #4294967295
 800cba6:	3601      	adds	r6, #1
 800cba8:	465c      	mov	r4, fp
 800cbaa:	4630      	mov	r0, r6
 800cbac:	f7f3 fd2a 	bl	8000604 <__aeabi_i2d>
 800cbb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cbb4:	f7f3 fd90 	bl	80006d8 <__aeabi_dmul>
 800cbb8:	4b65      	ldr	r3, [pc, #404]	@ (800cd50 <_dtoa_r+0x590>)
 800cbba:	2200      	movs	r2, #0
 800cbbc:	f7f3 fbd6 	bl	800036c <__adddf3>
 800cbc0:	4605      	mov	r5, r0
 800cbc2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cbc6:	2c00      	cmp	r4, #0
 800cbc8:	d16a      	bne.n	800cca0 <_dtoa_r+0x4e0>
 800cbca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbce:	4b61      	ldr	r3, [pc, #388]	@ (800cd54 <_dtoa_r+0x594>)
 800cbd0:	2200      	movs	r2, #0
 800cbd2:	f7f3 fbc9 	bl	8000368 <__aeabi_dsub>
 800cbd6:	4602      	mov	r2, r0
 800cbd8:	460b      	mov	r3, r1
 800cbda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cbde:	462a      	mov	r2, r5
 800cbe0:	4633      	mov	r3, r6
 800cbe2:	f7f4 f809 	bl	8000bf8 <__aeabi_dcmpgt>
 800cbe6:	2800      	cmp	r0, #0
 800cbe8:	f040 8298 	bne.w	800d11c <_dtoa_r+0x95c>
 800cbec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbf0:	462a      	mov	r2, r5
 800cbf2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cbf6:	f7f3 ffe1 	bl	8000bbc <__aeabi_dcmplt>
 800cbfa:	bb38      	cbnz	r0, 800cc4c <_dtoa_r+0x48c>
 800cbfc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800cc00:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800cc04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	f2c0 8157 	blt.w	800ceba <_dtoa_r+0x6fa>
 800cc0c:	2f0e      	cmp	r7, #14
 800cc0e:	f300 8154 	bgt.w	800ceba <_dtoa_r+0x6fa>
 800cc12:	4b4b      	ldr	r3, [pc, #300]	@ (800cd40 <_dtoa_r+0x580>)
 800cc14:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cc18:	ed93 7b00 	vldr	d7, [r3]
 800cc1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	ed8d 7b00 	vstr	d7, [sp]
 800cc24:	f280 80e5 	bge.w	800cdf2 <_dtoa_r+0x632>
 800cc28:	9b03      	ldr	r3, [sp, #12]
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	f300 80e1 	bgt.w	800cdf2 <_dtoa_r+0x632>
 800cc30:	d10c      	bne.n	800cc4c <_dtoa_r+0x48c>
 800cc32:	4b48      	ldr	r3, [pc, #288]	@ (800cd54 <_dtoa_r+0x594>)
 800cc34:	2200      	movs	r2, #0
 800cc36:	ec51 0b17 	vmov	r0, r1, d7
 800cc3a:	f7f3 fd4d 	bl	80006d8 <__aeabi_dmul>
 800cc3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cc42:	f7f3 ffcf 	bl	8000be4 <__aeabi_dcmpge>
 800cc46:	2800      	cmp	r0, #0
 800cc48:	f000 8266 	beq.w	800d118 <_dtoa_r+0x958>
 800cc4c:	2400      	movs	r4, #0
 800cc4e:	4625      	mov	r5, r4
 800cc50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cc52:	4656      	mov	r6, sl
 800cc54:	ea6f 0803 	mvn.w	r8, r3
 800cc58:	2700      	movs	r7, #0
 800cc5a:	4621      	mov	r1, r4
 800cc5c:	4648      	mov	r0, r9
 800cc5e:	f000 fcbf 	bl	800d5e0 <_Bfree>
 800cc62:	2d00      	cmp	r5, #0
 800cc64:	f000 80bd 	beq.w	800cde2 <_dtoa_r+0x622>
 800cc68:	b12f      	cbz	r7, 800cc76 <_dtoa_r+0x4b6>
 800cc6a:	42af      	cmp	r7, r5
 800cc6c:	d003      	beq.n	800cc76 <_dtoa_r+0x4b6>
 800cc6e:	4639      	mov	r1, r7
 800cc70:	4648      	mov	r0, r9
 800cc72:	f000 fcb5 	bl	800d5e0 <_Bfree>
 800cc76:	4629      	mov	r1, r5
 800cc78:	4648      	mov	r0, r9
 800cc7a:	f000 fcb1 	bl	800d5e0 <_Bfree>
 800cc7e:	e0b0      	b.n	800cde2 <_dtoa_r+0x622>
 800cc80:	07e2      	lsls	r2, r4, #31
 800cc82:	d505      	bpl.n	800cc90 <_dtoa_r+0x4d0>
 800cc84:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cc88:	f7f3 fd26 	bl	80006d8 <__aeabi_dmul>
 800cc8c:	3601      	adds	r6, #1
 800cc8e:	2301      	movs	r3, #1
 800cc90:	1064      	asrs	r4, r4, #1
 800cc92:	3508      	adds	r5, #8
 800cc94:	e762      	b.n	800cb5c <_dtoa_r+0x39c>
 800cc96:	2602      	movs	r6, #2
 800cc98:	e765      	b.n	800cb66 <_dtoa_r+0x3a6>
 800cc9a:	9c03      	ldr	r4, [sp, #12]
 800cc9c:	46b8      	mov	r8, r7
 800cc9e:	e784      	b.n	800cbaa <_dtoa_r+0x3ea>
 800cca0:	4b27      	ldr	r3, [pc, #156]	@ (800cd40 <_dtoa_r+0x580>)
 800cca2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cca4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cca8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ccac:	4454      	add	r4, sl
 800ccae:	2900      	cmp	r1, #0
 800ccb0:	d054      	beq.n	800cd5c <_dtoa_r+0x59c>
 800ccb2:	4929      	ldr	r1, [pc, #164]	@ (800cd58 <_dtoa_r+0x598>)
 800ccb4:	2000      	movs	r0, #0
 800ccb6:	f7f3 fe39 	bl	800092c <__aeabi_ddiv>
 800ccba:	4633      	mov	r3, r6
 800ccbc:	462a      	mov	r2, r5
 800ccbe:	f7f3 fb53 	bl	8000368 <__aeabi_dsub>
 800ccc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ccc6:	4656      	mov	r6, sl
 800ccc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cccc:	f7f3 ffb4 	bl	8000c38 <__aeabi_d2iz>
 800ccd0:	4605      	mov	r5, r0
 800ccd2:	f7f3 fc97 	bl	8000604 <__aeabi_i2d>
 800ccd6:	4602      	mov	r2, r0
 800ccd8:	460b      	mov	r3, r1
 800ccda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ccde:	f7f3 fb43 	bl	8000368 <__aeabi_dsub>
 800cce2:	3530      	adds	r5, #48	@ 0x30
 800cce4:	4602      	mov	r2, r0
 800cce6:	460b      	mov	r3, r1
 800cce8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ccec:	f806 5b01 	strb.w	r5, [r6], #1
 800ccf0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ccf4:	f7f3 ff62 	bl	8000bbc <__aeabi_dcmplt>
 800ccf8:	2800      	cmp	r0, #0
 800ccfa:	d172      	bne.n	800cde2 <_dtoa_r+0x622>
 800ccfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd00:	4911      	ldr	r1, [pc, #68]	@ (800cd48 <_dtoa_r+0x588>)
 800cd02:	2000      	movs	r0, #0
 800cd04:	f7f3 fb30 	bl	8000368 <__aeabi_dsub>
 800cd08:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cd0c:	f7f3 ff56 	bl	8000bbc <__aeabi_dcmplt>
 800cd10:	2800      	cmp	r0, #0
 800cd12:	f040 80b4 	bne.w	800ce7e <_dtoa_r+0x6be>
 800cd16:	42a6      	cmp	r6, r4
 800cd18:	f43f af70 	beq.w	800cbfc <_dtoa_r+0x43c>
 800cd1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cd20:	4b0a      	ldr	r3, [pc, #40]	@ (800cd4c <_dtoa_r+0x58c>)
 800cd22:	2200      	movs	r2, #0
 800cd24:	f7f3 fcd8 	bl	80006d8 <__aeabi_dmul>
 800cd28:	4b08      	ldr	r3, [pc, #32]	@ (800cd4c <_dtoa_r+0x58c>)
 800cd2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cd2e:	2200      	movs	r2, #0
 800cd30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd34:	f7f3 fcd0 	bl	80006d8 <__aeabi_dmul>
 800cd38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cd3c:	e7c4      	b.n	800ccc8 <_dtoa_r+0x508>
 800cd3e:	bf00      	nop
 800cd40:	08011288 	.word	0x08011288
 800cd44:	08011260 	.word	0x08011260
 800cd48:	3ff00000 	.word	0x3ff00000
 800cd4c:	40240000 	.word	0x40240000
 800cd50:	401c0000 	.word	0x401c0000
 800cd54:	40140000 	.word	0x40140000
 800cd58:	3fe00000 	.word	0x3fe00000
 800cd5c:	4631      	mov	r1, r6
 800cd5e:	4628      	mov	r0, r5
 800cd60:	f7f3 fcba 	bl	80006d8 <__aeabi_dmul>
 800cd64:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cd68:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cd6a:	4656      	mov	r6, sl
 800cd6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd70:	f7f3 ff62 	bl	8000c38 <__aeabi_d2iz>
 800cd74:	4605      	mov	r5, r0
 800cd76:	f7f3 fc45 	bl	8000604 <__aeabi_i2d>
 800cd7a:	4602      	mov	r2, r0
 800cd7c:	460b      	mov	r3, r1
 800cd7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cd82:	f7f3 faf1 	bl	8000368 <__aeabi_dsub>
 800cd86:	3530      	adds	r5, #48	@ 0x30
 800cd88:	f806 5b01 	strb.w	r5, [r6], #1
 800cd8c:	4602      	mov	r2, r0
 800cd8e:	460b      	mov	r3, r1
 800cd90:	42a6      	cmp	r6, r4
 800cd92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cd96:	f04f 0200 	mov.w	r2, #0
 800cd9a:	d124      	bne.n	800cde6 <_dtoa_r+0x626>
 800cd9c:	4baf      	ldr	r3, [pc, #700]	@ (800d05c <_dtoa_r+0x89c>)
 800cd9e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cda2:	f7f3 fae3 	bl	800036c <__adddf3>
 800cda6:	4602      	mov	r2, r0
 800cda8:	460b      	mov	r3, r1
 800cdaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cdae:	f7f3 ff23 	bl	8000bf8 <__aeabi_dcmpgt>
 800cdb2:	2800      	cmp	r0, #0
 800cdb4:	d163      	bne.n	800ce7e <_dtoa_r+0x6be>
 800cdb6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cdba:	49a8      	ldr	r1, [pc, #672]	@ (800d05c <_dtoa_r+0x89c>)
 800cdbc:	2000      	movs	r0, #0
 800cdbe:	f7f3 fad3 	bl	8000368 <__aeabi_dsub>
 800cdc2:	4602      	mov	r2, r0
 800cdc4:	460b      	mov	r3, r1
 800cdc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cdca:	f7f3 fef7 	bl	8000bbc <__aeabi_dcmplt>
 800cdce:	2800      	cmp	r0, #0
 800cdd0:	f43f af14 	beq.w	800cbfc <_dtoa_r+0x43c>
 800cdd4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cdd6:	1e73      	subs	r3, r6, #1
 800cdd8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cdda:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cdde:	2b30      	cmp	r3, #48	@ 0x30
 800cde0:	d0f8      	beq.n	800cdd4 <_dtoa_r+0x614>
 800cde2:	4647      	mov	r7, r8
 800cde4:	e03b      	b.n	800ce5e <_dtoa_r+0x69e>
 800cde6:	4b9e      	ldr	r3, [pc, #632]	@ (800d060 <_dtoa_r+0x8a0>)
 800cde8:	f7f3 fc76 	bl	80006d8 <__aeabi_dmul>
 800cdec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cdf0:	e7bc      	b.n	800cd6c <_dtoa_r+0x5ac>
 800cdf2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cdf6:	4656      	mov	r6, sl
 800cdf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cdfc:	4620      	mov	r0, r4
 800cdfe:	4629      	mov	r1, r5
 800ce00:	f7f3 fd94 	bl	800092c <__aeabi_ddiv>
 800ce04:	f7f3 ff18 	bl	8000c38 <__aeabi_d2iz>
 800ce08:	4680      	mov	r8, r0
 800ce0a:	f7f3 fbfb 	bl	8000604 <__aeabi_i2d>
 800ce0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce12:	f7f3 fc61 	bl	80006d8 <__aeabi_dmul>
 800ce16:	4602      	mov	r2, r0
 800ce18:	460b      	mov	r3, r1
 800ce1a:	4620      	mov	r0, r4
 800ce1c:	4629      	mov	r1, r5
 800ce1e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ce22:	f7f3 faa1 	bl	8000368 <__aeabi_dsub>
 800ce26:	f806 4b01 	strb.w	r4, [r6], #1
 800ce2a:	9d03      	ldr	r5, [sp, #12]
 800ce2c:	eba6 040a 	sub.w	r4, r6, sl
 800ce30:	42a5      	cmp	r5, r4
 800ce32:	4602      	mov	r2, r0
 800ce34:	460b      	mov	r3, r1
 800ce36:	d133      	bne.n	800cea0 <_dtoa_r+0x6e0>
 800ce38:	f7f3 fa98 	bl	800036c <__adddf3>
 800ce3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce40:	4604      	mov	r4, r0
 800ce42:	460d      	mov	r5, r1
 800ce44:	f7f3 fed8 	bl	8000bf8 <__aeabi_dcmpgt>
 800ce48:	b9c0      	cbnz	r0, 800ce7c <_dtoa_r+0x6bc>
 800ce4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ce4e:	4620      	mov	r0, r4
 800ce50:	4629      	mov	r1, r5
 800ce52:	f7f3 fea9 	bl	8000ba8 <__aeabi_dcmpeq>
 800ce56:	b110      	cbz	r0, 800ce5e <_dtoa_r+0x69e>
 800ce58:	f018 0f01 	tst.w	r8, #1
 800ce5c:	d10e      	bne.n	800ce7c <_dtoa_r+0x6bc>
 800ce5e:	9902      	ldr	r1, [sp, #8]
 800ce60:	4648      	mov	r0, r9
 800ce62:	f000 fbbd 	bl	800d5e0 <_Bfree>
 800ce66:	2300      	movs	r3, #0
 800ce68:	7033      	strb	r3, [r6, #0]
 800ce6a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ce6c:	3701      	adds	r7, #1
 800ce6e:	601f      	str	r7, [r3, #0]
 800ce70:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	f000 824b 	beq.w	800d30e <_dtoa_r+0xb4e>
 800ce78:	601e      	str	r6, [r3, #0]
 800ce7a:	e248      	b.n	800d30e <_dtoa_r+0xb4e>
 800ce7c:	46b8      	mov	r8, r7
 800ce7e:	4633      	mov	r3, r6
 800ce80:	461e      	mov	r6, r3
 800ce82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ce86:	2a39      	cmp	r2, #57	@ 0x39
 800ce88:	d106      	bne.n	800ce98 <_dtoa_r+0x6d8>
 800ce8a:	459a      	cmp	sl, r3
 800ce8c:	d1f8      	bne.n	800ce80 <_dtoa_r+0x6c0>
 800ce8e:	2230      	movs	r2, #48	@ 0x30
 800ce90:	f108 0801 	add.w	r8, r8, #1
 800ce94:	f88a 2000 	strb.w	r2, [sl]
 800ce98:	781a      	ldrb	r2, [r3, #0]
 800ce9a:	3201      	adds	r2, #1
 800ce9c:	701a      	strb	r2, [r3, #0]
 800ce9e:	e7a0      	b.n	800cde2 <_dtoa_r+0x622>
 800cea0:	4b6f      	ldr	r3, [pc, #444]	@ (800d060 <_dtoa_r+0x8a0>)
 800cea2:	2200      	movs	r2, #0
 800cea4:	f7f3 fc18 	bl	80006d8 <__aeabi_dmul>
 800cea8:	2200      	movs	r2, #0
 800ceaa:	2300      	movs	r3, #0
 800ceac:	4604      	mov	r4, r0
 800ceae:	460d      	mov	r5, r1
 800ceb0:	f7f3 fe7a 	bl	8000ba8 <__aeabi_dcmpeq>
 800ceb4:	2800      	cmp	r0, #0
 800ceb6:	d09f      	beq.n	800cdf8 <_dtoa_r+0x638>
 800ceb8:	e7d1      	b.n	800ce5e <_dtoa_r+0x69e>
 800ceba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cebc:	2a00      	cmp	r2, #0
 800cebe:	f000 80ea 	beq.w	800d096 <_dtoa_r+0x8d6>
 800cec2:	9a07      	ldr	r2, [sp, #28]
 800cec4:	2a01      	cmp	r2, #1
 800cec6:	f300 80cd 	bgt.w	800d064 <_dtoa_r+0x8a4>
 800ceca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cecc:	2a00      	cmp	r2, #0
 800cece:	f000 80c1 	beq.w	800d054 <_dtoa_r+0x894>
 800ced2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ced6:	9c08      	ldr	r4, [sp, #32]
 800ced8:	9e00      	ldr	r6, [sp, #0]
 800ceda:	9a00      	ldr	r2, [sp, #0]
 800cedc:	441a      	add	r2, r3
 800cede:	9200      	str	r2, [sp, #0]
 800cee0:	9a06      	ldr	r2, [sp, #24]
 800cee2:	2101      	movs	r1, #1
 800cee4:	441a      	add	r2, r3
 800cee6:	4648      	mov	r0, r9
 800cee8:	9206      	str	r2, [sp, #24]
 800ceea:	f000 fc77 	bl	800d7dc <__i2b>
 800ceee:	4605      	mov	r5, r0
 800cef0:	b166      	cbz	r6, 800cf0c <_dtoa_r+0x74c>
 800cef2:	9b06      	ldr	r3, [sp, #24]
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	dd09      	ble.n	800cf0c <_dtoa_r+0x74c>
 800cef8:	42b3      	cmp	r3, r6
 800cefa:	9a00      	ldr	r2, [sp, #0]
 800cefc:	bfa8      	it	ge
 800cefe:	4633      	movge	r3, r6
 800cf00:	1ad2      	subs	r2, r2, r3
 800cf02:	9200      	str	r2, [sp, #0]
 800cf04:	9a06      	ldr	r2, [sp, #24]
 800cf06:	1af6      	subs	r6, r6, r3
 800cf08:	1ad3      	subs	r3, r2, r3
 800cf0a:	9306      	str	r3, [sp, #24]
 800cf0c:	9b08      	ldr	r3, [sp, #32]
 800cf0e:	b30b      	cbz	r3, 800cf54 <_dtoa_r+0x794>
 800cf10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	f000 80c6 	beq.w	800d0a4 <_dtoa_r+0x8e4>
 800cf18:	2c00      	cmp	r4, #0
 800cf1a:	f000 80c0 	beq.w	800d09e <_dtoa_r+0x8de>
 800cf1e:	4629      	mov	r1, r5
 800cf20:	4622      	mov	r2, r4
 800cf22:	4648      	mov	r0, r9
 800cf24:	f000 fd12 	bl	800d94c <__pow5mult>
 800cf28:	9a02      	ldr	r2, [sp, #8]
 800cf2a:	4601      	mov	r1, r0
 800cf2c:	4605      	mov	r5, r0
 800cf2e:	4648      	mov	r0, r9
 800cf30:	f000 fc6a 	bl	800d808 <__multiply>
 800cf34:	9902      	ldr	r1, [sp, #8]
 800cf36:	4680      	mov	r8, r0
 800cf38:	4648      	mov	r0, r9
 800cf3a:	f000 fb51 	bl	800d5e0 <_Bfree>
 800cf3e:	9b08      	ldr	r3, [sp, #32]
 800cf40:	1b1b      	subs	r3, r3, r4
 800cf42:	9308      	str	r3, [sp, #32]
 800cf44:	f000 80b1 	beq.w	800d0aa <_dtoa_r+0x8ea>
 800cf48:	9a08      	ldr	r2, [sp, #32]
 800cf4a:	4641      	mov	r1, r8
 800cf4c:	4648      	mov	r0, r9
 800cf4e:	f000 fcfd 	bl	800d94c <__pow5mult>
 800cf52:	9002      	str	r0, [sp, #8]
 800cf54:	2101      	movs	r1, #1
 800cf56:	4648      	mov	r0, r9
 800cf58:	f000 fc40 	bl	800d7dc <__i2b>
 800cf5c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cf5e:	4604      	mov	r4, r0
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	f000 81d8 	beq.w	800d316 <_dtoa_r+0xb56>
 800cf66:	461a      	mov	r2, r3
 800cf68:	4601      	mov	r1, r0
 800cf6a:	4648      	mov	r0, r9
 800cf6c:	f000 fcee 	bl	800d94c <__pow5mult>
 800cf70:	9b07      	ldr	r3, [sp, #28]
 800cf72:	2b01      	cmp	r3, #1
 800cf74:	4604      	mov	r4, r0
 800cf76:	f300 809f 	bgt.w	800d0b8 <_dtoa_r+0x8f8>
 800cf7a:	9b04      	ldr	r3, [sp, #16]
 800cf7c:	2b00      	cmp	r3, #0
 800cf7e:	f040 8097 	bne.w	800d0b0 <_dtoa_r+0x8f0>
 800cf82:	9b05      	ldr	r3, [sp, #20]
 800cf84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	f040 8093 	bne.w	800d0b4 <_dtoa_r+0x8f4>
 800cf8e:	9b05      	ldr	r3, [sp, #20]
 800cf90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cf94:	0d1b      	lsrs	r3, r3, #20
 800cf96:	051b      	lsls	r3, r3, #20
 800cf98:	b133      	cbz	r3, 800cfa8 <_dtoa_r+0x7e8>
 800cf9a:	9b00      	ldr	r3, [sp, #0]
 800cf9c:	3301      	adds	r3, #1
 800cf9e:	9300      	str	r3, [sp, #0]
 800cfa0:	9b06      	ldr	r3, [sp, #24]
 800cfa2:	3301      	adds	r3, #1
 800cfa4:	9306      	str	r3, [sp, #24]
 800cfa6:	2301      	movs	r3, #1
 800cfa8:	9308      	str	r3, [sp, #32]
 800cfaa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	f000 81b8 	beq.w	800d322 <_dtoa_r+0xb62>
 800cfb2:	6923      	ldr	r3, [r4, #16]
 800cfb4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cfb8:	6918      	ldr	r0, [r3, #16]
 800cfba:	f000 fbc3 	bl	800d744 <__hi0bits>
 800cfbe:	f1c0 0020 	rsb	r0, r0, #32
 800cfc2:	9b06      	ldr	r3, [sp, #24]
 800cfc4:	4418      	add	r0, r3
 800cfc6:	f010 001f 	ands.w	r0, r0, #31
 800cfca:	f000 8082 	beq.w	800d0d2 <_dtoa_r+0x912>
 800cfce:	f1c0 0320 	rsb	r3, r0, #32
 800cfd2:	2b04      	cmp	r3, #4
 800cfd4:	dd73      	ble.n	800d0be <_dtoa_r+0x8fe>
 800cfd6:	9b00      	ldr	r3, [sp, #0]
 800cfd8:	f1c0 001c 	rsb	r0, r0, #28
 800cfdc:	4403      	add	r3, r0
 800cfde:	9300      	str	r3, [sp, #0]
 800cfe0:	9b06      	ldr	r3, [sp, #24]
 800cfe2:	4403      	add	r3, r0
 800cfe4:	4406      	add	r6, r0
 800cfe6:	9306      	str	r3, [sp, #24]
 800cfe8:	9b00      	ldr	r3, [sp, #0]
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	dd05      	ble.n	800cffa <_dtoa_r+0x83a>
 800cfee:	9902      	ldr	r1, [sp, #8]
 800cff0:	461a      	mov	r2, r3
 800cff2:	4648      	mov	r0, r9
 800cff4:	f000 fd04 	bl	800da00 <__lshift>
 800cff8:	9002      	str	r0, [sp, #8]
 800cffa:	9b06      	ldr	r3, [sp, #24]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	dd05      	ble.n	800d00c <_dtoa_r+0x84c>
 800d000:	4621      	mov	r1, r4
 800d002:	461a      	mov	r2, r3
 800d004:	4648      	mov	r0, r9
 800d006:	f000 fcfb 	bl	800da00 <__lshift>
 800d00a:	4604      	mov	r4, r0
 800d00c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d061      	beq.n	800d0d6 <_dtoa_r+0x916>
 800d012:	9802      	ldr	r0, [sp, #8]
 800d014:	4621      	mov	r1, r4
 800d016:	f000 fd5f 	bl	800dad8 <__mcmp>
 800d01a:	2800      	cmp	r0, #0
 800d01c:	da5b      	bge.n	800d0d6 <_dtoa_r+0x916>
 800d01e:	2300      	movs	r3, #0
 800d020:	9902      	ldr	r1, [sp, #8]
 800d022:	220a      	movs	r2, #10
 800d024:	4648      	mov	r0, r9
 800d026:	f000 fafd 	bl	800d624 <__multadd>
 800d02a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d02c:	9002      	str	r0, [sp, #8]
 800d02e:	f107 38ff 	add.w	r8, r7, #4294967295
 800d032:	2b00      	cmp	r3, #0
 800d034:	f000 8177 	beq.w	800d326 <_dtoa_r+0xb66>
 800d038:	4629      	mov	r1, r5
 800d03a:	2300      	movs	r3, #0
 800d03c:	220a      	movs	r2, #10
 800d03e:	4648      	mov	r0, r9
 800d040:	f000 faf0 	bl	800d624 <__multadd>
 800d044:	f1bb 0f00 	cmp.w	fp, #0
 800d048:	4605      	mov	r5, r0
 800d04a:	dc6f      	bgt.n	800d12c <_dtoa_r+0x96c>
 800d04c:	9b07      	ldr	r3, [sp, #28]
 800d04e:	2b02      	cmp	r3, #2
 800d050:	dc49      	bgt.n	800d0e6 <_dtoa_r+0x926>
 800d052:	e06b      	b.n	800d12c <_dtoa_r+0x96c>
 800d054:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d056:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d05a:	e73c      	b.n	800ced6 <_dtoa_r+0x716>
 800d05c:	3fe00000 	.word	0x3fe00000
 800d060:	40240000 	.word	0x40240000
 800d064:	9b03      	ldr	r3, [sp, #12]
 800d066:	1e5c      	subs	r4, r3, #1
 800d068:	9b08      	ldr	r3, [sp, #32]
 800d06a:	42a3      	cmp	r3, r4
 800d06c:	db09      	blt.n	800d082 <_dtoa_r+0x8c2>
 800d06e:	1b1c      	subs	r4, r3, r4
 800d070:	9b03      	ldr	r3, [sp, #12]
 800d072:	2b00      	cmp	r3, #0
 800d074:	f6bf af30 	bge.w	800ced8 <_dtoa_r+0x718>
 800d078:	9b00      	ldr	r3, [sp, #0]
 800d07a:	9a03      	ldr	r2, [sp, #12]
 800d07c:	1a9e      	subs	r6, r3, r2
 800d07e:	2300      	movs	r3, #0
 800d080:	e72b      	b.n	800ceda <_dtoa_r+0x71a>
 800d082:	9b08      	ldr	r3, [sp, #32]
 800d084:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d086:	9408      	str	r4, [sp, #32]
 800d088:	1ae3      	subs	r3, r4, r3
 800d08a:	441a      	add	r2, r3
 800d08c:	9e00      	ldr	r6, [sp, #0]
 800d08e:	9b03      	ldr	r3, [sp, #12]
 800d090:	920d      	str	r2, [sp, #52]	@ 0x34
 800d092:	2400      	movs	r4, #0
 800d094:	e721      	b.n	800ceda <_dtoa_r+0x71a>
 800d096:	9c08      	ldr	r4, [sp, #32]
 800d098:	9e00      	ldr	r6, [sp, #0]
 800d09a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d09c:	e728      	b.n	800cef0 <_dtoa_r+0x730>
 800d09e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d0a2:	e751      	b.n	800cf48 <_dtoa_r+0x788>
 800d0a4:	9a08      	ldr	r2, [sp, #32]
 800d0a6:	9902      	ldr	r1, [sp, #8]
 800d0a8:	e750      	b.n	800cf4c <_dtoa_r+0x78c>
 800d0aa:	f8cd 8008 	str.w	r8, [sp, #8]
 800d0ae:	e751      	b.n	800cf54 <_dtoa_r+0x794>
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	e779      	b.n	800cfa8 <_dtoa_r+0x7e8>
 800d0b4:	9b04      	ldr	r3, [sp, #16]
 800d0b6:	e777      	b.n	800cfa8 <_dtoa_r+0x7e8>
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	9308      	str	r3, [sp, #32]
 800d0bc:	e779      	b.n	800cfb2 <_dtoa_r+0x7f2>
 800d0be:	d093      	beq.n	800cfe8 <_dtoa_r+0x828>
 800d0c0:	9a00      	ldr	r2, [sp, #0]
 800d0c2:	331c      	adds	r3, #28
 800d0c4:	441a      	add	r2, r3
 800d0c6:	9200      	str	r2, [sp, #0]
 800d0c8:	9a06      	ldr	r2, [sp, #24]
 800d0ca:	441a      	add	r2, r3
 800d0cc:	441e      	add	r6, r3
 800d0ce:	9206      	str	r2, [sp, #24]
 800d0d0:	e78a      	b.n	800cfe8 <_dtoa_r+0x828>
 800d0d2:	4603      	mov	r3, r0
 800d0d4:	e7f4      	b.n	800d0c0 <_dtoa_r+0x900>
 800d0d6:	9b03      	ldr	r3, [sp, #12]
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	46b8      	mov	r8, r7
 800d0dc:	dc20      	bgt.n	800d120 <_dtoa_r+0x960>
 800d0de:	469b      	mov	fp, r3
 800d0e0:	9b07      	ldr	r3, [sp, #28]
 800d0e2:	2b02      	cmp	r3, #2
 800d0e4:	dd1e      	ble.n	800d124 <_dtoa_r+0x964>
 800d0e6:	f1bb 0f00 	cmp.w	fp, #0
 800d0ea:	f47f adb1 	bne.w	800cc50 <_dtoa_r+0x490>
 800d0ee:	4621      	mov	r1, r4
 800d0f0:	465b      	mov	r3, fp
 800d0f2:	2205      	movs	r2, #5
 800d0f4:	4648      	mov	r0, r9
 800d0f6:	f000 fa95 	bl	800d624 <__multadd>
 800d0fa:	4601      	mov	r1, r0
 800d0fc:	4604      	mov	r4, r0
 800d0fe:	9802      	ldr	r0, [sp, #8]
 800d100:	f000 fcea 	bl	800dad8 <__mcmp>
 800d104:	2800      	cmp	r0, #0
 800d106:	f77f ada3 	ble.w	800cc50 <_dtoa_r+0x490>
 800d10a:	4656      	mov	r6, sl
 800d10c:	2331      	movs	r3, #49	@ 0x31
 800d10e:	f806 3b01 	strb.w	r3, [r6], #1
 800d112:	f108 0801 	add.w	r8, r8, #1
 800d116:	e59f      	b.n	800cc58 <_dtoa_r+0x498>
 800d118:	9c03      	ldr	r4, [sp, #12]
 800d11a:	46b8      	mov	r8, r7
 800d11c:	4625      	mov	r5, r4
 800d11e:	e7f4      	b.n	800d10a <_dtoa_r+0x94a>
 800d120:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d124:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d126:	2b00      	cmp	r3, #0
 800d128:	f000 8101 	beq.w	800d32e <_dtoa_r+0xb6e>
 800d12c:	2e00      	cmp	r6, #0
 800d12e:	dd05      	ble.n	800d13c <_dtoa_r+0x97c>
 800d130:	4629      	mov	r1, r5
 800d132:	4632      	mov	r2, r6
 800d134:	4648      	mov	r0, r9
 800d136:	f000 fc63 	bl	800da00 <__lshift>
 800d13a:	4605      	mov	r5, r0
 800d13c:	9b08      	ldr	r3, [sp, #32]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d05c      	beq.n	800d1fc <_dtoa_r+0xa3c>
 800d142:	6869      	ldr	r1, [r5, #4]
 800d144:	4648      	mov	r0, r9
 800d146:	f000 fa0b 	bl	800d560 <_Balloc>
 800d14a:	4606      	mov	r6, r0
 800d14c:	b928      	cbnz	r0, 800d15a <_dtoa_r+0x99a>
 800d14e:	4b82      	ldr	r3, [pc, #520]	@ (800d358 <_dtoa_r+0xb98>)
 800d150:	4602      	mov	r2, r0
 800d152:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d156:	f7ff bb4a 	b.w	800c7ee <_dtoa_r+0x2e>
 800d15a:	692a      	ldr	r2, [r5, #16]
 800d15c:	3202      	adds	r2, #2
 800d15e:	0092      	lsls	r2, r2, #2
 800d160:	f105 010c 	add.w	r1, r5, #12
 800d164:	300c      	adds	r0, #12
 800d166:	f7ff fa8e 	bl	800c686 <memcpy>
 800d16a:	2201      	movs	r2, #1
 800d16c:	4631      	mov	r1, r6
 800d16e:	4648      	mov	r0, r9
 800d170:	f000 fc46 	bl	800da00 <__lshift>
 800d174:	f10a 0301 	add.w	r3, sl, #1
 800d178:	9300      	str	r3, [sp, #0]
 800d17a:	eb0a 030b 	add.w	r3, sl, fp
 800d17e:	9308      	str	r3, [sp, #32]
 800d180:	9b04      	ldr	r3, [sp, #16]
 800d182:	f003 0301 	and.w	r3, r3, #1
 800d186:	462f      	mov	r7, r5
 800d188:	9306      	str	r3, [sp, #24]
 800d18a:	4605      	mov	r5, r0
 800d18c:	9b00      	ldr	r3, [sp, #0]
 800d18e:	9802      	ldr	r0, [sp, #8]
 800d190:	4621      	mov	r1, r4
 800d192:	f103 3bff 	add.w	fp, r3, #4294967295
 800d196:	f7ff fa8b 	bl	800c6b0 <quorem>
 800d19a:	4603      	mov	r3, r0
 800d19c:	3330      	adds	r3, #48	@ 0x30
 800d19e:	9003      	str	r0, [sp, #12]
 800d1a0:	4639      	mov	r1, r7
 800d1a2:	9802      	ldr	r0, [sp, #8]
 800d1a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1a6:	f000 fc97 	bl	800dad8 <__mcmp>
 800d1aa:	462a      	mov	r2, r5
 800d1ac:	9004      	str	r0, [sp, #16]
 800d1ae:	4621      	mov	r1, r4
 800d1b0:	4648      	mov	r0, r9
 800d1b2:	f000 fcad 	bl	800db10 <__mdiff>
 800d1b6:	68c2      	ldr	r2, [r0, #12]
 800d1b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1ba:	4606      	mov	r6, r0
 800d1bc:	bb02      	cbnz	r2, 800d200 <_dtoa_r+0xa40>
 800d1be:	4601      	mov	r1, r0
 800d1c0:	9802      	ldr	r0, [sp, #8]
 800d1c2:	f000 fc89 	bl	800dad8 <__mcmp>
 800d1c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1c8:	4602      	mov	r2, r0
 800d1ca:	4631      	mov	r1, r6
 800d1cc:	4648      	mov	r0, r9
 800d1ce:	920c      	str	r2, [sp, #48]	@ 0x30
 800d1d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1d2:	f000 fa05 	bl	800d5e0 <_Bfree>
 800d1d6:	9b07      	ldr	r3, [sp, #28]
 800d1d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d1da:	9e00      	ldr	r6, [sp, #0]
 800d1dc:	ea42 0103 	orr.w	r1, r2, r3
 800d1e0:	9b06      	ldr	r3, [sp, #24]
 800d1e2:	4319      	orrs	r1, r3
 800d1e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1e6:	d10d      	bne.n	800d204 <_dtoa_r+0xa44>
 800d1e8:	2b39      	cmp	r3, #57	@ 0x39
 800d1ea:	d027      	beq.n	800d23c <_dtoa_r+0xa7c>
 800d1ec:	9a04      	ldr	r2, [sp, #16]
 800d1ee:	2a00      	cmp	r2, #0
 800d1f0:	dd01      	ble.n	800d1f6 <_dtoa_r+0xa36>
 800d1f2:	9b03      	ldr	r3, [sp, #12]
 800d1f4:	3331      	adds	r3, #49	@ 0x31
 800d1f6:	f88b 3000 	strb.w	r3, [fp]
 800d1fa:	e52e      	b.n	800cc5a <_dtoa_r+0x49a>
 800d1fc:	4628      	mov	r0, r5
 800d1fe:	e7b9      	b.n	800d174 <_dtoa_r+0x9b4>
 800d200:	2201      	movs	r2, #1
 800d202:	e7e2      	b.n	800d1ca <_dtoa_r+0xa0a>
 800d204:	9904      	ldr	r1, [sp, #16]
 800d206:	2900      	cmp	r1, #0
 800d208:	db04      	blt.n	800d214 <_dtoa_r+0xa54>
 800d20a:	9807      	ldr	r0, [sp, #28]
 800d20c:	4301      	orrs	r1, r0
 800d20e:	9806      	ldr	r0, [sp, #24]
 800d210:	4301      	orrs	r1, r0
 800d212:	d120      	bne.n	800d256 <_dtoa_r+0xa96>
 800d214:	2a00      	cmp	r2, #0
 800d216:	ddee      	ble.n	800d1f6 <_dtoa_r+0xa36>
 800d218:	9902      	ldr	r1, [sp, #8]
 800d21a:	9300      	str	r3, [sp, #0]
 800d21c:	2201      	movs	r2, #1
 800d21e:	4648      	mov	r0, r9
 800d220:	f000 fbee 	bl	800da00 <__lshift>
 800d224:	4621      	mov	r1, r4
 800d226:	9002      	str	r0, [sp, #8]
 800d228:	f000 fc56 	bl	800dad8 <__mcmp>
 800d22c:	2800      	cmp	r0, #0
 800d22e:	9b00      	ldr	r3, [sp, #0]
 800d230:	dc02      	bgt.n	800d238 <_dtoa_r+0xa78>
 800d232:	d1e0      	bne.n	800d1f6 <_dtoa_r+0xa36>
 800d234:	07da      	lsls	r2, r3, #31
 800d236:	d5de      	bpl.n	800d1f6 <_dtoa_r+0xa36>
 800d238:	2b39      	cmp	r3, #57	@ 0x39
 800d23a:	d1da      	bne.n	800d1f2 <_dtoa_r+0xa32>
 800d23c:	2339      	movs	r3, #57	@ 0x39
 800d23e:	f88b 3000 	strb.w	r3, [fp]
 800d242:	4633      	mov	r3, r6
 800d244:	461e      	mov	r6, r3
 800d246:	3b01      	subs	r3, #1
 800d248:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d24c:	2a39      	cmp	r2, #57	@ 0x39
 800d24e:	d04e      	beq.n	800d2ee <_dtoa_r+0xb2e>
 800d250:	3201      	adds	r2, #1
 800d252:	701a      	strb	r2, [r3, #0]
 800d254:	e501      	b.n	800cc5a <_dtoa_r+0x49a>
 800d256:	2a00      	cmp	r2, #0
 800d258:	dd03      	ble.n	800d262 <_dtoa_r+0xaa2>
 800d25a:	2b39      	cmp	r3, #57	@ 0x39
 800d25c:	d0ee      	beq.n	800d23c <_dtoa_r+0xa7c>
 800d25e:	3301      	adds	r3, #1
 800d260:	e7c9      	b.n	800d1f6 <_dtoa_r+0xa36>
 800d262:	9a00      	ldr	r2, [sp, #0]
 800d264:	9908      	ldr	r1, [sp, #32]
 800d266:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d26a:	428a      	cmp	r2, r1
 800d26c:	d028      	beq.n	800d2c0 <_dtoa_r+0xb00>
 800d26e:	9902      	ldr	r1, [sp, #8]
 800d270:	2300      	movs	r3, #0
 800d272:	220a      	movs	r2, #10
 800d274:	4648      	mov	r0, r9
 800d276:	f000 f9d5 	bl	800d624 <__multadd>
 800d27a:	42af      	cmp	r7, r5
 800d27c:	9002      	str	r0, [sp, #8]
 800d27e:	f04f 0300 	mov.w	r3, #0
 800d282:	f04f 020a 	mov.w	r2, #10
 800d286:	4639      	mov	r1, r7
 800d288:	4648      	mov	r0, r9
 800d28a:	d107      	bne.n	800d29c <_dtoa_r+0xadc>
 800d28c:	f000 f9ca 	bl	800d624 <__multadd>
 800d290:	4607      	mov	r7, r0
 800d292:	4605      	mov	r5, r0
 800d294:	9b00      	ldr	r3, [sp, #0]
 800d296:	3301      	adds	r3, #1
 800d298:	9300      	str	r3, [sp, #0]
 800d29a:	e777      	b.n	800d18c <_dtoa_r+0x9cc>
 800d29c:	f000 f9c2 	bl	800d624 <__multadd>
 800d2a0:	4629      	mov	r1, r5
 800d2a2:	4607      	mov	r7, r0
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	220a      	movs	r2, #10
 800d2a8:	4648      	mov	r0, r9
 800d2aa:	f000 f9bb 	bl	800d624 <__multadd>
 800d2ae:	4605      	mov	r5, r0
 800d2b0:	e7f0      	b.n	800d294 <_dtoa_r+0xad4>
 800d2b2:	f1bb 0f00 	cmp.w	fp, #0
 800d2b6:	bfcc      	ite	gt
 800d2b8:	465e      	movgt	r6, fp
 800d2ba:	2601      	movle	r6, #1
 800d2bc:	4456      	add	r6, sl
 800d2be:	2700      	movs	r7, #0
 800d2c0:	9902      	ldr	r1, [sp, #8]
 800d2c2:	9300      	str	r3, [sp, #0]
 800d2c4:	2201      	movs	r2, #1
 800d2c6:	4648      	mov	r0, r9
 800d2c8:	f000 fb9a 	bl	800da00 <__lshift>
 800d2cc:	4621      	mov	r1, r4
 800d2ce:	9002      	str	r0, [sp, #8]
 800d2d0:	f000 fc02 	bl	800dad8 <__mcmp>
 800d2d4:	2800      	cmp	r0, #0
 800d2d6:	dcb4      	bgt.n	800d242 <_dtoa_r+0xa82>
 800d2d8:	d102      	bne.n	800d2e0 <_dtoa_r+0xb20>
 800d2da:	9b00      	ldr	r3, [sp, #0]
 800d2dc:	07db      	lsls	r3, r3, #31
 800d2de:	d4b0      	bmi.n	800d242 <_dtoa_r+0xa82>
 800d2e0:	4633      	mov	r3, r6
 800d2e2:	461e      	mov	r6, r3
 800d2e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d2e8:	2a30      	cmp	r2, #48	@ 0x30
 800d2ea:	d0fa      	beq.n	800d2e2 <_dtoa_r+0xb22>
 800d2ec:	e4b5      	b.n	800cc5a <_dtoa_r+0x49a>
 800d2ee:	459a      	cmp	sl, r3
 800d2f0:	d1a8      	bne.n	800d244 <_dtoa_r+0xa84>
 800d2f2:	2331      	movs	r3, #49	@ 0x31
 800d2f4:	f108 0801 	add.w	r8, r8, #1
 800d2f8:	f88a 3000 	strb.w	r3, [sl]
 800d2fc:	e4ad      	b.n	800cc5a <_dtoa_r+0x49a>
 800d2fe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d300:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d35c <_dtoa_r+0xb9c>
 800d304:	b11b      	cbz	r3, 800d30e <_dtoa_r+0xb4e>
 800d306:	f10a 0308 	add.w	r3, sl, #8
 800d30a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d30c:	6013      	str	r3, [r2, #0]
 800d30e:	4650      	mov	r0, sl
 800d310:	b017      	add	sp, #92	@ 0x5c
 800d312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d316:	9b07      	ldr	r3, [sp, #28]
 800d318:	2b01      	cmp	r3, #1
 800d31a:	f77f ae2e 	ble.w	800cf7a <_dtoa_r+0x7ba>
 800d31e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d320:	9308      	str	r3, [sp, #32]
 800d322:	2001      	movs	r0, #1
 800d324:	e64d      	b.n	800cfc2 <_dtoa_r+0x802>
 800d326:	f1bb 0f00 	cmp.w	fp, #0
 800d32a:	f77f aed9 	ble.w	800d0e0 <_dtoa_r+0x920>
 800d32e:	4656      	mov	r6, sl
 800d330:	9802      	ldr	r0, [sp, #8]
 800d332:	4621      	mov	r1, r4
 800d334:	f7ff f9bc 	bl	800c6b0 <quorem>
 800d338:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d33c:	f806 3b01 	strb.w	r3, [r6], #1
 800d340:	eba6 020a 	sub.w	r2, r6, sl
 800d344:	4593      	cmp	fp, r2
 800d346:	ddb4      	ble.n	800d2b2 <_dtoa_r+0xaf2>
 800d348:	9902      	ldr	r1, [sp, #8]
 800d34a:	2300      	movs	r3, #0
 800d34c:	220a      	movs	r2, #10
 800d34e:	4648      	mov	r0, r9
 800d350:	f000 f968 	bl	800d624 <__multadd>
 800d354:	9002      	str	r0, [sp, #8]
 800d356:	e7eb      	b.n	800d330 <_dtoa_r+0xb70>
 800d358:	0801112d 	.word	0x0801112d
 800d35c:	080110b1 	.word	0x080110b1

0800d360 <_free_r>:
 800d360:	b538      	push	{r3, r4, r5, lr}
 800d362:	4605      	mov	r5, r0
 800d364:	2900      	cmp	r1, #0
 800d366:	d041      	beq.n	800d3ec <_free_r+0x8c>
 800d368:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d36c:	1f0c      	subs	r4, r1, #4
 800d36e:	2b00      	cmp	r3, #0
 800d370:	bfb8      	it	lt
 800d372:	18e4      	addlt	r4, r4, r3
 800d374:	f000 f8e8 	bl	800d548 <__malloc_lock>
 800d378:	4a1d      	ldr	r2, [pc, #116]	@ (800d3f0 <_free_r+0x90>)
 800d37a:	6813      	ldr	r3, [r2, #0]
 800d37c:	b933      	cbnz	r3, 800d38c <_free_r+0x2c>
 800d37e:	6063      	str	r3, [r4, #4]
 800d380:	6014      	str	r4, [r2, #0]
 800d382:	4628      	mov	r0, r5
 800d384:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d388:	f000 b8e4 	b.w	800d554 <__malloc_unlock>
 800d38c:	42a3      	cmp	r3, r4
 800d38e:	d908      	bls.n	800d3a2 <_free_r+0x42>
 800d390:	6820      	ldr	r0, [r4, #0]
 800d392:	1821      	adds	r1, r4, r0
 800d394:	428b      	cmp	r3, r1
 800d396:	bf01      	itttt	eq
 800d398:	6819      	ldreq	r1, [r3, #0]
 800d39a:	685b      	ldreq	r3, [r3, #4]
 800d39c:	1809      	addeq	r1, r1, r0
 800d39e:	6021      	streq	r1, [r4, #0]
 800d3a0:	e7ed      	b.n	800d37e <_free_r+0x1e>
 800d3a2:	461a      	mov	r2, r3
 800d3a4:	685b      	ldr	r3, [r3, #4]
 800d3a6:	b10b      	cbz	r3, 800d3ac <_free_r+0x4c>
 800d3a8:	42a3      	cmp	r3, r4
 800d3aa:	d9fa      	bls.n	800d3a2 <_free_r+0x42>
 800d3ac:	6811      	ldr	r1, [r2, #0]
 800d3ae:	1850      	adds	r0, r2, r1
 800d3b0:	42a0      	cmp	r0, r4
 800d3b2:	d10b      	bne.n	800d3cc <_free_r+0x6c>
 800d3b4:	6820      	ldr	r0, [r4, #0]
 800d3b6:	4401      	add	r1, r0
 800d3b8:	1850      	adds	r0, r2, r1
 800d3ba:	4283      	cmp	r3, r0
 800d3bc:	6011      	str	r1, [r2, #0]
 800d3be:	d1e0      	bne.n	800d382 <_free_r+0x22>
 800d3c0:	6818      	ldr	r0, [r3, #0]
 800d3c2:	685b      	ldr	r3, [r3, #4]
 800d3c4:	6053      	str	r3, [r2, #4]
 800d3c6:	4408      	add	r0, r1
 800d3c8:	6010      	str	r0, [r2, #0]
 800d3ca:	e7da      	b.n	800d382 <_free_r+0x22>
 800d3cc:	d902      	bls.n	800d3d4 <_free_r+0x74>
 800d3ce:	230c      	movs	r3, #12
 800d3d0:	602b      	str	r3, [r5, #0]
 800d3d2:	e7d6      	b.n	800d382 <_free_r+0x22>
 800d3d4:	6820      	ldr	r0, [r4, #0]
 800d3d6:	1821      	adds	r1, r4, r0
 800d3d8:	428b      	cmp	r3, r1
 800d3da:	bf04      	itt	eq
 800d3dc:	6819      	ldreq	r1, [r3, #0]
 800d3de:	685b      	ldreq	r3, [r3, #4]
 800d3e0:	6063      	str	r3, [r4, #4]
 800d3e2:	bf04      	itt	eq
 800d3e4:	1809      	addeq	r1, r1, r0
 800d3e6:	6021      	streq	r1, [r4, #0]
 800d3e8:	6054      	str	r4, [r2, #4]
 800d3ea:	e7ca      	b.n	800d382 <_free_r+0x22>
 800d3ec:	bd38      	pop	{r3, r4, r5, pc}
 800d3ee:	bf00      	nop
 800d3f0:	20014a88 	.word	0x20014a88

0800d3f4 <malloc>:
 800d3f4:	4b02      	ldr	r3, [pc, #8]	@ (800d400 <malloc+0xc>)
 800d3f6:	4601      	mov	r1, r0
 800d3f8:	6818      	ldr	r0, [r3, #0]
 800d3fa:	f000 b825 	b.w	800d448 <_malloc_r>
 800d3fe:	bf00      	nop
 800d400:	20000024 	.word	0x20000024

0800d404 <sbrk_aligned>:
 800d404:	b570      	push	{r4, r5, r6, lr}
 800d406:	4e0f      	ldr	r6, [pc, #60]	@ (800d444 <sbrk_aligned+0x40>)
 800d408:	460c      	mov	r4, r1
 800d40a:	6831      	ldr	r1, [r6, #0]
 800d40c:	4605      	mov	r5, r0
 800d40e:	b911      	cbnz	r1, 800d416 <sbrk_aligned+0x12>
 800d410:	f001 fe04 	bl	800f01c <_sbrk_r>
 800d414:	6030      	str	r0, [r6, #0]
 800d416:	4621      	mov	r1, r4
 800d418:	4628      	mov	r0, r5
 800d41a:	f001 fdff 	bl	800f01c <_sbrk_r>
 800d41e:	1c43      	adds	r3, r0, #1
 800d420:	d103      	bne.n	800d42a <sbrk_aligned+0x26>
 800d422:	f04f 34ff 	mov.w	r4, #4294967295
 800d426:	4620      	mov	r0, r4
 800d428:	bd70      	pop	{r4, r5, r6, pc}
 800d42a:	1cc4      	adds	r4, r0, #3
 800d42c:	f024 0403 	bic.w	r4, r4, #3
 800d430:	42a0      	cmp	r0, r4
 800d432:	d0f8      	beq.n	800d426 <sbrk_aligned+0x22>
 800d434:	1a21      	subs	r1, r4, r0
 800d436:	4628      	mov	r0, r5
 800d438:	f001 fdf0 	bl	800f01c <_sbrk_r>
 800d43c:	3001      	adds	r0, #1
 800d43e:	d1f2      	bne.n	800d426 <sbrk_aligned+0x22>
 800d440:	e7ef      	b.n	800d422 <sbrk_aligned+0x1e>
 800d442:	bf00      	nop
 800d444:	20014a84 	.word	0x20014a84

0800d448 <_malloc_r>:
 800d448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d44c:	1ccd      	adds	r5, r1, #3
 800d44e:	f025 0503 	bic.w	r5, r5, #3
 800d452:	3508      	adds	r5, #8
 800d454:	2d0c      	cmp	r5, #12
 800d456:	bf38      	it	cc
 800d458:	250c      	movcc	r5, #12
 800d45a:	2d00      	cmp	r5, #0
 800d45c:	4606      	mov	r6, r0
 800d45e:	db01      	blt.n	800d464 <_malloc_r+0x1c>
 800d460:	42a9      	cmp	r1, r5
 800d462:	d904      	bls.n	800d46e <_malloc_r+0x26>
 800d464:	230c      	movs	r3, #12
 800d466:	6033      	str	r3, [r6, #0]
 800d468:	2000      	movs	r0, #0
 800d46a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d46e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d544 <_malloc_r+0xfc>
 800d472:	f000 f869 	bl	800d548 <__malloc_lock>
 800d476:	f8d8 3000 	ldr.w	r3, [r8]
 800d47a:	461c      	mov	r4, r3
 800d47c:	bb44      	cbnz	r4, 800d4d0 <_malloc_r+0x88>
 800d47e:	4629      	mov	r1, r5
 800d480:	4630      	mov	r0, r6
 800d482:	f7ff ffbf 	bl	800d404 <sbrk_aligned>
 800d486:	1c43      	adds	r3, r0, #1
 800d488:	4604      	mov	r4, r0
 800d48a:	d158      	bne.n	800d53e <_malloc_r+0xf6>
 800d48c:	f8d8 4000 	ldr.w	r4, [r8]
 800d490:	4627      	mov	r7, r4
 800d492:	2f00      	cmp	r7, #0
 800d494:	d143      	bne.n	800d51e <_malloc_r+0xd6>
 800d496:	2c00      	cmp	r4, #0
 800d498:	d04b      	beq.n	800d532 <_malloc_r+0xea>
 800d49a:	6823      	ldr	r3, [r4, #0]
 800d49c:	4639      	mov	r1, r7
 800d49e:	4630      	mov	r0, r6
 800d4a0:	eb04 0903 	add.w	r9, r4, r3
 800d4a4:	f001 fdba 	bl	800f01c <_sbrk_r>
 800d4a8:	4581      	cmp	r9, r0
 800d4aa:	d142      	bne.n	800d532 <_malloc_r+0xea>
 800d4ac:	6821      	ldr	r1, [r4, #0]
 800d4ae:	1a6d      	subs	r5, r5, r1
 800d4b0:	4629      	mov	r1, r5
 800d4b2:	4630      	mov	r0, r6
 800d4b4:	f7ff ffa6 	bl	800d404 <sbrk_aligned>
 800d4b8:	3001      	adds	r0, #1
 800d4ba:	d03a      	beq.n	800d532 <_malloc_r+0xea>
 800d4bc:	6823      	ldr	r3, [r4, #0]
 800d4be:	442b      	add	r3, r5
 800d4c0:	6023      	str	r3, [r4, #0]
 800d4c2:	f8d8 3000 	ldr.w	r3, [r8]
 800d4c6:	685a      	ldr	r2, [r3, #4]
 800d4c8:	bb62      	cbnz	r2, 800d524 <_malloc_r+0xdc>
 800d4ca:	f8c8 7000 	str.w	r7, [r8]
 800d4ce:	e00f      	b.n	800d4f0 <_malloc_r+0xa8>
 800d4d0:	6822      	ldr	r2, [r4, #0]
 800d4d2:	1b52      	subs	r2, r2, r5
 800d4d4:	d420      	bmi.n	800d518 <_malloc_r+0xd0>
 800d4d6:	2a0b      	cmp	r2, #11
 800d4d8:	d917      	bls.n	800d50a <_malloc_r+0xc2>
 800d4da:	1961      	adds	r1, r4, r5
 800d4dc:	42a3      	cmp	r3, r4
 800d4de:	6025      	str	r5, [r4, #0]
 800d4e0:	bf18      	it	ne
 800d4e2:	6059      	strne	r1, [r3, #4]
 800d4e4:	6863      	ldr	r3, [r4, #4]
 800d4e6:	bf08      	it	eq
 800d4e8:	f8c8 1000 	streq.w	r1, [r8]
 800d4ec:	5162      	str	r2, [r4, r5]
 800d4ee:	604b      	str	r3, [r1, #4]
 800d4f0:	4630      	mov	r0, r6
 800d4f2:	f000 f82f 	bl	800d554 <__malloc_unlock>
 800d4f6:	f104 000b 	add.w	r0, r4, #11
 800d4fa:	1d23      	adds	r3, r4, #4
 800d4fc:	f020 0007 	bic.w	r0, r0, #7
 800d500:	1ac2      	subs	r2, r0, r3
 800d502:	bf1c      	itt	ne
 800d504:	1a1b      	subne	r3, r3, r0
 800d506:	50a3      	strne	r3, [r4, r2]
 800d508:	e7af      	b.n	800d46a <_malloc_r+0x22>
 800d50a:	6862      	ldr	r2, [r4, #4]
 800d50c:	42a3      	cmp	r3, r4
 800d50e:	bf0c      	ite	eq
 800d510:	f8c8 2000 	streq.w	r2, [r8]
 800d514:	605a      	strne	r2, [r3, #4]
 800d516:	e7eb      	b.n	800d4f0 <_malloc_r+0xa8>
 800d518:	4623      	mov	r3, r4
 800d51a:	6864      	ldr	r4, [r4, #4]
 800d51c:	e7ae      	b.n	800d47c <_malloc_r+0x34>
 800d51e:	463c      	mov	r4, r7
 800d520:	687f      	ldr	r7, [r7, #4]
 800d522:	e7b6      	b.n	800d492 <_malloc_r+0x4a>
 800d524:	461a      	mov	r2, r3
 800d526:	685b      	ldr	r3, [r3, #4]
 800d528:	42a3      	cmp	r3, r4
 800d52a:	d1fb      	bne.n	800d524 <_malloc_r+0xdc>
 800d52c:	2300      	movs	r3, #0
 800d52e:	6053      	str	r3, [r2, #4]
 800d530:	e7de      	b.n	800d4f0 <_malloc_r+0xa8>
 800d532:	230c      	movs	r3, #12
 800d534:	6033      	str	r3, [r6, #0]
 800d536:	4630      	mov	r0, r6
 800d538:	f000 f80c 	bl	800d554 <__malloc_unlock>
 800d53c:	e794      	b.n	800d468 <_malloc_r+0x20>
 800d53e:	6005      	str	r5, [r0, #0]
 800d540:	e7d6      	b.n	800d4f0 <_malloc_r+0xa8>
 800d542:	bf00      	nop
 800d544:	20014a88 	.word	0x20014a88

0800d548 <__malloc_lock>:
 800d548:	4801      	ldr	r0, [pc, #4]	@ (800d550 <__malloc_lock+0x8>)
 800d54a:	f7ff b89a 	b.w	800c682 <__retarget_lock_acquire_recursive>
 800d54e:	bf00      	nop
 800d550:	20014a80 	.word	0x20014a80

0800d554 <__malloc_unlock>:
 800d554:	4801      	ldr	r0, [pc, #4]	@ (800d55c <__malloc_unlock+0x8>)
 800d556:	f7ff b895 	b.w	800c684 <__retarget_lock_release_recursive>
 800d55a:	bf00      	nop
 800d55c:	20014a80 	.word	0x20014a80

0800d560 <_Balloc>:
 800d560:	b570      	push	{r4, r5, r6, lr}
 800d562:	69c6      	ldr	r6, [r0, #28]
 800d564:	4604      	mov	r4, r0
 800d566:	460d      	mov	r5, r1
 800d568:	b976      	cbnz	r6, 800d588 <_Balloc+0x28>
 800d56a:	2010      	movs	r0, #16
 800d56c:	f7ff ff42 	bl	800d3f4 <malloc>
 800d570:	4602      	mov	r2, r0
 800d572:	61e0      	str	r0, [r4, #28]
 800d574:	b920      	cbnz	r0, 800d580 <_Balloc+0x20>
 800d576:	4b18      	ldr	r3, [pc, #96]	@ (800d5d8 <_Balloc+0x78>)
 800d578:	4818      	ldr	r0, [pc, #96]	@ (800d5dc <_Balloc+0x7c>)
 800d57a:	216b      	movs	r1, #107	@ 0x6b
 800d57c:	f001 fd68 	bl	800f050 <__assert_func>
 800d580:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d584:	6006      	str	r6, [r0, #0]
 800d586:	60c6      	str	r6, [r0, #12]
 800d588:	69e6      	ldr	r6, [r4, #28]
 800d58a:	68f3      	ldr	r3, [r6, #12]
 800d58c:	b183      	cbz	r3, 800d5b0 <_Balloc+0x50>
 800d58e:	69e3      	ldr	r3, [r4, #28]
 800d590:	68db      	ldr	r3, [r3, #12]
 800d592:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d596:	b9b8      	cbnz	r0, 800d5c8 <_Balloc+0x68>
 800d598:	2101      	movs	r1, #1
 800d59a:	fa01 f605 	lsl.w	r6, r1, r5
 800d59e:	1d72      	adds	r2, r6, #5
 800d5a0:	0092      	lsls	r2, r2, #2
 800d5a2:	4620      	mov	r0, r4
 800d5a4:	f001 fd72 	bl	800f08c <_calloc_r>
 800d5a8:	b160      	cbz	r0, 800d5c4 <_Balloc+0x64>
 800d5aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d5ae:	e00e      	b.n	800d5ce <_Balloc+0x6e>
 800d5b0:	2221      	movs	r2, #33	@ 0x21
 800d5b2:	2104      	movs	r1, #4
 800d5b4:	4620      	mov	r0, r4
 800d5b6:	f001 fd69 	bl	800f08c <_calloc_r>
 800d5ba:	69e3      	ldr	r3, [r4, #28]
 800d5bc:	60f0      	str	r0, [r6, #12]
 800d5be:	68db      	ldr	r3, [r3, #12]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d1e4      	bne.n	800d58e <_Balloc+0x2e>
 800d5c4:	2000      	movs	r0, #0
 800d5c6:	bd70      	pop	{r4, r5, r6, pc}
 800d5c8:	6802      	ldr	r2, [r0, #0]
 800d5ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d5ce:	2300      	movs	r3, #0
 800d5d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d5d4:	e7f7      	b.n	800d5c6 <_Balloc+0x66>
 800d5d6:	bf00      	nop
 800d5d8:	080110be 	.word	0x080110be
 800d5dc:	0801113e 	.word	0x0801113e

0800d5e0 <_Bfree>:
 800d5e0:	b570      	push	{r4, r5, r6, lr}
 800d5e2:	69c6      	ldr	r6, [r0, #28]
 800d5e4:	4605      	mov	r5, r0
 800d5e6:	460c      	mov	r4, r1
 800d5e8:	b976      	cbnz	r6, 800d608 <_Bfree+0x28>
 800d5ea:	2010      	movs	r0, #16
 800d5ec:	f7ff ff02 	bl	800d3f4 <malloc>
 800d5f0:	4602      	mov	r2, r0
 800d5f2:	61e8      	str	r0, [r5, #28]
 800d5f4:	b920      	cbnz	r0, 800d600 <_Bfree+0x20>
 800d5f6:	4b09      	ldr	r3, [pc, #36]	@ (800d61c <_Bfree+0x3c>)
 800d5f8:	4809      	ldr	r0, [pc, #36]	@ (800d620 <_Bfree+0x40>)
 800d5fa:	218f      	movs	r1, #143	@ 0x8f
 800d5fc:	f001 fd28 	bl	800f050 <__assert_func>
 800d600:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d604:	6006      	str	r6, [r0, #0]
 800d606:	60c6      	str	r6, [r0, #12]
 800d608:	b13c      	cbz	r4, 800d61a <_Bfree+0x3a>
 800d60a:	69eb      	ldr	r3, [r5, #28]
 800d60c:	6862      	ldr	r2, [r4, #4]
 800d60e:	68db      	ldr	r3, [r3, #12]
 800d610:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d614:	6021      	str	r1, [r4, #0]
 800d616:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d61a:	bd70      	pop	{r4, r5, r6, pc}
 800d61c:	080110be 	.word	0x080110be
 800d620:	0801113e 	.word	0x0801113e

0800d624 <__multadd>:
 800d624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d628:	690d      	ldr	r5, [r1, #16]
 800d62a:	4607      	mov	r7, r0
 800d62c:	460c      	mov	r4, r1
 800d62e:	461e      	mov	r6, r3
 800d630:	f101 0c14 	add.w	ip, r1, #20
 800d634:	2000      	movs	r0, #0
 800d636:	f8dc 3000 	ldr.w	r3, [ip]
 800d63a:	b299      	uxth	r1, r3
 800d63c:	fb02 6101 	mla	r1, r2, r1, r6
 800d640:	0c1e      	lsrs	r6, r3, #16
 800d642:	0c0b      	lsrs	r3, r1, #16
 800d644:	fb02 3306 	mla	r3, r2, r6, r3
 800d648:	b289      	uxth	r1, r1
 800d64a:	3001      	adds	r0, #1
 800d64c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d650:	4285      	cmp	r5, r0
 800d652:	f84c 1b04 	str.w	r1, [ip], #4
 800d656:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d65a:	dcec      	bgt.n	800d636 <__multadd+0x12>
 800d65c:	b30e      	cbz	r6, 800d6a2 <__multadd+0x7e>
 800d65e:	68a3      	ldr	r3, [r4, #8]
 800d660:	42ab      	cmp	r3, r5
 800d662:	dc19      	bgt.n	800d698 <__multadd+0x74>
 800d664:	6861      	ldr	r1, [r4, #4]
 800d666:	4638      	mov	r0, r7
 800d668:	3101      	adds	r1, #1
 800d66a:	f7ff ff79 	bl	800d560 <_Balloc>
 800d66e:	4680      	mov	r8, r0
 800d670:	b928      	cbnz	r0, 800d67e <__multadd+0x5a>
 800d672:	4602      	mov	r2, r0
 800d674:	4b0c      	ldr	r3, [pc, #48]	@ (800d6a8 <__multadd+0x84>)
 800d676:	480d      	ldr	r0, [pc, #52]	@ (800d6ac <__multadd+0x88>)
 800d678:	21ba      	movs	r1, #186	@ 0xba
 800d67a:	f001 fce9 	bl	800f050 <__assert_func>
 800d67e:	6922      	ldr	r2, [r4, #16]
 800d680:	3202      	adds	r2, #2
 800d682:	f104 010c 	add.w	r1, r4, #12
 800d686:	0092      	lsls	r2, r2, #2
 800d688:	300c      	adds	r0, #12
 800d68a:	f7fe fffc 	bl	800c686 <memcpy>
 800d68e:	4621      	mov	r1, r4
 800d690:	4638      	mov	r0, r7
 800d692:	f7ff ffa5 	bl	800d5e0 <_Bfree>
 800d696:	4644      	mov	r4, r8
 800d698:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d69c:	3501      	adds	r5, #1
 800d69e:	615e      	str	r6, [r3, #20]
 800d6a0:	6125      	str	r5, [r4, #16]
 800d6a2:	4620      	mov	r0, r4
 800d6a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6a8:	0801112d 	.word	0x0801112d
 800d6ac:	0801113e 	.word	0x0801113e

0800d6b0 <__s2b>:
 800d6b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6b4:	460c      	mov	r4, r1
 800d6b6:	4615      	mov	r5, r2
 800d6b8:	461f      	mov	r7, r3
 800d6ba:	2209      	movs	r2, #9
 800d6bc:	3308      	adds	r3, #8
 800d6be:	4606      	mov	r6, r0
 800d6c0:	fb93 f3f2 	sdiv	r3, r3, r2
 800d6c4:	2100      	movs	r1, #0
 800d6c6:	2201      	movs	r2, #1
 800d6c8:	429a      	cmp	r2, r3
 800d6ca:	db09      	blt.n	800d6e0 <__s2b+0x30>
 800d6cc:	4630      	mov	r0, r6
 800d6ce:	f7ff ff47 	bl	800d560 <_Balloc>
 800d6d2:	b940      	cbnz	r0, 800d6e6 <__s2b+0x36>
 800d6d4:	4602      	mov	r2, r0
 800d6d6:	4b19      	ldr	r3, [pc, #100]	@ (800d73c <__s2b+0x8c>)
 800d6d8:	4819      	ldr	r0, [pc, #100]	@ (800d740 <__s2b+0x90>)
 800d6da:	21d3      	movs	r1, #211	@ 0xd3
 800d6dc:	f001 fcb8 	bl	800f050 <__assert_func>
 800d6e0:	0052      	lsls	r2, r2, #1
 800d6e2:	3101      	adds	r1, #1
 800d6e4:	e7f0      	b.n	800d6c8 <__s2b+0x18>
 800d6e6:	9b08      	ldr	r3, [sp, #32]
 800d6e8:	6143      	str	r3, [r0, #20]
 800d6ea:	2d09      	cmp	r5, #9
 800d6ec:	f04f 0301 	mov.w	r3, #1
 800d6f0:	6103      	str	r3, [r0, #16]
 800d6f2:	dd16      	ble.n	800d722 <__s2b+0x72>
 800d6f4:	f104 0909 	add.w	r9, r4, #9
 800d6f8:	46c8      	mov	r8, r9
 800d6fa:	442c      	add	r4, r5
 800d6fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d700:	4601      	mov	r1, r0
 800d702:	3b30      	subs	r3, #48	@ 0x30
 800d704:	220a      	movs	r2, #10
 800d706:	4630      	mov	r0, r6
 800d708:	f7ff ff8c 	bl	800d624 <__multadd>
 800d70c:	45a0      	cmp	r8, r4
 800d70e:	d1f5      	bne.n	800d6fc <__s2b+0x4c>
 800d710:	f1a5 0408 	sub.w	r4, r5, #8
 800d714:	444c      	add	r4, r9
 800d716:	1b2d      	subs	r5, r5, r4
 800d718:	1963      	adds	r3, r4, r5
 800d71a:	42bb      	cmp	r3, r7
 800d71c:	db04      	blt.n	800d728 <__s2b+0x78>
 800d71e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d722:	340a      	adds	r4, #10
 800d724:	2509      	movs	r5, #9
 800d726:	e7f6      	b.n	800d716 <__s2b+0x66>
 800d728:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d72c:	4601      	mov	r1, r0
 800d72e:	3b30      	subs	r3, #48	@ 0x30
 800d730:	220a      	movs	r2, #10
 800d732:	4630      	mov	r0, r6
 800d734:	f7ff ff76 	bl	800d624 <__multadd>
 800d738:	e7ee      	b.n	800d718 <__s2b+0x68>
 800d73a:	bf00      	nop
 800d73c:	0801112d 	.word	0x0801112d
 800d740:	0801113e 	.word	0x0801113e

0800d744 <__hi0bits>:
 800d744:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d748:	4603      	mov	r3, r0
 800d74a:	bf36      	itet	cc
 800d74c:	0403      	lslcc	r3, r0, #16
 800d74e:	2000      	movcs	r0, #0
 800d750:	2010      	movcc	r0, #16
 800d752:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d756:	bf3c      	itt	cc
 800d758:	021b      	lslcc	r3, r3, #8
 800d75a:	3008      	addcc	r0, #8
 800d75c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d760:	bf3c      	itt	cc
 800d762:	011b      	lslcc	r3, r3, #4
 800d764:	3004      	addcc	r0, #4
 800d766:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d76a:	bf3c      	itt	cc
 800d76c:	009b      	lslcc	r3, r3, #2
 800d76e:	3002      	addcc	r0, #2
 800d770:	2b00      	cmp	r3, #0
 800d772:	db05      	blt.n	800d780 <__hi0bits+0x3c>
 800d774:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d778:	f100 0001 	add.w	r0, r0, #1
 800d77c:	bf08      	it	eq
 800d77e:	2020      	moveq	r0, #32
 800d780:	4770      	bx	lr

0800d782 <__lo0bits>:
 800d782:	6803      	ldr	r3, [r0, #0]
 800d784:	4602      	mov	r2, r0
 800d786:	f013 0007 	ands.w	r0, r3, #7
 800d78a:	d00b      	beq.n	800d7a4 <__lo0bits+0x22>
 800d78c:	07d9      	lsls	r1, r3, #31
 800d78e:	d421      	bmi.n	800d7d4 <__lo0bits+0x52>
 800d790:	0798      	lsls	r0, r3, #30
 800d792:	bf49      	itett	mi
 800d794:	085b      	lsrmi	r3, r3, #1
 800d796:	089b      	lsrpl	r3, r3, #2
 800d798:	2001      	movmi	r0, #1
 800d79a:	6013      	strmi	r3, [r2, #0]
 800d79c:	bf5c      	itt	pl
 800d79e:	6013      	strpl	r3, [r2, #0]
 800d7a0:	2002      	movpl	r0, #2
 800d7a2:	4770      	bx	lr
 800d7a4:	b299      	uxth	r1, r3
 800d7a6:	b909      	cbnz	r1, 800d7ac <__lo0bits+0x2a>
 800d7a8:	0c1b      	lsrs	r3, r3, #16
 800d7aa:	2010      	movs	r0, #16
 800d7ac:	b2d9      	uxtb	r1, r3
 800d7ae:	b909      	cbnz	r1, 800d7b4 <__lo0bits+0x32>
 800d7b0:	3008      	adds	r0, #8
 800d7b2:	0a1b      	lsrs	r3, r3, #8
 800d7b4:	0719      	lsls	r1, r3, #28
 800d7b6:	bf04      	itt	eq
 800d7b8:	091b      	lsreq	r3, r3, #4
 800d7ba:	3004      	addeq	r0, #4
 800d7bc:	0799      	lsls	r1, r3, #30
 800d7be:	bf04      	itt	eq
 800d7c0:	089b      	lsreq	r3, r3, #2
 800d7c2:	3002      	addeq	r0, #2
 800d7c4:	07d9      	lsls	r1, r3, #31
 800d7c6:	d403      	bmi.n	800d7d0 <__lo0bits+0x4e>
 800d7c8:	085b      	lsrs	r3, r3, #1
 800d7ca:	f100 0001 	add.w	r0, r0, #1
 800d7ce:	d003      	beq.n	800d7d8 <__lo0bits+0x56>
 800d7d0:	6013      	str	r3, [r2, #0]
 800d7d2:	4770      	bx	lr
 800d7d4:	2000      	movs	r0, #0
 800d7d6:	4770      	bx	lr
 800d7d8:	2020      	movs	r0, #32
 800d7da:	4770      	bx	lr

0800d7dc <__i2b>:
 800d7dc:	b510      	push	{r4, lr}
 800d7de:	460c      	mov	r4, r1
 800d7e0:	2101      	movs	r1, #1
 800d7e2:	f7ff febd 	bl	800d560 <_Balloc>
 800d7e6:	4602      	mov	r2, r0
 800d7e8:	b928      	cbnz	r0, 800d7f6 <__i2b+0x1a>
 800d7ea:	4b05      	ldr	r3, [pc, #20]	@ (800d800 <__i2b+0x24>)
 800d7ec:	4805      	ldr	r0, [pc, #20]	@ (800d804 <__i2b+0x28>)
 800d7ee:	f240 1145 	movw	r1, #325	@ 0x145
 800d7f2:	f001 fc2d 	bl	800f050 <__assert_func>
 800d7f6:	2301      	movs	r3, #1
 800d7f8:	6144      	str	r4, [r0, #20]
 800d7fa:	6103      	str	r3, [r0, #16]
 800d7fc:	bd10      	pop	{r4, pc}
 800d7fe:	bf00      	nop
 800d800:	0801112d 	.word	0x0801112d
 800d804:	0801113e 	.word	0x0801113e

0800d808 <__multiply>:
 800d808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d80c:	4617      	mov	r7, r2
 800d80e:	690a      	ldr	r2, [r1, #16]
 800d810:	693b      	ldr	r3, [r7, #16]
 800d812:	429a      	cmp	r2, r3
 800d814:	bfa8      	it	ge
 800d816:	463b      	movge	r3, r7
 800d818:	4689      	mov	r9, r1
 800d81a:	bfa4      	itt	ge
 800d81c:	460f      	movge	r7, r1
 800d81e:	4699      	movge	r9, r3
 800d820:	693d      	ldr	r5, [r7, #16]
 800d822:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d826:	68bb      	ldr	r3, [r7, #8]
 800d828:	6879      	ldr	r1, [r7, #4]
 800d82a:	eb05 060a 	add.w	r6, r5, sl
 800d82e:	42b3      	cmp	r3, r6
 800d830:	b085      	sub	sp, #20
 800d832:	bfb8      	it	lt
 800d834:	3101      	addlt	r1, #1
 800d836:	f7ff fe93 	bl	800d560 <_Balloc>
 800d83a:	b930      	cbnz	r0, 800d84a <__multiply+0x42>
 800d83c:	4602      	mov	r2, r0
 800d83e:	4b41      	ldr	r3, [pc, #260]	@ (800d944 <__multiply+0x13c>)
 800d840:	4841      	ldr	r0, [pc, #260]	@ (800d948 <__multiply+0x140>)
 800d842:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d846:	f001 fc03 	bl	800f050 <__assert_func>
 800d84a:	f100 0414 	add.w	r4, r0, #20
 800d84e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d852:	4623      	mov	r3, r4
 800d854:	2200      	movs	r2, #0
 800d856:	4573      	cmp	r3, lr
 800d858:	d320      	bcc.n	800d89c <__multiply+0x94>
 800d85a:	f107 0814 	add.w	r8, r7, #20
 800d85e:	f109 0114 	add.w	r1, r9, #20
 800d862:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d866:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d86a:	9302      	str	r3, [sp, #8]
 800d86c:	1beb      	subs	r3, r5, r7
 800d86e:	3b15      	subs	r3, #21
 800d870:	f023 0303 	bic.w	r3, r3, #3
 800d874:	3304      	adds	r3, #4
 800d876:	3715      	adds	r7, #21
 800d878:	42bd      	cmp	r5, r7
 800d87a:	bf38      	it	cc
 800d87c:	2304      	movcc	r3, #4
 800d87e:	9301      	str	r3, [sp, #4]
 800d880:	9b02      	ldr	r3, [sp, #8]
 800d882:	9103      	str	r1, [sp, #12]
 800d884:	428b      	cmp	r3, r1
 800d886:	d80c      	bhi.n	800d8a2 <__multiply+0x9a>
 800d888:	2e00      	cmp	r6, #0
 800d88a:	dd03      	ble.n	800d894 <__multiply+0x8c>
 800d88c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d890:	2b00      	cmp	r3, #0
 800d892:	d055      	beq.n	800d940 <__multiply+0x138>
 800d894:	6106      	str	r6, [r0, #16]
 800d896:	b005      	add	sp, #20
 800d898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d89c:	f843 2b04 	str.w	r2, [r3], #4
 800d8a0:	e7d9      	b.n	800d856 <__multiply+0x4e>
 800d8a2:	f8b1 a000 	ldrh.w	sl, [r1]
 800d8a6:	f1ba 0f00 	cmp.w	sl, #0
 800d8aa:	d01f      	beq.n	800d8ec <__multiply+0xe4>
 800d8ac:	46c4      	mov	ip, r8
 800d8ae:	46a1      	mov	r9, r4
 800d8b0:	2700      	movs	r7, #0
 800d8b2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d8b6:	f8d9 3000 	ldr.w	r3, [r9]
 800d8ba:	fa1f fb82 	uxth.w	fp, r2
 800d8be:	b29b      	uxth	r3, r3
 800d8c0:	fb0a 330b 	mla	r3, sl, fp, r3
 800d8c4:	443b      	add	r3, r7
 800d8c6:	f8d9 7000 	ldr.w	r7, [r9]
 800d8ca:	0c12      	lsrs	r2, r2, #16
 800d8cc:	0c3f      	lsrs	r7, r7, #16
 800d8ce:	fb0a 7202 	mla	r2, sl, r2, r7
 800d8d2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d8d6:	b29b      	uxth	r3, r3
 800d8d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d8dc:	4565      	cmp	r5, ip
 800d8de:	f849 3b04 	str.w	r3, [r9], #4
 800d8e2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d8e6:	d8e4      	bhi.n	800d8b2 <__multiply+0xaa>
 800d8e8:	9b01      	ldr	r3, [sp, #4]
 800d8ea:	50e7      	str	r7, [r4, r3]
 800d8ec:	9b03      	ldr	r3, [sp, #12]
 800d8ee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d8f2:	3104      	adds	r1, #4
 800d8f4:	f1b9 0f00 	cmp.w	r9, #0
 800d8f8:	d020      	beq.n	800d93c <__multiply+0x134>
 800d8fa:	6823      	ldr	r3, [r4, #0]
 800d8fc:	4647      	mov	r7, r8
 800d8fe:	46a4      	mov	ip, r4
 800d900:	f04f 0a00 	mov.w	sl, #0
 800d904:	f8b7 b000 	ldrh.w	fp, [r7]
 800d908:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d90c:	fb09 220b 	mla	r2, r9, fp, r2
 800d910:	4452      	add	r2, sl
 800d912:	b29b      	uxth	r3, r3
 800d914:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d918:	f84c 3b04 	str.w	r3, [ip], #4
 800d91c:	f857 3b04 	ldr.w	r3, [r7], #4
 800d920:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d924:	f8bc 3000 	ldrh.w	r3, [ip]
 800d928:	fb09 330a 	mla	r3, r9, sl, r3
 800d92c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d930:	42bd      	cmp	r5, r7
 800d932:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d936:	d8e5      	bhi.n	800d904 <__multiply+0xfc>
 800d938:	9a01      	ldr	r2, [sp, #4]
 800d93a:	50a3      	str	r3, [r4, r2]
 800d93c:	3404      	adds	r4, #4
 800d93e:	e79f      	b.n	800d880 <__multiply+0x78>
 800d940:	3e01      	subs	r6, #1
 800d942:	e7a1      	b.n	800d888 <__multiply+0x80>
 800d944:	0801112d 	.word	0x0801112d
 800d948:	0801113e 	.word	0x0801113e

0800d94c <__pow5mult>:
 800d94c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d950:	4615      	mov	r5, r2
 800d952:	f012 0203 	ands.w	r2, r2, #3
 800d956:	4607      	mov	r7, r0
 800d958:	460e      	mov	r6, r1
 800d95a:	d007      	beq.n	800d96c <__pow5mult+0x20>
 800d95c:	4c25      	ldr	r4, [pc, #148]	@ (800d9f4 <__pow5mult+0xa8>)
 800d95e:	3a01      	subs	r2, #1
 800d960:	2300      	movs	r3, #0
 800d962:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d966:	f7ff fe5d 	bl	800d624 <__multadd>
 800d96a:	4606      	mov	r6, r0
 800d96c:	10ad      	asrs	r5, r5, #2
 800d96e:	d03d      	beq.n	800d9ec <__pow5mult+0xa0>
 800d970:	69fc      	ldr	r4, [r7, #28]
 800d972:	b97c      	cbnz	r4, 800d994 <__pow5mult+0x48>
 800d974:	2010      	movs	r0, #16
 800d976:	f7ff fd3d 	bl	800d3f4 <malloc>
 800d97a:	4602      	mov	r2, r0
 800d97c:	61f8      	str	r0, [r7, #28]
 800d97e:	b928      	cbnz	r0, 800d98c <__pow5mult+0x40>
 800d980:	4b1d      	ldr	r3, [pc, #116]	@ (800d9f8 <__pow5mult+0xac>)
 800d982:	481e      	ldr	r0, [pc, #120]	@ (800d9fc <__pow5mult+0xb0>)
 800d984:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d988:	f001 fb62 	bl	800f050 <__assert_func>
 800d98c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d990:	6004      	str	r4, [r0, #0]
 800d992:	60c4      	str	r4, [r0, #12]
 800d994:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d998:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d99c:	b94c      	cbnz	r4, 800d9b2 <__pow5mult+0x66>
 800d99e:	f240 2171 	movw	r1, #625	@ 0x271
 800d9a2:	4638      	mov	r0, r7
 800d9a4:	f7ff ff1a 	bl	800d7dc <__i2b>
 800d9a8:	2300      	movs	r3, #0
 800d9aa:	f8c8 0008 	str.w	r0, [r8, #8]
 800d9ae:	4604      	mov	r4, r0
 800d9b0:	6003      	str	r3, [r0, #0]
 800d9b2:	f04f 0900 	mov.w	r9, #0
 800d9b6:	07eb      	lsls	r3, r5, #31
 800d9b8:	d50a      	bpl.n	800d9d0 <__pow5mult+0x84>
 800d9ba:	4631      	mov	r1, r6
 800d9bc:	4622      	mov	r2, r4
 800d9be:	4638      	mov	r0, r7
 800d9c0:	f7ff ff22 	bl	800d808 <__multiply>
 800d9c4:	4631      	mov	r1, r6
 800d9c6:	4680      	mov	r8, r0
 800d9c8:	4638      	mov	r0, r7
 800d9ca:	f7ff fe09 	bl	800d5e0 <_Bfree>
 800d9ce:	4646      	mov	r6, r8
 800d9d0:	106d      	asrs	r5, r5, #1
 800d9d2:	d00b      	beq.n	800d9ec <__pow5mult+0xa0>
 800d9d4:	6820      	ldr	r0, [r4, #0]
 800d9d6:	b938      	cbnz	r0, 800d9e8 <__pow5mult+0x9c>
 800d9d8:	4622      	mov	r2, r4
 800d9da:	4621      	mov	r1, r4
 800d9dc:	4638      	mov	r0, r7
 800d9de:	f7ff ff13 	bl	800d808 <__multiply>
 800d9e2:	6020      	str	r0, [r4, #0]
 800d9e4:	f8c0 9000 	str.w	r9, [r0]
 800d9e8:	4604      	mov	r4, r0
 800d9ea:	e7e4      	b.n	800d9b6 <__pow5mult+0x6a>
 800d9ec:	4630      	mov	r0, r6
 800d9ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d9f2:	bf00      	nop
 800d9f4:	08011250 	.word	0x08011250
 800d9f8:	080110be 	.word	0x080110be
 800d9fc:	0801113e 	.word	0x0801113e

0800da00 <__lshift>:
 800da00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da04:	460c      	mov	r4, r1
 800da06:	6849      	ldr	r1, [r1, #4]
 800da08:	6923      	ldr	r3, [r4, #16]
 800da0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800da0e:	68a3      	ldr	r3, [r4, #8]
 800da10:	4607      	mov	r7, r0
 800da12:	4691      	mov	r9, r2
 800da14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800da18:	f108 0601 	add.w	r6, r8, #1
 800da1c:	42b3      	cmp	r3, r6
 800da1e:	db0b      	blt.n	800da38 <__lshift+0x38>
 800da20:	4638      	mov	r0, r7
 800da22:	f7ff fd9d 	bl	800d560 <_Balloc>
 800da26:	4605      	mov	r5, r0
 800da28:	b948      	cbnz	r0, 800da3e <__lshift+0x3e>
 800da2a:	4602      	mov	r2, r0
 800da2c:	4b28      	ldr	r3, [pc, #160]	@ (800dad0 <__lshift+0xd0>)
 800da2e:	4829      	ldr	r0, [pc, #164]	@ (800dad4 <__lshift+0xd4>)
 800da30:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800da34:	f001 fb0c 	bl	800f050 <__assert_func>
 800da38:	3101      	adds	r1, #1
 800da3a:	005b      	lsls	r3, r3, #1
 800da3c:	e7ee      	b.n	800da1c <__lshift+0x1c>
 800da3e:	2300      	movs	r3, #0
 800da40:	f100 0114 	add.w	r1, r0, #20
 800da44:	f100 0210 	add.w	r2, r0, #16
 800da48:	4618      	mov	r0, r3
 800da4a:	4553      	cmp	r3, sl
 800da4c:	db33      	blt.n	800dab6 <__lshift+0xb6>
 800da4e:	6920      	ldr	r0, [r4, #16]
 800da50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800da54:	f104 0314 	add.w	r3, r4, #20
 800da58:	f019 091f 	ands.w	r9, r9, #31
 800da5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800da60:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800da64:	d02b      	beq.n	800dabe <__lshift+0xbe>
 800da66:	f1c9 0e20 	rsb	lr, r9, #32
 800da6a:	468a      	mov	sl, r1
 800da6c:	2200      	movs	r2, #0
 800da6e:	6818      	ldr	r0, [r3, #0]
 800da70:	fa00 f009 	lsl.w	r0, r0, r9
 800da74:	4310      	orrs	r0, r2
 800da76:	f84a 0b04 	str.w	r0, [sl], #4
 800da7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800da7e:	459c      	cmp	ip, r3
 800da80:	fa22 f20e 	lsr.w	r2, r2, lr
 800da84:	d8f3      	bhi.n	800da6e <__lshift+0x6e>
 800da86:	ebac 0304 	sub.w	r3, ip, r4
 800da8a:	3b15      	subs	r3, #21
 800da8c:	f023 0303 	bic.w	r3, r3, #3
 800da90:	3304      	adds	r3, #4
 800da92:	f104 0015 	add.w	r0, r4, #21
 800da96:	4560      	cmp	r0, ip
 800da98:	bf88      	it	hi
 800da9a:	2304      	movhi	r3, #4
 800da9c:	50ca      	str	r2, [r1, r3]
 800da9e:	b10a      	cbz	r2, 800daa4 <__lshift+0xa4>
 800daa0:	f108 0602 	add.w	r6, r8, #2
 800daa4:	3e01      	subs	r6, #1
 800daa6:	4638      	mov	r0, r7
 800daa8:	612e      	str	r6, [r5, #16]
 800daaa:	4621      	mov	r1, r4
 800daac:	f7ff fd98 	bl	800d5e0 <_Bfree>
 800dab0:	4628      	mov	r0, r5
 800dab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dab6:	f842 0f04 	str.w	r0, [r2, #4]!
 800daba:	3301      	adds	r3, #1
 800dabc:	e7c5      	b.n	800da4a <__lshift+0x4a>
 800dabe:	3904      	subs	r1, #4
 800dac0:	f853 2b04 	ldr.w	r2, [r3], #4
 800dac4:	f841 2f04 	str.w	r2, [r1, #4]!
 800dac8:	459c      	cmp	ip, r3
 800daca:	d8f9      	bhi.n	800dac0 <__lshift+0xc0>
 800dacc:	e7ea      	b.n	800daa4 <__lshift+0xa4>
 800dace:	bf00      	nop
 800dad0:	0801112d 	.word	0x0801112d
 800dad4:	0801113e 	.word	0x0801113e

0800dad8 <__mcmp>:
 800dad8:	690a      	ldr	r2, [r1, #16]
 800dada:	4603      	mov	r3, r0
 800dadc:	6900      	ldr	r0, [r0, #16]
 800dade:	1a80      	subs	r0, r0, r2
 800dae0:	b530      	push	{r4, r5, lr}
 800dae2:	d10e      	bne.n	800db02 <__mcmp+0x2a>
 800dae4:	3314      	adds	r3, #20
 800dae6:	3114      	adds	r1, #20
 800dae8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800daec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800daf0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800daf4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800daf8:	4295      	cmp	r5, r2
 800dafa:	d003      	beq.n	800db04 <__mcmp+0x2c>
 800dafc:	d205      	bcs.n	800db0a <__mcmp+0x32>
 800dafe:	f04f 30ff 	mov.w	r0, #4294967295
 800db02:	bd30      	pop	{r4, r5, pc}
 800db04:	42a3      	cmp	r3, r4
 800db06:	d3f3      	bcc.n	800daf0 <__mcmp+0x18>
 800db08:	e7fb      	b.n	800db02 <__mcmp+0x2a>
 800db0a:	2001      	movs	r0, #1
 800db0c:	e7f9      	b.n	800db02 <__mcmp+0x2a>
	...

0800db10 <__mdiff>:
 800db10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db14:	4689      	mov	r9, r1
 800db16:	4606      	mov	r6, r0
 800db18:	4611      	mov	r1, r2
 800db1a:	4648      	mov	r0, r9
 800db1c:	4614      	mov	r4, r2
 800db1e:	f7ff ffdb 	bl	800dad8 <__mcmp>
 800db22:	1e05      	subs	r5, r0, #0
 800db24:	d112      	bne.n	800db4c <__mdiff+0x3c>
 800db26:	4629      	mov	r1, r5
 800db28:	4630      	mov	r0, r6
 800db2a:	f7ff fd19 	bl	800d560 <_Balloc>
 800db2e:	4602      	mov	r2, r0
 800db30:	b928      	cbnz	r0, 800db3e <__mdiff+0x2e>
 800db32:	4b3f      	ldr	r3, [pc, #252]	@ (800dc30 <__mdiff+0x120>)
 800db34:	f240 2137 	movw	r1, #567	@ 0x237
 800db38:	483e      	ldr	r0, [pc, #248]	@ (800dc34 <__mdiff+0x124>)
 800db3a:	f001 fa89 	bl	800f050 <__assert_func>
 800db3e:	2301      	movs	r3, #1
 800db40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800db44:	4610      	mov	r0, r2
 800db46:	b003      	add	sp, #12
 800db48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db4c:	bfbc      	itt	lt
 800db4e:	464b      	movlt	r3, r9
 800db50:	46a1      	movlt	r9, r4
 800db52:	4630      	mov	r0, r6
 800db54:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800db58:	bfba      	itte	lt
 800db5a:	461c      	movlt	r4, r3
 800db5c:	2501      	movlt	r5, #1
 800db5e:	2500      	movge	r5, #0
 800db60:	f7ff fcfe 	bl	800d560 <_Balloc>
 800db64:	4602      	mov	r2, r0
 800db66:	b918      	cbnz	r0, 800db70 <__mdiff+0x60>
 800db68:	4b31      	ldr	r3, [pc, #196]	@ (800dc30 <__mdiff+0x120>)
 800db6a:	f240 2145 	movw	r1, #581	@ 0x245
 800db6e:	e7e3      	b.n	800db38 <__mdiff+0x28>
 800db70:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800db74:	6926      	ldr	r6, [r4, #16]
 800db76:	60c5      	str	r5, [r0, #12]
 800db78:	f109 0310 	add.w	r3, r9, #16
 800db7c:	f109 0514 	add.w	r5, r9, #20
 800db80:	f104 0e14 	add.w	lr, r4, #20
 800db84:	f100 0b14 	add.w	fp, r0, #20
 800db88:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800db8c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800db90:	9301      	str	r3, [sp, #4]
 800db92:	46d9      	mov	r9, fp
 800db94:	f04f 0c00 	mov.w	ip, #0
 800db98:	9b01      	ldr	r3, [sp, #4]
 800db9a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800db9e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800dba2:	9301      	str	r3, [sp, #4]
 800dba4:	fa1f f38a 	uxth.w	r3, sl
 800dba8:	4619      	mov	r1, r3
 800dbaa:	b283      	uxth	r3, r0
 800dbac:	1acb      	subs	r3, r1, r3
 800dbae:	0c00      	lsrs	r0, r0, #16
 800dbb0:	4463      	add	r3, ip
 800dbb2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800dbb6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800dbba:	b29b      	uxth	r3, r3
 800dbbc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dbc0:	4576      	cmp	r6, lr
 800dbc2:	f849 3b04 	str.w	r3, [r9], #4
 800dbc6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dbca:	d8e5      	bhi.n	800db98 <__mdiff+0x88>
 800dbcc:	1b33      	subs	r3, r6, r4
 800dbce:	3b15      	subs	r3, #21
 800dbd0:	f023 0303 	bic.w	r3, r3, #3
 800dbd4:	3415      	adds	r4, #21
 800dbd6:	3304      	adds	r3, #4
 800dbd8:	42a6      	cmp	r6, r4
 800dbda:	bf38      	it	cc
 800dbdc:	2304      	movcc	r3, #4
 800dbde:	441d      	add	r5, r3
 800dbe0:	445b      	add	r3, fp
 800dbe2:	461e      	mov	r6, r3
 800dbe4:	462c      	mov	r4, r5
 800dbe6:	4544      	cmp	r4, r8
 800dbe8:	d30e      	bcc.n	800dc08 <__mdiff+0xf8>
 800dbea:	f108 0103 	add.w	r1, r8, #3
 800dbee:	1b49      	subs	r1, r1, r5
 800dbf0:	f021 0103 	bic.w	r1, r1, #3
 800dbf4:	3d03      	subs	r5, #3
 800dbf6:	45a8      	cmp	r8, r5
 800dbf8:	bf38      	it	cc
 800dbfa:	2100      	movcc	r1, #0
 800dbfc:	440b      	add	r3, r1
 800dbfe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dc02:	b191      	cbz	r1, 800dc2a <__mdiff+0x11a>
 800dc04:	6117      	str	r7, [r2, #16]
 800dc06:	e79d      	b.n	800db44 <__mdiff+0x34>
 800dc08:	f854 1b04 	ldr.w	r1, [r4], #4
 800dc0c:	46e6      	mov	lr, ip
 800dc0e:	0c08      	lsrs	r0, r1, #16
 800dc10:	fa1c fc81 	uxtah	ip, ip, r1
 800dc14:	4471      	add	r1, lr
 800dc16:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dc1a:	b289      	uxth	r1, r1
 800dc1c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800dc20:	f846 1b04 	str.w	r1, [r6], #4
 800dc24:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dc28:	e7dd      	b.n	800dbe6 <__mdiff+0xd6>
 800dc2a:	3f01      	subs	r7, #1
 800dc2c:	e7e7      	b.n	800dbfe <__mdiff+0xee>
 800dc2e:	bf00      	nop
 800dc30:	0801112d 	.word	0x0801112d
 800dc34:	0801113e 	.word	0x0801113e

0800dc38 <__ulp>:
 800dc38:	b082      	sub	sp, #8
 800dc3a:	ed8d 0b00 	vstr	d0, [sp]
 800dc3e:	9a01      	ldr	r2, [sp, #4]
 800dc40:	4b0f      	ldr	r3, [pc, #60]	@ (800dc80 <__ulp+0x48>)
 800dc42:	4013      	ands	r3, r2
 800dc44:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	dc08      	bgt.n	800dc5e <__ulp+0x26>
 800dc4c:	425b      	negs	r3, r3
 800dc4e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800dc52:	ea4f 5223 	mov.w	r2, r3, asr #20
 800dc56:	da04      	bge.n	800dc62 <__ulp+0x2a>
 800dc58:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800dc5c:	4113      	asrs	r3, r2
 800dc5e:	2200      	movs	r2, #0
 800dc60:	e008      	b.n	800dc74 <__ulp+0x3c>
 800dc62:	f1a2 0314 	sub.w	r3, r2, #20
 800dc66:	2b1e      	cmp	r3, #30
 800dc68:	bfda      	itte	le
 800dc6a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800dc6e:	40da      	lsrle	r2, r3
 800dc70:	2201      	movgt	r2, #1
 800dc72:	2300      	movs	r3, #0
 800dc74:	4619      	mov	r1, r3
 800dc76:	4610      	mov	r0, r2
 800dc78:	ec41 0b10 	vmov	d0, r0, r1
 800dc7c:	b002      	add	sp, #8
 800dc7e:	4770      	bx	lr
 800dc80:	7ff00000 	.word	0x7ff00000

0800dc84 <__b2d>:
 800dc84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc88:	6906      	ldr	r6, [r0, #16]
 800dc8a:	f100 0814 	add.w	r8, r0, #20
 800dc8e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800dc92:	1f37      	subs	r7, r6, #4
 800dc94:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800dc98:	4610      	mov	r0, r2
 800dc9a:	f7ff fd53 	bl	800d744 <__hi0bits>
 800dc9e:	f1c0 0320 	rsb	r3, r0, #32
 800dca2:	280a      	cmp	r0, #10
 800dca4:	600b      	str	r3, [r1, #0]
 800dca6:	491b      	ldr	r1, [pc, #108]	@ (800dd14 <__b2d+0x90>)
 800dca8:	dc15      	bgt.n	800dcd6 <__b2d+0x52>
 800dcaa:	f1c0 0c0b 	rsb	ip, r0, #11
 800dcae:	fa22 f30c 	lsr.w	r3, r2, ip
 800dcb2:	45b8      	cmp	r8, r7
 800dcb4:	ea43 0501 	orr.w	r5, r3, r1
 800dcb8:	bf34      	ite	cc
 800dcba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dcbe:	2300      	movcs	r3, #0
 800dcc0:	3015      	adds	r0, #21
 800dcc2:	fa02 f000 	lsl.w	r0, r2, r0
 800dcc6:	fa23 f30c 	lsr.w	r3, r3, ip
 800dcca:	4303      	orrs	r3, r0
 800dccc:	461c      	mov	r4, r3
 800dcce:	ec45 4b10 	vmov	d0, r4, r5
 800dcd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcd6:	45b8      	cmp	r8, r7
 800dcd8:	bf3a      	itte	cc
 800dcda:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dcde:	f1a6 0708 	subcc.w	r7, r6, #8
 800dce2:	2300      	movcs	r3, #0
 800dce4:	380b      	subs	r0, #11
 800dce6:	d012      	beq.n	800dd0e <__b2d+0x8a>
 800dce8:	f1c0 0120 	rsb	r1, r0, #32
 800dcec:	fa23 f401 	lsr.w	r4, r3, r1
 800dcf0:	4082      	lsls	r2, r0
 800dcf2:	4322      	orrs	r2, r4
 800dcf4:	4547      	cmp	r7, r8
 800dcf6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800dcfa:	bf8c      	ite	hi
 800dcfc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800dd00:	2200      	movls	r2, #0
 800dd02:	4083      	lsls	r3, r0
 800dd04:	40ca      	lsrs	r2, r1
 800dd06:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800dd0a:	4313      	orrs	r3, r2
 800dd0c:	e7de      	b.n	800dccc <__b2d+0x48>
 800dd0e:	ea42 0501 	orr.w	r5, r2, r1
 800dd12:	e7db      	b.n	800dccc <__b2d+0x48>
 800dd14:	3ff00000 	.word	0x3ff00000

0800dd18 <__d2b>:
 800dd18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dd1c:	460f      	mov	r7, r1
 800dd1e:	2101      	movs	r1, #1
 800dd20:	ec59 8b10 	vmov	r8, r9, d0
 800dd24:	4616      	mov	r6, r2
 800dd26:	f7ff fc1b 	bl	800d560 <_Balloc>
 800dd2a:	4604      	mov	r4, r0
 800dd2c:	b930      	cbnz	r0, 800dd3c <__d2b+0x24>
 800dd2e:	4602      	mov	r2, r0
 800dd30:	4b23      	ldr	r3, [pc, #140]	@ (800ddc0 <__d2b+0xa8>)
 800dd32:	4824      	ldr	r0, [pc, #144]	@ (800ddc4 <__d2b+0xac>)
 800dd34:	f240 310f 	movw	r1, #783	@ 0x30f
 800dd38:	f001 f98a 	bl	800f050 <__assert_func>
 800dd3c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dd40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dd44:	b10d      	cbz	r5, 800dd4a <__d2b+0x32>
 800dd46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dd4a:	9301      	str	r3, [sp, #4]
 800dd4c:	f1b8 0300 	subs.w	r3, r8, #0
 800dd50:	d023      	beq.n	800dd9a <__d2b+0x82>
 800dd52:	4668      	mov	r0, sp
 800dd54:	9300      	str	r3, [sp, #0]
 800dd56:	f7ff fd14 	bl	800d782 <__lo0bits>
 800dd5a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dd5e:	b1d0      	cbz	r0, 800dd96 <__d2b+0x7e>
 800dd60:	f1c0 0320 	rsb	r3, r0, #32
 800dd64:	fa02 f303 	lsl.w	r3, r2, r3
 800dd68:	430b      	orrs	r3, r1
 800dd6a:	40c2      	lsrs	r2, r0
 800dd6c:	6163      	str	r3, [r4, #20]
 800dd6e:	9201      	str	r2, [sp, #4]
 800dd70:	9b01      	ldr	r3, [sp, #4]
 800dd72:	61a3      	str	r3, [r4, #24]
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	bf0c      	ite	eq
 800dd78:	2201      	moveq	r2, #1
 800dd7a:	2202      	movne	r2, #2
 800dd7c:	6122      	str	r2, [r4, #16]
 800dd7e:	b1a5      	cbz	r5, 800ddaa <__d2b+0x92>
 800dd80:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dd84:	4405      	add	r5, r0
 800dd86:	603d      	str	r5, [r7, #0]
 800dd88:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dd8c:	6030      	str	r0, [r6, #0]
 800dd8e:	4620      	mov	r0, r4
 800dd90:	b003      	add	sp, #12
 800dd92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dd96:	6161      	str	r1, [r4, #20]
 800dd98:	e7ea      	b.n	800dd70 <__d2b+0x58>
 800dd9a:	a801      	add	r0, sp, #4
 800dd9c:	f7ff fcf1 	bl	800d782 <__lo0bits>
 800dda0:	9b01      	ldr	r3, [sp, #4]
 800dda2:	6163      	str	r3, [r4, #20]
 800dda4:	3020      	adds	r0, #32
 800dda6:	2201      	movs	r2, #1
 800dda8:	e7e8      	b.n	800dd7c <__d2b+0x64>
 800ddaa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ddae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ddb2:	6038      	str	r0, [r7, #0]
 800ddb4:	6918      	ldr	r0, [r3, #16]
 800ddb6:	f7ff fcc5 	bl	800d744 <__hi0bits>
 800ddba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ddbe:	e7e5      	b.n	800dd8c <__d2b+0x74>
 800ddc0:	0801112d 	.word	0x0801112d
 800ddc4:	0801113e 	.word	0x0801113e

0800ddc8 <__ratio>:
 800ddc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddcc:	b085      	sub	sp, #20
 800ddce:	e9cd 1000 	strd	r1, r0, [sp]
 800ddd2:	a902      	add	r1, sp, #8
 800ddd4:	f7ff ff56 	bl	800dc84 <__b2d>
 800ddd8:	9800      	ldr	r0, [sp, #0]
 800ddda:	a903      	add	r1, sp, #12
 800dddc:	ec55 4b10 	vmov	r4, r5, d0
 800dde0:	f7ff ff50 	bl	800dc84 <__b2d>
 800dde4:	9b01      	ldr	r3, [sp, #4]
 800dde6:	6919      	ldr	r1, [r3, #16]
 800dde8:	9b00      	ldr	r3, [sp, #0]
 800ddea:	691b      	ldr	r3, [r3, #16]
 800ddec:	1ac9      	subs	r1, r1, r3
 800ddee:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ddf2:	1a9b      	subs	r3, r3, r2
 800ddf4:	ec5b ab10 	vmov	sl, fp, d0
 800ddf8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	bfce      	itee	gt
 800de00:	462a      	movgt	r2, r5
 800de02:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800de06:	465a      	movle	r2, fp
 800de08:	462f      	mov	r7, r5
 800de0a:	46d9      	mov	r9, fp
 800de0c:	bfcc      	ite	gt
 800de0e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800de12:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800de16:	464b      	mov	r3, r9
 800de18:	4652      	mov	r2, sl
 800de1a:	4620      	mov	r0, r4
 800de1c:	4639      	mov	r1, r7
 800de1e:	f7f2 fd85 	bl	800092c <__aeabi_ddiv>
 800de22:	ec41 0b10 	vmov	d0, r0, r1
 800de26:	b005      	add	sp, #20
 800de28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800de2c <__copybits>:
 800de2c:	3901      	subs	r1, #1
 800de2e:	b570      	push	{r4, r5, r6, lr}
 800de30:	1149      	asrs	r1, r1, #5
 800de32:	6914      	ldr	r4, [r2, #16]
 800de34:	3101      	adds	r1, #1
 800de36:	f102 0314 	add.w	r3, r2, #20
 800de3a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800de3e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800de42:	1f05      	subs	r5, r0, #4
 800de44:	42a3      	cmp	r3, r4
 800de46:	d30c      	bcc.n	800de62 <__copybits+0x36>
 800de48:	1aa3      	subs	r3, r4, r2
 800de4a:	3b11      	subs	r3, #17
 800de4c:	f023 0303 	bic.w	r3, r3, #3
 800de50:	3211      	adds	r2, #17
 800de52:	42a2      	cmp	r2, r4
 800de54:	bf88      	it	hi
 800de56:	2300      	movhi	r3, #0
 800de58:	4418      	add	r0, r3
 800de5a:	2300      	movs	r3, #0
 800de5c:	4288      	cmp	r0, r1
 800de5e:	d305      	bcc.n	800de6c <__copybits+0x40>
 800de60:	bd70      	pop	{r4, r5, r6, pc}
 800de62:	f853 6b04 	ldr.w	r6, [r3], #4
 800de66:	f845 6f04 	str.w	r6, [r5, #4]!
 800de6a:	e7eb      	b.n	800de44 <__copybits+0x18>
 800de6c:	f840 3b04 	str.w	r3, [r0], #4
 800de70:	e7f4      	b.n	800de5c <__copybits+0x30>

0800de72 <__any_on>:
 800de72:	f100 0214 	add.w	r2, r0, #20
 800de76:	6900      	ldr	r0, [r0, #16]
 800de78:	114b      	asrs	r3, r1, #5
 800de7a:	4298      	cmp	r0, r3
 800de7c:	b510      	push	{r4, lr}
 800de7e:	db11      	blt.n	800dea4 <__any_on+0x32>
 800de80:	dd0a      	ble.n	800de98 <__any_on+0x26>
 800de82:	f011 011f 	ands.w	r1, r1, #31
 800de86:	d007      	beq.n	800de98 <__any_on+0x26>
 800de88:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800de8c:	fa24 f001 	lsr.w	r0, r4, r1
 800de90:	fa00 f101 	lsl.w	r1, r0, r1
 800de94:	428c      	cmp	r4, r1
 800de96:	d10b      	bne.n	800deb0 <__any_on+0x3e>
 800de98:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800de9c:	4293      	cmp	r3, r2
 800de9e:	d803      	bhi.n	800dea8 <__any_on+0x36>
 800dea0:	2000      	movs	r0, #0
 800dea2:	bd10      	pop	{r4, pc}
 800dea4:	4603      	mov	r3, r0
 800dea6:	e7f7      	b.n	800de98 <__any_on+0x26>
 800dea8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800deac:	2900      	cmp	r1, #0
 800deae:	d0f5      	beq.n	800de9c <__any_on+0x2a>
 800deb0:	2001      	movs	r0, #1
 800deb2:	e7f6      	b.n	800dea2 <__any_on+0x30>

0800deb4 <sulp>:
 800deb4:	b570      	push	{r4, r5, r6, lr}
 800deb6:	4604      	mov	r4, r0
 800deb8:	460d      	mov	r5, r1
 800deba:	ec45 4b10 	vmov	d0, r4, r5
 800debe:	4616      	mov	r6, r2
 800dec0:	f7ff feba 	bl	800dc38 <__ulp>
 800dec4:	ec51 0b10 	vmov	r0, r1, d0
 800dec8:	b17e      	cbz	r6, 800deea <sulp+0x36>
 800deca:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800dece:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	dd09      	ble.n	800deea <sulp+0x36>
 800ded6:	051b      	lsls	r3, r3, #20
 800ded8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800dedc:	2400      	movs	r4, #0
 800dede:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800dee2:	4622      	mov	r2, r4
 800dee4:	462b      	mov	r3, r5
 800dee6:	f7f2 fbf7 	bl	80006d8 <__aeabi_dmul>
 800deea:	ec41 0b10 	vmov	d0, r0, r1
 800deee:	bd70      	pop	{r4, r5, r6, pc}

0800def0 <_strtod_l>:
 800def0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800def4:	b09f      	sub	sp, #124	@ 0x7c
 800def6:	460c      	mov	r4, r1
 800def8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800defa:	2200      	movs	r2, #0
 800defc:	921a      	str	r2, [sp, #104]	@ 0x68
 800defe:	9005      	str	r0, [sp, #20]
 800df00:	f04f 0a00 	mov.w	sl, #0
 800df04:	f04f 0b00 	mov.w	fp, #0
 800df08:	460a      	mov	r2, r1
 800df0a:	9219      	str	r2, [sp, #100]	@ 0x64
 800df0c:	7811      	ldrb	r1, [r2, #0]
 800df0e:	292b      	cmp	r1, #43	@ 0x2b
 800df10:	d04a      	beq.n	800dfa8 <_strtod_l+0xb8>
 800df12:	d838      	bhi.n	800df86 <_strtod_l+0x96>
 800df14:	290d      	cmp	r1, #13
 800df16:	d832      	bhi.n	800df7e <_strtod_l+0x8e>
 800df18:	2908      	cmp	r1, #8
 800df1a:	d832      	bhi.n	800df82 <_strtod_l+0x92>
 800df1c:	2900      	cmp	r1, #0
 800df1e:	d03b      	beq.n	800df98 <_strtod_l+0xa8>
 800df20:	2200      	movs	r2, #0
 800df22:	920e      	str	r2, [sp, #56]	@ 0x38
 800df24:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800df26:	782a      	ldrb	r2, [r5, #0]
 800df28:	2a30      	cmp	r2, #48	@ 0x30
 800df2a:	f040 80b2 	bne.w	800e092 <_strtod_l+0x1a2>
 800df2e:	786a      	ldrb	r2, [r5, #1]
 800df30:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800df34:	2a58      	cmp	r2, #88	@ 0x58
 800df36:	d16e      	bne.n	800e016 <_strtod_l+0x126>
 800df38:	9302      	str	r3, [sp, #8]
 800df3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df3c:	9301      	str	r3, [sp, #4]
 800df3e:	ab1a      	add	r3, sp, #104	@ 0x68
 800df40:	9300      	str	r3, [sp, #0]
 800df42:	4a8f      	ldr	r2, [pc, #572]	@ (800e180 <_strtod_l+0x290>)
 800df44:	9805      	ldr	r0, [sp, #20]
 800df46:	ab1b      	add	r3, sp, #108	@ 0x6c
 800df48:	a919      	add	r1, sp, #100	@ 0x64
 800df4a:	f001 f91b 	bl	800f184 <__gethex>
 800df4e:	f010 060f 	ands.w	r6, r0, #15
 800df52:	4604      	mov	r4, r0
 800df54:	d005      	beq.n	800df62 <_strtod_l+0x72>
 800df56:	2e06      	cmp	r6, #6
 800df58:	d128      	bne.n	800dfac <_strtod_l+0xbc>
 800df5a:	3501      	adds	r5, #1
 800df5c:	2300      	movs	r3, #0
 800df5e:	9519      	str	r5, [sp, #100]	@ 0x64
 800df60:	930e      	str	r3, [sp, #56]	@ 0x38
 800df62:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800df64:	2b00      	cmp	r3, #0
 800df66:	f040 858e 	bne.w	800ea86 <_strtod_l+0xb96>
 800df6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800df6c:	b1cb      	cbz	r3, 800dfa2 <_strtod_l+0xb2>
 800df6e:	4652      	mov	r2, sl
 800df70:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800df74:	ec43 2b10 	vmov	d0, r2, r3
 800df78:	b01f      	add	sp, #124	@ 0x7c
 800df7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df7e:	2920      	cmp	r1, #32
 800df80:	d1ce      	bne.n	800df20 <_strtod_l+0x30>
 800df82:	3201      	adds	r2, #1
 800df84:	e7c1      	b.n	800df0a <_strtod_l+0x1a>
 800df86:	292d      	cmp	r1, #45	@ 0x2d
 800df88:	d1ca      	bne.n	800df20 <_strtod_l+0x30>
 800df8a:	2101      	movs	r1, #1
 800df8c:	910e      	str	r1, [sp, #56]	@ 0x38
 800df8e:	1c51      	adds	r1, r2, #1
 800df90:	9119      	str	r1, [sp, #100]	@ 0x64
 800df92:	7852      	ldrb	r2, [r2, #1]
 800df94:	2a00      	cmp	r2, #0
 800df96:	d1c5      	bne.n	800df24 <_strtod_l+0x34>
 800df98:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800df9a:	9419      	str	r4, [sp, #100]	@ 0x64
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	f040 8570 	bne.w	800ea82 <_strtod_l+0xb92>
 800dfa2:	4652      	mov	r2, sl
 800dfa4:	465b      	mov	r3, fp
 800dfa6:	e7e5      	b.n	800df74 <_strtod_l+0x84>
 800dfa8:	2100      	movs	r1, #0
 800dfaa:	e7ef      	b.n	800df8c <_strtod_l+0x9c>
 800dfac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800dfae:	b13a      	cbz	r2, 800dfc0 <_strtod_l+0xd0>
 800dfb0:	2135      	movs	r1, #53	@ 0x35
 800dfb2:	a81c      	add	r0, sp, #112	@ 0x70
 800dfb4:	f7ff ff3a 	bl	800de2c <__copybits>
 800dfb8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dfba:	9805      	ldr	r0, [sp, #20]
 800dfbc:	f7ff fb10 	bl	800d5e0 <_Bfree>
 800dfc0:	3e01      	subs	r6, #1
 800dfc2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800dfc4:	2e04      	cmp	r6, #4
 800dfc6:	d806      	bhi.n	800dfd6 <_strtod_l+0xe6>
 800dfc8:	e8df f006 	tbb	[pc, r6]
 800dfcc:	201d0314 	.word	0x201d0314
 800dfd0:	14          	.byte	0x14
 800dfd1:	00          	.byte	0x00
 800dfd2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800dfd6:	05e1      	lsls	r1, r4, #23
 800dfd8:	bf48      	it	mi
 800dfda:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800dfde:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dfe2:	0d1b      	lsrs	r3, r3, #20
 800dfe4:	051b      	lsls	r3, r3, #20
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d1bb      	bne.n	800df62 <_strtod_l+0x72>
 800dfea:	f7fe fb1f 	bl	800c62c <__errno>
 800dfee:	2322      	movs	r3, #34	@ 0x22
 800dff0:	6003      	str	r3, [r0, #0]
 800dff2:	e7b6      	b.n	800df62 <_strtod_l+0x72>
 800dff4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800dff8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800dffc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e000:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e004:	e7e7      	b.n	800dfd6 <_strtod_l+0xe6>
 800e006:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800e188 <_strtod_l+0x298>
 800e00a:	e7e4      	b.n	800dfd6 <_strtod_l+0xe6>
 800e00c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e010:	f04f 3aff 	mov.w	sl, #4294967295
 800e014:	e7df      	b.n	800dfd6 <_strtod_l+0xe6>
 800e016:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e018:	1c5a      	adds	r2, r3, #1
 800e01a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e01c:	785b      	ldrb	r3, [r3, #1]
 800e01e:	2b30      	cmp	r3, #48	@ 0x30
 800e020:	d0f9      	beq.n	800e016 <_strtod_l+0x126>
 800e022:	2b00      	cmp	r3, #0
 800e024:	d09d      	beq.n	800df62 <_strtod_l+0x72>
 800e026:	2301      	movs	r3, #1
 800e028:	2700      	movs	r7, #0
 800e02a:	9308      	str	r3, [sp, #32]
 800e02c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e02e:	930c      	str	r3, [sp, #48]	@ 0x30
 800e030:	970b      	str	r7, [sp, #44]	@ 0x2c
 800e032:	46b9      	mov	r9, r7
 800e034:	220a      	movs	r2, #10
 800e036:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e038:	7805      	ldrb	r5, [r0, #0]
 800e03a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e03e:	b2d9      	uxtb	r1, r3
 800e040:	2909      	cmp	r1, #9
 800e042:	d928      	bls.n	800e096 <_strtod_l+0x1a6>
 800e044:	494f      	ldr	r1, [pc, #316]	@ (800e184 <_strtod_l+0x294>)
 800e046:	2201      	movs	r2, #1
 800e048:	f000 ffd6 	bl	800eff8 <strncmp>
 800e04c:	2800      	cmp	r0, #0
 800e04e:	d032      	beq.n	800e0b6 <_strtod_l+0x1c6>
 800e050:	2000      	movs	r0, #0
 800e052:	462a      	mov	r2, r5
 800e054:	900a      	str	r0, [sp, #40]	@ 0x28
 800e056:	464d      	mov	r5, r9
 800e058:	4603      	mov	r3, r0
 800e05a:	2a65      	cmp	r2, #101	@ 0x65
 800e05c:	d001      	beq.n	800e062 <_strtod_l+0x172>
 800e05e:	2a45      	cmp	r2, #69	@ 0x45
 800e060:	d114      	bne.n	800e08c <_strtod_l+0x19c>
 800e062:	b91d      	cbnz	r5, 800e06c <_strtod_l+0x17c>
 800e064:	9a08      	ldr	r2, [sp, #32]
 800e066:	4302      	orrs	r2, r0
 800e068:	d096      	beq.n	800df98 <_strtod_l+0xa8>
 800e06a:	2500      	movs	r5, #0
 800e06c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e06e:	1c62      	adds	r2, r4, #1
 800e070:	9219      	str	r2, [sp, #100]	@ 0x64
 800e072:	7862      	ldrb	r2, [r4, #1]
 800e074:	2a2b      	cmp	r2, #43	@ 0x2b
 800e076:	d07a      	beq.n	800e16e <_strtod_l+0x27e>
 800e078:	2a2d      	cmp	r2, #45	@ 0x2d
 800e07a:	d07e      	beq.n	800e17a <_strtod_l+0x28a>
 800e07c:	f04f 0c00 	mov.w	ip, #0
 800e080:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e084:	2909      	cmp	r1, #9
 800e086:	f240 8085 	bls.w	800e194 <_strtod_l+0x2a4>
 800e08a:	9419      	str	r4, [sp, #100]	@ 0x64
 800e08c:	f04f 0800 	mov.w	r8, #0
 800e090:	e0a5      	b.n	800e1de <_strtod_l+0x2ee>
 800e092:	2300      	movs	r3, #0
 800e094:	e7c8      	b.n	800e028 <_strtod_l+0x138>
 800e096:	f1b9 0f08 	cmp.w	r9, #8
 800e09a:	bfd8      	it	le
 800e09c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800e09e:	f100 0001 	add.w	r0, r0, #1
 800e0a2:	bfda      	itte	le
 800e0a4:	fb02 3301 	mlale	r3, r2, r1, r3
 800e0a8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800e0aa:	fb02 3707 	mlagt	r7, r2, r7, r3
 800e0ae:	f109 0901 	add.w	r9, r9, #1
 800e0b2:	9019      	str	r0, [sp, #100]	@ 0x64
 800e0b4:	e7bf      	b.n	800e036 <_strtod_l+0x146>
 800e0b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e0b8:	1c5a      	adds	r2, r3, #1
 800e0ba:	9219      	str	r2, [sp, #100]	@ 0x64
 800e0bc:	785a      	ldrb	r2, [r3, #1]
 800e0be:	f1b9 0f00 	cmp.w	r9, #0
 800e0c2:	d03b      	beq.n	800e13c <_strtod_l+0x24c>
 800e0c4:	900a      	str	r0, [sp, #40]	@ 0x28
 800e0c6:	464d      	mov	r5, r9
 800e0c8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e0cc:	2b09      	cmp	r3, #9
 800e0ce:	d912      	bls.n	800e0f6 <_strtod_l+0x206>
 800e0d0:	2301      	movs	r3, #1
 800e0d2:	e7c2      	b.n	800e05a <_strtod_l+0x16a>
 800e0d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e0d6:	1c5a      	adds	r2, r3, #1
 800e0d8:	9219      	str	r2, [sp, #100]	@ 0x64
 800e0da:	785a      	ldrb	r2, [r3, #1]
 800e0dc:	3001      	adds	r0, #1
 800e0de:	2a30      	cmp	r2, #48	@ 0x30
 800e0e0:	d0f8      	beq.n	800e0d4 <_strtod_l+0x1e4>
 800e0e2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e0e6:	2b08      	cmp	r3, #8
 800e0e8:	f200 84d2 	bhi.w	800ea90 <_strtod_l+0xba0>
 800e0ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e0ee:	900a      	str	r0, [sp, #40]	@ 0x28
 800e0f0:	2000      	movs	r0, #0
 800e0f2:	930c      	str	r3, [sp, #48]	@ 0x30
 800e0f4:	4605      	mov	r5, r0
 800e0f6:	3a30      	subs	r2, #48	@ 0x30
 800e0f8:	f100 0301 	add.w	r3, r0, #1
 800e0fc:	d018      	beq.n	800e130 <_strtod_l+0x240>
 800e0fe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e100:	4419      	add	r1, r3
 800e102:	910a      	str	r1, [sp, #40]	@ 0x28
 800e104:	462e      	mov	r6, r5
 800e106:	f04f 0e0a 	mov.w	lr, #10
 800e10a:	1c71      	adds	r1, r6, #1
 800e10c:	eba1 0c05 	sub.w	ip, r1, r5
 800e110:	4563      	cmp	r3, ip
 800e112:	dc15      	bgt.n	800e140 <_strtod_l+0x250>
 800e114:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800e118:	182b      	adds	r3, r5, r0
 800e11a:	2b08      	cmp	r3, #8
 800e11c:	f105 0501 	add.w	r5, r5, #1
 800e120:	4405      	add	r5, r0
 800e122:	dc1a      	bgt.n	800e15a <_strtod_l+0x26a>
 800e124:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e126:	230a      	movs	r3, #10
 800e128:	fb03 2301 	mla	r3, r3, r1, r2
 800e12c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e12e:	2300      	movs	r3, #0
 800e130:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e132:	1c51      	adds	r1, r2, #1
 800e134:	9119      	str	r1, [sp, #100]	@ 0x64
 800e136:	7852      	ldrb	r2, [r2, #1]
 800e138:	4618      	mov	r0, r3
 800e13a:	e7c5      	b.n	800e0c8 <_strtod_l+0x1d8>
 800e13c:	4648      	mov	r0, r9
 800e13e:	e7ce      	b.n	800e0de <_strtod_l+0x1ee>
 800e140:	2e08      	cmp	r6, #8
 800e142:	dc05      	bgt.n	800e150 <_strtod_l+0x260>
 800e144:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800e146:	fb0e f606 	mul.w	r6, lr, r6
 800e14a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800e14c:	460e      	mov	r6, r1
 800e14e:	e7dc      	b.n	800e10a <_strtod_l+0x21a>
 800e150:	2910      	cmp	r1, #16
 800e152:	bfd8      	it	le
 800e154:	fb0e f707 	mulle.w	r7, lr, r7
 800e158:	e7f8      	b.n	800e14c <_strtod_l+0x25c>
 800e15a:	2b0f      	cmp	r3, #15
 800e15c:	bfdc      	itt	le
 800e15e:	230a      	movle	r3, #10
 800e160:	fb03 2707 	mlale	r7, r3, r7, r2
 800e164:	e7e3      	b.n	800e12e <_strtod_l+0x23e>
 800e166:	2300      	movs	r3, #0
 800e168:	930a      	str	r3, [sp, #40]	@ 0x28
 800e16a:	2301      	movs	r3, #1
 800e16c:	e77a      	b.n	800e064 <_strtod_l+0x174>
 800e16e:	f04f 0c00 	mov.w	ip, #0
 800e172:	1ca2      	adds	r2, r4, #2
 800e174:	9219      	str	r2, [sp, #100]	@ 0x64
 800e176:	78a2      	ldrb	r2, [r4, #2]
 800e178:	e782      	b.n	800e080 <_strtod_l+0x190>
 800e17a:	f04f 0c01 	mov.w	ip, #1
 800e17e:	e7f8      	b.n	800e172 <_strtod_l+0x282>
 800e180:	08011364 	.word	0x08011364
 800e184:	08011197 	.word	0x08011197
 800e188:	7ff00000 	.word	0x7ff00000
 800e18c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e18e:	1c51      	adds	r1, r2, #1
 800e190:	9119      	str	r1, [sp, #100]	@ 0x64
 800e192:	7852      	ldrb	r2, [r2, #1]
 800e194:	2a30      	cmp	r2, #48	@ 0x30
 800e196:	d0f9      	beq.n	800e18c <_strtod_l+0x29c>
 800e198:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e19c:	2908      	cmp	r1, #8
 800e19e:	f63f af75 	bhi.w	800e08c <_strtod_l+0x19c>
 800e1a2:	3a30      	subs	r2, #48	@ 0x30
 800e1a4:	9209      	str	r2, [sp, #36]	@ 0x24
 800e1a6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e1a8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e1aa:	f04f 080a 	mov.w	r8, #10
 800e1ae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e1b0:	1c56      	adds	r6, r2, #1
 800e1b2:	9619      	str	r6, [sp, #100]	@ 0x64
 800e1b4:	7852      	ldrb	r2, [r2, #1]
 800e1b6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e1ba:	f1be 0f09 	cmp.w	lr, #9
 800e1be:	d939      	bls.n	800e234 <_strtod_l+0x344>
 800e1c0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e1c2:	1a76      	subs	r6, r6, r1
 800e1c4:	2e08      	cmp	r6, #8
 800e1c6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e1ca:	dc03      	bgt.n	800e1d4 <_strtod_l+0x2e4>
 800e1cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e1ce:	4588      	cmp	r8, r1
 800e1d0:	bfa8      	it	ge
 800e1d2:	4688      	movge	r8, r1
 800e1d4:	f1bc 0f00 	cmp.w	ip, #0
 800e1d8:	d001      	beq.n	800e1de <_strtod_l+0x2ee>
 800e1da:	f1c8 0800 	rsb	r8, r8, #0
 800e1de:	2d00      	cmp	r5, #0
 800e1e0:	d14e      	bne.n	800e280 <_strtod_l+0x390>
 800e1e2:	9908      	ldr	r1, [sp, #32]
 800e1e4:	4308      	orrs	r0, r1
 800e1e6:	f47f aebc 	bne.w	800df62 <_strtod_l+0x72>
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	f47f aed4 	bne.w	800df98 <_strtod_l+0xa8>
 800e1f0:	2a69      	cmp	r2, #105	@ 0x69
 800e1f2:	d028      	beq.n	800e246 <_strtod_l+0x356>
 800e1f4:	dc25      	bgt.n	800e242 <_strtod_l+0x352>
 800e1f6:	2a49      	cmp	r2, #73	@ 0x49
 800e1f8:	d025      	beq.n	800e246 <_strtod_l+0x356>
 800e1fa:	2a4e      	cmp	r2, #78	@ 0x4e
 800e1fc:	f47f aecc 	bne.w	800df98 <_strtod_l+0xa8>
 800e200:	499a      	ldr	r1, [pc, #616]	@ (800e46c <_strtod_l+0x57c>)
 800e202:	a819      	add	r0, sp, #100	@ 0x64
 800e204:	f001 f9e0 	bl	800f5c8 <__match>
 800e208:	2800      	cmp	r0, #0
 800e20a:	f43f aec5 	beq.w	800df98 <_strtod_l+0xa8>
 800e20e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e210:	781b      	ldrb	r3, [r3, #0]
 800e212:	2b28      	cmp	r3, #40	@ 0x28
 800e214:	d12e      	bne.n	800e274 <_strtod_l+0x384>
 800e216:	4996      	ldr	r1, [pc, #600]	@ (800e470 <_strtod_l+0x580>)
 800e218:	aa1c      	add	r2, sp, #112	@ 0x70
 800e21a:	a819      	add	r0, sp, #100	@ 0x64
 800e21c:	f001 f9e8 	bl	800f5f0 <__hexnan>
 800e220:	2805      	cmp	r0, #5
 800e222:	d127      	bne.n	800e274 <_strtod_l+0x384>
 800e224:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e226:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e22a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e22e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e232:	e696      	b.n	800df62 <_strtod_l+0x72>
 800e234:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e236:	fb08 2101 	mla	r1, r8, r1, r2
 800e23a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e23e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e240:	e7b5      	b.n	800e1ae <_strtod_l+0x2be>
 800e242:	2a6e      	cmp	r2, #110	@ 0x6e
 800e244:	e7da      	b.n	800e1fc <_strtod_l+0x30c>
 800e246:	498b      	ldr	r1, [pc, #556]	@ (800e474 <_strtod_l+0x584>)
 800e248:	a819      	add	r0, sp, #100	@ 0x64
 800e24a:	f001 f9bd 	bl	800f5c8 <__match>
 800e24e:	2800      	cmp	r0, #0
 800e250:	f43f aea2 	beq.w	800df98 <_strtod_l+0xa8>
 800e254:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e256:	4988      	ldr	r1, [pc, #544]	@ (800e478 <_strtod_l+0x588>)
 800e258:	3b01      	subs	r3, #1
 800e25a:	a819      	add	r0, sp, #100	@ 0x64
 800e25c:	9319      	str	r3, [sp, #100]	@ 0x64
 800e25e:	f001 f9b3 	bl	800f5c8 <__match>
 800e262:	b910      	cbnz	r0, 800e26a <_strtod_l+0x37a>
 800e264:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e266:	3301      	adds	r3, #1
 800e268:	9319      	str	r3, [sp, #100]	@ 0x64
 800e26a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800e488 <_strtod_l+0x598>
 800e26e:	f04f 0a00 	mov.w	sl, #0
 800e272:	e676      	b.n	800df62 <_strtod_l+0x72>
 800e274:	4881      	ldr	r0, [pc, #516]	@ (800e47c <_strtod_l+0x58c>)
 800e276:	f000 fee3 	bl	800f040 <nan>
 800e27a:	ec5b ab10 	vmov	sl, fp, d0
 800e27e:	e670      	b.n	800df62 <_strtod_l+0x72>
 800e280:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e282:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e284:	eba8 0303 	sub.w	r3, r8, r3
 800e288:	f1b9 0f00 	cmp.w	r9, #0
 800e28c:	bf08      	it	eq
 800e28e:	46a9      	moveq	r9, r5
 800e290:	2d10      	cmp	r5, #16
 800e292:	9309      	str	r3, [sp, #36]	@ 0x24
 800e294:	462c      	mov	r4, r5
 800e296:	bfa8      	it	ge
 800e298:	2410      	movge	r4, #16
 800e29a:	f7f2 f9a3 	bl	80005e4 <__aeabi_ui2d>
 800e29e:	2d09      	cmp	r5, #9
 800e2a0:	4682      	mov	sl, r0
 800e2a2:	468b      	mov	fp, r1
 800e2a4:	dc13      	bgt.n	800e2ce <_strtod_l+0x3de>
 800e2a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	f43f ae5a 	beq.w	800df62 <_strtod_l+0x72>
 800e2ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2b0:	dd78      	ble.n	800e3a4 <_strtod_l+0x4b4>
 800e2b2:	2b16      	cmp	r3, #22
 800e2b4:	dc5f      	bgt.n	800e376 <_strtod_l+0x486>
 800e2b6:	4972      	ldr	r1, [pc, #456]	@ (800e480 <_strtod_l+0x590>)
 800e2b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e2bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2c0:	4652      	mov	r2, sl
 800e2c2:	465b      	mov	r3, fp
 800e2c4:	f7f2 fa08 	bl	80006d8 <__aeabi_dmul>
 800e2c8:	4682      	mov	sl, r0
 800e2ca:	468b      	mov	fp, r1
 800e2cc:	e649      	b.n	800df62 <_strtod_l+0x72>
 800e2ce:	4b6c      	ldr	r3, [pc, #432]	@ (800e480 <_strtod_l+0x590>)
 800e2d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e2d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e2d8:	f7f2 f9fe 	bl	80006d8 <__aeabi_dmul>
 800e2dc:	4682      	mov	sl, r0
 800e2de:	4638      	mov	r0, r7
 800e2e0:	468b      	mov	fp, r1
 800e2e2:	f7f2 f97f 	bl	80005e4 <__aeabi_ui2d>
 800e2e6:	4602      	mov	r2, r0
 800e2e8:	460b      	mov	r3, r1
 800e2ea:	4650      	mov	r0, sl
 800e2ec:	4659      	mov	r1, fp
 800e2ee:	f7f2 f83d 	bl	800036c <__adddf3>
 800e2f2:	2d0f      	cmp	r5, #15
 800e2f4:	4682      	mov	sl, r0
 800e2f6:	468b      	mov	fp, r1
 800e2f8:	ddd5      	ble.n	800e2a6 <_strtod_l+0x3b6>
 800e2fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e2fc:	1b2c      	subs	r4, r5, r4
 800e2fe:	441c      	add	r4, r3
 800e300:	2c00      	cmp	r4, #0
 800e302:	f340 8093 	ble.w	800e42c <_strtod_l+0x53c>
 800e306:	f014 030f 	ands.w	r3, r4, #15
 800e30a:	d00a      	beq.n	800e322 <_strtod_l+0x432>
 800e30c:	495c      	ldr	r1, [pc, #368]	@ (800e480 <_strtod_l+0x590>)
 800e30e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e312:	4652      	mov	r2, sl
 800e314:	465b      	mov	r3, fp
 800e316:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e31a:	f7f2 f9dd 	bl	80006d8 <__aeabi_dmul>
 800e31e:	4682      	mov	sl, r0
 800e320:	468b      	mov	fp, r1
 800e322:	f034 040f 	bics.w	r4, r4, #15
 800e326:	d073      	beq.n	800e410 <_strtod_l+0x520>
 800e328:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e32c:	dd49      	ble.n	800e3c2 <_strtod_l+0x4d2>
 800e32e:	2400      	movs	r4, #0
 800e330:	46a0      	mov	r8, r4
 800e332:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e334:	46a1      	mov	r9, r4
 800e336:	9a05      	ldr	r2, [sp, #20]
 800e338:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800e488 <_strtod_l+0x598>
 800e33c:	2322      	movs	r3, #34	@ 0x22
 800e33e:	6013      	str	r3, [r2, #0]
 800e340:	f04f 0a00 	mov.w	sl, #0
 800e344:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e346:	2b00      	cmp	r3, #0
 800e348:	f43f ae0b 	beq.w	800df62 <_strtod_l+0x72>
 800e34c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e34e:	9805      	ldr	r0, [sp, #20]
 800e350:	f7ff f946 	bl	800d5e0 <_Bfree>
 800e354:	9805      	ldr	r0, [sp, #20]
 800e356:	4649      	mov	r1, r9
 800e358:	f7ff f942 	bl	800d5e0 <_Bfree>
 800e35c:	9805      	ldr	r0, [sp, #20]
 800e35e:	4641      	mov	r1, r8
 800e360:	f7ff f93e 	bl	800d5e0 <_Bfree>
 800e364:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e366:	9805      	ldr	r0, [sp, #20]
 800e368:	f7ff f93a 	bl	800d5e0 <_Bfree>
 800e36c:	9805      	ldr	r0, [sp, #20]
 800e36e:	4621      	mov	r1, r4
 800e370:	f7ff f936 	bl	800d5e0 <_Bfree>
 800e374:	e5f5      	b.n	800df62 <_strtod_l+0x72>
 800e376:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e378:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e37c:	4293      	cmp	r3, r2
 800e37e:	dbbc      	blt.n	800e2fa <_strtod_l+0x40a>
 800e380:	4c3f      	ldr	r4, [pc, #252]	@ (800e480 <_strtod_l+0x590>)
 800e382:	f1c5 050f 	rsb	r5, r5, #15
 800e386:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e38a:	4652      	mov	r2, sl
 800e38c:	465b      	mov	r3, fp
 800e38e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e392:	f7f2 f9a1 	bl	80006d8 <__aeabi_dmul>
 800e396:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e398:	1b5d      	subs	r5, r3, r5
 800e39a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e39e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e3a2:	e78f      	b.n	800e2c4 <_strtod_l+0x3d4>
 800e3a4:	3316      	adds	r3, #22
 800e3a6:	dba8      	blt.n	800e2fa <_strtod_l+0x40a>
 800e3a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e3aa:	eba3 0808 	sub.w	r8, r3, r8
 800e3ae:	4b34      	ldr	r3, [pc, #208]	@ (800e480 <_strtod_l+0x590>)
 800e3b0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e3b4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e3b8:	4650      	mov	r0, sl
 800e3ba:	4659      	mov	r1, fp
 800e3bc:	f7f2 fab6 	bl	800092c <__aeabi_ddiv>
 800e3c0:	e782      	b.n	800e2c8 <_strtod_l+0x3d8>
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	4f2f      	ldr	r7, [pc, #188]	@ (800e484 <_strtod_l+0x594>)
 800e3c6:	1124      	asrs	r4, r4, #4
 800e3c8:	4650      	mov	r0, sl
 800e3ca:	4659      	mov	r1, fp
 800e3cc:	461e      	mov	r6, r3
 800e3ce:	2c01      	cmp	r4, #1
 800e3d0:	dc21      	bgt.n	800e416 <_strtod_l+0x526>
 800e3d2:	b10b      	cbz	r3, 800e3d8 <_strtod_l+0x4e8>
 800e3d4:	4682      	mov	sl, r0
 800e3d6:	468b      	mov	fp, r1
 800e3d8:	492a      	ldr	r1, [pc, #168]	@ (800e484 <_strtod_l+0x594>)
 800e3da:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e3de:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e3e2:	4652      	mov	r2, sl
 800e3e4:	465b      	mov	r3, fp
 800e3e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e3ea:	f7f2 f975 	bl	80006d8 <__aeabi_dmul>
 800e3ee:	4b26      	ldr	r3, [pc, #152]	@ (800e488 <_strtod_l+0x598>)
 800e3f0:	460a      	mov	r2, r1
 800e3f2:	400b      	ands	r3, r1
 800e3f4:	4925      	ldr	r1, [pc, #148]	@ (800e48c <_strtod_l+0x59c>)
 800e3f6:	428b      	cmp	r3, r1
 800e3f8:	4682      	mov	sl, r0
 800e3fa:	d898      	bhi.n	800e32e <_strtod_l+0x43e>
 800e3fc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e400:	428b      	cmp	r3, r1
 800e402:	bf86      	itte	hi
 800e404:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800e490 <_strtod_l+0x5a0>
 800e408:	f04f 3aff 	movhi.w	sl, #4294967295
 800e40c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e410:	2300      	movs	r3, #0
 800e412:	9308      	str	r3, [sp, #32]
 800e414:	e076      	b.n	800e504 <_strtod_l+0x614>
 800e416:	07e2      	lsls	r2, r4, #31
 800e418:	d504      	bpl.n	800e424 <_strtod_l+0x534>
 800e41a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e41e:	f7f2 f95b 	bl	80006d8 <__aeabi_dmul>
 800e422:	2301      	movs	r3, #1
 800e424:	3601      	adds	r6, #1
 800e426:	1064      	asrs	r4, r4, #1
 800e428:	3708      	adds	r7, #8
 800e42a:	e7d0      	b.n	800e3ce <_strtod_l+0x4de>
 800e42c:	d0f0      	beq.n	800e410 <_strtod_l+0x520>
 800e42e:	4264      	negs	r4, r4
 800e430:	f014 020f 	ands.w	r2, r4, #15
 800e434:	d00a      	beq.n	800e44c <_strtod_l+0x55c>
 800e436:	4b12      	ldr	r3, [pc, #72]	@ (800e480 <_strtod_l+0x590>)
 800e438:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e43c:	4650      	mov	r0, sl
 800e43e:	4659      	mov	r1, fp
 800e440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e444:	f7f2 fa72 	bl	800092c <__aeabi_ddiv>
 800e448:	4682      	mov	sl, r0
 800e44a:	468b      	mov	fp, r1
 800e44c:	1124      	asrs	r4, r4, #4
 800e44e:	d0df      	beq.n	800e410 <_strtod_l+0x520>
 800e450:	2c1f      	cmp	r4, #31
 800e452:	dd1f      	ble.n	800e494 <_strtod_l+0x5a4>
 800e454:	2400      	movs	r4, #0
 800e456:	46a0      	mov	r8, r4
 800e458:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e45a:	46a1      	mov	r9, r4
 800e45c:	9a05      	ldr	r2, [sp, #20]
 800e45e:	2322      	movs	r3, #34	@ 0x22
 800e460:	f04f 0a00 	mov.w	sl, #0
 800e464:	f04f 0b00 	mov.w	fp, #0
 800e468:	6013      	str	r3, [r2, #0]
 800e46a:	e76b      	b.n	800e344 <_strtod_l+0x454>
 800e46c:	08011085 	.word	0x08011085
 800e470:	08011350 	.word	0x08011350
 800e474:	0801107d 	.word	0x0801107d
 800e478:	080110b4 	.word	0x080110b4
 800e47c:	080111ed 	.word	0x080111ed
 800e480:	08011288 	.word	0x08011288
 800e484:	08011260 	.word	0x08011260
 800e488:	7ff00000 	.word	0x7ff00000
 800e48c:	7ca00000 	.word	0x7ca00000
 800e490:	7fefffff 	.word	0x7fefffff
 800e494:	f014 0310 	ands.w	r3, r4, #16
 800e498:	bf18      	it	ne
 800e49a:	236a      	movne	r3, #106	@ 0x6a
 800e49c:	4ea9      	ldr	r6, [pc, #676]	@ (800e744 <_strtod_l+0x854>)
 800e49e:	9308      	str	r3, [sp, #32]
 800e4a0:	4650      	mov	r0, sl
 800e4a2:	4659      	mov	r1, fp
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	07e7      	lsls	r7, r4, #31
 800e4a8:	d504      	bpl.n	800e4b4 <_strtod_l+0x5c4>
 800e4aa:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e4ae:	f7f2 f913 	bl	80006d8 <__aeabi_dmul>
 800e4b2:	2301      	movs	r3, #1
 800e4b4:	1064      	asrs	r4, r4, #1
 800e4b6:	f106 0608 	add.w	r6, r6, #8
 800e4ba:	d1f4      	bne.n	800e4a6 <_strtod_l+0x5b6>
 800e4bc:	b10b      	cbz	r3, 800e4c2 <_strtod_l+0x5d2>
 800e4be:	4682      	mov	sl, r0
 800e4c0:	468b      	mov	fp, r1
 800e4c2:	9b08      	ldr	r3, [sp, #32]
 800e4c4:	b1b3      	cbz	r3, 800e4f4 <_strtod_l+0x604>
 800e4c6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e4ca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	4659      	mov	r1, fp
 800e4d2:	dd0f      	ble.n	800e4f4 <_strtod_l+0x604>
 800e4d4:	2b1f      	cmp	r3, #31
 800e4d6:	dd56      	ble.n	800e586 <_strtod_l+0x696>
 800e4d8:	2b34      	cmp	r3, #52	@ 0x34
 800e4da:	bfde      	ittt	le
 800e4dc:	f04f 33ff 	movle.w	r3, #4294967295
 800e4e0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e4e4:	4093      	lslle	r3, r2
 800e4e6:	f04f 0a00 	mov.w	sl, #0
 800e4ea:	bfcc      	ite	gt
 800e4ec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e4f0:	ea03 0b01 	andle.w	fp, r3, r1
 800e4f4:	2200      	movs	r2, #0
 800e4f6:	2300      	movs	r3, #0
 800e4f8:	4650      	mov	r0, sl
 800e4fa:	4659      	mov	r1, fp
 800e4fc:	f7f2 fb54 	bl	8000ba8 <__aeabi_dcmpeq>
 800e500:	2800      	cmp	r0, #0
 800e502:	d1a7      	bne.n	800e454 <_strtod_l+0x564>
 800e504:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e506:	9300      	str	r3, [sp, #0]
 800e508:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e50a:	9805      	ldr	r0, [sp, #20]
 800e50c:	462b      	mov	r3, r5
 800e50e:	464a      	mov	r2, r9
 800e510:	f7ff f8ce 	bl	800d6b0 <__s2b>
 800e514:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e516:	2800      	cmp	r0, #0
 800e518:	f43f af09 	beq.w	800e32e <_strtod_l+0x43e>
 800e51c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e51e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e520:	2a00      	cmp	r2, #0
 800e522:	eba3 0308 	sub.w	r3, r3, r8
 800e526:	bfa8      	it	ge
 800e528:	2300      	movge	r3, #0
 800e52a:	9312      	str	r3, [sp, #72]	@ 0x48
 800e52c:	2400      	movs	r4, #0
 800e52e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e532:	9316      	str	r3, [sp, #88]	@ 0x58
 800e534:	46a0      	mov	r8, r4
 800e536:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e538:	9805      	ldr	r0, [sp, #20]
 800e53a:	6859      	ldr	r1, [r3, #4]
 800e53c:	f7ff f810 	bl	800d560 <_Balloc>
 800e540:	4681      	mov	r9, r0
 800e542:	2800      	cmp	r0, #0
 800e544:	f43f aef7 	beq.w	800e336 <_strtod_l+0x446>
 800e548:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e54a:	691a      	ldr	r2, [r3, #16]
 800e54c:	3202      	adds	r2, #2
 800e54e:	f103 010c 	add.w	r1, r3, #12
 800e552:	0092      	lsls	r2, r2, #2
 800e554:	300c      	adds	r0, #12
 800e556:	f7fe f896 	bl	800c686 <memcpy>
 800e55a:	ec4b ab10 	vmov	d0, sl, fp
 800e55e:	9805      	ldr	r0, [sp, #20]
 800e560:	aa1c      	add	r2, sp, #112	@ 0x70
 800e562:	a91b      	add	r1, sp, #108	@ 0x6c
 800e564:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e568:	f7ff fbd6 	bl	800dd18 <__d2b>
 800e56c:	901a      	str	r0, [sp, #104]	@ 0x68
 800e56e:	2800      	cmp	r0, #0
 800e570:	f43f aee1 	beq.w	800e336 <_strtod_l+0x446>
 800e574:	9805      	ldr	r0, [sp, #20]
 800e576:	2101      	movs	r1, #1
 800e578:	f7ff f930 	bl	800d7dc <__i2b>
 800e57c:	4680      	mov	r8, r0
 800e57e:	b948      	cbnz	r0, 800e594 <_strtod_l+0x6a4>
 800e580:	f04f 0800 	mov.w	r8, #0
 800e584:	e6d7      	b.n	800e336 <_strtod_l+0x446>
 800e586:	f04f 32ff 	mov.w	r2, #4294967295
 800e58a:	fa02 f303 	lsl.w	r3, r2, r3
 800e58e:	ea03 0a0a 	and.w	sl, r3, sl
 800e592:	e7af      	b.n	800e4f4 <_strtod_l+0x604>
 800e594:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e596:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e598:	2d00      	cmp	r5, #0
 800e59a:	bfab      	itete	ge
 800e59c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e59e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e5a0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e5a2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e5a4:	bfac      	ite	ge
 800e5a6:	18ef      	addge	r7, r5, r3
 800e5a8:	1b5e      	sublt	r6, r3, r5
 800e5aa:	9b08      	ldr	r3, [sp, #32]
 800e5ac:	1aed      	subs	r5, r5, r3
 800e5ae:	4415      	add	r5, r2
 800e5b0:	4b65      	ldr	r3, [pc, #404]	@ (800e748 <_strtod_l+0x858>)
 800e5b2:	3d01      	subs	r5, #1
 800e5b4:	429d      	cmp	r5, r3
 800e5b6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e5ba:	da50      	bge.n	800e65e <_strtod_l+0x76e>
 800e5bc:	1b5b      	subs	r3, r3, r5
 800e5be:	2b1f      	cmp	r3, #31
 800e5c0:	eba2 0203 	sub.w	r2, r2, r3
 800e5c4:	f04f 0101 	mov.w	r1, #1
 800e5c8:	dc3d      	bgt.n	800e646 <_strtod_l+0x756>
 800e5ca:	fa01 f303 	lsl.w	r3, r1, r3
 800e5ce:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e5d0:	2300      	movs	r3, #0
 800e5d2:	9310      	str	r3, [sp, #64]	@ 0x40
 800e5d4:	18bd      	adds	r5, r7, r2
 800e5d6:	9b08      	ldr	r3, [sp, #32]
 800e5d8:	42af      	cmp	r7, r5
 800e5da:	4416      	add	r6, r2
 800e5dc:	441e      	add	r6, r3
 800e5de:	463b      	mov	r3, r7
 800e5e0:	bfa8      	it	ge
 800e5e2:	462b      	movge	r3, r5
 800e5e4:	42b3      	cmp	r3, r6
 800e5e6:	bfa8      	it	ge
 800e5e8:	4633      	movge	r3, r6
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	bfc2      	ittt	gt
 800e5ee:	1aed      	subgt	r5, r5, r3
 800e5f0:	1af6      	subgt	r6, r6, r3
 800e5f2:	1aff      	subgt	r7, r7, r3
 800e5f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	dd16      	ble.n	800e628 <_strtod_l+0x738>
 800e5fa:	4641      	mov	r1, r8
 800e5fc:	9805      	ldr	r0, [sp, #20]
 800e5fe:	461a      	mov	r2, r3
 800e600:	f7ff f9a4 	bl	800d94c <__pow5mult>
 800e604:	4680      	mov	r8, r0
 800e606:	2800      	cmp	r0, #0
 800e608:	d0ba      	beq.n	800e580 <_strtod_l+0x690>
 800e60a:	4601      	mov	r1, r0
 800e60c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e60e:	9805      	ldr	r0, [sp, #20]
 800e610:	f7ff f8fa 	bl	800d808 <__multiply>
 800e614:	900a      	str	r0, [sp, #40]	@ 0x28
 800e616:	2800      	cmp	r0, #0
 800e618:	f43f ae8d 	beq.w	800e336 <_strtod_l+0x446>
 800e61c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e61e:	9805      	ldr	r0, [sp, #20]
 800e620:	f7fe ffde 	bl	800d5e0 <_Bfree>
 800e624:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e626:	931a      	str	r3, [sp, #104]	@ 0x68
 800e628:	2d00      	cmp	r5, #0
 800e62a:	dc1d      	bgt.n	800e668 <_strtod_l+0x778>
 800e62c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e62e:	2b00      	cmp	r3, #0
 800e630:	dd23      	ble.n	800e67a <_strtod_l+0x78a>
 800e632:	4649      	mov	r1, r9
 800e634:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e636:	9805      	ldr	r0, [sp, #20]
 800e638:	f7ff f988 	bl	800d94c <__pow5mult>
 800e63c:	4681      	mov	r9, r0
 800e63e:	b9e0      	cbnz	r0, 800e67a <_strtod_l+0x78a>
 800e640:	f04f 0900 	mov.w	r9, #0
 800e644:	e677      	b.n	800e336 <_strtod_l+0x446>
 800e646:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e64a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e64e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e652:	35e2      	adds	r5, #226	@ 0xe2
 800e654:	fa01 f305 	lsl.w	r3, r1, r5
 800e658:	9310      	str	r3, [sp, #64]	@ 0x40
 800e65a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e65c:	e7ba      	b.n	800e5d4 <_strtod_l+0x6e4>
 800e65e:	2300      	movs	r3, #0
 800e660:	9310      	str	r3, [sp, #64]	@ 0x40
 800e662:	2301      	movs	r3, #1
 800e664:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e666:	e7b5      	b.n	800e5d4 <_strtod_l+0x6e4>
 800e668:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e66a:	9805      	ldr	r0, [sp, #20]
 800e66c:	462a      	mov	r2, r5
 800e66e:	f7ff f9c7 	bl	800da00 <__lshift>
 800e672:	901a      	str	r0, [sp, #104]	@ 0x68
 800e674:	2800      	cmp	r0, #0
 800e676:	d1d9      	bne.n	800e62c <_strtod_l+0x73c>
 800e678:	e65d      	b.n	800e336 <_strtod_l+0x446>
 800e67a:	2e00      	cmp	r6, #0
 800e67c:	dd07      	ble.n	800e68e <_strtod_l+0x79e>
 800e67e:	4649      	mov	r1, r9
 800e680:	9805      	ldr	r0, [sp, #20]
 800e682:	4632      	mov	r2, r6
 800e684:	f7ff f9bc 	bl	800da00 <__lshift>
 800e688:	4681      	mov	r9, r0
 800e68a:	2800      	cmp	r0, #0
 800e68c:	d0d8      	beq.n	800e640 <_strtod_l+0x750>
 800e68e:	2f00      	cmp	r7, #0
 800e690:	dd08      	ble.n	800e6a4 <_strtod_l+0x7b4>
 800e692:	4641      	mov	r1, r8
 800e694:	9805      	ldr	r0, [sp, #20]
 800e696:	463a      	mov	r2, r7
 800e698:	f7ff f9b2 	bl	800da00 <__lshift>
 800e69c:	4680      	mov	r8, r0
 800e69e:	2800      	cmp	r0, #0
 800e6a0:	f43f ae49 	beq.w	800e336 <_strtod_l+0x446>
 800e6a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e6a6:	9805      	ldr	r0, [sp, #20]
 800e6a8:	464a      	mov	r2, r9
 800e6aa:	f7ff fa31 	bl	800db10 <__mdiff>
 800e6ae:	4604      	mov	r4, r0
 800e6b0:	2800      	cmp	r0, #0
 800e6b2:	f43f ae40 	beq.w	800e336 <_strtod_l+0x446>
 800e6b6:	68c3      	ldr	r3, [r0, #12]
 800e6b8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e6ba:	2300      	movs	r3, #0
 800e6bc:	60c3      	str	r3, [r0, #12]
 800e6be:	4641      	mov	r1, r8
 800e6c0:	f7ff fa0a 	bl	800dad8 <__mcmp>
 800e6c4:	2800      	cmp	r0, #0
 800e6c6:	da45      	bge.n	800e754 <_strtod_l+0x864>
 800e6c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e6ca:	ea53 030a 	orrs.w	r3, r3, sl
 800e6ce:	d16b      	bne.n	800e7a8 <_strtod_l+0x8b8>
 800e6d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d167      	bne.n	800e7a8 <_strtod_l+0x8b8>
 800e6d8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e6dc:	0d1b      	lsrs	r3, r3, #20
 800e6de:	051b      	lsls	r3, r3, #20
 800e6e0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e6e4:	d960      	bls.n	800e7a8 <_strtod_l+0x8b8>
 800e6e6:	6963      	ldr	r3, [r4, #20]
 800e6e8:	b913      	cbnz	r3, 800e6f0 <_strtod_l+0x800>
 800e6ea:	6923      	ldr	r3, [r4, #16]
 800e6ec:	2b01      	cmp	r3, #1
 800e6ee:	dd5b      	ble.n	800e7a8 <_strtod_l+0x8b8>
 800e6f0:	4621      	mov	r1, r4
 800e6f2:	2201      	movs	r2, #1
 800e6f4:	9805      	ldr	r0, [sp, #20]
 800e6f6:	f7ff f983 	bl	800da00 <__lshift>
 800e6fa:	4641      	mov	r1, r8
 800e6fc:	4604      	mov	r4, r0
 800e6fe:	f7ff f9eb 	bl	800dad8 <__mcmp>
 800e702:	2800      	cmp	r0, #0
 800e704:	dd50      	ble.n	800e7a8 <_strtod_l+0x8b8>
 800e706:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e70a:	9a08      	ldr	r2, [sp, #32]
 800e70c:	0d1b      	lsrs	r3, r3, #20
 800e70e:	051b      	lsls	r3, r3, #20
 800e710:	2a00      	cmp	r2, #0
 800e712:	d06a      	beq.n	800e7ea <_strtod_l+0x8fa>
 800e714:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e718:	d867      	bhi.n	800e7ea <_strtod_l+0x8fa>
 800e71a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e71e:	f67f ae9d 	bls.w	800e45c <_strtod_l+0x56c>
 800e722:	4b0a      	ldr	r3, [pc, #40]	@ (800e74c <_strtod_l+0x85c>)
 800e724:	4650      	mov	r0, sl
 800e726:	4659      	mov	r1, fp
 800e728:	2200      	movs	r2, #0
 800e72a:	f7f1 ffd5 	bl	80006d8 <__aeabi_dmul>
 800e72e:	4b08      	ldr	r3, [pc, #32]	@ (800e750 <_strtod_l+0x860>)
 800e730:	400b      	ands	r3, r1
 800e732:	4682      	mov	sl, r0
 800e734:	468b      	mov	fp, r1
 800e736:	2b00      	cmp	r3, #0
 800e738:	f47f ae08 	bne.w	800e34c <_strtod_l+0x45c>
 800e73c:	9a05      	ldr	r2, [sp, #20]
 800e73e:	2322      	movs	r3, #34	@ 0x22
 800e740:	6013      	str	r3, [r2, #0]
 800e742:	e603      	b.n	800e34c <_strtod_l+0x45c>
 800e744:	08011378 	.word	0x08011378
 800e748:	fffffc02 	.word	0xfffffc02
 800e74c:	39500000 	.word	0x39500000
 800e750:	7ff00000 	.word	0x7ff00000
 800e754:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e758:	d165      	bne.n	800e826 <_strtod_l+0x936>
 800e75a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e75c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e760:	b35a      	cbz	r2, 800e7ba <_strtod_l+0x8ca>
 800e762:	4a9f      	ldr	r2, [pc, #636]	@ (800e9e0 <_strtod_l+0xaf0>)
 800e764:	4293      	cmp	r3, r2
 800e766:	d12b      	bne.n	800e7c0 <_strtod_l+0x8d0>
 800e768:	9b08      	ldr	r3, [sp, #32]
 800e76a:	4651      	mov	r1, sl
 800e76c:	b303      	cbz	r3, 800e7b0 <_strtod_l+0x8c0>
 800e76e:	4b9d      	ldr	r3, [pc, #628]	@ (800e9e4 <_strtod_l+0xaf4>)
 800e770:	465a      	mov	r2, fp
 800e772:	4013      	ands	r3, r2
 800e774:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e778:	f04f 32ff 	mov.w	r2, #4294967295
 800e77c:	d81b      	bhi.n	800e7b6 <_strtod_l+0x8c6>
 800e77e:	0d1b      	lsrs	r3, r3, #20
 800e780:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e784:	fa02 f303 	lsl.w	r3, r2, r3
 800e788:	4299      	cmp	r1, r3
 800e78a:	d119      	bne.n	800e7c0 <_strtod_l+0x8d0>
 800e78c:	4b96      	ldr	r3, [pc, #600]	@ (800e9e8 <_strtod_l+0xaf8>)
 800e78e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e790:	429a      	cmp	r2, r3
 800e792:	d102      	bne.n	800e79a <_strtod_l+0x8aa>
 800e794:	3101      	adds	r1, #1
 800e796:	f43f adce 	beq.w	800e336 <_strtod_l+0x446>
 800e79a:	4b92      	ldr	r3, [pc, #584]	@ (800e9e4 <_strtod_l+0xaf4>)
 800e79c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e79e:	401a      	ands	r2, r3
 800e7a0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e7a4:	f04f 0a00 	mov.w	sl, #0
 800e7a8:	9b08      	ldr	r3, [sp, #32]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d1b9      	bne.n	800e722 <_strtod_l+0x832>
 800e7ae:	e5cd      	b.n	800e34c <_strtod_l+0x45c>
 800e7b0:	f04f 33ff 	mov.w	r3, #4294967295
 800e7b4:	e7e8      	b.n	800e788 <_strtod_l+0x898>
 800e7b6:	4613      	mov	r3, r2
 800e7b8:	e7e6      	b.n	800e788 <_strtod_l+0x898>
 800e7ba:	ea53 030a 	orrs.w	r3, r3, sl
 800e7be:	d0a2      	beq.n	800e706 <_strtod_l+0x816>
 800e7c0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e7c2:	b1db      	cbz	r3, 800e7fc <_strtod_l+0x90c>
 800e7c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e7c6:	4213      	tst	r3, r2
 800e7c8:	d0ee      	beq.n	800e7a8 <_strtod_l+0x8b8>
 800e7ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e7cc:	9a08      	ldr	r2, [sp, #32]
 800e7ce:	4650      	mov	r0, sl
 800e7d0:	4659      	mov	r1, fp
 800e7d2:	b1bb      	cbz	r3, 800e804 <_strtod_l+0x914>
 800e7d4:	f7ff fb6e 	bl	800deb4 <sulp>
 800e7d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e7dc:	ec53 2b10 	vmov	r2, r3, d0
 800e7e0:	f7f1 fdc4 	bl	800036c <__adddf3>
 800e7e4:	4682      	mov	sl, r0
 800e7e6:	468b      	mov	fp, r1
 800e7e8:	e7de      	b.n	800e7a8 <_strtod_l+0x8b8>
 800e7ea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e7ee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e7f2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e7f6:	f04f 3aff 	mov.w	sl, #4294967295
 800e7fa:	e7d5      	b.n	800e7a8 <_strtod_l+0x8b8>
 800e7fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e7fe:	ea13 0f0a 	tst.w	r3, sl
 800e802:	e7e1      	b.n	800e7c8 <_strtod_l+0x8d8>
 800e804:	f7ff fb56 	bl	800deb4 <sulp>
 800e808:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e80c:	ec53 2b10 	vmov	r2, r3, d0
 800e810:	f7f1 fdaa 	bl	8000368 <__aeabi_dsub>
 800e814:	2200      	movs	r2, #0
 800e816:	2300      	movs	r3, #0
 800e818:	4682      	mov	sl, r0
 800e81a:	468b      	mov	fp, r1
 800e81c:	f7f2 f9c4 	bl	8000ba8 <__aeabi_dcmpeq>
 800e820:	2800      	cmp	r0, #0
 800e822:	d0c1      	beq.n	800e7a8 <_strtod_l+0x8b8>
 800e824:	e61a      	b.n	800e45c <_strtod_l+0x56c>
 800e826:	4641      	mov	r1, r8
 800e828:	4620      	mov	r0, r4
 800e82a:	f7ff facd 	bl	800ddc8 <__ratio>
 800e82e:	ec57 6b10 	vmov	r6, r7, d0
 800e832:	2200      	movs	r2, #0
 800e834:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e838:	4630      	mov	r0, r6
 800e83a:	4639      	mov	r1, r7
 800e83c:	f7f2 f9c8 	bl	8000bd0 <__aeabi_dcmple>
 800e840:	2800      	cmp	r0, #0
 800e842:	d06f      	beq.n	800e924 <_strtod_l+0xa34>
 800e844:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e846:	2b00      	cmp	r3, #0
 800e848:	d17a      	bne.n	800e940 <_strtod_l+0xa50>
 800e84a:	f1ba 0f00 	cmp.w	sl, #0
 800e84e:	d158      	bne.n	800e902 <_strtod_l+0xa12>
 800e850:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e852:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e856:	2b00      	cmp	r3, #0
 800e858:	d15a      	bne.n	800e910 <_strtod_l+0xa20>
 800e85a:	4b64      	ldr	r3, [pc, #400]	@ (800e9ec <_strtod_l+0xafc>)
 800e85c:	2200      	movs	r2, #0
 800e85e:	4630      	mov	r0, r6
 800e860:	4639      	mov	r1, r7
 800e862:	f7f2 f9ab 	bl	8000bbc <__aeabi_dcmplt>
 800e866:	2800      	cmp	r0, #0
 800e868:	d159      	bne.n	800e91e <_strtod_l+0xa2e>
 800e86a:	4630      	mov	r0, r6
 800e86c:	4639      	mov	r1, r7
 800e86e:	4b60      	ldr	r3, [pc, #384]	@ (800e9f0 <_strtod_l+0xb00>)
 800e870:	2200      	movs	r2, #0
 800e872:	f7f1 ff31 	bl	80006d8 <__aeabi_dmul>
 800e876:	4606      	mov	r6, r0
 800e878:	460f      	mov	r7, r1
 800e87a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e87e:	9606      	str	r6, [sp, #24]
 800e880:	9307      	str	r3, [sp, #28]
 800e882:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e886:	4d57      	ldr	r5, [pc, #348]	@ (800e9e4 <_strtod_l+0xaf4>)
 800e888:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e88c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e88e:	401d      	ands	r5, r3
 800e890:	4b58      	ldr	r3, [pc, #352]	@ (800e9f4 <_strtod_l+0xb04>)
 800e892:	429d      	cmp	r5, r3
 800e894:	f040 80b2 	bne.w	800e9fc <_strtod_l+0xb0c>
 800e898:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e89a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e89e:	ec4b ab10 	vmov	d0, sl, fp
 800e8a2:	f7ff f9c9 	bl	800dc38 <__ulp>
 800e8a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e8aa:	ec51 0b10 	vmov	r0, r1, d0
 800e8ae:	f7f1 ff13 	bl	80006d8 <__aeabi_dmul>
 800e8b2:	4652      	mov	r2, sl
 800e8b4:	465b      	mov	r3, fp
 800e8b6:	f7f1 fd59 	bl	800036c <__adddf3>
 800e8ba:	460b      	mov	r3, r1
 800e8bc:	4949      	ldr	r1, [pc, #292]	@ (800e9e4 <_strtod_l+0xaf4>)
 800e8be:	4a4e      	ldr	r2, [pc, #312]	@ (800e9f8 <_strtod_l+0xb08>)
 800e8c0:	4019      	ands	r1, r3
 800e8c2:	4291      	cmp	r1, r2
 800e8c4:	4682      	mov	sl, r0
 800e8c6:	d942      	bls.n	800e94e <_strtod_l+0xa5e>
 800e8c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e8ca:	4b47      	ldr	r3, [pc, #284]	@ (800e9e8 <_strtod_l+0xaf8>)
 800e8cc:	429a      	cmp	r2, r3
 800e8ce:	d103      	bne.n	800e8d8 <_strtod_l+0x9e8>
 800e8d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e8d2:	3301      	adds	r3, #1
 800e8d4:	f43f ad2f 	beq.w	800e336 <_strtod_l+0x446>
 800e8d8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e9e8 <_strtod_l+0xaf8>
 800e8dc:	f04f 3aff 	mov.w	sl, #4294967295
 800e8e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e8e2:	9805      	ldr	r0, [sp, #20]
 800e8e4:	f7fe fe7c 	bl	800d5e0 <_Bfree>
 800e8e8:	9805      	ldr	r0, [sp, #20]
 800e8ea:	4649      	mov	r1, r9
 800e8ec:	f7fe fe78 	bl	800d5e0 <_Bfree>
 800e8f0:	9805      	ldr	r0, [sp, #20]
 800e8f2:	4641      	mov	r1, r8
 800e8f4:	f7fe fe74 	bl	800d5e0 <_Bfree>
 800e8f8:	9805      	ldr	r0, [sp, #20]
 800e8fa:	4621      	mov	r1, r4
 800e8fc:	f7fe fe70 	bl	800d5e0 <_Bfree>
 800e900:	e619      	b.n	800e536 <_strtod_l+0x646>
 800e902:	f1ba 0f01 	cmp.w	sl, #1
 800e906:	d103      	bne.n	800e910 <_strtod_l+0xa20>
 800e908:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	f43f ada6 	beq.w	800e45c <_strtod_l+0x56c>
 800e910:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e9c0 <_strtod_l+0xad0>
 800e914:	4f35      	ldr	r7, [pc, #212]	@ (800e9ec <_strtod_l+0xafc>)
 800e916:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e91a:	2600      	movs	r6, #0
 800e91c:	e7b1      	b.n	800e882 <_strtod_l+0x992>
 800e91e:	4f34      	ldr	r7, [pc, #208]	@ (800e9f0 <_strtod_l+0xb00>)
 800e920:	2600      	movs	r6, #0
 800e922:	e7aa      	b.n	800e87a <_strtod_l+0x98a>
 800e924:	4b32      	ldr	r3, [pc, #200]	@ (800e9f0 <_strtod_l+0xb00>)
 800e926:	4630      	mov	r0, r6
 800e928:	4639      	mov	r1, r7
 800e92a:	2200      	movs	r2, #0
 800e92c:	f7f1 fed4 	bl	80006d8 <__aeabi_dmul>
 800e930:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e932:	4606      	mov	r6, r0
 800e934:	460f      	mov	r7, r1
 800e936:	2b00      	cmp	r3, #0
 800e938:	d09f      	beq.n	800e87a <_strtod_l+0x98a>
 800e93a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e93e:	e7a0      	b.n	800e882 <_strtod_l+0x992>
 800e940:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e9c8 <_strtod_l+0xad8>
 800e944:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e948:	ec57 6b17 	vmov	r6, r7, d7
 800e94c:	e799      	b.n	800e882 <_strtod_l+0x992>
 800e94e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e952:	9b08      	ldr	r3, [sp, #32]
 800e954:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d1c1      	bne.n	800e8e0 <_strtod_l+0x9f0>
 800e95c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e960:	0d1b      	lsrs	r3, r3, #20
 800e962:	051b      	lsls	r3, r3, #20
 800e964:	429d      	cmp	r5, r3
 800e966:	d1bb      	bne.n	800e8e0 <_strtod_l+0x9f0>
 800e968:	4630      	mov	r0, r6
 800e96a:	4639      	mov	r1, r7
 800e96c:	f7f2 fa14 	bl	8000d98 <__aeabi_d2lz>
 800e970:	f7f1 fe84 	bl	800067c <__aeabi_l2d>
 800e974:	4602      	mov	r2, r0
 800e976:	460b      	mov	r3, r1
 800e978:	4630      	mov	r0, r6
 800e97a:	4639      	mov	r1, r7
 800e97c:	f7f1 fcf4 	bl	8000368 <__aeabi_dsub>
 800e980:	460b      	mov	r3, r1
 800e982:	4602      	mov	r2, r0
 800e984:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e988:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e98c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e98e:	ea46 060a 	orr.w	r6, r6, sl
 800e992:	431e      	orrs	r6, r3
 800e994:	d06f      	beq.n	800ea76 <_strtod_l+0xb86>
 800e996:	a30e      	add	r3, pc, #56	@ (adr r3, 800e9d0 <_strtod_l+0xae0>)
 800e998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e99c:	f7f2 f90e 	bl	8000bbc <__aeabi_dcmplt>
 800e9a0:	2800      	cmp	r0, #0
 800e9a2:	f47f acd3 	bne.w	800e34c <_strtod_l+0x45c>
 800e9a6:	a30c      	add	r3, pc, #48	@ (adr r3, 800e9d8 <_strtod_l+0xae8>)
 800e9a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9ac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e9b0:	f7f2 f922 	bl	8000bf8 <__aeabi_dcmpgt>
 800e9b4:	2800      	cmp	r0, #0
 800e9b6:	d093      	beq.n	800e8e0 <_strtod_l+0x9f0>
 800e9b8:	e4c8      	b.n	800e34c <_strtod_l+0x45c>
 800e9ba:	bf00      	nop
 800e9bc:	f3af 8000 	nop.w
 800e9c0:	00000000 	.word	0x00000000
 800e9c4:	bff00000 	.word	0xbff00000
 800e9c8:	00000000 	.word	0x00000000
 800e9cc:	3ff00000 	.word	0x3ff00000
 800e9d0:	94a03595 	.word	0x94a03595
 800e9d4:	3fdfffff 	.word	0x3fdfffff
 800e9d8:	35afe535 	.word	0x35afe535
 800e9dc:	3fe00000 	.word	0x3fe00000
 800e9e0:	000fffff 	.word	0x000fffff
 800e9e4:	7ff00000 	.word	0x7ff00000
 800e9e8:	7fefffff 	.word	0x7fefffff
 800e9ec:	3ff00000 	.word	0x3ff00000
 800e9f0:	3fe00000 	.word	0x3fe00000
 800e9f4:	7fe00000 	.word	0x7fe00000
 800e9f8:	7c9fffff 	.word	0x7c9fffff
 800e9fc:	9b08      	ldr	r3, [sp, #32]
 800e9fe:	b323      	cbz	r3, 800ea4a <_strtod_l+0xb5a>
 800ea00:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ea04:	d821      	bhi.n	800ea4a <_strtod_l+0xb5a>
 800ea06:	a328      	add	r3, pc, #160	@ (adr r3, 800eaa8 <_strtod_l+0xbb8>)
 800ea08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea0c:	4630      	mov	r0, r6
 800ea0e:	4639      	mov	r1, r7
 800ea10:	f7f2 f8de 	bl	8000bd0 <__aeabi_dcmple>
 800ea14:	b1a0      	cbz	r0, 800ea40 <_strtod_l+0xb50>
 800ea16:	4639      	mov	r1, r7
 800ea18:	4630      	mov	r0, r6
 800ea1a:	f7f2 f935 	bl	8000c88 <__aeabi_d2uiz>
 800ea1e:	2801      	cmp	r0, #1
 800ea20:	bf38      	it	cc
 800ea22:	2001      	movcc	r0, #1
 800ea24:	f7f1 fdde 	bl	80005e4 <__aeabi_ui2d>
 800ea28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea2a:	4606      	mov	r6, r0
 800ea2c:	460f      	mov	r7, r1
 800ea2e:	b9fb      	cbnz	r3, 800ea70 <_strtod_l+0xb80>
 800ea30:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ea34:	9014      	str	r0, [sp, #80]	@ 0x50
 800ea36:	9315      	str	r3, [sp, #84]	@ 0x54
 800ea38:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ea3c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ea40:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ea42:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ea46:	1b5b      	subs	r3, r3, r5
 800ea48:	9311      	str	r3, [sp, #68]	@ 0x44
 800ea4a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ea4e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ea52:	f7ff f8f1 	bl	800dc38 <__ulp>
 800ea56:	4650      	mov	r0, sl
 800ea58:	ec53 2b10 	vmov	r2, r3, d0
 800ea5c:	4659      	mov	r1, fp
 800ea5e:	f7f1 fe3b 	bl	80006d8 <__aeabi_dmul>
 800ea62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ea66:	f7f1 fc81 	bl	800036c <__adddf3>
 800ea6a:	4682      	mov	sl, r0
 800ea6c:	468b      	mov	fp, r1
 800ea6e:	e770      	b.n	800e952 <_strtod_l+0xa62>
 800ea70:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ea74:	e7e0      	b.n	800ea38 <_strtod_l+0xb48>
 800ea76:	a30e      	add	r3, pc, #56	@ (adr r3, 800eab0 <_strtod_l+0xbc0>)
 800ea78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea7c:	f7f2 f89e 	bl	8000bbc <__aeabi_dcmplt>
 800ea80:	e798      	b.n	800e9b4 <_strtod_l+0xac4>
 800ea82:	2300      	movs	r3, #0
 800ea84:	930e      	str	r3, [sp, #56]	@ 0x38
 800ea86:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ea88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ea8a:	6013      	str	r3, [r2, #0]
 800ea8c:	f7ff ba6d 	b.w	800df6a <_strtod_l+0x7a>
 800ea90:	2a65      	cmp	r2, #101	@ 0x65
 800ea92:	f43f ab68 	beq.w	800e166 <_strtod_l+0x276>
 800ea96:	2a45      	cmp	r2, #69	@ 0x45
 800ea98:	f43f ab65 	beq.w	800e166 <_strtod_l+0x276>
 800ea9c:	2301      	movs	r3, #1
 800ea9e:	f7ff bba0 	b.w	800e1e2 <_strtod_l+0x2f2>
 800eaa2:	bf00      	nop
 800eaa4:	f3af 8000 	nop.w
 800eaa8:	ffc00000 	.word	0xffc00000
 800eaac:	41dfffff 	.word	0x41dfffff
 800eab0:	94a03595 	.word	0x94a03595
 800eab4:	3fcfffff 	.word	0x3fcfffff

0800eab8 <_strtod_r>:
 800eab8:	4b01      	ldr	r3, [pc, #4]	@ (800eac0 <_strtod_r+0x8>)
 800eaba:	f7ff ba19 	b.w	800def0 <_strtod_l>
 800eabe:	bf00      	nop
 800eac0:	20000074 	.word	0x20000074

0800eac4 <_strtol_l.isra.0>:
 800eac4:	2b24      	cmp	r3, #36	@ 0x24
 800eac6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eaca:	4686      	mov	lr, r0
 800eacc:	4690      	mov	r8, r2
 800eace:	d801      	bhi.n	800ead4 <_strtol_l.isra.0+0x10>
 800ead0:	2b01      	cmp	r3, #1
 800ead2:	d106      	bne.n	800eae2 <_strtol_l.isra.0+0x1e>
 800ead4:	f7fd fdaa 	bl	800c62c <__errno>
 800ead8:	2316      	movs	r3, #22
 800eada:	6003      	str	r3, [r0, #0]
 800eadc:	2000      	movs	r0, #0
 800eade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eae2:	4834      	ldr	r0, [pc, #208]	@ (800ebb4 <_strtol_l.isra.0+0xf0>)
 800eae4:	460d      	mov	r5, r1
 800eae6:	462a      	mov	r2, r5
 800eae8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eaec:	5d06      	ldrb	r6, [r0, r4]
 800eaee:	f016 0608 	ands.w	r6, r6, #8
 800eaf2:	d1f8      	bne.n	800eae6 <_strtol_l.isra.0+0x22>
 800eaf4:	2c2d      	cmp	r4, #45	@ 0x2d
 800eaf6:	d110      	bne.n	800eb1a <_strtol_l.isra.0+0x56>
 800eaf8:	782c      	ldrb	r4, [r5, #0]
 800eafa:	2601      	movs	r6, #1
 800eafc:	1c95      	adds	r5, r2, #2
 800eafe:	f033 0210 	bics.w	r2, r3, #16
 800eb02:	d115      	bne.n	800eb30 <_strtol_l.isra.0+0x6c>
 800eb04:	2c30      	cmp	r4, #48	@ 0x30
 800eb06:	d10d      	bne.n	800eb24 <_strtol_l.isra.0+0x60>
 800eb08:	782a      	ldrb	r2, [r5, #0]
 800eb0a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800eb0e:	2a58      	cmp	r2, #88	@ 0x58
 800eb10:	d108      	bne.n	800eb24 <_strtol_l.isra.0+0x60>
 800eb12:	786c      	ldrb	r4, [r5, #1]
 800eb14:	3502      	adds	r5, #2
 800eb16:	2310      	movs	r3, #16
 800eb18:	e00a      	b.n	800eb30 <_strtol_l.isra.0+0x6c>
 800eb1a:	2c2b      	cmp	r4, #43	@ 0x2b
 800eb1c:	bf04      	itt	eq
 800eb1e:	782c      	ldrbeq	r4, [r5, #0]
 800eb20:	1c95      	addeq	r5, r2, #2
 800eb22:	e7ec      	b.n	800eafe <_strtol_l.isra.0+0x3a>
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d1f6      	bne.n	800eb16 <_strtol_l.isra.0+0x52>
 800eb28:	2c30      	cmp	r4, #48	@ 0x30
 800eb2a:	bf14      	ite	ne
 800eb2c:	230a      	movne	r3, #10
 800eb2e:	2308      	moveq	r3, #8
 800eb30:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800eb34:	f10c 3cff 	add.w	ip, ip, #4294967295
 800eb38:	2200      	movs	r2, #0
 800eb3a:	fbbc f9f3 	udiv	r9, ip, r3
 800eb3e:	4610      	mov	r0, r2
 800eb40:	fb03 ca19 	mls	sl, r3, r9, ip
 800eb44:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800eb48:	2f09      	cmp	r7, #9
 800eb4a:	d80f      	bhi.n	800eb6c <_strtol_l.isra.0+0xa8>
 800eb4c:	463c      	mov	r4, r7
 800eb4e:	42a3      	cmp	r3, r4
 800eb50:	dd1b      	ble.n	800eb8a <_strtol_l.isra.0+0xc6>
 800eb52:	1c57      	adds	r7, r2, #1
 800eb54:	d007      	beq.n	800eb66 <_strtol_l.isra.0+0xa2>
 800eb56:	4581      	cmp	r9, r0
 800eb58:	d314      	bcc.n	800eb84 <_strtol_l.isra.0+0xc0>
 800eb5a:	d101      	bne.n	800eb60 <_strtol_l.isra.0+0x9c>
 800eb5c:	45a2      	cmp	sl, r4
 800eb5e:	db11      	blt.n	800eb84 <_strtol_l.isra.0+0xc0>
 800eb60:	fb00 4003 	mla	r0, r0, r3, r4
 800eb64:	2201      	movs	r2, #1
 800eb66:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eb6a:	e7eb      	b.n	800eb44 <_strtol_l.isra.0+0x80>
 800eb6c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800eb70:	2f19      	cmp	r7, #25
 800eb72:	d801      	bhi.n	800eb78 <_strtol_l.isra.0+0xb4>
 800eb74:	3c37      	subs	r4, #55	@ 0x37
 800eb76:	e7ea      	b.n	800eb4e <_strtol_l.isra.0+0x8a>
 800eb78:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800eb7c:	2f19      	cmp	r7, #25
 800eb7e:	d804      	bhi.n	800eb8a <_strtol_l.isra.0+0xc6>
 800eb80:	3c57      	subs	r4, #87	@ 0x57
 800eb82:	e7e4      	b.n	800eb4e <_strtol_l.isra.0+0x8a>
 800eb84:	f04f 32ff 	mov.w	r2, #4294967295
 800eb88:	e7ed      	b.n	800eb66 <_strtol_l.isra.0+0xa2>
 800eb8a:	1c53      	adds	r3, r2, #1
 800eb8c:	d108      	bne.n	800eba0 <_strtol_l.isra.0+0xdc>
 800eb8e:	2322      	movs	r3, #34	@ 0x22
 800eb90:	f8ce 3000 	str.w	r3, [lr]
 800eb94:	4660      	mov	r0, ip
 800eb96:	f1b8 0f00 	cmp.w	r8, #0
 800eb9a:	d0a0      	beq.n	800eade <_strtol_l.isra.0+0x1a>
 800eb9c:	1e69      	subs	r1, r5, #1
 800eb9e:	e006      	b.n	800ebae <_strtol_l.isra.0+0xea>
 800eba0:	b106      	cbz	r6, 800eba4 <_strtol_l.isra.0+0xe0>
 800eba2:	4240      	negs	r0, r0
 800eba4:	f1b8 0f00 	cmp.w	r8, #0
 800eba8:	d099      	beq.n	800eade <_strtol_l.isra.0+0x1a>
 800ebaa:	2a00      	cmp	r2, #0
 800ebac:	d1f6      	bne.n	800eb9c <_strtol_l.isra.0+0xd8>
 800ebae:	f8c8 1000 	str.w	r1, [r8]
 800ebb2:	e794      	b.n	800eade <_strtol_l.isra.0+0x1a>
 800ebb4:	080113a1 	.word	0x080113a1

0800ebb8 <_strtol_r>:
 800ebb8:	f7ff bf84 	b.w	800eac4 <_strtol_l.isra.0>

0800ebbc <__ssputs_r>:
 800ebbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ebc0:	688e      	ldr	r6, [r1, #8]
 800ebc2:	461f      	mov	r7, r3
 800ebc4:	42be      	cmp	r6, r7
 800ebc6:	680b      	ldr	r3, [r1, #0]
 800ebc8:	4682      	mov	sl, r0
 800ebca:	460c      	mov	r4, r1
 800ebcc:	4690      	mov	r8, r2
 800ebce:	d82d      	bhi.n	800ec2c <__ssputs_r+0x70>
 800ebd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ebd4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ebd8:	d026      	beq.n	800ec28 <__ssputs_r+0x6c>
 800ebda:	6965      	ldr	r5, [r4, #20]
 800ebdc:	6909      	ldr	r1, [r1, #16]
 800ebde:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ebe2:	eba3 0901 	sub.w	r9, r3, r1
 800ebe6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ebea:	1c7b      	adds	r3, r7, #1
 800ebec:	444b      	add	r3, r9
 800ebee:	106d      	asrs	r5, r5, #1
 800ebf0:	429d      	cmp	r5, r3
 800ebf2:	bf38      	it	cc
 800ebf4:	461d      	movcc	r5, r3
 800ebf6:	0553      	lsls	r3, r2, #21
 800ebf8:	d527      	bpl.n	800ec4a <__ssputs_r+0x8e>
 800ebfa:	4629      	mov	r1, r5
 800ebfc:	f7fe fc24 	bl	800d448 <_malloc_r>
 800ec00:	4606      	mov	r6, r0
 800ec02:	b360      	cbz	r0, 800ec5e <__ssputs_r+0xa2>
 800ec04:	6921      	ldr	r1, [r4, #16]
 800ec06:	464a      	mov	r2, r9
 800ec08:	f7fd fd3d 	bl	800c686 <memcpy>
 800ec0c:	89a3      	ldrh	r3, [r4, #12]
 800ec0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ec12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec16:	81a3      	strh	r3, [r4, #12]
 800ec18:	6126      	str	r6, [r4, #16]
 800ec1a:	6165      	str	r5, [r4, #20]
 800ec1c:	444e      	add	r6, r9
 800ec1e:	eba5 0509 	sub.w	r5, r5, r9
 800ec22:	6026      	str	r6, [r4, #0]
 800ec24:	60a5      	str	r5, [r4, #8]
 800ec26:	463e      	mov	r6, r7
 800ec28:	42be      	cmp	r6, r7
 800ec2a:	d900      	bls.n	800ec2e <__ssputs_r+0x72>
 800ec2c:	463e      	mov	r6, r7
 800ec2e:	6820      	ldr	r0, [r4, #0]
 800ec30:	4632      	mov	r2, r6
 800ec32:	4641      	mov	r1, r8
 800ec34:	f000 f9c6 	bl	800efc4 <memmove>
 800ec38:	68a3      	ldr	r3, [r4, #8]
 800ec3a:	1b9b      	subs	r3, r3, r6
 800ec3c:	60a3      	str	r3, [r4, #8]
 800ec3e:	6823      	ldr	r3, [r4, #0]
 800ec40:	4433      	add	r3, r6
 800ec42:	6023      	str	r3, [r4, #0]
 800ec44:	2000      	movs	r0, #0
 800ec46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec4a:	462a      	mov	r2, r5
 800ec4c:	f000 fd7d 	bl	800f74a <_realloc_r>
 800ec50:	4606      	mov	r6, r0
 800ec52:	2800      	cmp	r0, #0
 800ec54:	d1e0      	bne.n	800ec18 <__ssputs_r+0x5c>
 800ec56:	6921      	ldr	r1, [r4, #16]
 800ec58:	4650      	mov	r0, sl
 800ec5a:	f7fe fb81 	bl	800d360 <_free_r>
 800ec5e:	230c      	movs	r3, #12
 800ec60:	f8ca 3000 	str.w	r3, [sl]
 800ec64:	89a3      	ldrh	r3, [r4, #12]
 800ec66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec6a:	81a3      	strh	r3, [r4, #12]
 800ec6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ec70:	e7e9      	b.n	800ec46 <__ssputs_r+0x8a>
	...

0800ec74 <_svfiprintf_r>:
 800ec74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec78:	4698      	mov	r8, r3
 800ec7a:	898b      	ldrh	r3, [r1, #12]
 800ec7c:	061b      	lsls	r3, r3, #24
 800ec7e:	b09d      	sub	sp, #116	@ 0x74
 800ec80:	4607      	mov	r7, r0
 800ec82:	460d      	mov	r5, r1
 800ec84:	4614      	mov	r4, r2
 800ec86:	d510      	bpl.n	800ecaa <_svfiprintf_r+0x36>
 800ec88:	690b      	ldr	r3, [r1, #16]
 800ec8a:	b973      	cbnz	r3, 800ecaa <_svfiprintf_r+0x36>
 800ec8c:	2140      	movs	r1, #64	@ 0x40
 800ec8e:	f7fe fbdb 	bl	800d448 <_malloc_r>
 800ec92:	6028      	str	r0, [r5, #0]
 800ec94:	6128      	str	r0, [r5, #16]
 800ec96:	b930      	cbnz	r0, 800eca6 <_svfiprintf_r+0x32>
 800ec98:	230c      	movs	r3, #12
 800ec9a:	603b      	str	r3, [r7, #0]
 800ec9c:	f04f 30ff 	mov.w	r0, #4294967295
 800eca0:	b01d      	add	sp, #116	@ 0x74
 800eca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eca6:	2340      	movs	r3, #64	@ 0x40
 800eca8:	616b      	str	r3, [r5, #20]
 800ecaa:	2300      	movs	r3, #0
 800ecac:	9309      	str	r3, [sp, #36]	@ 0x24
 800ecae:	2320      	movs	r3, #32
 800ecb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ecb4:	f8cd 800c 	str.w	r8, [sp, #12]
 800ecb8:	2330      	movs	r3, #48	@ 0x30
 800ecba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ee58 <_svfiprintf_r+0x1e4>
 800ecbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ecc2:	f04f 0901 	mov.w	r9, #1
 800ecc6:	4623      	mov	r3, r4
 800ecc8:	469a      	mov	sl, r3
 800ecca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ecce:	b10a      	cbz	r2, 800ecd4 <_svfiprintf_r+0x60>
 800ecd0:	2a25      	cmp	r2, #37	@ 0x25
 800ecd2:	d1f9      	bne.n	800ecc8 <_svfiprintf_r+0x54>
 800ecd4:	ebba 0b04 	subs.w	fp, sl, r4
 800ecd8:	d00b      	beq.n	800ecf2 <_svfiprintf_r+0x7e>
 800ecda:	465b      	mov	r3, fp
 800ecdc:	4622      	mov	r2, r4
 800ecde:	4629      	mov	r1, r5
 800ece0:	4638      	mov	r0, r7
 800ece2:	f7ff ff6b 	bl	800ebbc <__ssputs_r>
 800ece6:	3001      	adds	r0, #1
 800ece8:	f000 80a7 	beq.w	800ee3a <_svfiprintf_r+0x1c6>
 800ecec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ecee:	445a      	add	r2, fp
 800ecf0:	9209      	str	r2, [sp, #36]	@ 0x24
 800ecf2:	f89a 3000 	ldrb.w	r3, [sl]
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	f000 809f 	beq.w	800ee3a <_svfiprintf_r+0x1c6>
 800ecfc:	2300      	movs	r3, #0
 800ecfe:	f04f 32ff 	mov.w	r2, #4294967295
 800ed02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ed06:	f10a 0a01 	add.w	sl, sl, #1
 800ed0a:	9304      	str	r3, [sp, #16]
 800ed0c:	9307      	str	r3, [sp, #28]
 800ed0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ed12:	931a      	str	r3, [sp, #104]	@ 0x68
 800ed14:	4654      	mov	r4, sl
 800ed16:	2205      	movs	r2, #5
 800ed18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed1c:	484e      	ldr	r0, [pc, #312]	@ (800ee58 <_svfiprintf_r+0x1e4>)
 800ed1e:	f7f1 fac7 	bl	80002b0 <memchr>
 800ed22:	9a04      	ldr	r2, [sp, #16]
 800ed24:	b9d8      	cbnz	r0, 800ed5e <_svfiprintf_r+0xea>
 800ed26:	06d0      	lsls	r0, r2, #27
 800ed28:	bf44      	itt	mi
 800ed2a:	2320      	movmi	r3, #32
 800ed2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed30:	0711      	lsls	r1, r2, #28
 800ed32:	bf44      	itt	mi
 800ed34:	232b      	movmi	r3, #43	@ 0x2b
 800ed36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed3a:	f89a 3000 	ldrb.w	r3, [sl]
 800ed3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed40:	d015      	beq.n	800ed6e <_svfiprintf_r+0xfa>
 800ed42:	9a07      	ldr	r2, [sp, #28]
 800ed44:	4654      	mov	r4, sl
 800ed46:	2000      	movs	r0, #0
 800ed48:	f04f 0c0a 	mov.w	ip, #10
 800ed4c:	4621      	mov	r1, r4
 800ed4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ed52:	3b30      	subs	r3, #48	@ 0x30
 800ed54:	2b09      	cmp	r3, #9
 800ed56:	d94b      	bls.n	800edf0 <_svfiprintf_r+0x17c>
 800ed58:	b1b0      	cbz	r0, 800ed88 <_svfiprintf_r+0x114>
 800ed5a:	9207      	str	r2, [sp, #28]
 800ed5c:	e014      	b.n	800ed88 <_svfiprintf_r+0x114>
 800ed5e:	eba0 0308 	sub.w	r3, r0, r8
 800ed62:	fa09 f303 	lsl.w	r3, r9, r3
 800ed66:	4313      	orrs	r3, r2
 800ed68:	9304      	str	r3, [sp, #16]
 800ed6a:	46a2      	mov	sl, r4
 800ed6c:	e7d2      	b.n	800ed14 <_svfiprintf_r+0xa0>
 800ed6e:	9b03      	ldr	r3, [sp, #12]
 800ed70:	1d19      	adds	r1, r3, #4
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	9103      	str	r1, [sp, #12]
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	bfbb      	ittet	lt
 800ed7a:	425b      	neglt	r3, r3
 800ed7c:	f042 0202 	orrlt.w	r2, r2, #2
 800ed80:	9307      	strge	r3, [sp, #28]
 800ed82:	9307      	strlt	r3, [sp, #28]
 800ed84:	bfb8      	it	lt
 800ed86:	9204      	strlt	r2, [sp, #16]
 800ed88:	7823      	ldrb	r3, [r4, #0]
 800ed8a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ed8c:	d10a      	bne.n	800eda4 <_svfiprintf_r+0x130>
 800ed8e:	7863      	ldrb	r3, [r4, #1]
 800ed90:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed92:	d132      	bne.n	800edfa <_svfiprintf_r+0x186>
 800ed94:	9b03      	ldr	r3, [sp, #12]
 800ed96:	1d1a      	adds	r2, r3, #4
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	9203      	str	r2, [sp, #12]
 800ed9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eda0:	3402      	adds	r4, #2
 800eda2:	9305      	str	r3, [sp, #20]
 800eda4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ee68 <_svfiprintf_r+0x1f4>
 800eda8:	7821      	ldrb	r1, [r4, #0]
 800edaa:	2203      	movs	r2, #3
 800edac:	4650      	mov	r0, sl
 800edae:	f7f1 fa7f 	bl	80002b0 <memchr>
 800edb2:	b138      	cbz	r0, 800edc4 <_svfiprintf_r+0x150>
 800edb4:	9b04      	ldr	r3, [sp, #16]
 800edb6:	eba0 000a 	sub.w	r0, r0, sl
 800edba:	2240      	movs	r2, #64	@ 0x40
 800edbc:	4082      	lsls	r2, r0
 800edbe:	4313      	orrs	r3, r2
 800edc0:	3401      	adds	r4, #1
 800edc2:	9304      	str	r3, [sp, #16]
 800edc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800edc8:	4824      	ldr	r0, [pc, #144]	@ (800ee5c <_svfiprintf_r+0x1e8>)
 800edca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800edce:	2206      	movs	r2, #6
 800edd0:	f7f1 fa6e 	bl	80002b0 <memchr>
 800edd4:	2800      	cmp	r0, #0
 800edd6:	d036      	beq.n	800ee46 <_svfiprintf_r+0x1d2>
 800edd8:	4b21      	ldr	r3, [pc, #132]	@ (800ee60 <_svfiprintf_r+0x1ec>)
 800edda:	bb1b      	cbnz	r3, 800ee24 <_svfiprintf_r+0x1b0>
 800eddc:	9b03      	ldr	r3, [sp, #12]
 800edde:	3307      	adds	r3, #7
 800ede0:	f023 0307 	bic.w	r3, r3, #7
 800ede4:	3308      	adds	r3, #8
 800ede6:	9303      	str	r3, [sp, #12]
 800ede8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800edea:	4433      	add	r3, r6
 800edec:	9309      	str	r3, [sp, #36]	@ 0x24
 800edee:	e76a      	b.n	800ecc6 <_svfiprintf_r+0x52>
 800edf0:	fb0c 3202 	mla	r2, ip, r2, r3
 800edf4:	460c      	mov	r4, r1
 800edf6:	2001      	movs	r0, #1
 800edf8:	e7a8      	b.n	800ed4c <_svfiprintf_r+0xd8>
 800edfa:	2300      	movs	r3, #0
 800edfc:	3401      	adds	r4, #1
 800edfe:	9305      	str	r3, [sp, #20]
 800ee00:	4619      	mov	r1, r3
 800ee02:	f04f 0c0a 	mov.w	ip, #10
 800ee06:	4620      	mov	r0, r4
 800ee08:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ee0c:	3a30      	subs	r2, #48	@ 0x30
 800ee0e:	2a09      	cmp	r2, #9
 800ee10:	d903      	bls.n	800ee1a <_svfiprintf_r+0x1a6>
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d0c6      	beq.n	800eda4 <_svfiprintf_r+0x130>
 800ee16:	9105      	str	r1, [sp, #20]
 800ee18:	e7c4      	b.n	800eda4 <_svfiprintf_r+0x130>
 800ee1a:	fb0c 2101 	mla	r1, ip, r1, r2
 800ee1e:	4604      	mov	r4, r0
 800ee20:	2301      	movs	r3, #1
 800ee22:	e7f0      	b.n	800ee06 <_svfiprintf_r+0x192>
 800ee24:	ab03      	add	r3, sp, #12
 800ee26:	9300      	str	r3, [sp, #0]
 800ee28:	462a      	mov	r2, r5
 800ee2a:	4b0e      	ldr	r3, [pc, #56]	@ (800ee64 <_svfiprintf_r+0x1f0>)
 800ee2c:	a904      	add	r1, sp, #16
 800ee2e:	4638      	mov	r0, r7
 800ee30:	f7fc fc7e 	bl	800b730 <_printf_float>
 800ee34:	1c42      	adds	r2, r0, #1
 800ee36:	4606      	mov	r6, r0
 800ee38:	d1d6      	bne.n	800ede8 <_svfiprintf_r+0x174>
 800ee3a:	89ab      	ldrh	r3, [r5, #12]
 800ee3c:	065b      	lsls	r3, r3, #25
 800ee3e:	f53f af2d 	bmi.w	800ec9c <_svfiprintf_r+0x28>
 800ee42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ee44:	e72c      	b.n	800eca0 <_svfiprintf_r+0x2c>
 800ee46:	ab03      	add	r3, sp, #12
 800ee48:	9300      	str	r3, [sp, #0]
 800ee4a:	462a      	mov	r2, r5
 800ee4c:	4b05      	ldr	r3, [pc, #20]	@ (800ee64 <_svfiprintf_r+0x1f0>)
 800ee4e:	a904      	add	r1, sp, #16
 800ee50:	4638      	mov	r0, r7
 800ee52:	f7fc ff05 	bl	800bc60 <_printf_i>
 800ee56:	e7ed      	b.n	800ee34 <_svfiprintf_r+0x1c0>
 800ee58:	08011199 	.word	0x08011199
 800ee5c:	080111a3 	.word	0x080111a3
 800ee60:	0800b731 	.word	0x0800b731
 800ee64:	0800ebbd 	.word	0x0800ebbd
 800ee68:	0801119f 	.word	0x0801119f

0800ee6c <__sflush_r>:
 800ee6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ee70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee74:	0716      	lsls	r6, r2, #28
 800ee76:	4605      	mov	r5, r0
 800ee78:	460c      	mov	r4, r1
 800ee7a:	d454      	bmi.n	800ef26 <__sflush_r+0xba>
 800ee7c:	684b      	ldr	r3, [r1, #4]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	dc02      	bgt.n	800ee88 <__sflush_r+0x1c>
 800ee82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	dd48      	ble.n	800ef1a <__sflush_r+0xae>
 800ee88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ee8a:	2e00      	cmp	r6, #0
 800ee8c:	d045      	beq.n	800ef1a <__sflush_r+0xae>
 800ee8e:	2300      	movs	r3, #0
 800ee90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ee94:	682f      	ldr	r7, [r5, #0]
 800ee96:	6a21      	ldr	r1, [r4, #32]
 800ee98:	602b      	str	r3, [r5, #0]
 800ee9a:	d030      	beq.n	800eefe <__sflush_r+0x92>
 800ee9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ee9e:	89a3      	ldrh	r3, [r4, #12]
 800eea0:	0759      	lsls	r1, r3, #29
 800eea2:	d505      	bpl.n	800eeb0 <__sflush_r+0x44>
 800eea4:	6863      	ldr	r3, [r4, #4]
 800eea6:	1ad2      	subs	r2, r2, r3
 800eea8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800eeaa:	b10b      	cbz	r3, 800eeb0 <__sflush_r+0x44>
 800eeac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800eeae:	1ad2      	subs	r2, r2, r3
 800eeb0:	2300      	movs	r3, #0
 800eeb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eeb4:	6a21      	ldr	r1, [r4, #32]
 800eeb6:	4628      	mov	r0, r5
 800eeb8:	47b0      	blx	r6
 800eeba:	1c43      	adds	r3, r0, #1
 800eebc:	89a3      	ldrh	r3, [r4, #12]
 800eebe:	d106      	bne.n	800eece <__sflush_r+0x62>
 800eec0:	6829      	ldr	r1, [r5, #0]
 800eec2:	291d      	cmp	r1, #29
 800eec4:	d82b      	bhi.n	800ef1e <__sflush_r+0xb2>
 800eec6:	4a2a      	ldr	r2, [pc, #168]	@ (800ef70 <__sflush_r+0x104>)
 800eec8:	40ca      	lsrs	r2, r1
 800eeca:	07d6      	lsls	r6, r2, #31
 800eecc:	d527      	bpl.n	800ef1e <__sflush_r+0xb2>
 800eece:	2200      	movs	r2, #0
 800eed0:	6062      	str	r2, [r4, #4]
 800eed2:	04d9      	lsls	r1, r3, #19
 800eed4:	6922      	ldr	r2, [r4, #16]
 800eed6:	6022      	str	r2, [r4, #0]
 800eed8:	d504      	bpl.n	800eee4 <__sflush_r+0x78>
 800eeda:	1c42      	adds	r2, r0, #1
 800eedc:	d101      	bne.n	800eee2 <__sflush_r+0x76>
 800eede:	682b      	ldr	r3, [r5, #0]
 800eee0:	b903      	cbnz	r3, 800eee4 <__sflush_r+0x78>
 800eee2:	6560      	str	r0, [r4, #84]	@ 0x54
 800eee4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eee6:	602f      	str	r7, [r5, #0]
 800eee8:	b1b9      	cbz	r1, 800ef1a <__sflush_r+0xae>
 800eeea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eeee:	4299      	cmp	r1, r3
 800eef0:	d002      	beq.n	800eef8 <__sflush_r+0x8c>
 800eef2:	4628      	mov	r0, r5
 800eef4:	f7fe fa34 	bl	800d360 <_free_r>
 800eef8:	2300      	movs	r3, #0
 800eefa:	6363      	str	r3, [r4, #52]	@ 0x34
 800eefc:	e00d      	b.n	800ef1a <__sflush_r+0xae>
 800eefe:	2301      	movs	r3, #1
 800ef00:	4628      	mov	r0, r5
 800ef02:	47b0      	blx	r6
 800ef04:	4602      	mov	r2, r0
 800ef06:	1c50      	adds	r0, r2, #1
 800ef08:	d1c9      	bne.n	800ee9e <__sflush_r+0x32>
 800ef0a:	682b      	ldr	r3, [r5, #0]
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d0c6      	beq.n	800ee9e <__sflush_r+0x32>
 800ef10:	2b1d      	cmp	r3, #29
 800ef12:	d001      	beq.n	800ef18 <__sflush_r+0xac>
 800ef14:	2b16      	cmp	r3, #22
 800ef16:	d11e      	bne.n	800ef56 <__sflush_r+0xea>
 800ef18:	602f      	str	r7, [r5, #0]
 800ef1a:	2000      	movs	r0, #0
 800ef1c:	e022      	b.n	800ef64 <__sflush_r+0xf8>
 800ef1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ef22:	b21b      	sxth	r3, r3
 800ef24:	e01b      	b.n	800ef5e <__sflush_r+0xf2>
 800ef26:	690f      	ldr	r7, [r1, #16]
 800ef28:	2f00      	cmp	r7, #0
 800ef2a:	d0f6      	beq.n	800ef1a <__sflush_r+0xae>
 800ef2c:	0793      	lsls	r3, r2, #30
 800ef2e:	680e      	ldr	r6, [r1, #0]
 800ef30:	bf08      	it	eq
 800ef32:	694b      	ldreq	r3, [r1, #20]
 800ef34:	600f      	str	r7, [r1, #0]
 800ef36:	bf18      	it	ne
 800ef38:	2300      	movne	r3, #0
 800ef3a:	eba6 0807 	sub.w	r8, r6, r7
 800ef3e:	608b      	str	r3, [r1, #8]
 800ef40:	f1b8 0f00 	cmp.w	r8, #0
 800ef44:	dde9      	ble.n	800ef1a <__sflush_r+0xae>
 800ef46:	6a21      	ldr	r1, [r4, #32]
 800ef48:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ef4a:	4643      	mov	r3, r8
 800ef4c:	463a      	mov	r2, r7
 800ef4e:	4628      	mov	r0, r5
 800ef50:	47b0      	blx	r6
 800ef52:	2800      	cmp	r0, #0
 800ef54:	dc08      	bgt.n	800ef68 <__sflush_r+0xfc>
 800ef56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ef5e:	81a3      	strh	r3, [r4, #12]
 800ef60:	f04f 30ff 	mov.w	r0, #4294967295
 800ef64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef68:	4407      	add	r7, r0
 800ef6a:	eba8 0800 	sub.w	r8, r8, r0
 800ef6e:	e7e7      	b.n	800ef40 <__sflush_r+0xd4>
 800ef70:	20400001 	.word	0x20400001

0800ef74 <_fflush_r>:
 800ef74:	b538      	push	{r3, r4, r5, lr}
 800ef76:	690b      	ldr	r3, [r1, #16]
 800ef78:	4605      	mov	r5, r0
 800ef7a:	460c      	mov	r4, r1
 800ef7c:	b913      	cbnz	r3, 800ef84 <_fflush_r+0x10>
 800ef7e:	2500      	movs	r5, #0
 800ef80:	4628      	mov	r0, r5
 800ef82:	bd38      	pop	{r3, r4, r5, pc}
 800ef84:	b118      	cbz	r0, 800ef8e <_fflush_r+0x1a>
 800ef86:	6a03      	ldr	r3, [r0, #32]
 800ef88:	b90b      	cbnz	r3, 800ef8e <_fflush_r+0x1a>
 800ef8a:	f7fd fa21 	bl	800c3d0 <__sinit>
 800ef8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d0f3      	beq.n	800ef7e <_fflush_r+0xa>
 800ef96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ef98:	07d0      	lsls	r0, r2, #31
 800ef9a:	d404      	bmi.n	800efa6 <_fflush_r+0x32>
 800ef9c:	0599      	lsls	r1, r3, #22
 800ef9e:	d402      	bmi.n	800efa6 <_fflush_r+0x32>
 800efa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800efa2:	f7fd fb6e 	bl	800c682 <__retarget_lock_acquire_recursive>
 800efa6:	4628      	mov	r0, r5
 800efa8:	4621      	mov	r1, r4
 800efaa:	f7ff ff5f 	bl	800ee6c <__sflush_r>
 800efae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800efb0:	07da      	lsls	r2, r3, #31
 800efb2:	4605      	mov	r5, r0
 800efb4:	d4e4      	bmi.n	800ef80 <_fflush_r+0xc>
 800efb6:	89a3      	ldrh	r3, [r4, #12]
 800efb8:	059b      	lsls	r3, r3, #22
 800efba:	d4e1      	bmi.n	800ef80 <_fflush_r+0xc>
 800efbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800efbe:	f7fd fb61 	bl	800c684 <__retarget_lock_release_recursive>
 800efc2:	e7dd      	b.n	800ef80 <_fflush_r+0xc>

0800efc4 <memmove>:
 800efc4:	4288      	cmp	r0, r1
 800efc6:	b510      	push	{r4, lr}
 800efc8:	eb01 0402 	add.w	r4, r1, r2
 800efcc:	d902      	bls.n	800efd4 <memmove+0x10>
 800efce:	4284      	cmp	r4, r0
 800efd0:	4623      	mov	r3, r4
 800efd2:	d807      	bhi.n	800efe4 <memmove+0x20>
 800efd4:	1e43      	subs	r3, r0, #1
 800efd6:	42a1      	cmp	r1, r4
 800efd8:	d008      	beq.n	800efec <memmove+0x28>
 800efda:	f811 2b01 	ldrb.w	r2, [r1], #1
 800efde:	f803 2f01 	strb.w	r2, [r3, #1]!
 800efe2:	e7f8      	b.n	800efd6 <memmove+0x12>
 800efe4:	4402      	add	r2, r0
 800efe6:	4601      	mov	r1, r0
 800efe8:	428a      	cmp	r2, r1
 800efea:	d100      	bne.n	800efee <memmove+0x2a>
 800efec:	bd10      	pop	{r4, pc}
 800efee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eff2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eff6:	e7f7      	b.n	800efe8 <memmove+0x24>

0800eff8 <strncmp>:
 800eff8:	b510      	push	{r4, lr}
 800effa:	b16a      	cbz	r2, 800f018 <strncmp+0x20>
 800effc:	3901      	subs	r1, #1
 800effe:	1884      	adds	r4, r0, r2
 800f000:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f004:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f008:	429a      	cmp	r2, r3
 800f00a:	d103      	bne.n	800f014 <strncmp+0x1c>
 800f00c:	42a0      	cmp	r0, r4
 800f00e:	d001      	beq.n	800f014 <strncmp+0x1c>
 800f010:	2a00      	cmp	r2, #0
 800f012:	d1f5      	bne.n	800f000 <strncmp+0x8>
 800f014:	1ad0      	subs	r0, r2, r3
 800f016:	bd10      	pop	{r4, pc}
 800f018:	4610      	mov	r0, r2
 800f01a:	e7fc      	b.n	800f016 <strncmp+0x1e>

0800f01c <_sbrk_r>:
 800f01c:	b538      	push	{r3, r4, r5, lr}
 800f01e:	4d06      	ldr	r5, [pc, #24]	@ (800f038 <_sbrk_r+0x1c>)
 800f020:	2300      	movs	r3, #0
 800f022:	4604      	mov	r4, r0
 800f024:	4608      	mov	r0, r1
 800f026:	602b      	str	r3, [r5, #0]
 800f028:	f7f8 fcf2 	bl	8007a10 <_sbrk>
 800f02c:	1c43      	adds	r3, r0, #1
 800f02e:	d102      	bne.n	800f036 <_sbrk_r+0x1a>
 800f030:	682b      	ldr	r3, [r5, #0]
 800f032:	b103      	cbz	r3, 800f036 <_sbrk_r+0x1a>
 800f034:	6023      	str	r3, [r4, #0]
 800f036:	bd38      	pop	{r3, r4, r5, pc}
 800f038:	20014a7c 	.word	0x20014a7c
 800f03c:	00000000 	.word	0x00000000

0800f040 <nan>:
 800f040:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f048 <nan+0x8>
 800f044:	4770      	bx	lr
 800f046:	bf00      	nop
 800f048:	00000000 	.word	0x00000000
 800f04c:	7ff80000 	.word	0x7ff80000

0800f050 <__assert_func>:
 800f050:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f052:	4614      	mov	r4, r2
 800f054:	461a      	mov	r2, r3
 800f056:	4b09      	ldr	r3, [pc, #36]	@ (800f07c <__assert_func+0x2c>)
 800f058:	681b      	ldr	r3, [r3, #0]
 800f05a:	4605      	mov	r5, r0
 800f05c:	68d8      	ldr	r0, [r3, #12]
 800f05e:	b14c      	cbz	r4, 800f074 <__assert_func+0x24>
 800f060:	4b07      	ldr	r3, [pc, #28]	@ (800f080 <__assert_func+0x30>)
 800f062:	9100      	str	r1, [sp, #0]
 800f064:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f068:	4906      	ldr	r1, [pc, #24]	@ (800f084 <__assert_func+0x34>)
 800f06a:	462b      	mov	r3, r5
 800f06c:	f000 fba8 	bl	800f7c0 <fiprintf>
 800f070:	f000 fbb8 	bl	800f7e4 <abort>
 800f074:	4b04      	ldr	r3, [pc, #16]	@ (800f088 <__assert_func+0x38>)
 800f076:	461c      	mov	r4, r3
 800f078:	e7f3      	b.n	800f062 <__assert_func+0x12>
 800f07a:	bf00      	nop
 800f07c:	20000024 	.word	0x20000024
 800f080:	080111b2 	.word	0x080111b2
 800f084:	080111bf 	.word	0x080111bf
 800f088:	080111ed 	.word	0x080111ed

0800f08c <_calloc_r>:
 800f08c:	b570      	push	{r4, r5, r6, lr}
 800f08e:	fba1 5402 	umull	r5, r4, r1, r2
 800f092:	b934      	cbnz	r4, 800f0a2 <_calloc_r+0x16>
 800f094:	4629      	mov	r1, r5
 800f096:	f7fe f9d7 	bl	800d448 <_malloc_r>
 800f09a:	4606      	mov	r6, r0
 800f09c:	b928      	cbnz	r0, 800f0aa <_calloc_r+0x1e>
 800f09e:	4630      	mov	r0, r6
 800f0a0:	bd70      	pop	{r4, r5, r6, pc}
 800f0a2:	220c      	movs	r2, #12
 800f0a4:	6002      	str	r2, [r0, #0]
 800f0a6:	2600      	movs	r6, #0
 800f0a8:	e7f9      	b.n	800f09e <_calloc_r+0x12>
 800f0aa:	462a      	mov	r2, r5
 800f0ac:	4621      	mov	r1, r4
 800f0ae:	f7fd fa70 	bl	800c592 <memset>
 800f0b2:	e7f4      	b.n	800f09e <_calloc_r+0x12>

0800f0b4 <rshift>:
 800f0b4:	6903      	ldr	r3, [r0, #16]
 800f0b6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f0ba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f0be:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f0c2:	f100 0414 	add.w	r4, r0, #20
 800f0c6:	dd45      	ble.n	800f154 <rshift+0xa0>
 800f0c8:	f011 011f 	ands.w	r1, r1, #31
 800f0cc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f0d0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f0d4:	d10c      	bne.n	800f0f0 <rshift+0x3c>
 800f0d6:	f100 0710 	add.w	r7, r0, #16
 800f0da:	4629      	mov	r1, r5
 800f0dc:	42b1      	cmp	r1, r6
 800f0de:	d334      	bcc.n	800f14a <rshift+0x96>
 800f0e0:	1a9b      	subs	r3, r3, r2
 800f0e2:	009b      	lsls	r3, r3, #2
 800f0e4:	1eea      	subs	r2, r5, #3
 800f0e6:	4296      	cmp	r6, r2
 800f0e8:	bf38      	it	cc
 800f0ea:	2300      	movcc	r3, #0
 800f0ec:	4423      	add	r3, r4
 800f0ee:	e015      	b.n	800f11c <rshift+0x68>
 800f0f0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f0f4:	f1c1 0820 	rsb	r8, r1, #32
 800f0f8:	40cf      	lsrs	r7, r1
 800f0fa:	f105 0e04 	add.w	lr, r5, #4
 800f0fe:	46a1      	mov	r9, r4
 800f100:	4576      	cmp	r6, lr
 800f102:	46f4      	mov	ip, lr
 800f104:	d815      	bhi.n	800f132 <rshift+0x7e>
 800f106:	1a9a      	subs	r2, r3, r2
 800f108:	0092      	lsls	r2, r2, #2
 800f10a:	3a04      	subs	r2, #4
 800f10c:	3501      	adds	r5, #1
 800f10e:	42ae      	cmp	r6, r5
 800f110:	bf38      	it	cc
 800f112:	2200      	movcc	r2, #0
 800f114:	18a3      	adds	r3, r4, r2
 800f116:	50a7      	str	r7, [r4, r2]
 800f118:	b107      	cbz	r7, 800f11c <rshift+0x68>
 800f11a:	3304      	adds	r3, #4
 800f11c:	1b1a      	subs	r2, r3, r4
 800f11e:	42a3      	cmp	r3, r4
 800f120:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f124:	bf08      	it	eq
 800f126:	2300      	moveq	r3, #0
 800f128:	6102      	str	r2, [r0, #16]
 800f12a:	bf08      	it	eq
 800f12c:	6143      	streq	r3, [r0, #20]
 800f12e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f132:	f8dc c000 	ldr.w	ip, [ip]
 800f136:	fa0c fc08 	lsl.w	ip, ip, r8
 800f13a:	ea4c 0707 	orr.w	r7, ip, r7
 800f13e:	f849 7b04 	str.w	r7, [r9], #4
 800f142:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f146:	40cf      	lsrs	r7, r1
 800f148:	e7da      	b.n	800f100 <rshift+0x4c>
 800f14a:	f851 cb04 	ldr.w	ip, [r1], #4
 800f14e:	f847 cf04 	str.w	ip, [r7, #4]!
 800f152:	e7c3      	b.n	800f0dc <rshift+0x28>
 800f154:	4623      	mov	r3, r4
 800f156:	e7e1      	b.n	800f11c <rshift+0x68>

0800f158 <__hexdig_fun>:
 800f158:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f15c:	2b09      	cmp	r3, #9
 800f15e:	d802      	bhi.n	800f166 <__hexdig_fun+0xe>
 800f160:	3820      	subs	r0, #32
 800f162:	b2c0      	uxtb	r0, r0
 800f164:	4770      	bx	lr
 800f166:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f16a:	2b05      	cmp	r3, #5
 800f16c:	d801      	bhi.n	800f172 <__hexdig_fun+0x1a>
 800f16e:	3847      	subs	r0, #71	@ 0x47
 800f170:	e7f7      	b.n	800f162 <__hexdig_fun+0xa>
 800f172:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f176:	2b05      	cmp	r3, #5
 800f178:	d801      	bhi.n	800f17e <__hexdig_fun+0x26>
 800f17a:	3827      	subs	r0, #39	@ 0x27
 800f17c:	e7f1      	b.n	800f162 <__hexdig_fun+0xa>
 800f17e:	2000      	movs	r0, #0
 800f180:	4770      	bx	lr
	...

0800f184 <__gethex>:
 800f184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f188:	b085      	sub	sp, #20
 800f18a:	468a      	mov	sl, r1
 800f18c:	9302      	str	r3, [sp, #8]
 800f18e:	680b      	ldr	r3, [r1, #0]
 800f190:	9001      	str	r0, [sp, #4]
 800f192:	4690      	mov	r8, r2
 800f194:	1c9c      	adds	r4, r3, #2
 800f196:	46a1      	mov	r9, r4
 800f198:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f19c:	2830      	cmp	r0, #48	@ 0x30
 800f19e:	d0fa      	beq.n	800f196 <__gethex+0x12>
 800f1a0:	eba9 0303 	sub.w	r3, r9, r3
 800f1a4:	f1a3 0b02 	sub.w	fp, r3, #2
 800f1a8:	f7ff ffd6 	bl	800f158 <__hexdig_fun>
 800f1ac:	4605      	mov	r5, r0
 800f1ae:	2800      	cmp	r0, #0
 800f1b0:	d168      	bne.n	800f284 <__gethex+0x100>
 800f1b2:	49a0      	ldr	r1, [pc, #640]	@ (800f434 <__gethex+0x2b0>)
 800f1b4:	2201      	movs	r2, #1
 800f1b6:	4648      	mov	r0, r9
 800f1b8:	f7ff ff1e 	bl	800eff8 <strncmp>
 800f1bc:	4607      	mov	r7, r0
 800f1be:	2800      	cmp	r0, #0
 800f1c0:	d167      	bne.n	800f292 <__gethex+0x10e>
 800f1c2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f1c6:	4626      	mov	r6, r4
 800f1c8:	f7ff ffc6 	bl	800f158 <__hexdig_fun>
 800f1cc:	2800      	cmp	r0, #0
 800f1ce:	d062      	beq.n	800f296 <__gethex+0x112>
 800f1d0:	4623      	mov	r3, r4
 800f1d2:	7818      	ldrb	r0, [r3, #0]
 800f1d4:	2830      	cmp	r0, #48	@ 0x30
 800f1d6:	4699      	mov	r9, r3
 800f1d8:	f103 0301 	add.w	r3, r3, #1
 800f1dc:	d0f9      	beq.n	800f1d2 <__gethex+0x4e>
 800f1de:	f7ff ffbb 	bl	800f158 <__hexdig_fun>
 800f1e2:	fab0 f580 	clz	r5, r0
 800f1e6:	096d      	lsrs	r5, r5, #5
 800f1e8:	f04f 0b01 	mov.w	fp, #1
 800f1ec:	464a      	mov	r2, r9
 800f1ee:	4616      	mov	r6, r2
 800f1f0:	3201      	adds	r2, #1
 800f1f2:	7830      	ldrb	r0, [r6, #0]
 800f1f4:	f7ff ffb0 	bl	800f158 <__hexdig_fun>
 800f1f8:	2800      	cmp	r0, #0
 800f1fa:	d1f8      	bne.n	800f1ee <__gethex+0x6a>
 800f1fc:	498d      	ldr	r1, [pc, #564]	@ (800f434 <__gethex+0x2b0>)
 800f1fe:	2201      	movs	r2, #1
 800f200:	4630      	mov	r0, r6
 800f202:	f7ff fef9 	bl	800eff8 <strncmp>
 800f206:	2800      	cmp	r0, #0
 800f208:	d13f      	bne.n	800f28a <__gethex+0x106>
 800f20a:	b944      	cbnz	r4, 800f21e <__gethex+0x9a>
 800f20c:	1c74      	adds	r4, r6, #1
 800f20e:	4622      	mov	r2, r4
 800f210:	4616      	mov	r6, r2
 800f212:	3201      	adds	r2, #1
 800f214:	7830      	ldrb	r0, [r6, #0]
 800f216:	f7ff ff9f 	bl	800f158 <__hexdig_fun>
 800f21a:	2800      	cmp	r0, #0
 800f21c:	d1f8      	bne.n	800f210 <__gethex+0x8c>
 800f21e:	1ba4      	subs	r4, r4, r6
 800f220:	00a7      	lsls	r7, r4, #2
 800f222:	7833      	ldrb	r3, [r6, #0]
 800f224:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f228:	2b50      	cmp	r3, #80	@ 0x50
 800f22a:	d13e      	bne.n	800f2aa <__gethex+0x126>
 800f22c:	7873      	ldrb	r3, [r6, #1]
 800f22e:	2b2b      	cmp	r3, #43	@ 0x2b
 800f230:	d033      	beq.n	800f29a <__gethex+0x116>
 800f232:	2b2d      	cmp	r3, #45	@ 0x2d
 800f234:	d034      	beq.n	800f2a0 <__gethex+0x11c>
 800f236:	1c71      	adds	r1, r6, #1
 800f238:	2400      	movs	r4, #0
 800f23a:	7808      	ldrb	r0, [r1, #0]
 800f23c:	f7ff ff8c 	bl	800f158 <__hexdig_fun>
 800f240:	1e43      	subs	r3, r0, #1
 800f242:	b2db      	uxtb	r3, r3
 800f244:	2b18      	cmp	r3, #24
 800f246:	d830      	bhi.n	800f2aa <__gethex+0x126>
 800f248:	f1a0 0210 	sub.w	r2, r0, #16
 800f24c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f250:	f7ff ff82 	bl	800f158 <__hexdig_fun>
 800f254:	f100 3cff 	add.w	ip, r0, #4294967295
 800f258:	fa5f fc8c 	uxtb.w	ip, ip
 800f25c:	f1bc 0f18 	cmp.w	ip, #24
 800f260:	f04f 030a 	mov.w	r3, #10
 800f264:	d91e      	bls.n	800f2a4 <__gethex+0x120>
 800f266:	b104      	cbz	r4, 800f26a <__gethex+0xe6>
 800f268:	4252      	negs	r2, r2
 800f26a:	4417      	add	r7, r2
 800f26c:	f8ca 1000 	str.w	r1, [sl]
 800f270:	b1ed      	cbz	r5, 800f2ae <__gethex+0x12a>
 800f272:	f1bb 0f00 	cmp.w	fp, #0
 800f276:	bf0c      	ite	eq
 800f278:	2506      	moveq	r5, #6
 800f27a:	2500      	movne	r5, #0
 800f27c:	4628      	mov	r0, r5
 800f27e:	b005      	add	sp, #20
 800f280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f284:	2500      	movs	r5, #0
 800f286:	462c      	mov	r4, r5
 800f288:	e7b0      	b.n	800f1ec <__gethex+0x68>
 800f28a:	2c00      	cmp	r4, #0
 800f28c:	d1c7      	bne.n	800f21e <__gethex+0x9a>
 800f28e:	4627      	mov	r7, r4
 800f290:	e7c7      	b.n	800f222 <__gethex+0x9e>
 800f292:	464e      	mov	r6, r9
 800f294:	462f      	mov	r7, r5
 800f296:	2501      	movs	r5, #1
 800f298:	e7c3      	b.n	800f222 <__gethex+0x9e>
 800f29a:	2400      	movs	r4, #0
 800f29c:	1cb1      	adds	r1, r6, #2
 800f29e:	e7cc      	b.n	800f23a <__gethex+0xb6>
 800f2a0:	2401      	movs	r4, #1
 800f2a2:	e7fb      	b.n	800f29c <__gethex+0x118>
 800f2a4:	fb03 0002 	mla	r0, r3, r2, r0
 800f2a8:	e7ce      	b.n	800f248 <__gethex+0xc4>
 800f2aa:	4631      	mov	r1, r6
 800f2ac:	e7de      	b.n	800f26c <__gethex+0xe8>
 800f2ae:	eba6 0309 	sub.w	r3, r6, r9
 800f2b2:	3b01      	subs	r3, #1
 800f2b4:	4629      	mov	r1, r5
 800f2b6:	2b07      	cmp	r3, #7
 800f2b8:	dc0a      	bgt.n	800f2d0 <__gethex+0x14c>
 800f2ba:	9801      	ldr	r0, [sp, #4]
 800f2bc:	f7fe f950 	bl	800d560 <_Balloc>
 800f2c0:	4604      	mov	r4, r0
 800f2c2:	b940      	cbnz	r0, 800f2d6 <__gethex+0x152>
 800f2c4:	4b5c      	ldr	r3, [pc, #368]	@ (800f438 <__gethex+0x2b4>)
 800f2c6:	4602      	mov	r2, r0
 800f2c8:	21e4      	movs	r1, #228	@ 0xe4
 800f2ca:	485c      	ldr	r0, [pc, #368]	@ (800f43c <__gethex+0x2b8>)
 800f2cc:	f7ff fec0 	bl	800f050 <__assert_func>
 800f2d0:	3101      	adds	r1, #1
 800f2d2:	105b      	asrs	r3, r3, #1
 800f2d4:	e7ef      	b.n	800f2b6 <__gethex+0x132>
 800f2d6:	f100 0a14 	add.w	sl, r0, #20
 800f2da:	2300      	movs	r3, #0
 800f2dc:	4655      	mov	r5, sl
 800f2de:	469b      	mov	fp, r3
 800f2e0:	45b1      	cmp	r9, r6
 800f2e2:	d337      	bcc.n	800f354 <__gethex+0x1d0>
 800f2e4:	f845 bb04 	str.w	fp, [r5], #4
 800f2e8:	eba5 050a 	sub.w	r5, r5, sl
 800f2ec:	10ad      	asrs	r5, r5, #2
 800f2ee:	6125      	str	r5, [r4, #16]
 800f2f0:	4658      	mov	r0, fp
 800f2f2:	f7fe fa27 	bl	800d744 <__hi0bits>
 800f2f6:	016d      	lsls	r5, r5, #5
 800f2f8:	f8d8 6000 	ldr.w	r6, [r8]
 800f2fc:	1a2d      	subs	r5, r5, r0
 800f2fe:	42b5      	cmp	r5, r6
 800f300:	dd54      	ble.n	800f3ac <__gethex+0x228>
 800f302:	1bad      	subs	r5, r5, r6
 800f304:	4629      	mov	r1, r5
 800f306:	4620      	mov	r0, r4
 800f308:	f7fe fdb3 	bl	800de72 <__any_on>
 800f30c:	4681      	mov	r9, r0
 800f30e:	b178      	cbz	r0, 800f330 <__gethex+0x1ac>
 800f310:	1e6b      	subs	r3, r5, #1
 800f312:	1159      	asrs	r1, r3, #5
 800f314:	f003 021f 	and.w	r2, r3, #31
 800f318:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f31c:	f04f 0901 	mov.w	r9, #1
 800f320:	fa09 f202 	lsl.w	r2, r9, r2
 800f324:	420a      	tst	r2, r1
 800f326:	d003      	beq.n	800f330 <__gethex+0x1ac>
 800f328:	454b      	cmp	r3, r9
 800f32a:	dc36      	bgt.n	800f39a <__gethex+0x216>
 800f32c:	f04f 0902 	mov.w	r9, #2
 800f330:	4629      	mov	r1, r5
 800f332:	4620      	mov	r0, r4
 800f334:	f7ff febe 	bl	800f0b4 <rshift>
 800f338:	442f      	add	r7, r5
 800f33a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f33e:	42bb      	cmp	r3, r7
 800f340:	da42      	bge.n	800f3c8 <__gethex+0x244>
 800f342:	9801      	ldr	r0, [sp, #4]
 800f344:	4621      	mov	r1, r4
 800f346:	f7fe f94b 	bl	800d5e0 <_Bfree>
 800f34a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f34c:	2300      	movs	r3, #0
 800f34e:	6013      	str	r3, [r2, #0]
 800f350:	25a3      	movs	r5, #163	@ 0xa3
 800f352:	e793      	b.n	800f27c <__gethex+0xf8>
 800f354:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f358:	2a2e      	cmp	r2, #46	@ 0x2e
 800f35a:	d012      	beq.n	800f382 <__gethex+0x1fe>
 800f35c:	2b20      	cmp	r3, #32
 800f35e:	d104      	bne.n	800f36a <__gethex+0x1e6>
 800f360:	f845 bb04 	str.w	fp, [r5], #4
 800f364:	f04f 0b00 	mov.w	fp, #0
 800f368:	465b      	mov	r3, fp
 800f36a:	7830      	ldrb	r0, [r6, #0]
 800f36c:	9303      	str	r3, [sp, #12]
 800f36e:	f7ff fef3 	bl	800f158 <__hexdig_fun>
 800f372:	9b03      	ldr	r3, [sp, #12]
 800f374:	f000 000f 	and.w	r0, r0, #15
 800f378:	4098      	lsls	r0, r3
 800f37a:	ea4b 0b00 	orr.w	fp, fp, r0
 800f37e:	3304      	adds	r3, #4
 800f380:	e7ae      	b.n	800f2e0 <__gethex+0x15c>
 800f382:	45b1      	cmp	r9, r6
 800f384:	d8ea      	bhi.n	800f35c <__gethex+0x1d8>
 800f386:	492b      	ldr	r1, [pc, #172]	@ (800f434 <__gethex+0x2b0>)
 800f388:	9303      	str	r3, [sp, #12]
 800f38a:	2201      	movs	r2, #1
 800f38c:	4630      	mov	r0, r6
 800f38e:	f7ff fe33 	bl	800eff8 <strncmp>
 800f392:	9b03      	ldr	r3, [sp, #12]
 800f394:	2800      	cmp	r0, #0
 800f396:	d1e1      	bne.n	800f35c <__gethex+0x1d8>
 800f398:	e7a2      	b.n	800f2e0 <__gethex+0x15c>
 800f39a:	1ea9      	subs	r1, r5, #2
 800f39c:	4620      	mov	r0, r4
 800f39e:	f7fe fd68 	bl	800de72 <__any_on>
 800f3a2:	2800      	cmp	r0, #0
 800f3a4:	d0c2      	beq.n	800f32c <__gethex+0x1a8>
 800f3a6:	f04f 0903 	mov.w	r9, #3
 800f3aa:	e7c1      	b.n	800f330 <__gethex+0x1ac>
 800f3ac:	da09      	bge.n	800f3c2 <__gethex+0x23e>
 800f3ae:	1b75      	subs	r5, r6, r5
 800f3b0:	4621      	mov	r1, r4
 800f3b2:	9801      	ldr	r0, [sp, #4]
 800f3b4:	462a      	mov	r2, r5
 800f3b6:	f7fe fb23 	bl	800da00 <__lshift>
 800f3ba:	1b7f      	subs	r7, r7, r5
 800f3bc:	4604      	mov	r4, r0
 800f3be:	f100 0a14 	add.w	sl, r0, #20
 800f3c2:	f04f 0900 	mov.w	r9, #0
 800f3c6:	e7b8      	b.n	800f33a <__gethex+0x1b6>
 800f3c8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f3cc:	42bd      	cmp	r5, r7
 800f3ce:	dd6f      	ble.n	800f4b0 <__gethex+0x32c>
 800f3d0:	1bed      	subs	r5, r5, r7
 800f3d2:	42ae      	cmp	r6, r5
 800f3d4:	dc34      	bgt.n	800f440 <__gethex+0x2bc>
 800f3d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f3da:	2b02      	cmp	r3, #2
 800f3dc:	d022      	beq.n	800f424 <__gethex+0x2a0>
 800f3de:	2b03      	cmp	r3, #3
 800f3e0:	d024      	beq.n	800f42c <__gethex+0x2a8>
 800f3e2:	2b01      	cmp	r3, #1
 800f3e4:	d115      	bne.n	800f412 <__gethex+0x28e>
 800f3e6:	42ae      	cmp	r6, r5
 800f3e8:	d113      	bne.n	800f412 <__gethex+0x28e>
 800f3ea:	2e01      	cmp	r6, #1
 800f3ec:	d10b      	bne.n	800f406 <__gethex+0x282>
 800f3ee:	9a02      	ldr	r2, [sp, #8]
 800f3f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f3f4:	6013      	str	r3, [r2, #0]
 800f3f6:	2301      	movs	r3, #1
 800f3f8:	6123      	str	r3, [r4, #16]
 800f3fa:	f8ca 3000 	str.w	r3, [sl]
 800f3fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f400:	2562      	movs	r5, #98	@ 0x62
 800f402:	601c      	str	r4, [r3, #0]
 800f404:	e73a      	b.n	800f27c <__gethex+0xf8>
 800f406:	1e71      	subs	r1, r6, #1
 800f408:	4620      	mov	r0, r4
 800f40a:	f7fe fd32 	bl	800de72 <__any_on>
 800f40e:	2800      	cmp	r0, #0
 800f410:	d1ed      	bne.n	800f3ee <__gethex+0x26a>
 800f412:	9801      	ldr	r0, [sp, #4]
 800f414:	4621      	mov	r1, r4
 800f416:	f7fe f8e3 	bl	800d5e0 <_Bfree>
 800f41a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f41c:	2300      	movs	r3, #0
 800f41e:	6013      	str	r3, [r2, #0]
 800f420:	2550      	movs	r5, #80	@ 0x50
 800f422:	e72b      	b.n	800f27c <__gethex+0xf8>
 800f424:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f426:	2b00      	cmp	r3, #0
 800f428:	d1f3      	bne.n	800f412 <__gethex+0x28e>
 800f42a:	e7e0      	b.n	800f3ee <__gethex+0x26a>
 800f42c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f42e:	2b00      	cmp	r3, #0
 800f430:	d1dd      	bne.n	800f3ee <__gethex+0x26a>
 800f432:	e7ee      	b.n	800f412 <__gethex+0x28e>
 800f434:	08011197 	.word	0x08011197
 800f438:	0801112d 	.word	0x0801112d
 800f43c:	080111ee 	.word	0x080111ee
 800f440:	1e6f      	subs	r7, r5, #1
 800f442:	f1b9 0f00 	cmp.w	r9, #0
 800f446:	d130      	bne.n	800f4aa <__gethex+0x326>
 800f448:	b127      	cbz	r7, 800f454 <__gethex+0x2d0>
 800f44a:	4639      	mov	r1, r7
 800f44c:	4620      	mov	r0, r4
 800f44e:	f7fe fd10 	bl	800de72 <__any_on>
 800f452:	4681      	mov	r9, r0
 800f454:	117a      	asrs	r2, r7, #5
 800f456:	2301      	movs	r3, #1
 800f458:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f45c:	f007 071f 	and.w	r7, r7, #31
 800f460:	40bb      	lsls	r3, r7
 800f462:	4213      	tst	r3, r2
 800f464:	4629      	mov	r1, r5
 800f466:	4620      	mov	r0, r4
 800f468:	bf18      	it	ne
 800f46a:	f049 0902 	orrne.w	r9, r9, #2
 800f46e:	f7ff fe21 	bl	800f0b4 <rshift>
 800f472:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f476:	1b76      	subs	r6, r6, r5
 800f478:	2502      	movs	r5, #2
 800f47a:	f1b9 0f00 	cmp.w	r9, #0
 800f47e:	d047      	beq.n	800f510 <__gethex+0x38c>
 800f480:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f484:	2b02      	cmp	r3, #2
 800f486:	d015      	beq.n	800f4b4 <__gethex+0x330>
 800f488:	2b03      	cmp	r3, #3
 800f48a:	d017      	beq.n	800f4bc <__gethex+0x338>
 800f48c:	2b01      	cmp	r3, #1
 800f48e:	d109      	bne.n	800f4a4 <__gethex+0x320>
 800f490:	f019 0f02 	tst.w	r9, #2
 800f494:	d006      	beq.n	800f4a4 <__gethex+0x320>
 800f496:	f8da 3000 	ldr.w	r3, [sl]
 800f49a:	ea49 0903 	orr.w	r9, r9, r3
 800f49e:	f019 0f01 	tst.w	r9, #1
 800f4a2:	d10e      	bne.n	800f4c2 <__gethex+0x33e>
 800f4a4:	f045 0510 	orr.w	r5, r5, #16
 800f4a8:	e032      	b.n	800f510 <__gethex+0x38c>
 800f4aa:	f04f 0901 	mov.w	r9, #1
 800f4ae:	e7d1      	b.n	800f454 <__gethex+0x2d0>
 800f4b0:	2501      	movs	r5, #1
 800f4b2:	e7e2      	b.n	800f47a <__gethex+0x2f6>
 800f4b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f4b6:	f1c3 0301 	rsb	r3, r3, #1
 800f4ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f4bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d0f0      	beq.n	800f4a4 <__gethex+0x320>
 800f4c2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f4c6:	f104 0314 	add.w	r3, r4, #20
 800f4ca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f4ce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f4d2:	f04f 0c00 	mov.w	ip, #0
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4dc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f4e0:	d01b      	beq.n	800f51a <__gethex+0x396>
 800f4e2:	3201      	adds	r2, #1
 800f4e4:	6002      	str	r2, [r0, #0]
 800f4e6:	2d02      	cmp	r5, #2
 800f4e8:	f104 0314 	add.w	r3, r4, #20
 800f4ec:	d13c      	bne.n	800f568 <__gethex+0x3e4>
 800f4ee:	f8d8 2000 	ldr.w	r2, [r8]
 800f4f2:	3a01      	subs	r2, #1
 800f4f4:	42b2      	cmp	r2, r6
 800f4f6:	d109      	bne.n	800f50c <__gethex+0x388>
 800f4f8:	1171      	asrs	r1, r6, #5
 800f4fa:	2201      	movs	r2, #1
 800f4fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f500:	f006 061f 	and.w	r6, r6, #31
 800f504:	fa02 f606 	lsl.w	r6, r2, r6
 800f508:	421e      	tst	r6, r3
 800f50a:	d13a      	bne.n	800f582 <__gethex+0x3fe>
 800f50c:	f045 0520 	orr.w	r5, r5, #32
 800f510:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f512:	601c      	str	r4, [r3, #0]
 800f514:	9b02      	ldr	r3, [sp, #8]
 800f516:	601f      	str	r7, [r3, #0]
 800f518:	e6b0      	b.n	800f27c <__gethex+0xf8>
 800f51a:	4299      	cmp	r1, r3
 800f51c:	f843 cc04 	str.w	ip, [r3, #-4]
 800f520:	d8d9      	bhi.n	800f4d6 <__gethex+0x352>
 800f522:	68a3      	ldr	r3, [r4, #8]
 800f524:	459b      	cmp	fp, r3
 800f526:	db17      	blt.n	800f558 <__gethex+0x3d4>
 800f528:	6861      	ldr	r1, [r4, #4]
 800f52a:	9801      	ldr	r0, [sp, #4]
 800f52c:	3101      	adds	r1, #1
 800f52e:	f7fe f817 	bl	800d560 <_Balloc>
 800f532:	4681      	mov	r9, r0
 800f534:	b918      	cbnz	r0, 800f53e <__gethex+0x3ba>
 800f536:	4b1a      	ldr	r3, [pc, #104]	@ (800f5a0 <__gethex+0x41c>)
 800f538:	4602      	mov	r2, r0
 800f53a:	2184      	movs	r1, #132	@ 0x84
 800f53c:	e6c5      	b.n	800f2ca <__gethex+0x146>
 800f53e:	6922      	ldr	r2, [r4, #16]
 800f540:	3202      	adds	r2, #2
 800f542:	f104 010c 	add.w	r1, r4, #12
 800f546:	0092      	lsls	r2, r2, #2
 800f548:	300c      	adds	r0, #12
 800f54a:	f7fd f89c 	bl	800c686 <memcpy>
 800f54e:	4621      	mov	r1, r4
 800f550:	9801      	ldr	r0, [sp, #4]
 800f552:	f7fe f845 	bl	800d5e0 <_Bfree>
 800f556:	464c      	mov	r4, r9
 800f558:	6923      	ldr	r3, [r4, #16]
 800f55a:	1c5a      	adds	r2, r3, #1
 800f55c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f560:	6122      	str	r2, [r4, #16]
 800f562:	2201      	movs	r2, #1
 800f564:	615a      	str	r2, [r3, #20]
 800f566:	e7be      	b.n	800f4e6 <__gethex+0x362>
 800f568:	6922      	ldr	r2, [r4, #16]
 800f56a:	455a      	cmp	r2, fp
 800f56c:	dd0b      	ble.n	800f586 <__gethex+0x402>
 800f56e:	2101      	movs	r1, #1
 800f570:	4620      	mov	r0, r4
 800f572:	f7ff fd9f 	bl	800f0b4 <rshift>
 800f576:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f57a:	3701      	adds	r7, #1
 800f57c:	42bb      	cmp	r3, r7
 800f57e:	f6ff aee0 	blt.w	800f342 <__gethex+0x1be>
 800f582:	2501      	movs	r5, #1
 800f584:	e7c2      	b.n	800f50c <__gethex+0x388>
 800f586:	f016 061f 	ands.w	r6, r6, #31
 800f58a:	d0fa      	beq.n	800f582 <__gethex+0x3fe>
 800f58c:	4453      	add	r3, sl
 800f58e:	f1c6 0620 	rsb	r6, r6, #32
 800f592:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f596:	f7fe f8d5 	bl	800d744 <__hi0bits>
 800f59a:	42b0      	cmp	r0, r6
 800f59c:	dbe7      	blt.n	800f56e <__gethex+0x3ea>
 800f59e:	e7f0      	b.n	800f582 <__gethex+0x3fe>
 800f5a0:	0801112d 	.word	0x0801112d

0800f5a4 <L_shift>:
 800f5a4:	f1c2 0208 	rsb	r2, r2, #8
 800f5a8:	0092      	lsls	r2, r2, #2
 800f5aa:	b570      	push	{r4, r5, r6, lr}
 800f5ac:	f1c2 0620 	rsb	r6, r2, #32
 800f5b0:	6843      	ldr	r3, [r0, #4]
 800f5b2:	6804      	ldr	r4, [r0, #0]
 800f5b4:	fa03 f506 	lsl.w	r5, r3, r6
 800f5b8:	432c      	orrs	r4, r5
 800f5ba:	40d3      	lsrs	r3, r2
 800f5bc:	6004      	str	r4, [r0, #0]
 800f5be:	f840 3f04 	str.w	r3, [r0, #4]!
 800f5c2:	4288      	cmp	r0, r1
 800f5c4:	d3f4      	bcc.n	800f5b0 <L_shift+0xc>
 800f5c6:	bd70      	pop	{r4, r5, r6, pc}

0800f5c8 <__match>:
 800f5c8:	b530      	push	{r4, r5, lr}
 800f5ca:	6803      	ldr	r3, [r0, #0]
 800f5cc:	3301      	adds	r3, #1
 800f5ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f5d2:	b914      	cbnz	r4, 800f5da <__match+0x12>
 800f5d4:	6003      	str	r3, [r0, #0]
 800f5d6:	2001      	movs	r0, #1
 800f5d8:	bd30      	pop	{r4, r5, pc}
 800f5da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f5de:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f5e2:	2d19      	cmp	r5, #25
 800f5e4:	bf98      	it	ls
 800f5e6:	3220      	addls	r2, #32
 800f5e8:	42a2      	cmp	r2, r4
 800f5ea:	d0f0      	beq.n	800f5ce <__match+0x6>
 800f5ec:	2000      	movs	r0, #0
 800f5ee:	e7f3      	b.n	800f5d8 <__match+0x10>

0800f5f0 <__hexnan>:
 800f5f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f5f4:	680b      	ldr	r3, [r1, #0]
 800f5f6:	6801      	ldr	r1, [r0, #0]
 800f5f8:	115e      	asrs	r6, r3, #5
 800f5fa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f5fe:	f013 031f 	ands.w	r3, r3, #31
 800f602:	b087      	sub	sp, #28
 800f604:	bf18      	it	ne
 800f606:	3604      	addne	r6, #4
 800f608:	2500      	movs	r5, #0
 800f60a:	1f37      	subs	r7, r6, #4
 800f60c:	4682      	mov	sl, r0
 800f60e:	4690      	mov	r8, r2
 800f610:	9301      	str	r3, [sp, #4]
 800f612:	f846 5c04 	str.w	r5, [r6, #-4]
 800f616:	46b9      	mov	r9, r7
 800f618:	463c      	mov	r4, r7
 800f61a:	9502      	str	r5, [sp, #8]
 800f61c:	46ab      	mov	fp, r5
 800f61e:	784a      	ldrb	r2, [r1, #1]
 800f620:	1c4b      	adds	r3, r1, #1
 800f622:	9303      	str	r3, [sp, #12]
 800f624:	b342      	cbz	r2, 800f678 <__hexnan+0x88>
 800f626:	4610      	mov	r0, r2
 800f628:	9105      	str	r1, [sp, #20]
 800f62a:	9204      	str	r2, [sp, #16]
 800f62c:	f7ff fd94 	bl	800f158 <__hexdig_fun>
 800f630:	2800      	cmp	r0, #0
 800f632:	d151      	bne.n	800f6d8 <__hexnan+0xe8>
 800f634:	9a04      	ldr	r2, [sp, #16]
 800f636:	9905      	ldr	r1, [sp, #20]
 800f638:	2a20      	cmp	r2, #32
 800f63a:	d818      	bhi.n	800f66e <__hexnan+0x7e>
 800f63c:	9b02      	ldr	r3, [sp, #8]
 800f63e:	459b      	cmp	fp, r3
 800f640:	dd13      	ble.n	800f66a <__hexnan+0x7a>
 800f642:	454c      	cmp	r4, r9
 800f644:	d206      	bcs.n	800f654 <__hexnan+0x64>
 800f646:	2d07      	cmp	r5, #7
 800f648:	dc04      	bgt.n	800f654 <__hexnan+0x64>
 800f64a:	462a      	mov	r2, r5
 800f64c:	4649      	mov	r1, r9
 800f64e:	4620      	mov	r0, r4
 800f650:	f7ff ffa8 	bl	800f5a4 <L_shift>
 800f654:	4544      	cmp	r4, r8
 800f656:	d952      	bls.n	800f6fe <__hexnan+0x10e>
 800f658:	2300      	movs	r3, #0
 800f65a:	f1a4 0904 	sub.w	r9, r4, #4
 800f65e:	f844 3c04 	str.w	r3, [r4, #-4]
 800f662:	f8cd b008 	str.w	fp, [sp, #8]
 800f666:	464c      	mov	r4, r9
 800f668:	461d      	mov	r5, r3
 800f66a:	9903      	ldr	r1, [sp, #12]
 800f66c:	e7d7      	b.n	800f61e <__hexnan+0x2e>
 800f66e:	2a29      	cmp	r2, #41	@ 0x29
 800f670:	d157      	bne.n	800f722 <__hexnan+0x132>
 800f672:	3102      	adds	r1, #2
 800f674:	f8ca 1000 	str.w	r1, [sl]
 800f678:	f1bb 0f00 	cmp.w	fp, #0
 800f67c:	d051      	beq.n	800f722 <__hexnan+0x132>
 800f67e:	454c      	cmp	r4, r9
 800f680:	d206      	bcs.n	800f690 <__hexnan+0xa0>
 800f682:	2d07      	cmp	r5, #7
 800f684:	dc04      	bgt.n	800f690 <__hexnan+0xa0>
 800f686:	462a      	mov	r2, r5
 800f688:	4649      	mov	r1, r9
 800f68a:	4620      	mov	r0, r4
 800f68c:	f7ff ff8a 	bl	800f5a4 <L_shift>
 800f690:	4544      	cmp	r4, r8
 800f692:	d936      	bls.n	800f702 <__hexnan+0x112>
 800f694:	f1a8 0204 	sub.w	r2, r8, #4
 800f698:	4623      	mov	r3, r4
 800f69a:	f853 1b04 	ldr.w	r1, [r3], #4
 800f69e:	f842 1f04 	str.w	r1, [r2, #4]!
 800f6a2:	429f      	cmp	r7, r3
 800f6a4:	d2f9      	bcs.n	800f69a <__hexnan+0xaa>
 800f6a6:	1b3b      	subs	r3, r7, r4
 800f6a8:	f023 0303 	bic.w	r3, r3, #3
 800f6ac:	3304      	adds	r3, #4
 800f6ae:	3401      	adds	r4, #1
 800f6b0:	3e03      	subs	r6, #3
 800f6b2:	42b4      	cmp	r4, r6
 800f6b4:	bf88      	it	hi
 800f6b6:	2304      	movhi	r3, #4
 800f6b8:	4443      	add	r3, r8
 800f6ba:	2200      	movs	r2, #0
 800f6bc:	f843 2b04 	str.w	r2, [r3], #4
 800f6c0:	429f      	cmp	r7, r3
 800f6c2:	d2fb      	bcs.n	800f6bc <__hexnan+0xcc>
 800f6c4:	683b      	ldr	r3, [r7, #0]
 800f6c6:	b91b      	cbnz	r3, 800f6d0 <__hexnan+0xe0>
 800f6c8:	4547      	cmp	r7, r8
 800f6ca:	d128      	bne.n	800f71e <__hexnan+0x12e>
 800f6cc:	2301      	movs	r3, #1
 800f6ce:	603b      	str	r3, [r7, #0]
 800f6d0:	2005      	movs	r0, #5
 800f6d2:	b007      	add	sp, #28
 800f6d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6d8:	3501      	adds	r5, #1
 800f6da:	2d08      	cmp	r5, #8
 800f6dc:	f10b 0b01 	add.w	fp, fp, #1
 800f6e0:	dd06      	ble.n	800f6f0 <__hexnan+0x100>
 800f6e2:	4544      	cmp	r4, r8
 800f6e4:	d9c1      	bls.n	800f66a <__hexnan+0x7a>
 800f6e6:	2300      	movs	r3, #0
 800f6e8:	f844 3c04 	str.w	r3, [r4, #-4]
 800f6ec:	2501      	movs	r5, #1
 800f6ee:	3c04      	subs	r4, #4
 800f6f0:	6822      	ldr	r2, [r4, #0]
 800f6f2:	f000 000f 	and.w	r0, r0, #15
 800f6f6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f6fa:	6020      	str	r0, [r4, #0]
 800f6fc:	e7b5      	b.n	800f66a <__hexnan+0x7a>
 800f6fe:	2508      	movs	r5, #8
 800f700:	e7b3      	b.n	800f66a <__hexnan+0x7a>
 800f702:	9b01      	ldr	r3, [sp, #4]
 800f704:	2b00      	cmp	r3, #0
 800f706:	d0dd      	beq.n	800f6c4 <__hexnan+0xd4>
 800f708:	f1c3 0320 	rsb	r3, r3, #32
 800f70c:	f04f 32ff 	mov.w	r2, #4294967295
 800f710:	40da      	lsrs	r2, r3
 800f712:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f716:	4013      	ands	r3, r2
 800f718:	f846 3c04 	str.w	r3, [r6, #-4]
 800f71c:	e7d2      	b.n	800f6c4 <__hexnan+0xd4>
 800f71e:	3f04      	subs	r7, #4
 800f720:	e7d0      	b.n	800f6c4 <__hexnan+0xd4>
 800f722:	2004      	movs	r0, #4
 800f724:	e7d5      	b.n	800f6d2 <__hexnan+0xe2>

0800f726 <__ascii_mbtowc>:
 800f726:	b082      	sub	sp, #8
 800f728:	b901      	cbnz	r1, 800f72c <__ascii_mbtowc+0x6>
 800f72a:	a901      	add	r1, sp, #4
 800f72c:	b142      	cbz	r2, 800f740 <__ascii_mbtowc+0x1a>
 800f72e:	b14b      	cbz	r3, 800f744 <__ascii_mbtowc+0x1e>
 800f730:	7813      	ldrb	r3, [r2, #0]
 800f732:	600b      	str	r3, [r1, #0]
 800f734:	7812      	ldrb	r2, [r2, #0]
 800f736:	1e10      	subs	r0, r2, #0
 800f738:	bf18      	it	ne
 800f73a:	2001      	movne	r0, #1
 800f73c:	b002      	add	sp, #8
 800f73e:	4770      	bx	lr
 800f740:	4610      	mov	r0, r2
 800f742:	e7fb      	b.n	800f73c <__ascii_mbtowc+0x16>
 800f744:	f06f 0001 	mvn.w	r0, #1
 800f748:	e7f8      	b.n	800f73c <__ascii_mbtowc+0x16>

0800f74a <_realloc_r>:
 800f74a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f74e:	4607      	mov	r7, r0
 800f750:	4614      	mov	r4, r2
 800f752:	460d      	mov	r5, r1
 800f754:	b921      	cbnz	r1, 800f760 <_realloc_r+0x16>
 800f756:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f75a:	4611      	mov	r1, r2
 800f75c:	f7fd be74 	b.w	800d448 <_malloc_r>
 800f760:	b92a      	cbnz	r2, 800f76e <_realloc_r+0x24>
 800f762:	f7fd fdfd 	bl	800d360 <_free_r>
 800f766:	4625      	mov	r5, r4
 800f768:	4628      	mov	r0, r5
 800f76a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f76e:	f000 f840 	bl	800f7f2 <_malloc_usable_size_r>
 800f772:	4284      	cmp	r4, r0
 800f774:	4606      	mov	r6, r0
 800f776:	d802      	bhi.n	800f77e <_realloc_r+0x34>
 800f778:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f77c:	d8f4      	bhi.n	800f768 <_realloc_r+0x1e>
 800f77e:	4621      	mov	r1, r4
 800f780:	4638      	mov	r0, r7
 800f782:	f7fd fe61 	bl	800d448 <_malloc_r>
 800f786:	4680      	mov	r8, r0
 800f788:	b908      	cbnz	r0, 800f78e <_realloc_r+0x44>
 800f78a:	4645      	mov	r5, r8
 800f78c:	e7ec      	b.n	800f768 <_realloc_r+0x1e>
 800f78e:	42b4      	cmp	r4, r6
 800f790:	4622      	mov	r2, r4
 800f792:	4629      	mov	r1, r5
 800f794:	bf28      	it	cs
 800f796:	4632      	movcs	r2, r6
 800f798:	f7fc ff75 	bl	800c686 <memcpy>
 800f79c:	4629      	mov	r1, r5
 800f79e:	4638      	mov	r0, r7
 800f7a0:	f7fd fdde 	bl	800d360 <_free_r>
 800f7a4:	e7f1      	b.n	800f78a <_realloc_r+0x40>

0800f7a6 <__ascii_wctomb>:
 800f7a6:	4603      	mov	r3, r0
 800f7a8:	4608      	mov	r0, r1
 800f7aa:	b141      	cbz	r1, 800f7be <__ascii_wctomb+0x18>
 800f7ac:	2aff      	cmp	r2, #255	@ 0xff
 800f7ae:	d904      	bls.n	800f7ba <__ascii_wctomb+0x14>
 800f7b0:	228a      	movs	r2, #138	@ 0x8a
 800f7b2:	601a      	str	r2, [r3, #0]
 800f7b4:	f04f 30ff 	mov.w	r0, #4294967295
 800f7b8:	4770      	bx	lr
 800f7ba:	700a      	strb	r2, [r1, #0]
 800f7bc:	2001      	movs	r0, #1
 800f7be:	4770      	bx	lr

0800f7c0 <fiprintf>:
 800f7c0:	b40e      	push	{r1, r2, r3}
 800f7c2:	b503      	push	{r0, r1, lr}
 800f7c4:	4601      	mov	r1, r0
 800f7c6:	ab03      	add	r3, sp, #12
 800f7c8:	4805      	ldr	r0, [pc, #20]	@ (800f7e0 <fiprintf+0x20>)
 800f7ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800f7ce:	6800      	ldr	r0, [r0, #0]
 800f7d0:	9301      	str	r3, [sp, #4]
 800f7d2:	f000 f83f 	bl	800f854 <_vfiprintf_r>
 800f7d6:	b002      	add	sp, #8
 800f7d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800f7dc:	b003      	add	sp, #12
 800f7de:	4770      	bx	lr
 800f7e0:	20000024 	.word	0x20000024

0800f7e4 <abort>:
 800f7e4:	b508      	push	{r3, lr}
 800f7e6:	2006      	movs	r0, #6
 800f7e8:	f000 fa08 	bl	800fbfc <raise>
 800f7ec:	2001      	movs	r0, #1
 800f7ee:	f7f8 f8b3 	bl	8007958 <_exit>

0800f7f2 <_malloc_usable_size_r>:
 800f7f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f7f6:	1f18      	subs	r0, r3, #4
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	bfbc      	itt	lt
 800f7fc:	580b      	ldrlt	r3, [r1, r0]
 800f7fe:	18c0      	addlt	r0, r0, r3
 800f800:	4770      	bx	lr

0800f802 <__sfputc_r>:
 800f802:	6893      	ldr	r3, [r2, #8]
 800f804:	3b01      	subs	r3, #1
 800f806:	2b00      	cmp	r3, #0
 800f808:	b410      	push	{r4}
 800f80a:	6093      	str	r3, [r2, #8]
 800f80c:	da08      	bge.n	800f820 <__sfputc_r+0x1e>
 800f80e:	6994      	ldr	r4, [r2, #24]
 800f810:	42a3      	cmp	r3, r4
 800f812:	db01      	blt.n	800f818 <__sfputc_r+0x16>
 800f814:	290a      	cmp	r1, #10
 800f816:	d103      	bne.n	800f820 <__sfputc_r+0x1e>
 800f818:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f81c:	f000 b932 	b.w	800fa84 <__swbuf_r>
 800f820:	6813      	ldr	r3, [r2, #0]
 800f822:	1c58      	adds	r0, r3, #1
 800f824:	6010      	str	r0, [r2, #0]
 800f826:	7019      	strb	r1, [r3, #0]
 800f828:	4608      	mov	r0, r1
 800f82a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f82e:	4770      	bx	lr

0800f830 <__sfputs_r>:
 800f830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f832:	4606      	mov	r6, r0
 800f834:	460f      	mov	r7, r1
 800f836:	4614      	mov	r4, r2
 800f838:	18d5      	adds	r5, r2, r3
 800f83a:	42ac      	cmp	r4, r5
 800f83c:	d101      	bne.n	800f842 <__sfputs_r+0x12>
 800f83e:	2000      	movs	r0, #0
 800f840:	e007      	b.n	800f852 <__sfputs_r+0x22>
 800f842:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f846:	463a      	mov	r2, r7
 800f848:	4630      	mov	r0, r6
 800f84a:	f7ff ffda 	bl	800f802 <__sfputc_r>
 800f84e:	1c43      	adds	r3, r0, #1
 800f850:	d1f3      	bne.n	800f83a <__sfputs_r+0xa>
 800f852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f854 <_vfiprintf_r>:
 800f854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f858:	460d      	mov	r5, r1
 800f85a:	b09d      	sub	sp, #116	@ 0x74
 800f85c:	4614      	mov	r4, r2
 800f85e:	4698      	mov	r8, r3
 800f860:	4606      	mov	r6, r0
 800f862:	b118      	cbz	r0, 800f86c <_vfiprintf_r+0x18>
 800f864:	6a03      	ldr	r3, [r0, #32]
 800f866:	b90b      	cbnz	r3, 800f86c <_vfiprintf_r+0x18>
 800f868:	f7fc fdb2 	bl	800c3d0 <__sinit>
 800f86c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f86e:	07d9      	lsls	r1, r3, #31
 800f870:	d405      	bmi.n	800f87e <_vfiprintf_r+0x2a>
 800f872:	89ab      	ldrh	r3, [r5, #12]
 800f874:	059a      	lsls	r2, r3, #22
 800f876:	d402      	bmi.n	800f87e <_vfiprintf_r+0x2a>
 800f878:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f87a:	f7fc ff02 	bl	800c682 <__retarget_lock_acquire_recursive>
 800f87e:	89ab      	ldrh	r3, [r5, #12]
 800f880:	071b      	lsls	r3, r3, #28
 800f882:	d501      	bpl.n	800f888 <_vfiprintf_r+0x34>
 800f884:	692b      	ldr	r3, [r5, #16]
 800f886:	b99b      	cbnz	r3, 800f8b0 <_vfiprintf_r+0x5c>
 800f888:	4629      	mov	r1, r5
 800f88a:	4630      	mov	r0, r6
 800f88c:	f000 f938 	bl	800fb00 <__swsetup_r>
 800f890:	b170      	cbz	r0, 800f8b0 <_vfiprintf_r+0x5c>
 800f892:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f894:	07dc      	lsls	r4, r3, #31
 800f896:	d504      	bpl.n	800f8a2 <_vfiprintf_r+0x4e>
 800f898:	f04f 30ff 	mov.w	r0, #4294967295
 800f89c:	b01d      	add	sp, #116	@ 0x74
 800f89e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8a2:	89ab      	ldrh	r3, [r5, #12]
 800f8a4:	0598      	lsls	r0, r3, #22
 800f8a6:	d4f7      	bmi.n	800f898 <_vfiprintf_r+0x44>
 800f8a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f8aa:	f7fc feeb 	bl	800c684 <__retarget_lock_release_recursive>
 800f8ae:	e7f3      	b.n	800f898 <_vfiprintf_r+0x44>
 800f8b0:	2300      	movs	r3, #0
 800f8b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8b4:	2320      	movs	r3, #32
 800f8b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f8ba:	f8cd 800c 	str.w	r8, [sp, #12]
 800f8be:	2330      	movs	r3, #48	@ 0x30
 800f8c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fa70 <_vfiprintf_r+0x21c>
 800f8c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f8c8:	f04f 0901 	mov.w	r9, #1
 800f8cc:	4623      	mov	r3, r4
 800f8ce:	469a      	mov	sl, r3
 800f8d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f8d4:	b10a      	cbz	r2, 800f8da <_vfiprintf_r+0x86>
 800f8d6:	2a25      	cmp	r2, #37	@ 0x25
 800f8d8:	d1f9      	bne.n	800f8ce <_vfiprintf_r+0x7a>
 800f8da:	ebba 0b04 	subs.w	fp, sl, r4
 800f8de:	d00b      	beq.n	800f8f8 <_vfiprintf_r+0xa4>
 800f8e0:	465b      	mov	r3, fp
 800f8e2:	4622      	mov	r2, r4
 800f8e4:	4629      	mov	r1, r5
 800f8e6:	4630      	mov	r0, r6
 800f8e8:	f7ff ffa2 	bl	800f830 <__sfputs_r>
 800f8ec:	3001      	adds	r0, #1
 800f8ee:	f000 80a7 	beq.w	800fa40 <_vfiprintf_r+0x1ec>
 800f8f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f8f4:	445a      	add	r2, fp
 800f8f6:	9209      	str	r2, [sp, #36]	@ 0x24
 800f8f8:	f89a 3000 	ldrb.w	r3, [sl]
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	f000 809f 	beq.w	800fa40 <_vfiprintf_r+0x1ec>
 800f902:	2300      	movs	r3, #0
 800f904:	f04f 32ff 	mov.w	r2, #4294967295
 800f908:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f90c:	f10a 0a01 	add.w	sl, sl, #1
 800f910:	9304      	str	r3, [sp, #16]
 800f912:	9307      	str	r3, [sp, #28]
 800f914:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f918:	931a      	str	r3, [sp, #104]	@ 0x68
 800f91a:	4654      	mov	r4, sl
 800f91c:	2205      	movs	r2, #5
 800f91e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f922:	4853      	ldr	r0, [pc, #332]	@ (800fa70 <_vfiprintf_r+0x21c>)
 800f924:	f7f0 fcc4 	bl	80002b0 <memchr>
 800f928:	9a04      	ldr	r2, [sp, #16]
 800f92a:	b9d8      	cbnz	r0, 800f964 <_vfiprintf_r+0x110>
 800f92c:	06d1      	lsls	r1, r2, #27
 800f92e:	bf44      	itt	mi
 800f930:	2320      	movmi	r3, #32
 800f932:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f936:	0713      	lsls	r3, r2, #28
 800f938:	bf44      	itt	mi
 800f93a:	232b      	movmi	r3, #43	@ 0x2b
 800f93c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f940:	f89a 3000 	ldrb.w	r3, [sl]
 800f944:	2b2a      	cmp	r3, #42	@ 0x2a
 800f946:	d015      	beq.n	800f974 <_vfiprintf_r+0x120>
 800f948:	9a07      	ldr	r2, [sp, #28]
 800f94a:	4654      	mov	r4, sl
 800f94c:	2000      	movs	r0, #0
 800f94e:	f04f 0c0a 	mov.w	ip, #10
 800f952:	4621      	mov	r1, r4
 800f954:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f958:	3b30      	subs	r3, #48	@ 0x30
 800f95a:	2b09      	cmp	r3, #9
 800f95c:	d94b      	bls.n	800f9f6 <_vfiprintf_r+0x1a2>
 800f95e:	b1b0      	cbz	r0, 800f98e <_vfiprintf_r+0x13a>
 800f960:	9207      	str	r2, [sp, #28]
 800f962:	e014      	b.n	800f98e <_vfiprintf_r+0x13a>
 800f964:	eba0 0308 	sub.w	r3, r0, r8
 800f968:	fa09 f303 	lsl.w	r3, r9, r3
 800f96c:	4313      	orrs	r3, r2
 800f96e:	9304      	str	r3, [sp, #16]
 800f970:	46a2      	mov	sl, r4
 800f972:	e7d2      	b.n	800f91a <_vfiprintf_r+0xc6>
 800f974:	9b03      	ldr	r3, [sp, #12]
 800f976:	1d19      	adds	r1, r3, #4
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	9103      	str	r1, [sp, #12]
 800f97c:	2b00      	cmp	r3, #0
 800f97e:	bfbb      	ittet	lt
 800f980:	425b      	neglt	r3, r3
 800f982:	f042 0202 	orrlt.w	r2, r2, #2
 800f986:	9307      	strge	r3, [sp, #28]
 800f988:	9307      	strlt	r3, [sp, #28]
 800f98a:	bfb8      	it	lt
 800f98c:	9204      	strlt	r2, [sp, #16]
 800f98e:	7823      	ldrb	r3, [r4, #0]
 800f990:	2b2e      	cmp	r3, #46	@ 0x2e
 800f992:	d10a      	bne.n	800f9aa <_vfiprintf_r+0x156>
 800f994:	7863      	ldrb	r3, [r4, #1]
 800f996:	2b2a      	cmp	r3, #42	@ 0x2a
 800f998:	d132      	bne.n	800fa00 <_vfiprintf_r+0x1ac>
 800f99a:	9b03      	ldr	r3, [sp, #12]
 800f99c:	1d1a      	adds	r2, r3, #4
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	9203      	str	r2, [sp, #12]
 800f9a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f9a6:	3402      	adds	r4, #2
 800f9a8:	9305      	str	r3, [sp, #20]
 800f9aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fa80 <_vfiprintf_r+0x22c>
 800f9ae:	7821      	ldrb	r1, [r4, #0]
 800f9b0:	2203      	movs	r2, #3
 800f9b2:	4650      	mov	r0, sl
 800f9b4:	f7f0 fc7c 	bl	80002b0 <memchr>
 800f9b8:	b138      	cbz	r0, 800f9ca <_vfiprintf_r+0x176>
 800f9ba:	9b04      	ldr	r3, [sp, #16]
 800f9bc:	eba0 000a 	sub.w	r0, r0, sl
 800f9c0:	2240      	movs	r2, #64	@ 0x40
 800f9c2:	4082      	lsls	r2, r0
 800f9c4:	4313      	orrs	r3, r2
 800f9c6:	3401      	adds	r4, #1
 800f9c8:	9304      	str	r3, [sp, #16]
 800f9ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f9ce:	4829      	ldr	r0, [pc, #164]	@ (800fa74 <_vfiprintf_r+0x220>)
 800f9d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f9d4:	2206      	movs	r2, #6
 800f9d6:	f7f0 fc6b 	bl	80002b0 <memchr>
 800f9da:	2800      	cmp	r0, #0
 800f9dc:	d03f      	beq.n	800fa5e <_vfiprintf_r+0x20a>
 800f9de:	4b26      	ldr	r3, [pc, #152]	@ (800fa78 <_vfiprintf_r+0x224>)
 800f9e0:	bb1b      	cbnz	r3, 800fa2a <_vfiprintf_r+0x1d6>
 800f9e2:	9b03      	ldr	r3, [sp, #12]
 800f9e4:	3307      	adds	r3, #7
 800f9e6:	f023 0307 	bic.w	r3, r3, #7
 800f9ea:	3308      	adds	r3, #8
 800f9ec:	9303      	str	r3, [sp, #12]
 800f9ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f9f0:	443b      	add	r3, r7
 800f9f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f9f4:	e76a      	b.n	800f8cc <_vfiprintf_r+0x78>
 800f9f6:	fb0c 3202 	mla	r2, ip, r2, r3
 800f9fa:	460c      	mov	r4, r1
 800f9fc:	2001      	movs	r0, #1
 800f9fe:	e7a8      	b.n	800f952 <_vfiprintf_r+0xfe>
 800fa00:	2300      	movs	r3, #0
 800fa02:	3401      	adds	r4, #1
 800fa04:	9305      	str	r3, [sp, #20]
 800fa06:	4619      	mov	r1, r3
 800fa08:	f04f 0c0a 	mov.w	ip, #10
 800fa0c:	4620      	mov	r0, r4
 800fa0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fa12:	3a30      	subs	r2, #48	@ 0x30
 800fa14:	2a09      	cmp	r2, #9
 800fa16:	d903      	bls.n	800fa20 <_vfiprintf_r+0x1cc>
 800fa18:	2b00      	cmp	r3, #0
 800fa1a:	d0c6      	beq.n	800f9aa <_vfiprintf_r+0x156>
 800fa1c:	9105      	str	r1, [sp, #20]
 800fa1e:	e7c4      	b.n	800f9aa <_vfiprintf_r+0x156>
 800fa20:	fb0c 2101 	mla	r1, ip, r1, r2
 800fa24:	4604      	mov	r4, r0
 800fa26:	2301      	movs	r3, #1
 800fa28:	e7f0      	b.n	800fa0c <_vfiprintf_r+0x1b8>
 800fa2a:	ab03      	add	r3, sp, #12
 800fa2c:	9300      	str	r3, [sp, #0]
 800fa2e:	462a      	mov	r2, r5
 800fa30:	4b12      	ldr	r3, [pc, #72]	@ (800fa7c <_vfiprintf_r+0x228>)
 800fa32:	a904      	add	r1, sp, #16
 800fa34:	4630      	mov	r0, r6
 800fa36:	f7fb fe7b 	bl	800b730 <_printf_float>
 800fa3a:	4607      	mov	r7, r0
 800fa3c:	1c78      	adds	r0, r7, #1
 800fa3e:	d1d6      	bne.n	800f9ee <_vfiprintf_r+0x19a>
 800fa40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fa42:	07d9      	lsls	r1, r3, #31
 800fa44:	d405      	bmi.n	800fa52 <_vfiprintf_r+0x1fe>
 800fa46:	89ab      	ldrh	r3, [r5, #12]
 800fa48:	059a      	lsls	r2, r3, #22
 800fa4a:	d402      	bmi.n	800fa52 <_vfiprintf_r+0x1fe>
 800fa4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fa4e:	f7fc fe19 	bl	800c684 <__retarget_lock_release_recursive>
 800fa52:	89ab      	ldrh	r3, [r5, #12]
 800fa54:	065b      	lsls	r3, r3, #25
 800fa56:	f53f af1f 	bmi.w	800f898 <_vfiprintf_r+0x44>
 800fa5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fa5c:	e71e      	b.n	800f89c <_vfiprintf_r+0x48>
 800fa5e:	ab03      	add	r3, sp, #12
 800fa60:	9300      	str	r3, [sp, #0]
 800fa62:	462a      	mov	r2, r5
 800fa64:	4b05      	ldr	r3, [pc, #20]	@ (800fa7c <_vfiprintf_r+0x228>)
 800fa66:	a904      	add	r1, sp, #16
 800fa68:	4630      	mov	r0, r6
 800fa6a:	f7fc f8f9 	bl	800bc60 <_printf_i>
 800fa6e:	e7e4      	b.n	800fa3a <_vfiprintf_r+0x1e6>
 800fa70:	08011199 	.word	0x08011199
 800fa74:	080111a3 	.word	0x080111a3
 800fa78:	0800b731 	.word	0x0800b731
 800fa7c:	0800f831 	.word	0x0800f831
 800fa80:	0801119f 	.word	0x0801119f

0800fa84 <__swbuf_r>:
 800fa84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa86:	460e      	mov	r6, r1
 800fa88:	4614      	mov	r4, r2
 800fa8a:	4605      	mov	r5, r0
 800fa8c:	b118      	cbz	r0, 800fa96 <__swbuf_r+0x12>
 800fa8e:	6a03      	ldr	r3, [r0, #32]
 800fa90:	b90b      	cbnz	r3, 800fa96 <__swbuf_r+0x12>
 800fa92:	f7fc fc9d 	bl	800c3d0 <__sinit>
 800fa96:	69a3      	ldr	r3, [r4, #24]
 800fa98:	60a3      	str	r3, [r4, #8]
 800fa9a:	89a3      	ldrh	r3, [r4, #12]
 800fa9c:	071a      	lsls	r2, r3, #28
 800fa9e:	d501      	bpl.n	800faa4 <__swbuf_r+0x20>
 800faa0:	6923      	ldr	r3, [r4, #16]
 800faa2:	b943      	cbnz	r3, 800fab6 <__swbuf_r+0x32>
 800faa4:	4621      	mov	r1, r4
 800faa6:	4628      	mov	r0, r5
 800faa8:	f000 f82a 	bl	800fb00 <__swsetup_r>
 800faac:	b118      	cbz	r0, 800fab6 <__swbuf_r+0x32>
 800faae:	f04f 37ff 	mov.w	r7, #4294967295
 800fab2:	4638      	mov	r0, r7
 800fab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fab6:	6823      	ldr	r3, [r4, #0]
 800fab8:	6922      	ldr	r2, [r4, #16]
 800faba:	1a98      	subs	r0, r3, r2
 800fabc:	6963      	ldr	r3, [r4, #20]
 800fabe:	b2f6      	uxtb	r6, r6
 800fac0:	4283      	cmp	r3, r0
 800fac2:	4637      	mov	r7, r6
 800fac4:	dc05      	bgt.n	800fad2 <__swbuf_r+0x4e>
 800fac6:	4621      	mov	r1, r4
 800fac8:	4628      	mov	r0, r5
 800faca:	f7ff fa53 	bl	800ef74 <_fflush_r>
 800face:	2800      	cmp	r0, #0
 800fad0:	d1ed      	bne.n	800faae <__swbuf_r+0x2a>
 800fad2:	68a3      	ldr	r3, [r4, #8]
 800fad4:	3b01      	subs	r3, #1
 800fad6:	60a3      	str	r3, [r4, #8]
 800fad8:	6823      	ldr	r3, [r4, #0]
 800fada:	1c5a      	adds	r2, r3, #1
 800fadc:	6022      	str	r2, [r4, #0]
 800fade:	701e      	strb	r6, [r3, #0]
 800fae0:	6962      	ldr	r2, [r4, #20]
 800fae2:	1c43      	adds	r3, r0, #1
 800fae4:	429a      	cmp	r2, r3
 800fae6:	d004      	beq.n	800faf2 <__swbuf_r+0x6e>
 800fae8:	89a3      	ldrh	r3, [r4, #12]
 800faea:	07db      	lsls	r3, r3, #31
 800faec:	d5e1      	bpl.n	800fab2 <__swbuf_r+0x2e>
 800faee:	2e0a      	cmp	r6, #10
 800faf0:	d1df      	bne.n	800fab2 <__swbuf_r+0x2e>
 800faf2:	4621      	mov	r1, r4
 800faf4:	4628      	mov	r0, r5
 800faf6:	f7ff fa3d 	bl	800ef74 <_fflush_r>
 800fafa:	2800      	cmp	r0, #0
 800fafc:	d0d9      	beq.n	800fab2 <__swbuf_r+0x2e>
 800fafe:	e7d6      	b.n	800faae <__swbuf_r+0x2a>

0800fb00 <__swsetup_r>:
 800fb00:	b538      	push	{r3, r4, r5, lr}
 800fb02:	4b29      	ldr	r3, [pc, #164]	@ (800fba8 <__swsetup_r+0xa8>)
 800fb04:	4605      	mov	r5, r0
 800fb06:	6818      	ldr	r0, [r3, #0]
 800fb08:	460c      	mov	r4, r1
 800fb0a:	b118      	cbz	r0, 800fb14 <__swsetup_r+0x14>
 800fb0c:	6a03      	ldr	r3, [r0, #32]
 800fb0e:	b90b      	cbnz	r3, 800fb14 <__swsetup_r+0x14>
 800fb10:	f7fc fc5e 	bl	800c3d0 <__sinit>
 800fb14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb18:	0719      	lsls	r1, r3, #28
 800fb1a:	d422      	bmi.n	800fb62 <__swsetup_r+0x62>
 800fb1c:	06da      	lsls	r2, r3, #27
 800fb1e:	d407      	bmi.n	800fb30 <__swsetup_r+0x30>
 800fb20:	2209      	movs	r2, #9
 800fb22:	602a      	str	r2, [r5, #0]
 800fb24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb28:	81a3      	strh	r3, [r4, #12]
 800fb2a:	f04f 30ff 	mov.w	r0, #4294967295
 800fb2e:	e033      	b.n	800fb98 <__swsetup_r+0x98>
 800fb30:	0758      	lsls	r0, r3, #29
 800fb32:	d512      	bpl.n	800fb5a <__swsetup_r+0x5a>
 800fb34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fb36:	b141      	cbz	r1, 800fb4a <__swsetup_r+0x4a>
 800fb38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fb3c:	4299      	cmp	r1, r3
 800fb3e:	d002      	beq.n	800fb46 <__swsetup_r+0x46>
 800fb40:	4628      	mov	r0, r5
 800fb42:	f7fd fc0d 	bl	800d360 <_free_r>
 800fb46:	2300      	movs	r3, #0
 800fb48:	6363      	str	r3, [r4, #52]	@ 0x34
 800fb4a:	89a3      	ldrh	r3, [r4, #12]
 800fb4c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fb50:	81a3      	strh	r3, [r4, #12]
 800fb52:	2300      	movs	r3, #0
 800fb54:	6063      	str	r3, [r4, #4]
 800fb56:	6923      	ldr	r3, [r4, #16]
 800fb58:	6023      	str	r3, [r4, #0]
 800fb5a:	89a3      	ldrh	r3, [r4, #12]
 800fb5c:	f043 0308 	orr.w	r3, r3, #8
 800fb60:	81a3      	strh	r3, [r4, #12]
 800fb62:	6923      	ldr	r3, [r4, #16]
 800fb64:	b94b      	cbnz	r3, 800fb7a <__swsetup_r+0x7a>
 800fb66:	89a3      	ldrh	r3, [r4, #12]
 800fb68:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fb6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fb70:	d003      	beq.n	800fb7a <__swsetup_r+0x7a>
 800fb72:	4621      	mov	r1, r4
 800fb74:	4628      	mov	r0, r5
 800fb76:	f000 f883 	bl	800fc80 <__smakebuf_r>
 800fb7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fb7e:	f013 0201 	ands.w	r2, r3, #1
 800fb82:	d00a      	beq.n	800fb9a <__swsetup_r+0x9a>
 800fb84:	2200      	movs	r2, #0
 800fb86:	60a2      	str	r2, [r4, #8]
 800fb88:	6962      	ldr	r2, [r4, #20]
 800fb8a:	4252      	negs	r2, r2
 800fb8c:	61a2      	str	r2, [r4, #24]
 800fb8e:	6922      	ldr	r2, [r4, #16]
 800fb90:	b942      	cbnz	r2, 800fba4 <__swsetup_r+0xa4>
 800fb92:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fb96:	d1c5      	bne.n	800fb24 <__swsetup_r+0x24>
 800fb98:	bd38      	pop	{r3, r4, r5, pc}
 800fb9a:	0799      	lsls	r1, r3, #30
 800fb9c:	bf58      	it	pl
 800fb9e:	6962      	ldrpl	r2, [r4, #20]
 800fba0:	60a2      	str	r2, [r4, #8]
 800fba2:	e7f4      	b.n	800fb8e <__swsetup_r+0x8e>
 800fba4:	2000      	movs	r0, #0
 800fba6:	e7f7      	b.n	800fb98 <__swsetup_r+0x98>
 800fba8:	20000024 	.word	0x20000024

0800fbac <_raise_r>:
 800fbac:	291f      	cmp	r1, #31
 800fbae:	b538      	push	{r3, r4, r5, lr}
 800fbb0:	4605      	mov	r5, r0
 800fbb2:	460c      	mov	r4, r1
 800fbb4:	d904      	bls.n	800fbc0 <_raise_r+0x14>
 800fbb6:	2316      	movs	r3, #22
 800fbb8:	6003      	str	r3, [r0, #0]
 800fbba:	f04f 30ff 	mov.w	r0, #4294967295
 800fbbe:	bd38      	pop	{r3, r4, r5, pc}
 800fbc0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fbc2:	b112      	cbz	r2, 800fbca <_raise_r+0x1e>
 800fbc4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fbc8:	b94b      	cbnz	r3, 800fbde <_raise_r+0x32>
 800fbca:	4628      	mov	r0, r5
 800fbcc:	f000 f830 	bl	800fc30 <_getpid_r>
 800fbd0:	4622      	mov	r2, r4
 800fbd2:	4601      	mov	r1, r0
 800fbd4:	4628      	mov	r0, r5
 800fbd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fbda:	f000 b817 	b.w	800fc0c <_kill_r>
 800fbde:	2b01      	cmp	r3, #1
 800fbe0:	d00a      	beq.n	800fbf8 <_raise_r+0x4c>
 800fbe2:	1c59      	adds	r1, r3, #1
 800fbe4:	d103      	bne.n	800fbee <_raise_r+0x42>
 800fbe6:	2316      	movs	r3, #22
 800fbe8:	6003      	str	r3, [r0, #0]
 800fbea:	2001      	movs	r0, #1
 800fbec:	e7e7      	b.n	800fbbe <_raise_r+0x12>
 800fbee:	2100      	movs	r1, #0
 800fbf0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800fbf4:	4620      	mov	r0, r4
 800fbf6:	4798      	blx	r3
 800fbf8:	2000      	movs	r0, #0
 800fbfa:	e7e0      	b.n	800fbbe <_raise_r+0x12>

0800fbfc <raise>:
 800fbfc:	4b02      	ldr	r3, [pc, #8]	@ (800fc08 <raise+0xc>)
 800fbfe:	4601      	mov	r1, r0
 800fc00:	6818      	ldr	r0, [r3, #0]
 800fc02:	f7ff bfd3 	b.w	800fbac <_raise_r>
 800fc06:	bf00      	nop
 800fc08:	20000024 	.word	0x20000024

0800fc0c <_kill_r>:
 800fc0c:	b538      	push	{r3, r4, r5, lr}
 800fc0e:	4d07      	ldr	r5, [pc, #28]	@ (800fc2c <_kill_r+0x20>)
 800fc10:	2300      	movs	r3, #0
 800fc12:	4604      	mov	r4, r0
 800fc14:	4608      	mov	r0, r1
 800fc16:	4611      	mov	r1, r2
 800fc18:	602b      	str	r3, [r5, #0]
 800fc1a:	f7f7 fe8d 	bl	8007938 <_kill>
 800fc1e:	1c43      	adds	r3, r0, #1
 800fc20:	d102      	bne.n	800fc28 <_kill_r+0x1c>
 800fc22:	682b      	ldr	r3, [r5, #0]
 800fc24:	b103      	cbz	r3, 800fc28 <_kill_r+0x1c>
 800fc26:	6023      	str	r3, [r4, #0]
 800fc28:	bd38      	pop	{r3, r4, r5, pc}
 800fc2a:	bf00      	nop
 800fc2c:	20014a7c 	.word	0x20014a7c

0800fc30 <_getpid_r>:
 800fc30:	f7f7 be7a 	b.w	8007928 <_getpid>

0800fc34 <__swhatbuf_r>:
 800fc34:	b570      	push	{r4, r5, r6, lr}
 800fc36:	460c      	mov	r4, r1
 800fc38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc3c:	2900      	cmp	r1, #0
 800fc3e:	b096      	sub	sp, #88	@ 0x58
 800fc40:	4615      	mov	r5, r2
 800fc42:	461e      	mov	r6, r3
 800fc44:	da0d      	bge.n	800fc62 <__swhatbuf_r+0x2e>
 800fc46:	89a3      	ldrh	r3, [r4, #12]
 800fc48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fc4c:	f04f 0100 	mov.w	r1, #0
 800fc50:	bf14      	ite	ne
 800fc52:	2340      	movne	r3, #64	@ 0x40
 800fc54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fc58:	2000      	movs	r0, #0
 800fc5a:	6031      	str	r1, [r6, #0]
 800fc5c:	602b      	str	r3, [r5, #0]
 800fc5e:	b016      	add	sp, #88	@ 0x58
 800fc60:	bd70      	pop	{r4, r5, r6, pc}
 800fc62:	466a      	mov	r2, sp
 800fc64:	f000 f848 	bl	800fcf8 <_fstat_r>
 800fc68:	2800      	cmp	r0, #0
 800fc6a:	dbec      	blt.n	800fc46 <__swhatbuf_r+0x12>
 800fc6c:	9901      	ldr	r1, [sp, #4]
 800fc6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fc72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fc76:	4259      	negs	r1, r3
 800fc78:	4159      	adcs	r1, r3
 800fc7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fc7e:	e7eb      	b.n	800fc58 <__swhatbuf_r+0x24>

0800fc80 <__smakebuf_r>:
 800fc80:	898b      	ldrh	r3, [r1, #12]
 800fc82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc84:	079d      	lsls	r5, r3, #30
 800fc86:	4606      	mov	r6, r0
 800fc88:	460c      	mov	r4, r1
 800fc8a:	d507      	bpl.n	800fc9c <__smakebuf_r+0x1c>
 800fc8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fc90:	6023      	str	r3, [r4, #0]
 800fc92:	6123      	str	r3, [r4, #16]
 800fc94:	2301      	movs	r3, #1
 800fc96:	6163      	str	r3, [r4, #20]
 800fc98:	b003      	add	sp, #12
 800fc9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc9c:	ab01      	add	r3, sp, #4
 800fc9e:	466a      	mov	r2, sp
 800fca0:	f7ff ffc8 	bl	800fc34 <__swhatbuf_r>
 800fca4:	9f00      	ldr	r7, [sp, #0]
 800fca6:	4605      	mov	r5, r0
 800fca8:	4639      	mov	r1, r7
 800fcaa:	4630      	mov	r0, r6
 800fcac:	f7fd fbcc 	bl	800d448 <_malloc_r>
 800fcb0:	b948      	cbnz	r0, 800fcc6 <__smakebuf_r+0x46>
 800fcb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcb6:	059a      	lsls	r2, r3, #22
 800fcb8:	d4ee      	bmi.n	800fc98 <__smakebuf_r+0x18>
 800fcba:	f023 0303 	bic.w	r3, r3, #3
 800fcbe:	f043 0302 	orr.w	r3, r3, #2
 800fcc2:	81a3      	strh	r3, [r4, #12]
 800fcc4:	e7e2      	b.n	800fc8c <__smakebuf_r+0xc>
 800fcc6:	89a3      	ldrh	r3, [r4, #12]
 800fcc8:	6020      	str	r0, [r4, #0]
 800fcca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fcce:	81a3      	strh	r3, [r4, #12]
 800fcd0:	9b01      	ldr	r3, [sp, #4]
 800fcd2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fcd6:	b15b      	cbz	r3, 800fcf0 <__smakebuf_r+0x70>
 800fcd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fcdc:	4630      	mov	r0, r6
 800fcde:	f000 f81d 	bl	800fd1c <_isatty_r>
 800fce2:	b128      	cbz	r0, 800fcf0 <__smakebuf_r+0x70>
 800fce4:	89a3      	ldrh	r3, [r4, #12]
 800fce6:	f023 0303 	bic.w	r3, r3, #3
 800fcea:	f043 0301 	orr.w	r3, r3, #1
 800fcee:	81a3      	strh	r3, [r4, #12]
 800fcf0:	89a3      	ldrh	r3, [r4, #12]
 800fcf2:	431d      	orrs	r5, r3
 800fcf4:	81a5      	strh	r5, [r4, #12]
 800fcf6:	e7cf      	b.n	800fc98 <__smakebuf_r+0x18>

0800fcf8 <_fstat_r>:
 800fcf8:	b538      	push	{r3, r4, r5, lr}
 800fcfa:	4d07      	ldr	r5, [pc, #28]	@ (800fd18 <_fstat_r+0x20>)
 800fcfc:	2300      	movs	r3, #0
 800fcfe:	4604      	mov	r4, r0
 800fd00:	4608      	mov	r0, r1
 800fd02:	4611      	mov	r1, r2
 800fd04:	602b      	str	r3, [r5, #0]
 800fd06:	f7f7 fe5b 	bl	80079c0 <_fstat>
 800fd0a:	1c43      	adds	r3, r0, #1
 800fd0c:	d102      	bne.n	800fd14 <_fstat_r+0x1c>
 800fd0e:	682b      	ldr	r3, [r5, #0]
 800fd10:	b103      	cbz	r3, 800fd14 <_fstat_r+0x1c>
 800fd12:	6023      	str	r3, [r4, #0]
 800fd14:	bd38      	pop	{r3, r4, r5, pc}
 800fd16:	bf00      	nop
 800fd18:	20014a7c 	.word	0x20014a7c

0800fd1c <_isatty_r>:
 800fd1c:	b538      	push	{r3, r4, r5, lr}
 800fd1e:	4d06      	ldr	r5, [pc, #24]	@ (800fd38 <_isatty_r+0x1c>)
 800fd20:	2300      	movs	r3, #0
 800fd22:	4604      	mov	r4, r0
 800fd24:	4608      	mov	r0, r1
 800fd26:	602b      	str	r3, [r5, #0]
 800fd28:	f7f7 fe5a 	bl	80079e0 <_isatty>
 800fd2c:	1c43      	adds	r3, r0, #1
 800fd2e:	d102      	bne.n	800fd36 <_isatty_r+0x1a>
 800fd30:	682b      	ldr	r3, [r5, #0]
 800fd32:	b103      	cbz	r3, 800fd36 <_isatty_r+0x1a>
 800fd34:	6023      	str	r3, [r4, #0]
 800fd36:	bd38      	pop	{r3, r4, r5, pc}
 800fd38:	20014a7c 	.word	0x20014a7c
 800fd3c:	00000000 	.word	0x00000000

0800fd40 <sin>:
 800fd40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fd42:	ec53 2b10 	vmov	r2, r3, d0
 800fd46:	4826      	ldr	r0, [pc, #152]	@ (800fde0 <sin+0xa0>)
 800fd48:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800fd4c:	4281      	cmp	r1, r0
 800fd4e:	d807      	bhi.n	800fd60 <sin+0x20>
 800fd50:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800fdd8 <sin+0x98>
 800fd54:	2000      	movs	r0, #0
 800fd56:	b005      	add	sp, #20
 800fd58:	f85d eb04 	ldr.w	lr, [sp], #4
 800fd5c:	f000 b90c 	b.w	800ff78 <__kernel_sin>
 800fd60:	4820      	ldr	r0, [pc, #128]	@ (800fde4 <sin+0xa4>)
 800fd62:	4281      	cmp	r1, r0
 800fd64:	d908      	bls.n	800fd78 <sin+0x38>
 800fd66:	4610      	mov	r0, r2
 800fd68:	4619      	mov	r1, r3
 800fd6a:	f7f0 fafd 	bl	8000368 <__aeabi_dsub>
 800fd6e:	ec41 0b10 	vmov	d0, r0, r1
 800fd72:	b005      	add	sp, #20
 800fd74:	f85d fb04 	ldr.w	pc, [sp], #4
 800fd78:	4668      	mov	r0, sp
 800fd7a:	f000 f9b9 	bl	80100f0 <__ieee754_rem_pio2>
 800fd7e:	f000 0003 	and.w	r0, r0, #3
 800fd82:	2801      	cmp	r0, #1
 800fd84:	d00c      	beq.n	800fda0 <sin+0x60>
 800fd86:	2802      	cmp	r0, #2
 800fd88:	d011      	beq.n	800fdae <sin+0x6e>
 800fd8a:	b9e8      	cbnz	r0, 800fdc8 <sin+0x88>
 800fd8c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fd90:	ed9d 0b00 	vldr	d0, [sp]
 800fd94:	2001      	movs	r0, #1
 800fd96:	f000 f8ef 	bl	800ff78 <__kernel_sin>
 800fd9a:	ec51 0b10 	vmov	r0, r1, d0
 800fd9e:	e7e6      	b.n	800fd6e <sin+0x2e>
 800fda0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fda4:	ed9d 0b00 	vldr	d0, [sp]
 800fda8:	f000 f81e 	bl	800fde8 <__kernel_cos>
 800fdac:	e7f5      	b.n	800fd9a <sin+0x5a>
 800fdae:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fdb2:	ed9d 0b00 	vldr	d0, [sp]
 800fdb6:	2001      	movs	r0, #1
 800fdb8:	f000 f8de 	bl	800ff78 <__kernel_sin>
 800fdbc:	ec53 2b10 	vmov	r2, r3, d0
 800fdc0:	4610      	mov	r0, r2
 800fdc2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800fdc6:	e7d2      	b.n	800fd6e <sin+0x2e>
 800fdc8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fdcc:	ed9d 0b00 	vldr	d0, [sp]
 800fdd0:	f000 f80a 	bl	800fde8 <__kernel_cos>
 800fdd4:	e7f2      	b.n	800fdbc <sin+0x7c>
 800fdd6:	bf00      	nop
	...
 800fde0:	3fe921fb 	.word	0x3fe921fb
 800fde4:	7fefffff 	.word	0x7fefffff

0800fde8 <__kernel_cos>:
 800fde8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdec:	ec57 6b10 	vmov	r6, r7, d0
 800fdf0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800fdf4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800fdf8:	ed8d 1b00 	vstr	d1, [sp]
 800fdfc:	d206      	bcs.n	800fe0c <__kernel_cos+0x24>
 800fdfe:	4630      	mov	r0, r6
 800fe00:	4639      	mov	r1, r7
 800fe02:	f7f0 ff19 	bl	8000c38 <__aeabi_d2iz>
 800fe06:	2800      	cmp	r0, #0
 800fe08:	f000 8088 	beq.w	800ff1c <__kernel_cos+0x134>
 800fe0c:	4632      	mov	r2, r6
 800fe0e:	463b      	mov	r3, r7
 800fe10:	4630      	mov	r0, r6
 800fe12:	4639      	mov	r1, r7
 800fe14:	f7f0 fc60 	bl	80006d8 <__aeabi_dmul>
 800fe18:	4b51      	ldr	r3, [pc, #324]	@ (800ff60 <__kernel_cos+0x178>)
 800fe1a:	2200      	movs	r2, #0
 800fe1c:	4604      	mov	r4, r0
 800fe1e:	460d      	mov	r5, r1
 800fe20:	f7f0 fc5a 	bl	80006d8 <__aeabi_dmul>
 800fe24:	a340      	add	r3, pc, #256	@ (adr r3, 800ff28 <__kernel_cos+0x140>)
 800fe26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe2a:	4682      	mov	sl, r0
 800fe2c:	468b      	mov	fp, r1
 800fe2e:	4620      	mov	r0, r4
 800fe30:	4629      	mov	r1, r5
 800fe32:	f7f0 fc51 	bl	80006d8 <__aeabi_dmul>
 800fe36:	a33e      	add	r3, pc, #248	@ (adr r3, 800ff30 <__kernel_cos+0x148>)
 800fe38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe3c:	f7f0 fa96 	bl	800036c <__adddf3>
 800fe40:	4622      	mov	r2, r4
 800fe42:	462b      	mov	r3, r5
 800fe44:	f7f0 fc48 	bl	80006d8 <__aeabi_dmul>
 800fe48:	a33b      	add	r3, pc, #236	@ (adr r3, 800ff38 <__kernel_cos+0x150>)
 800fe4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe4e:	f7f0 fa8b 	bl	8000368 <__aeabi_dsub>
 800fe52:	4622      	mov	r2, r4
 800fe54:	462b      	mov	r3, r5
 800fe56:	f7f0 fc3f 	bl	80006d8 <__aeabi_dmul>
 800fe5a:	a339      	add	r3, pc, #228	@ (adr r3, 800ff40 <__kernel_cos+0x158>)
 800fe5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe60:	f7f0 fa84 	bl	800036c <__adddf3>
 800fe64:	4622      	mov	r2, r4
 800fe66:	462b      	mov	r3, r5
 800fe68:	f7f0 fc36 	bl	80006d8 <__aeabi_dmul>
 800fe6c:	a336      	add	r3, pc, #216	@ (adr r3, 800ff48 <__kernel_cos+0x160>)
 800fe6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe72:	f7f0 fa79 	bl	8000368 <__aeabi_dsub>
 800fe76:	4622      	mov	r2, r4
 800fe78:	462b      	mov	r3, r5
 800fe7a:	f7f0 fc2d 	bl	80006d8 <__aeabi_dmul>
 800fe7e:	a334      	add	r3, pc, #208	@ (adr r3, 800ff50 <__kernel_cos+0x168>)
 800fe80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe84:	f7f0 fa72 	bl	800036c <__adddf3>
 800fe88:	4622      	mov	r2, r4
 800fe8a:	462b      	mov	r3, r5
 800fe8c:	f7f0 fc24 	bl	80006d8 <__aeabi_dmul>
 800fe90:	4622      	mov	r2, r4
 800fe92:	462b      	mov	r3, r5
 800fe94:	f7f0 fc20 	bl	80006d8 <__aeabi_dmul>
 800fe98:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fe9c:	4604      	mov	r4, r0
 800fe9e:	460d      	mov	r5, r1
 800fea0:	4630      	mov	r0, r6
 800fea2:	4639      	mov	r1, r7
 800fea4:	f7f0 fc18 	bl	80006d8 <__aeabi_dmul>
 800fea8:	460b      	mov	r3, r1
 800feaa:	4602      	mov	r2, r0
 800feac:	4629      	mov	r1, r5
 800feae:	4620      	mov	r0, r4
 800feb0:	f7f0 fa5a 	bl	8000368 <__aeabi_dsub>
 800feb4:	4b2b      	ldr	r3, [pc, #172]	@ (800ff64 <__kernel_cos+0x17c>)
 800feb6:	4598      	cmp	r8, r3
 800feb8:	4606      	mov	r6, r0
 800feba:	460f      	mov	r7, r1
 800febc:	d810      	bhi.n	800fee0 <__kernel_cos+0xf8>
 800febe:	4602      	mov	r2, r0
 800fec0:	460b      	mov	r3, r1
 800fec2:	4650      	mov	r0, sl
 800fec4:	4659      	mov	r1, fp
 800fec6:	f7f0 fa4f 	bl	8000368 <__aeabi_dsub>
 800feca:	460b      	mov	r3, r1
 800fecc:	4926      	ldr	r1, [pc, #152]	@ (800ff68 <__kernel_cos+0x180>)
 800fece:	4602      	mov	r2, r0
 800fed0:	2000      	movs	r0, #0
 800fed2:	f7f0 fa49 	bl	8000368 <__aeabi_dsub>
 800fed6:	ec41 0b10 	vmov	d0, r0, r1
 800feda:	b003      	add	sp, #12
 800fedc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fee0:	4b22      	ldr	r3, [pc, #136]	@ (800ff6c <__kernel_cos+0x184>)
 800fee2:	4921      	ldr	r1, [pc, #132]	@ (800ff68 <__kernel_cos+0x180>)
 800fee4:	4598      	cmp	r8, r3
 800fee6:	bf8c      	ite	hi
 800fee8:	4d21      	ldrhi	r5, [pc, #132]	@ (800ff70 <__kernel_cos+0x188>)
 800feea:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800feee:	2400      	movs	r4, #0
 800fef0:	4622      	mov	r2, r4
 800fef2:	462b      	mov	r3, r5
 800fef4:	2000      	movs	r0, #0
 800fef6:	f7f0 fa37 	bl	8000368 <__aeabi_dsub>
 800fefa:	4622      	mov	r2, r4
 800fefc:	4680      	mov	r8, r0
 800fefe:	4689      	mov	r9, r1
 800ff00:	462b      	mov	r3, r5
 800ff02:	4650      	mov	r0, sl
 800ff04:	4659      	mov	r1, fp
 800ff06:	f7f0 fa2f 	bl	8000368 <__aeabi_dsub>
 800ff0a:	4632      	mov	r2, r6
 800ff0c:	463b      	mov	r3, r7
 800ff0e:	f7f0 fa2b 	bl	8000368 <__aeabi_dsub>
 800ff12:	4602      	mov	r2, r0
 800ff14:	460b      	mov	r3, r1
 800ff16:	4640      	mov	r0, r8
 800ff18:	4649      	mov	r1, r9
 800ff1a:	e7da      	b.n	800fed2 <__kernel_cos+0xea>
 800ff1c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800ff58 <__kernel_cos+0x170>
 800ff20:	e7db      	b.n	800feda <__kernel_cos+0xf2>
 800ff22:	bf00      	nop
 800ff24:	f3af 8000 	nop.w
 800ff28:	be8838d4 	.word	0xbe8838d4
 800ff2c:	bda8fae9 	.word	0xbda8fae9
 800ff30:	bdb4b1c4 	.word	0xbdb4b1c4
 800ff34:	3e21ee9e 	.word	0x3e21ee9e
 800ff38:	809c52ad 	.word	0x809c52ad
 800ff3c:	3e927e4f 	.word	0x3e927e4f
 800ff40:	19cb1590 	.word	0x19cb1590
 800ff44:	3efa01a0 	.word	0x3efa01a0
 800ff48:	16c15177 	.word	0x16c15177
 800ff4c:	3f56c16c 	.word	0x3f56c16c
 800ff50:	5555554c 	.word	0x5555554c
 800ff54:	3fa55555 	.word	0x3fa55555
 800ff58:	00000000 	.word	0x00000000
 800ff5c:	3ff00000 	.word	0x3ff00000
 800ff60:	3fe00000 	.word	0x3fe00000
 800ff64:	3fd33332 	.word	0x3fd33332
 800ff68:	3ff00000 	.word	0x3ff00000
 800ff6c:	3fe90000 	.word	0x3fe90000
 800ff70:	3fd20000 	.word	0x3fd20000
 800ff74:	00000000 	.word	0x00000000

0800ff78 <__kernel_sin>:
 800ff78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff7c:	ec55 4b10 	vmov	r4, r5, d0
 800ff80:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ff84:	b085      	sub	sp, #20
 800ff86:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800ff8a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800ff8e:	4680      	mov	r8, r0
 800ff90:	d205      	bcs.n	800ff9e <__kernel_sin+0x26>
 800ff92:	4620      	mov	r0, r4
 800ff94:	4629      	mov	r1, r5
 800ff96:	f7f0 fe4f 	bl	8000c38 <__aeabi_d2iz>
 800ff9a:	2800      	cmp	r0, #0
 800ff9c:	d052      	beq.n	8010044 <__kernel_sin+0xcc>
 800ff9e:	4622      	mov	r2, r4
 800ffa0:	462b      	mov	r3, r5
 800ffa2:	4620      	mov	r0, r4
 800ffa4:	4629      	mov	r1, r5
 800ffa6:	f7f0 fb97 	bl	80006d8 <__aeabi_dmul>
 800ffaa:	4682      	mov	sl, r0
 800ffac:	468b      	mov	fp, r1
 800ffae:	4602      	mov	r2, r0
 800ffb0:	460b      	mov	r3, r1
 800ffb2:	4620      	mov	r0, r4
 800ffb4:	4629      	mov	r1, r5
 800ffb6:	f7f0 fb8f 	bl	80006d8 <__aeabi_dmul>
 800ffba:	a342      	add	r3, pc, #264	@ (adr r3, 80100c4 <__kernel_sin+0x14c>)
 800ffbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffc0:	e9cd 0100 	strd	r0, r1, [sp]
 800ffc4:	4650      	mov	r0, sl
 800ffc6:	4659      	mov	r1, fp
 800ffc8:	f7f0 fb86 	bl	80006d8 <__aeabi_dmul>
 800ffcc:	a33f      	add	r3, pc, #252	@ (adr r3, 80100cc <__kernel_sin+0x154>)
 800ffce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffd2:	f7f0 f9c9 	bl	8000368 <__aeabi_dsub>
 800ffd6:	4652      	mov	r2, sl
 800ffd8:	465b      	mov	r3, fp
 800ffda:	f7f0 fb7d 	bl	80006d8 <__aeabi_dmul>
 800ffde:	a33d      	add	r3, pc, #244	@ (adr r3, 80100d4 <__kernel_sin+0x15c>)
 800ffe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffe4:	f7f0 f9c2 	bl	800036c <__adddf3>
 800ffe8:	4652      	mov	r2, sl
 800ffea:	465b      	mov	r3, fp
 800ffec:	f7f0 fb74 	bl	80006d8 <__aeabi_dmul>
 800fff0:	a33a      	add	r3, pc, #232	@ (adr r3, 80100dc <__kernel_sin+0x164>)
 800fff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fff6:	f7f0 f9b7 	bl	8000368 <__aeabi_dsub>
 800fffa:	4652      	mov	r2, sl
 800fffc:	465b      	mov	r3, fp
 800fffe:	f7f0 fb6b 	bl	80006d8 <__aeabi_dmul>
 8010002:	a338      	add	r3, pc, #224	@ (adr r3, 80100e4 <__kernel_sin+0x16c>)
 8010004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010008:	f7f0 f9b0 	bl	800036c <__adddf3>
 801000c:	4606      	mov	r6, r0
 801000e:	460f      	mov	r7, r1
 8010010:	f1b8 0f00 	cmp.w	r8, #0
 8010014:	d11b      	bne.n	801004e <__kernel_sin+0xd6>
 8010016:	4602      	mov	r2, r0
 8010018:	460b      	mov	r3, r1
 801001a:	4650      	mov	r0, sl
 801001c:	4659      	mov	r1, fp
 801001e:	f7f0 fb5b 	bl	80006d8 <__aeabi_dmul>
 8010022:	a325      	add	r3, pc, #148	@ (adr r3, 80100b8 <__kernel_sin+0x140>)
 8010024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010028:	f7f0 f99e 	bl	8000368 <__aeabi_dsub>
 801002c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010030:	f7f0 fb52 	bl	80006d8 <__aeabi_dmul>
 8010034:	4602      	mov	r2, r0
 8010036:	460b      	mov	r3, r1
 8010038:	4620      	mov	r0, r4
 801003a:	4629      	mov	r1, r5
 801003c:	f7f0 f996 	bl	800036c <__adddf3>
 8010040:	4604      	mov	r4, r0
 8010042:	460d      	mov	r5, r1
 8010044:	ec45 4b10 	vmov	d0, r4, r5
 8010048:	b005      	add	sp, #20
 801004a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801004e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010052:	4b1b      	ldr	r3, [pc, #108]	@ (80100c0 <__kernel_sin+0x148>)
 8010054:	2200      	movs	r2, #0
 8010056:	f7f0 fb3f 	bl	80006d8 <__aeabi_dmul>
 801005a:	4632      	mov	r2, r6
 801005c:	4680      	mov	r8, r0
 801005e:	4689      	mov	r9, r1
 8010060:	463b      	mov	r3, r7
 8010062:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010066:	f7f0 fb37 	bl	80006d8 <__aeabi_dmul>
 801006a:	4602      	mov	r2, r0
 801006c:	460b      	mov	r3, r1
 801006e:	4640      	mov	r0, r8
 8010070:	4649      	mov	r1, r9
 8010072:	f7f0 f979 	bl	8000368 <__aeabi_dsub>
 8010076:	4652      	mov	r2, sl
 8010078:	465b      	mov	r3, fp
 801007a:	f7f0 fb2d 	bl	80006d8 <__aeabi_dmul>
 801007e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010082:	f7f0 f971 	bl	8000368 <__aeabi_dsub>
 8010086:	a30c      	add	r3, pc, #48	@ (adr r3, 80100b8 <__kernel_sin+0x140>)
 8010088:	e9d3 2300 	ldrd	r2, r3, [r3]
 801008c:	4606      	mov	r6, r0
 801008e:	460f      	mov	r7, r1
 8010090:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010094:	f7f0 fb20 	bl	80006d8 <__aeabi_dmul>
 8010098:	4602      	mov	r2, r0
 801009a:	460b      	mov	r3, r1
 801009c:	4630      	mov	r0, r6
 801009e:	4639      	mov	r1, r7
 80100a0:	f7f0 f964 	bl	800036c <__adddf3>
 80100a4:	4602      	mov	r2, r0
 80100a6:	460b      	mov	r3, r1
 80100a8:	4620      	mov	r0, r4
 80100aa:	4629      	mov	r1, r5
 80100ac:	f7f0 f95c 	bl	8000368 <__aeabi_dsub>
 80100b0:	e7c6      	b.n	8010040 <__kernel_sin+0xc8>
 80100b2:	bf00      	nop
 80100b4:	f3af 8000 	nop.w
 80100b8:	55555549 	.word	0x55555549
 80100bc:	3fc55555 	.word	0x3fc55555
 80100c0:	3fe00000 	.word	0x3fe00000
 80100c4:	5acfd57c 	.word	0x5acfd57c
 80100c8:	3de5d93a 	.word	0x3de5d93a
 80100cc:	8a2b9ceb 	.word	0x8a2b9ceb
 80100d0:	3e5ae5e6 	.word	0x3e5ae5e6
 80100d4:	57b1fe7d 	.word	0x57b1fe7d
 80100d8:	3ec71de3 	.word	0x3ec71de3
 80100dc:	19c161d5 	.word	0x19c161d5
 80100e0:	3f2a01a0 	.word	0x3f2a01a0
 80100e4:	1110f8a6 	.word	0x1110f8a6
 80100e8:	3f811111 	.word	0x3f811111
 80100ec:	00000000 	.word	0x00000000

080100f0 <__ieee754_rem_pio2>:
 80100f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100f4:	ec57 6b10 	vmov	r6, r7, d0
 80100f8:	4bc5      	ldr	r3, [pc, #788]	@ (8010410 <__ieee754_rem_pio2+0x320>)
 80100fa:	b08d      	sub	sp, #52	@ 0x34
 80100fc:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8010100:	4598      	cmp	r8, r3
 8010102:	4604      	mov	r4, r0
 8010104:	9704      	str	r7, [sp, #16]
 8010106:	d807      	bhi.n	8010118 <__ieee754_rem_pio2+0x28>
 8010108:	2200      	movs	r2, #0
 801010a:	2300      	movs	r3, #0
 801010c:	ed80 0b00 	vstr	d0, [r0]
 8010110:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8010114:	2500      	movs	r5, #0
 8010116:	e028      	b.n	801016a <__ieee754_rem_pio2+0x7a>
 8010118:	4bbe      	ldr	r3, [pc, #760]	@ (8010414 <__ieee754_rem_pio2+0x324>)
 801011a:	4598      	cmp	r8, r3
 801011c:	d878      	bhi.n	8010210 <__ieee754_rem_pio2+0x120>
 801011e:	9b04      	ldr	r3, [sp, #16]
 8010120:	4dbd      	ldr	r5, [pc, #756]	@ (8010418 <__ieee754_rem_pio2+0x328>)
 8010122:	2b00      	cmp	r3, #0
 8010124:	4630      	mov	r0, r6
 8010126:	a3ac      	add	r3, pc, #688	@ (adr r3, 80103d8 <__ieee754_rem_pio2+0x2e8>)
 8010128:	e9d3 2300 	ldrd	r2, r3, [r3]
 801012c:	4639      	mov	r1, r7
 801012e:	dd38      	ble.n	80101a2 <__ieee754_rem_pio2+0xb2>
 8010130:	f7f0 f91a 	bl	8000368 <__aeabi_dsub>
 8010134:	45a8      	cmp	r8, r5
 8010136:	4606      	mov	r6, r0
 8010138:	460f      	mov	r7, r1
 801013a:	d01a      	beq.n	8010172 <__ieee754_rem_pio2+0x82>
 801013c:	a3a8      	add	r3, pc, #672	@ (adr r3, 80103e0 <__ieee754_rem_pio2+0x2f0>)
 801013e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010142:	f7f0 f911 	bl	8000368 <__aeabi_dsub>
 8010146:	4602      	mov	r2, r0
 8010148:	460b      	mov	r3, r1
 801014a:	4680      	mov	r8, r0
 801014c:	4689      	mov	r9, r1
 801014e:	4630      	mov	r0, r6
 8010150:	4639      	mov	r1, r7
 8010152:	f7f0 f909 	bl	8000368 <__aeabi_dsub>
 8010156:	a3a2      	add	r3, pc, #648	@ (adr r3, 80103e0 <__ieee754_rem_pio2+0x2f0>)
 8010158:	e9d3 2300 	ldrd	r2, r3, [r3]
 801015c:	f7f0 f904 	bl	8000368 <__aeabi_dsub>
 8010160:	e9c4 8900 	strd	r8, r9, [r4]
 8010164:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010168:	2501      	movs	r5, #1
 801016a:	4628      	mov	r0, r5
 801016c:	b00d      	add	sp, #52	@ 0x34
 801016e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010172:	a39d      	add	r3, pc, #628	@ (adr r3, 80103e8 <__ieee754_rem_pio2+0x2f8>)
 8010174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010178:	f7f0 f8f6 	bl	8000368 <__aeabi_dsub>
 801017c:	a39c      	add	r3, pc, #624	@ (adr r3, 80103f0 <__ieee754_rem_pio2+0x300>)
 801017e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010182:	4606      	mov	r6, r0
 8010184:	460f      	mov	r7, r1
 8010186:	f7f0 f8ef 	bl	8000368 <__aeabi_dsub>
 801018a:	4602      	mov	r2, r0
 801018c:	460b      	mov	r3, r1
 801018e:	4680      	mov	r8, r0
 8010190:	4689      	mov	r9, r1
 8010192:	4630      	mov	r0, r6
 8010194:	4639      	mov	r1, r7
 8010196:	f7f0 f8e7 	bl	8000368 <__aeabi_dsub>
 801019a:	a395      	add	r3, pc, #596	@ (adr r3, 80103f0 <__ieee754_rem_pio2+0x300>)
 801019c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101a0:	e7dc      	b.n	801015c <__ieee754_rem_pio2+0x6c>
 80101a2:	f7f0 f8e3 	bl	800036c <__adddf3>
 80101a6:	45a8      	cmp	r8, r5
 80101a8:	4606      	mov	r6, r0
 80101aa:	460f      	mov	r7, r1
 80101ac:	d018      	beq.n	80101e0 <__ieee754_rem_pio2+0xf0>
 80101ae:	a38c      	add	r3, pc, #560	@ (adr r3, 80103e0 <__ieee754_rem_pio2+0x2f0>)
 80101b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101b4:	f7f0 f8da 	bl	800036c <__adddf3>
 80101b8:	4602      	mov	r2, r0
 80101ba:	460b      	mov	r3, r1
 80101bc:	4680      	mov	r8, r0
 80101be:	4689      	mov	r9, r1
 80101c0:	4630      	mov	r0, r6
 80101c2:	4639      	mov	r1, r7
 80101c4:	f7f0 f8d0 	bl	8000368 <__aeabi_dsub>
 80101c8:	a385      	add	r3, pc, #532	@ (adr r3, 80103e0 <__ieee754_rem_pio2+0x2f0>)
 80101ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101ce:	f7f0 f8cd 	bl	800036c <__adddf3>
 80101d2:	f04f 35ff 	mov.w	r5, #4294967295
 80101d6:	e9c4 8900 	strd	r8, r9, [r4]
 80101da:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80101de:	e7c4      	b.n	801016a <__ieee754_rem_pio2+0x7a>
 80101e0:	a381      	add	r3, pc, #516	@ (adr r3, 80103e8 <__ieee754_rem_pio2+0x2f8>)
 80101e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101e6:	f7f0 f8c1 	bl	800036c <__adddf3>
 80101ea:	a381      	add	r3, pc, #516	@ (adr r3, 80103f0 <__ieee754_rem_pio2+0x300>)
 80101ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101f0:	4606      	mov	r6, r0
 80101f2:	460f      	mov	r7, r1
 80101f4:	f7f0 f8ba 	bl	800036c <__adddf3>
 80101f8:	4602      	mov	r2, r0
 80101fa:	460b      	mov	r3, r1
 80101fc:	4680      	mov	r8, r0
 80101fe:	4689      	mov	r9, r1
 8010200:	4630      	mov	r0, r6
 8010202:	4639      	mov	r1, r7
 8010204:	f7f0 f8b0 	bl	8000368 <__aeabi_dsub>
 8010208:	a379      	add	r3, pc, #484	@ (adr r3, 80103f0 <__ieee754_rem_pio2+0x300>)
 801020a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801020e:	e7de      	b.n	80101ce <__ieee754_rem_pio2+0xde>
 8010210:	4b82      	ldr	r3, [pc, #520]	@ (801041c <__ieee754_rem_pio2+0x32c>)
 8010212:	4598      	cmp	r8, r3
 8010214:	f200 80d1 	bhi.w	80103ba <__ieee754_rem_pio2+0x2ca>
 8010218:	f000 f966 	bl	80104e8 <fabs>
 801021c:	ec57 6b10 	vmov	r6, r7, d0
 8010220:	a375      	add	r3, pc, #468	@ (adr r3, 80103f8 <__ieee754_rem_pio2+0x308>)
 8010222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010226:	4630      	mov	r0, r6
 8010228:	4639      	mov	r1, r7
 801022a:	f7f0 fa55 	bl	80006d8 <__aeabi_dmul>
 801022e:	4b7c      	ldr	r3, [pc, #496]	@ (8010420 <__ieee754_rem_pio2+0x330>)
 8010230:	2200      	movs	r2, #0
 8010232:	f7f0 f89b 	bl	800036c <__adddf3>
 8010236:	f7f0 fcff 	bl	8000c38 <__aeabi_d2iz>
 801023a:	4605      	mov	r5, r0
 801023c:	f7f0 f9e2 	bl	8000604 <__aeabi_i2d>
 8010240:	4602      	mov	r2, r0
 8010242:	460b      	mov	r3, r1
 8010244:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010248:	a363      	add	r3, pc, #396	@ (adr r3, 80103d8 <__ieee754_rem_pio2+0x2e8>)
 801024a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801024e:	f7f0 fa43 	bl	80006d8 <__aeabi_dmul>
 8010252:	4602      	mov	r2, r0
 8010254:	460b      	mov	r3, r1
 8010256:	4630      	mov	r0, r6
 8010258:	4639      	mov	r1, r7
 801025a:	f7f0 f885 	bl	8000368 <__aeabi_dsub>
 801025e:	a360      	add	r3, pc, #384	@ (adr r3, 80103e0 <__ieee754_rem_pio2+0x2f0>)
 8010260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010264:	4682      	mov	sl, r0
 8010266:	468b      	mov	fp, r1
 8010268:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801026c:	f7f0 fa34 	bl	80006d8 <__aeabi_dmul>
 8010270:	2d1f      	cmp	r5, #31
 8010272:	4606      	mov	r6, r0
 8010274:	460f      	mov	r7, r1
 8010276:	dc0c      	bgt.n	8010292 <__ieee754_rem_pio2+0x1a2>
 8010278:	4b6a      	ldr	r3, [pc, #424]	@ (8010424 <__ieee754_rem_pio2+0x334>)
 801027a:	1e6a      	subs	r2, r5, #1
 801027c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010280:	4543      	cmp	r3, r8
 8010282:	d006      	beq.n	8010292 <__ieee754_rem_pio2+0x1a2>
 8010284:	4632      	mov	r2, r6
 8010286:	463b      	mov	r3, r7
 8010288:	4650      	mov	r0, sl
 801028a:	4659      	mov	r1, fp
 801028c:	f7f0 f86c 	bl	8000368 <__aeabi_dsub>
 8010290:	e00e      	b.n	80102b0 <__ieee754_rem_pio2+0x1c0>
 8010292:	463b      	mov	r3, r7
 8010294:	4632      	mov	r2, r6
 8010296:	4650      	mov	r0, sl
 8010298:	4659      	mov	r1, fp
 801029a:	f7f0 f865 	bl	8000368 <__aeabi_dsub>
 801029e:	ea4f 5328 	mov.w	r3, r8, asr #20
 80102a2:	9305      	str	r3, [sp, #20]
 80102a4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80102a8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80102ac:	2b10      	cmp	r3, #16
 80102ae:	dc02      	bgt.n	80102b6 <__ieee754_rem_pio2+0x1c6>
 80102b0:	e9c4 0100 	strd	r0, r1, [r4]
 80102b4:	e039      	b.n	801032a <__ieee754_rem_pio2+0x23a>
 80102b6:	a34c      	add	r3, pc, #304	@ (adr r3, 80103e8 <__ieee754_rem_pio2+0x2f8>)
 80102b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80102c0:	f7f0 fa0a 	bl	80006d8 <__aeabi_dmul>
 80102c4:	4606      	mov	r6, r0
 80102c6:	460f      	mov	r7, r1
 80102c8:	4602      	mov	r2, r0
 80102ca:	460b      	mov	r3, r1
 80102cc:	4650      	mov	r0, sl
 80102ce:	4659      	mov	r1, fp
 80102d0:	f7f0 f84a 	bl	8000368 <__aeabi_dsub>
 80102d4:	4602      	mov	r2, r0
 80102d6:	460b      	mov	r3, r1
 80102d8:	4680      	mov	r8, r0
 80102da:	4689      	mov	r9, r1
 80102dc:	4650      	mov	r0, sl
 80102de:	4659      	mov	r1, fp
 80102e0:	f7f0 f842 	bl	8000368 <__aeabi_dsub>
 80102e4:	4632      	mov	r2, r6
 80102e6:	463b      	mov	r3, r7
 80102e8:	f7f0 f83e 	bl	8000368 <__aeabi_dsub>
 80102ec:	a340      	add	r3, pc, #256	@ (adr r3, 80103f0 <__ieee754_rem_pio2+0x300>)
 80102ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102f2:	4606      	mov	r6, r0
 80102f4:	460f      	mov	r7, r1
 80102f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80102fa:	f7f0 f9ed 	bl	80006d8 <__aeabi_dmul>
 80102fe:	4632      	mov	r2, r6
 8010300:	463b      	mov	r3, r7
 8010302:	f7f0 f831 	bl	8000368 <__aeabi_dsub>
 8010306:	4602      	mov	r2, r0
 8010308:	460b      	mov	r3, r1
 801030a:	4606      	mov	r6, r0
 801030c:	460f      	mov	r7, r1
 801030e:	4640      	mov	r0, r8
 8010310:	4649      	mov	r1, r9
 8010312:	f7f0 f829 	bl	8000368 <__aeabi_dsub>
 8010316:	9a05      	ldr	r2, [sp, #20]
 8010318:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801031c:	1ad3      	subs	r3, r2, r3
 801031e:	2b31      	cmp	r3, #49	@ 0x31
 8010320:	dc20      	bgt.n	8010364 <__ieee754_rem_pio2+0x274>
 8010322:	e9c4 0100 	strd	r0, r1, [r4]
 8010326:	46c2      	mov	sl, r8
 8010328:	46cb      	mov	fp, r9
 801032a:	e9d4 8900 	ldrd	r8, r9, [r4]
 801032e:	4650      	mov	r0, sl
 8010330:	4642      	mov	r2, r8
 8010332:	464b      	mov	r3, r9
 8010334:	4659      	mov	r1, fp
 8010336:	f7f0 f817 	bl	8000368 <__aeabi_dsub>
 801033a:	463b      	mov	r3, r7
 801033c:	4632      	mov	r2, r6
 801033e:	f7f0 f813 	bl	8000368 <__aeabi_dsub>
 8010342:	9b04      	ldr	r3, [sp, #16]
 8010344:	2b00      	cmp	r3, #0
 8010346:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801034a:	f6bf af0e 	bge.w	801016a <__ieee754_rem_pio2+0x7a>
 801034e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8010352:	6063      	str	r3, [r4, #4]
 8010354:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010358:	f8c4 8000 	str.w	r8, [r4]
 801035c:	60a0      	str	r0, [r4, #8]
 801035e:	60e3      	str	r3, [r4, #12]
 8010360:	426d      	negs	r5, r5
 8010362:	e702      	b.n	801016a <__ieee754_rem_pio2+0x7a>
 8010364:	a326      	add	r3, pc, #152	@ (adr r3, 8010400 <__ieee754_rem_pio2+0x310>)
 8010366:	e9d3 2300 	ldrd	r2, r3, [r3]
 801036a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801036e:	f7f0 f9b3 	bl	80006d8 <__aeabi_dmul>
 8010372:	4606      	mov	r6, r0
 8010374:	460f      	mov	r7, r1
 8010376:	4602      	mov	r2, r0
 8010378:	460b      	mov	r3, r1
 801037a:	4640      	mov	r0, r8
 801037c:	4649      	mov	r1, r9
 801037e:	f7ef fff3 	bl	8000368 <__aeabi_dsub>
 8010382:	4602      	mov	r2, r0
 8010384:	460b      	mov	r3, r1
 8010386:	4682      	mov	sl, r0
 8010388:	468b      	mov	fp, r1
 801038a:	4640      	mov	r0, r8
 801038c:	4649      	mov	r1, r9
 801038e:	f7ef ffeb 	bl	8000368 <__aeabi_dsub>
 8010392:	4632      	mov	r2, r6
 8010394:	463b      	mov	r3, r7
 8010396:	f7ef ffe7 	bl	8000368 <__aeabi_dsub>
 801039a:	a31b      	add	r3, pc, #108	@ (adr r3, 8010408 <__ieee754_rem_pio2+0x318>)
 801039c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103a0:	4606      	mov	r6, r0
 80103a2:	460f      	mov	r7, r1
 80103a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80103a8:	f7f0 f996 	bl	80006d8 <__aeabi_dmul>
 80103ac:	4632      	mov	r2, r6
 80103ae:	463b      	mov	r3, r7
 80103b0:	f7ef ffda 	bl	8000368 <__aeabi_dsub>
 80103b4:	4606      	mov	r6, r0
 80103b6:	460f      	mov	r7, r1
 80103b8:	e764      	b.n	8010284 <__ieee754_rem_pio2+0x194>
 80103ba:	4b1b      	ldr	r3, [pc, #108]	@ (8010428 <__ieee754_rem_pio2+0x338>)
 80103bc:	4598      	cmp	r8, r3
 80103be:	d935      	bls.n	801042c <__ieee754_rem_pio2+0x33c>
 80103c0:	4632      	mov	r2, r6
 80103c2:	463b      	mov	r3, r7
 80103c4:	4630      	mov	r0, r6
 80103c6:	4639      	mov	r1, r7
 80103c8:	f7ef ffce 	bl	8000368 <__aeabi_dsub>
 80103cc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80103d0:	e9c4 0100 	strd	r0, r1, [r4]
 80103d4:	e69e      	b.n	8010114 <__ieee754_rem_pio2+0x24>
 80103d6:	bf00      	nop
 80103d8:	54400000 	.word	0x54400000
 80103dc:	3ff921fb 	.word	0x3ff921fb
 80103e0:	1a626331 	.word	0x1a626331
 80103e4:	3dd0b461 	.word	0x3dd0b461
 80103e8:	1a600000 	.word	0x1a600000
 80103ec:	3dd0b461 	.word	0x3dd0b461
 80103f0:	2e037073 	.word	0x2e037073
 80103f4:	3ba3198a 	.word	0x3ba3198a
 80103f8:	6dc9c883 	.word	0x6dc9c883
 80103fc:	3fe45f30 	.word	0x3fe45f30
 8010400:	2e000000 	.word	0x2e000000
 8010404:	3ba3198a 	.word	0x3ba3198a
 8010408:	252049c1 	.word	0x252049c1
 801040c:	397b839a 	.word	0x397b839a
 8010410:	3fe921fb 	.word	0x3fe921fb
 8010414:	4002d97b 	.word	0x4002d97b
 8010418:	3ff921fb 	.word	0x3ff921fb
 801041c:	413921fb 	.word	0x413921fb
 8010420:	3fe00000 	.word	0x3fe00000
 8010424:	080114a4 	.word	0x080114a4
 8010428:	7fefffff 	.word	0x7fefffff
 801042c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8010430:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8010434:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8010438:	4630      	mov	r0, r6
 801043a:	460f      	mov	r7, r1
 801043c:	f7f0 fbfc 	bl	8000c38 <__aeabi_d2iz>
 8010440:	f7f0 f8e0 	bl	8000604 <__aeabi_i2d>
 8010444:	4602      	mov	r2, r0
 8010446:	460b      	mov	r3, r1
 8010448:	4630      	mov	r0, r6
 801044a:	4639      	mov	r1, r7
 801044c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010450:	f7ef ff8a 	bl	8000368 <__aeabi_dsub>
 8010454:	4b22      	ldr	r3, [pc, #136]	@ (80104e0 <__ieee754_rem_pio2+0x3f0>)
 8010456:	2200      	movs	r2, #0
 8010458:	f7f0 f93e 	bl	80006d8 <__aeabi_dmul>
 801045c:	460f      	mov	r7, r1
 801045e:	4606      	mov	r6, r0
 8010460:	f7f0 fbea 	bl	8000c38 <__aeabi_d2iz>
 8010464:	f7f0 f8ce 	bl	8000604 <__aeabi_i2d>
 8010468:	4602      	mov	r2, r0
 801046a:	460b      	mov	r3, r1
 801046c:	4630      	mov	r0, r6
 801046e:	4639      	mov	r1, r7
 8010470:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010474:	f7ef ff78 	bl	8000368 <__aeabi_dsub>
 8010478:	4b19      	ldr	r3, [pc, #100]	@ (80104e0 <__ieee754_rem_pio2+0x3f0>)
 801047a:	2200      	movs	r2, #0
 801047c:	f7f0 f92c 	bl	80006d8 <__aeabi_dmul>
 8010480:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8010484:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8010488:	f04f 0803 	mov.w	r8, #3
 801048c:	2600      	movs	r6, #0
 801048e:	2700      	movs	r7, #0
 8010490:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8010494:	4632      	mov	r2, r6
 8010496:	463b      	mov	r3, r7
 8010498:	46c2      	mov	sl, r8
 801049a:	f108 38ff 	add.w	r8, r8, #4294967295
 801049e:	f7f0 fb83 	bl	8000ba8 <__aeabi_dcmpeq>
 80104a2:	2800      	cmp	r0, #0
 80104a4:	d1f4      	bne.n	8010490 <__ieee754_rem_pio2+0x3a0>
 80104a6:	4b0f      	ldr	r3, [pc, #60]	@ (80104e4 <__ieee754_rem_pio2+0x3f4>)
 80104a8:	9301      	str	r3, [sp, #4]
 80104aa:	2302      	movs	r3, #2
 80104ac:	9300      	str	r3, [sp, #0]
 80104ae:	462a      	mov	r2, r5
 80104b0:	4653      	mov	r3, sl
 80104b2:	4621      	mov	r1, r4
 80104b4:	a806      	add	r0, sp, #24
 80104b6:	f000 f81f 	bl	80104f8 <__kernel_rem_pio2>
 80104ba:	9b04      	ldr	r3, [sp, #16]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	4605      	mov	r5, r0
 80104c0:	f6bf ae53 	bge.w	801016a <__ieee754_rem_pio2+0x7a>
 80104c4:	e9d4 2100 	ldrd	r2, r1, [r4]
 80104c8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80104cc:	e9c4 2300 	strd	r2, r3, [r4]
 80104d0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80104d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80104d8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80104dc:	e740      	b.n	8010360 <__ieee754_rem_pio2+0x270>
 80104de:	bf00      	nop
 80104e0:	41700000 	.word	0x41700000
 80104e4:	08011524 	.word	0x08011524

080104e8 <fabs>:
 80104e8:	ec51 0b10 	vmov	r0, r1, d0
 80104ec:	4602      	mov	r2, r0
 80104ee:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80104f2:	ec43 2b10 	vmov	d0, r2, r3
 80104f6:	4770      	bx	lr

080104f8 <__kernel_rem_pio2>:
 80104f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104fc:	ed2d 8b02 	vpush	{d8}
 8010500:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8010504:	f112 0f14 	cmn.w	r2, #20
 8010508:	9306      	str	r3, [sp, #24]
 801050a:	9104      	str	r1, [sp, #16]
 801050c:	4bc2      	ldr	r3, [pc, #776]	@ (8010818 <__kernel_rem_pio2+0x320>)
 801050e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8010510:	9008      	str	r0, [sp, #32]
 8010512:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010516:	9300      	str	r3, [sp, #0]
 8010518:	9b06      	ldr	r3, [sp, #24]
 801051a:	f103 33ff 	add.w	r3, r3, #4294967295
 801051e:	bfa8      	it	ge
 8010520:	1ed4      	subge	r4, r2, #3
 8010522:	9305      	str	r3, [sp, #20]
 8010524:	bfb2      	itee	lt
 8010526:	2400      	movlt	r4, #0
 8010528:	2318      	movge	r3, #24
 801052a:	fb94 f4f3 	sdivge	r4, r4, r3
 801052e:	f06f 0317 	mvn.w	r3, #23
 8010532:	fb04 3303 	mla	r3, r4, r3, r3
 8010536:	eb03 0b02 	add.w	fp, r3, r2
 801053a:	9b00      	ldr	r3, [sp, #0]
 801053c:	9a05      	ldr	r2, [sp, #20]
 801053e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8010808 <__kernel_rem_pio2+0x310>
 8010542:	eb03 0802 	add.w	r8, r3, r2
 8010546:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8010548:	1aa7      	subs	r7, r4, r2
 801054a:	ae20      	add	r6, sp, #128	@ 0x80
 801054c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8010550:	2500      	movs	r5, #0
 8010552:	4545      	cmp	r5, r8
 8010554:	dd12      	ble.n	801057c <__kernel_rem_pio2+0x84>
 8010556:	9b06      	ldr	r3, [sp, #24]
 8010558:	aa20      	add	r2, sp, #128	@ 0x80
 801055a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801055e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8010562:	2700      	movs	r7, #0
 8010564:	9b00      	ldr	r3, [sp, #0]
 8010566:	429f      	cmp	r7, r3
 8010568:	dc2e      	bgt.n	80105c8 <__kernel_rem_pio2+0xd0>
 801056a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8010808 <__kernel_rem_pio2+0x310>
 801056e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010572:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010576:	46a8      	mov	r8, r5
 8010578:	2600      	movs	r6, #0
 801057a:	e01b      	b.n	80105b4 <__kernel_rem_pio2+0xbc>
 801057c:	42ef      	cmn	r7, r5
 801057e:	d407      	bmi.n	8010590 <__kernel_rem_pio2+0x98>
 8010580:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8010584:	f7f0 f83e 	bl	8000604 <__aeabi_i2d>
 8010588:	e8e6 0102 	strd	r0, r1, [r6], #8
 801058c:	3501      	adds	r5, #1
 801058e:	e7e0      	b.n	8010552 <__kernel_rem_pio2+0x5a>
 8010590:	ec51 0b18 	vmov	r0, r1, d8
 8010594:	e7f8      	b.n	8010588 <__kernel_rem_pio2+0x90>
 8010596:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801059a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801059e:	f7f0 f89b 	bl	80006d8 <__aeabi_dmul>
 80105a2:	4602      	mov	r2, r0
 80105a4:	460b      	mov	r3, r1
 80105a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80105aa:	f7ef fedf 	bl	800036c <__adddf3>
 80105ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80105b2:	3601      	adds	r6, #1
 80105b4:	9b05      	ldr	r3, [sp, #20]
 80105b6:	429e      	cmp	r6, r3
 80105b8:	dded      	ble.n	8010596 <__kernel_rem_pio2+0x9e>
 80105ba:	ed9d 7b02 	vldr	d7, [sp, #8]
 80105be:	3701      	adds	r7, #1
 80105c0:	ecaa 7b02 	vstmia	sl!, {d7}
 80105c4:	3508      	adds	r5, #8
 80105c6:	e7cd      	b.n	8010564 <__kernel_rem_pio2+0x6c>
 80105c8:	9b00      	ldr	r3, [sp, #0]
 80105ca:	f8dd 8000 	ldr.w	r8, [sp]
 80105ce:	aa0c      	add	r2, sp, #48	@ 0x30
 80105d0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80105d4:	930a      	str	r3, [sp, #40]	@ 0x28
 80105d6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80105d8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80105dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80105de:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80105e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80105e4:	ab98      	add	r3, sp, #608	@ 0x260
 80105e6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80105ea:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 80105ee:	ed8d 7b02 	vstr	d7, [sp, #8]
 80105f2:	ac0c      	add	r4, sp, #48	@ 0x30
 80105f4:	ab70      	add	r3, sp, #448	@ 0x1c0
 80105f6:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80105fa:	46a1      	mov	r9, r4
 80105fc:	46c2      	mov	sl, r8
 80105fe:	f1ba 0f00 	cmp.w	sl, #0
 8010602:	dc77      	bgt.n	80106f4 <__kernel_rem_pio2+0x1fc>
 8010604:	4658      	mov	r0, fp
 8010606:	ed9d 0b02 	vldr	d0, [sp, #8]
 801060a:	f000 fac5 	bl	8010b98 <scalbn>
 801060e:	ec57 6b10 	vmov	r6, r7, d0
 8010612:	2200      	movs	r2, #0
 8010614:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8010618:	4630      	mov	r0, r6
 801061a:	4639      	mov	r1, r7
 801061c:	f7f0 f85c 	bl	80006d8 <__aeabi_dmul>
 8010620:	ec41 0b10 	vmov	d0, r0, r1
 8010624:	f000 fb34 	bl	8010c90 <floor>
 8010628:	4b7c      	ldr	r3, [pc, #496]	@ (801081c <__kernel_rem_pio2+0x324>)
 801062a:	ec51 0b10 	vmov	r0, r1, d0
 801062e:	2200      	movs	r2, #0
 8010630:	f7f0 f852 	bl	80006d8 <__aeabi_dmul>
 8010634:	4602      	mov	r2, r0
 8010636:	460b      	mov	r3, r1
 8010638:	4630      	mov	r0, r6
 801063a:	4639      	mov	r1, r7
 801063c:	f7ef fe94 	bl	8000368 <__aeabi_dsub>
 8010640:	460f      	mov	r7, r1
 8010642:	4606      	mov	r6, r0
 8010644:	f7f0 faf8 	bl	8000c38 <__aeabi_d2iz>
 8010648:	9002      	str	r0, [sp, #8]
 801064a:	f7ef ffdb 	bl	8000604 <__aeabi_i2d>
 801064e:	4602      	mov	r2, r0
 8010650:	460b      	mov	r3, r1
 8010652:	4630      	mov	r0, r6
 8010654:	4639      	mov	r1, r7
 8010656:	f7ef fe87 	bl	8000368 <__aeabi_dsub>
 801065a:	f1bb 0f00 	cmp.w	fp, #0
 801065e:	4606      	mov	r6, r0
 8010660:	460f      	mov	r7, r1
 8010662:	dd6c      	ble.n	801073e <__kernel_rem_pio2+0x246>
 8010664:	f108 31ff 	add.w	r1, r8, #4294967295
 8010668:	ab0c      	add	r3, sp, #48	@ 0x30
 801066a:	9d02      	ldr	r5, [sp, #8]
 801066c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010670:	f1cb 0018 	rsb	r0, fp, #24
 8010674:	fa43 f200 	asr.w	r2, r3, r0
 8010678:	4415      	add	r5, r2
 801067a:	4082      	lsls	r2, r0
 801067c:	1a9b      	subs	r3, r3, r2
 801067e:	aa0c      	add	r2, sp, #48	@ 0x30
 8010680:	9502      	str	r5, [sp, #8]
 8010682:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8010686:	f1cb 0217 	rsb	r2, fp, #23
 801068a:	fa43 f902 	asr.w	r9, r3, r2
 801068e:	f1b9 0f00 	cmp.w	r9, #0
 8010692:	dd64      	ble.n	801075e <__kernel_rem_pio2+0x266>
 8010694:	9b02      	ldr	r3, [sp, #8]
 8010696:	2200      	movs	r2, #0
 8010698:	3301      	adds	r3, #1
 801069a:	9302      	str	r3, [sp, #8]
 801069c:	4615      	mov	r5, r2
 801069e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 80106a2:	4590      	cmp	r8, r2
 80106a4:	f300 80a1 	bgt.w	80107ea <__kernel_rem_pio2+0x2f2>
 80106a8:	f1bb 0f00 	cmp.w	fp, #0
 80106ac:	dd07      	ble.n	80106be <__kernel_rem_pio2+0x1c6>
 80106ae:	f1bb 0f01 	cmp.w	fp, #1
 80106b2:	f000 80c1 	beq.w	8010838 <__kernel_rem_pio2+0x340>
 80106b6:	f1bb 0f02 	cmp.w	fp, #2
 80106ba:	f000 80c8 	beq.w	801084e <__kernel_rem_pio2+0x356>
 80106be:	f1b9 0f02 	cmp.w	r9, #2
 80106c2:	d14c      	bne.n	801075e <__kernel_rem_pio2+0x266>
 80106c4:	4632      	mov	r2, r6
 80106c6:	463b      	mov	r3, r7
 80106c8:	4955      	ldr	r1, [pc, #340]	@ (8010820 <__kernel_rem_pio2+0x328>)
 80106ca:	2000      	movs	r0, #0
 80106cc:	f7ef fe4c 	bl	8000368 <__aeabi_dsub>
 80106d0:	4606      	mov	r6, r0
 80106d2:	460f      	mov	r7, r1
 80106d4:	2d00      	cmp	r5, #0
 80106d6:	d042      	beq.n	801075e <__kernel_rem_pio2+0x266>
 80106d8:	4658      	mov	r0, fp
 80106da:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8010810 <__kernel_rem_pio2+0x318>
 80106de:	f000 fa5b 	bl	8010b98 <scalbn>
 80106e2:	4630      	mov	r0, r6
 80106e4:	4639      	mov	r1, r7
 80106e6:	ec53 2b10 	vmov	r2, r3, d0
 80106ea:	f7ef fe3d 	bl	8000368 <__aeabi_dsub>
 80106ee:	4606      	mov	r6, r0
 80106f0:	460f      	mov	r7, r1
 80106f2:	e034      	b.n	801075e <__kernel_rem_pio2+0x266>
 80106f4:	4b4b      	ldr	r3, [pc, #300]	@ (8010824 <__kernel_rem_pio2+0x32c>)
 80106f6:	2200      	movs	r2, #0
 80106f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80106fc:	f7ef ffec 	bl	80006d8 <__aeabi_dmul>
 8010700:	f7f0 fa9a 	bl	8000c38 <__aeabi_d2iz>
 8010704:	f7ef ff7e 	bl	8000604 <__aeabi_i2d>
 8010708:	4b47      	ldr	r3, [pc, #284]	@ (8010828 <__kernel_rem_pio2+0x330>)
 801070a:	2200      	movs	r2, #0
 801070c:	4606      	mov	r6, r0
 801070e:	460f      	mov	r7, r1
 8010710:	f7ef ffe2 	bl	80006d8 <__aeabi_dmul>
 8010714:	4602      	mov	r2, r0
 8010716:	460b      	mov	r3, r1
 8010718:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801071c:	f7ef fe24 	bl	8000368 <__aeabi_dsub>
 8010720:	f7f0 fa8a 	bl	8000c38 <__aeabi_d2iz>
 8010724:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8010728:	f849 0b04 	str.w	r0, [r9], #4
 801072c:	4639      	mov	r1, r7
 801072e:	4630      	mov	r0, r6
 8010730:	f7ef fe1c 	bl	800036c <__adddf3>
 8010734:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010738:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801073c:	e75f      	b.n	80105fe <__kernel_rem_pio2+0x106>
 801073e:	d107      	bne.n	8010750 <__kernel_rem_pio2+0x258>
 8010740:	f108 33ff 	add.w	r3, r8, #4294967295
 8010744:	aa0c      	add	r2, sp, #48	@ 0x30
 8010746:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801074a:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801074e:	e79e      	b.n	801068e <__kernel_rem_pio2+0x196>
 8010750:	4b36      	ldr	r3, [pc, #216]	@ (801082c <__kernel_rem_pio2+0x334>)
 8010752:	2200      	movs	r2, #0
 8010754:	f7f0 fa46 	bl	8000be4 <__aeabi_dcmpge>
 8010758:	2800      	cmp	r0, #0
 801075a:	d143      	bne.n	80107e4 <__kernel_rem_pio2+0x2ec>
 801075c:	4681      	mov	r9, r0
 801075e:	2200      	movs	r2, #0
 8010760:	2300      	movs	r3, #0
 8010762:	4630      	mov	r0, r6
 8010764:	4639      	mov	r1, r7
 8010766:	f7f0 fa1f 	bl	8000ba8 <__aeabi_dcmpeq>
 801076a:	2800      	cmp	r0, #0
 801076c:	f000 80c1 	beq.w	80108f2 <__kernel_rem_pio2+0x3fa>
 8010770:	f108 33ff 	add.w	r3, r8, #4294967295
 8010774:	2200      	movs	r2, #0
 8010776:	9900      	ldr	r1, [sp, #0]
 8010778:	428b      	cmp	r3, r1
 801077a:	da70      	bge.n	801085e <__kernel_rem_pio2+0x366>
 801077c:	2a00      	cmp	r2, #0
 801077e:	f000 808b 	beq.w	8010898 <__kernel_rem_pio2+0x3a0>
 8010782:	f108 38ff 	add.w	r8, r8, #4294967295
 8010786:	ab0c      	add	r3, sp, #48	@ 0x30
 8010788:	f1ab 0b18 	sub.w	fp, fp, #24
 801078c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8010790:	2b00      	cmp	r3, #0
 8010792:	d0f6      	beq.n	8010782 <__kernel_rem_pio2+0x28a>
 8010794:	4658      	mov	r0, fp
 8010796:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8010810 <__kernel_rem_pio2+0x318>
 801079a:	f000 f9fd 	bl	8010b98 <scalbn>
 801079e:	f108 0301 	add.w	r3, r8, #1
 80107a2:	00da      	lsls	r2, r3, #3
 80107a4:	9205      	str	r2, [sp, #20]
 80107a6:	ec55 4b10 	vmov	r4, r5, d0
 80107aa:	aa70      	add	r2, sp, #448	@ 0x1c0
 80107ac:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8010824 <__kernel_rem_pio2+0x32c>
 80107b0:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 80107b4:	4646      	mov	r6, r8
 80107b6:	f04f 0a00 	mov.w	sl, #0
 80107ba:	2e00      	cmp	r6, #0
 80107bc:	f280 80d1 	bge.w	8010962 <__kernel_rem_pio2+0x46a>
 80107c0:	4644      	mov	r4, r8
 80107c2:	2c00      	cmp	r4, #0
 80107c4:	f2c0 80ff 	blt.w	80109c6 <__kernel_rem_pio2+0x4ce>
 80107c8:	4b19      	ldr	r3, [pc, #100]	@ (8010830 <__kernel_rem_pio2+0x338>)
 80107ca:	461f      	mov	r7, r3
 80107cc:	ab70      	add	r3, sp, #448	@ 0x1c0
 80107ce:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80107d2:	9306      	str	r3, [sp, #24]
 80107d4:	f04f 0a00 	mov.w	sl, #0
 80107d8:	f04f 0b00 	mov.w	fp, #0
 80107dc:	2600      	movs	r6, #0
 80107de:	eba8 0504 	sub.w	r5, r8, r4
 80107e2:	e0e4      	b.n	80109ae <__kernel_rem_pio2+0x4b6>
 80107e4:	f04f 0902 	mov.w	r9, #2
 80107e8:	e754      	b.n	8010694 <__kernel_rem_pio2+0x19c>
 80107ea:	f854 3b04 	ldr.w	r3, [r4], #4
 80107ee:	bb0d      	cbnz	r5, 8010834 <__kernel_rem_pio2+0x33c>
 80107f0:	b123      	cbz	r3, 80107fc <__kernel_rem_pio2+0x304>
 80107f2:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80107f6:	f844 3c04 	str.w	r3, [r4, #-4]
 80107fa:	2301      	movs	r3, #1
 80107fc:	3201      	adds	r2, #1
 80107fe:	461d      	mov	r5, r3
 8010800:	e74f      	b.n	80106a2 <__kernel_rem_pio2+0x1aa>
 8010802:	bf00      	nop
 8010804:	f3af 8000 	nop.w
	...
 8010814:	3ff00000 	.word	0x3ff00000
 8010818:	08011670 	.word	0x08011670
 801081c:	40200000 	.word	0x40200000
 8010820:	3ff00000 	.word	0x3ff00000
 8010824:	3e700000 	.word	0x3e700000
 8010828:	41700000 	.word	0x41700000
 801082c:	3fe00000 	.word	0x3fe00000
 8010830:	08011630 	.word	0x08011630
 8010834:	1acb      	subs	r3, r1, r3
 8010836:	e7de      	b.n	80107f6 <__kernel_rem_pio2+0x2fe>
 8010838:	f108 32ff 	add.w	r2, r8, #4294967295
 801083c:	ab0c      	add	r3, sp, #48	@ 0x30
 801083e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010842:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010846:	a90c      	add	r1, sp, #48	@ 0x30
 8010848:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801084c:	e737      	b.n	80106be <__kernel_rem_pio2+0x1c6>
 801084e:	f108 32ff 	add.w	r2, r8, #4294967295
 8010852:	ab0c      	add	r3, sp, #48	@ 0x30
 8010854:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010858:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801085c:	e7f3      	b.n	8010846 <__kernel_rem_pio2+0x34e>
 801085e:	a90c      	add	r1, sp, #48	@ 0x30
 8010860:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8010864:	3b01      	subs	r3, #1
 8010866:	430a      	orrs	r2, r1
 8010868:	e785      	b.n	8010776 <__kernel_rem_pio2+0x27e>
 801086a:	3401      	adds	r4, #1
 801086c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8010870:	2a00      	cmp	r2, #0
 8010872:	d0fa      	beq.n	801086a <__kernel_rem_pio2+0x372>
 8010874:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010876:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801087a:	eb0d 0503 	add.w	r5, sp, r3
 801087e:	9b06      	ldr	r3, [sp, #24]
 8010880:	aa20      	add	r2, sp, #128	@ 0x80
 8010882:	4443      	add	r3, r8
 8010884:	f108 0701 	add.w	r7, r8, #1
 8010888:	3d98      	subs	r5, #152	@ 0x98
 801088a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801088e:	4444      	add	r4, r8
 8010890:	42bc      	cmp	r4, r7
 8010892:	da04      	bge.n	801089e <__kernel_rem_pio2+0x3a6>
 8010894:	46a0      	mov	r8, r4
 8010896:	e6a2      	b.n	80105de <__kernel_rem_pio2+0xe6>
 8010898:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801089a:	2401      	movs	r4, #1
 801089c:	e7e6      	b.n	801086c <__kernel_rem_pio2+0x374>
 801089e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108a0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80108a4:	f7ef feae 	bl	8000604 <__aeabi_i2d>
 80108a8:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8010b68 <__kernel_rem_pio2+0x670>
 80108ac:	e8e6 0102 	strd	r0, r1, [r6], #8
 80108b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80108b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80108b8:	46b2      	mov	sl, r6
 80108ba:	f04f 0800 	mov.w	r8, #0
 80108be:	9b05      	ldr	r3, [sp, #20]
 80108c0:	4598      	cmp	r8, r3
 80108c2:	dd05      	ble.n	80108d0 <__kernel_rem_pio2+0x3d8>
 80108c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80108c8:	3701      	adds	r7, #1
 80108ca:	eca5 7b02 	vstmia	r5!, {d7}
 80108ce:	e7df      	b.n	8010890 <__kernel_rem_pio2+0x398>
 80108d0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80108d4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80108d8:	f7ef fefe 	bl	80006d8 <__aeabi_dmul>
 80108dc:	4602      	mov	r2, r0
 80108de:	460b      	mov	r3, r1
 80108e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80108e4:	f7ef fd42 	bl	800036c <__adddf3>
 80108e8:	f108 0801 	add.w	r8, r8, #1
 80108ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80108f0:	e7e5      	b.n	80108be <__kernel_rem_pio2+0x3c6>
 80108f2:	f1cb 0000 	rsb	r0, fp, #0
 80108f6:	ec47 6b10 	vmov	d0, r6, r7
 80108fa:	f000 f94d 	bl	8010b98 <scalbn>
 80108fe:	ec55 4b10 	vmov	r4, r5, d0
 8010902:	4b9b      	ldr	r3, [pc, #620]	@ (8010b70 <__kernel_rem_pio2+0x678>)
 8010904:	2200      	movs	r2, #0
 8010906:	4620      	mov	r0, r4
 8010908:	4629      	mov	r1, r5
 801090a:	f7f0 f96b 	bl	8000be4 <__aeabi_dcmpge>
 801090e:	b300      	cbz	r0, 8010952 <__kernel_rem_pio2+0x45a>
 8010910:	4b98      	ldr	r3, [pc, #608]	@ (8010b74 <__kernel_rem_pio2+0x67c>)
 8010912:	2200      	movs	r2, #0
 8010914:	4620      	mov	r0, r4
 8010916:	4629      	mov	r1, r5
 8010918:	f7ef fede 	bl	80006d8 <__aeabi_dmul>
 801091c:	f7f0 f98c 	bl	8000c38 <__aeabi_d2iz>
 8010920:	4606      	mov	r6, r0
 8010922:	f7ef fe6f 	bl	8000604 <__aeabi_i2d>
 8010926:	4b92      	ldr	r3, [pc, #584]	@ (8010b70 <__kernel_rem_pio2+0x678>)
 8010928:	2200      	movs	r2, #0
 801092a:	f7ef fed5 	bl	80006d8 <__aeabi_dmul>
 801092e:	460b      	mov	r3, r1
 8010930:	4602      	mov	r2, r0
 8010932:	4629      	mov	r1, r5
 8010934:	4620      	mov	r0, r4
 8010936:	f7ef fd17 	bl	8000368 <__aeabi_dsub>
 801093a:	f7f0 f97d 	bl	8000c38 <__aeabi_d2iz>
 801093e:	ab0c      	add	r3, sp, #48	@ 0x30
 8010940:	f10b 0b18 	add.w	fp, fp, #24
 8010944:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8010948:	f108 0801 	add.w	r8, r8, #1
 801094c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8010950:	e720      	b.n	8010794 <__kernel_rem_pio2+0x29c>
 8010952:	4620      	mov	r0, r4
 8010954:	4629      	mov	r1, r5
 8010956:	f7f0 f96f 	bl	8000c38 <__aeabi_d2iz>
 801095a:	ab0c      	add	r3, sp, #48	@ 0x30
 801095c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8010960:	e718      	b.n	8010794 <__kernel_rem_pio2+0x29c>
 8010962:	ab0c      	add	r3, sp, #48	@ 0x30
 8010964:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010968:	f7ef fe4c 	bl	8000604 <__aeabi_i2d>
 801096c:	4622      	mov	r2, r4
 801096e:	462b      	mov	r3, r5
 8010970:	f7ef feb2 	bl	80006d8 <__aeabi_dmul>
 8010974:	4652      	mov	r2, sl
 8010976:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801097a:	465b      	mov	r3, fp
 801097c:	4620      	mov	r0, r4
 801097e:	4629      	mov	r1, r5
 8010980:	f7ef feaa 	bl	80006d8 <__aeabi_dmul>
 8010984:	3e01      	subs	r6, #1
 8010986:	4604      	mov	r4, r0
 8010988:	460d      	mov	r5, r1
 801098a:	e716      	b.n	80107ba <__kernel_rem_pio2+0x2c2>
 801098c:	9906      	ldr	r1, [sp, #24]
 801098e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8010992:	9106      	str	r1, [sp, #24]
 8010994:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8010998:	f7ef fe9e 	bl	80006d8 <__aeabi_dmul>
 801099c:	4602      	mov	r2, r0
 801099e:	460b      	mov	r3, r1
 80109a0:	4650      	mov	r0, sl
 80109a2:	4659      	mov	r1, fp
 80109a4:	f7ef fce2 	bl	800036c <__adddf3>
 80109a8:	3601      	adds	r6, #1
 80109aa:	4682      	mov	sl, r0
 80109ac:	468b      	mov	fp, r1
 80109ae:	9b00      	ldr	r3, [sp, #0]
 80109b0:	429e      	cmp	r6, r3
 80109b2:	dc01      	bgt.n	80109b8 <__kernel_rem_pio2+0x4c0>
 80109b4:	42ae      	cmp	r6, r5
 80109b6:	dde9      	ble.n	801098c <__kernel_rem_pio2+0x494>
 80109b8:	ab48      	add	r3, sp, #288	@ 0x120
 80109ba:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80109be:	e9c5 ab00 	strd	sl, fp, [r5]
 80109c2:	3c01      	subs	r4, #1
 80109c4:	e6fd      	b.n	80107c2 <__kernel_rem_pio2+0x2ca>
 80109c6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80109c8:	2b02      	cmp	r3, #2
 80109ca:	dc0b      	bgt.n	80109e4 <__kernel_rem_pio2+0x4ec>
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	dc35      	bgt.n	8010a3c <__kernel_rem_pio2+0x544>
 80109d0:	d059      	beq.n	8010a86 <__kernel_rem_pio2+0x58e>
 80109d2:	9b02      	ldr	r3, [sp, #8]
 80109d4:	f003 0007 	and.w	r0, r3, #7
 80109d8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80109dc:	ecbd 8b02 	vpop	{d8}
 80109e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109e4:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80109e6:	2b03      	cmp	r3, #3
 80109e8:	d1f3      	bne.n	80109d2 <__kernel_rem_pio2+0x4da>
 80109ea:	9b05      	ldr	r3, [sp, #20]
 80109ec:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80109f0:	eb0d 0403 	add.w	r4, sp, r3
 80109f4:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 80109f8:	4625      	mov	r5, r4
 80109fa:	46c2      	mov	sl, r8
 80109fc:	f1ba 0f00 	cmp.w	sl, #0
 8010a00:	dc69      	bgt.n	8010ad6 <__kernel_rem_pio2+0x5de>
 8010a02:	4645      	mov	r5, r8
 8010a04:	2d01      	cmp	r5, #1
 8010a06:	f300 8087 	bgt.w	8010b18 <__kernel_rem_pio2+0x620>
 8010a0a:	9c05      	ldr	r4, [sp, #20]
 8010a0c:	ab48      	add	r3, sp, #288	@ 0x120
 8010a0e:	441c      	add	r4, r3
 8010a10:	2000      	movs	r0, #0
 8010a12:	2100      	movs	r1, #0
 8010a14:	f1b8 0f01 	cmp.w	r8, #1
 8010a18:	f300 809c 	bgt.w	8010b54 <__kernel_rem_pio2+0x65c>
 8010a1c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8010a20:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8010a24:	f1b9 0f00 	cmp.w	r9, #0
 8010a28:	f040 80a6 	bne.w	8010b78 <__kernel_rem_pio2+0x680>
 8010a2c:	9b04      	ldr	r3, [sp, #16]
 8010a2e:	e9c3 5600 	strd	r5, r6, [r3]
 8010a32:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8010a36:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8010a3a:	e7ca      	b.n	80109d2 <__kernel_rem_pio2+0x4da>
 8010a3c:	9d05      	ldr	r5, [sp, #20]
 8010a3e:	ab48      	add	r3, sp, #288	@ 0x120
 8010a40:	441d      	add	r5, r3
 8010a42:	4644      	mov	r4, r8
 8010a44:	2000      	movs	r0, #0
 8010a46:	2100      	movs	r1, #0
 8010a48:	2c00      	cmp	r4, #0
 8010a4a:	da35      	bge.n	8010ab8 <__kernel_rem_pio2+0x5c0>
 8010a4c:	f1b9 0f00 	cmp.w	r9, #0
 8010a50:	d038      	beq.n	8010ac4 <__kernel_rem_pio2+0x5cc>
 8010a52:	4602      	mov	r2, r0
 8010a54:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010a58:	9c04      	ldr	r4, [sp, #16]
 8010a5a:	e9c4 2300 	strd	r2, r3, [r4]
 8010a5e:	4602      	mov	r2, r0
 8010a60:	460b      	mov	r3, r1
 8010a62:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8010a66:	f7ef fc7f 	bl	8000368 <__aeabi_dsub>
 8010a6a:	ad4a      	add	r5, sp, #296	@ 0x128
 8010a6c:	2401      	movs	r4, #1
 8010a6e:	45a0      	cmp	r8, r4
 8010a70:	da2b      	bge.n	8010aca <__kernel_rem_pio2+0x5d2>
 8010a72:	f1b9 0f00 	cmp.w	r9, #0
 8010a76:	d002      	beq.n	8010a7e <__kernel_rem_pio2+0x586>
 8010a78:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010a7c:	4619      	mov	r1, r3
 8010a7e:	9b04      	ldr	r3, [sp, #16]
 8010a80:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8010a84:	e7a5      	b.n	80109d2 <__kernel_rem_pio2+0x4da>
 8010a86:	9c05      	ldr	r4, [sp, #20]
 8010a88:	ab48      	add	r3, sp, #288	@ 0x120
 8010a8a:	441c      	add	r4, r3
 8010a8c:	2000      	movs	r0, #0
 8010a8e:	2100      	movs	r1, #0
 8010a90:	f1b8 0f00 	cmp.w	r8, #0
 8010a94:	da09      	bge.n	8010aaa <__kernel_rem_pio2+0x5b2>
 8010a96:	f1b9 0f00 	cmp.w	r9, #0
 8010a9a:	d002      	beq.n	8010aa2 <__kernel_rem_pio2+0x5aa>
 8010a9c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010aa0:	4619      	mov	r1, r3
 8010aa2:	9b04      	ldr	r3, [sp, #16]
 8010aa4:	e9c3 0100 	strd	r0, r1, [r3]
 8010aa8:	e793      	b.n	80109d2 <__kernel_rem_pio2+0x4da>
 8010aaa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010aae:	f7ef fc5d 	bl	800036c <__adddf3>
 8010ab2:	f108 38ff 	add.w	r8, r8, #4294967295
 8010ab6:	e7eb      	b.n	8010a90 <__kernel_rem_pio2+0x598>
 8010ab8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8010abc:	f7ef fc56 	bl	800036c <__adddf3>
 8010ac0:	3c01      	subs	r4, #1
 8010ac2:	e7c1      	b.n	8010a48 <__kernel_rem_pio2+0x550>
 8010ac4:	4602      	mov	r2, r0
 8010ac6:	460b      	mov	r3, r1
 8010ac8:	e7c6      	b.n	8010a58 <__kernel_rem_pio2+0x560>
 8010aca:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8010ace:	f7ef fc4d 	bl	800036c <__adddf3>
 8010ad2:	3401      	adds	r4, #1
 8010ad4:	e7cb      	b.n	8010a6e <__kernel_rem_pio2+0x576>
 8010ad6:	ed35 7b02 	vldmdb	r5!, {d7}
 8010ada:	ed8d 7b00 	vstr	d7, [sp]
 8010ade:	ed95 7b02 	vldr	d7, [r5, #8]
 8010ae2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010ae6:	ec53 2b17 	vmov	r2, r3, d7
 8010aea:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010aee:	f7ef fc3d 	bl	800036c <__adddf3>
 8010af2:	4602      	mov	r2, r0
 8010af4:	460b      	mov	r3, r1
 8010af6:	4606      	mov	r6, r0
 8010af8:	460f      	mov	r7, r1
 8010afa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010afe:	f7ef fc33 	bl	8000368 <__aeabi_dsub>
 8010b02:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010b06:	f7ef fc31 	bl	800036c <__adddf3>
 8010b0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010b0e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8010b12:	e9c5 6700 	strd	r6, r7, [r5]
 8010b16:	e771      	b.n	80109fc <__kernel_rem_pio2+0x504>
 8010b18:	ed34 7b02 	vldmdb	r4!, {d7}
 8010b1c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8010b20:	ec51 0b17 	vmov	r0, r1, d7
 8010b24:	4652      	mov	r2, sl
 8010b26:	465b      	mov	r3, fp
 8010b28:	ed8d 7b00 	vstr	d7, [sp]
 8010b2c:	f7ef fc1e 	bl	800036c <__adddf3>
 8010b30:	4602      	mov	r2, r0
 8010b32:	460b      	mov	r3, r1
 8010b34:	4606      	mov	r6, r0
 8010b36:	460f      	mov	r7, r1
 8010b38:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010b3c:	f7ef fc14 	bl	8000368 <__aeabi_dsub>
 8010b40:	4652      	mov	r2, sl
 8010b42:	465b      	mov	r3, fp
 8010b44:	f7ef fc12 	bl	800036c <__adddf3>
 8010b48:	3d01      	subs	r5, #1
 8010b4a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010b4e:	e9c4 6700 	strd	r6, r7, [r4]
 8010b52:	e757      	b.n	8010a04 <__kernel_rem_pio2+0x50c>
 8010b54:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010b58:	f7ef fc08 	bl	800036c <__adddf3>
 8010b5c:	f108 38ff 	add.w	r8, r8, #4294967295
 8010b60:	e758      	b.n	8010a14 <__kernel_rem_pio2+0x51c>
 8010b62:	bf00      	nop
 8010b64:	f3af 8000 	nop.w
	...
 8010b70:	41700000 	.word	0x41700000
 8010b74:	3e700000 	.word	0x3e700000
 8010b78:	9b04      	ldr	r3, [sp, #16]
 8010b7a:	9a04      	ldr	r2, [sp, #16]
 8010b7c:	601d      	str	r5, [r3, #0]
 8010b7e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8010b82:	605c      	str	r4, [r3, #4]
 8010b84:	609f      	str	r7, [r3, #8]
 8010b86:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8010b8a:	60d3      	str	r3, [r2, #12]
 8010b8c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010b90:	6110      	str	r0, [r2, #16]
 8010b92:	6153      	str	r3, [r2, #20]
 8010b94:	e71d      	b.n	80109d2 <__kernel_rem_pio2+0x4da>
 8010b96:	bf00      	nop

08010b98 <scalbn>:
 8010b98:	b570      	push	{r4, r5, r6, lr}
 8010b9a:	ec55 4b10 	vmov	r4, r5, d0
 8010b9e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8010ba2:	4606      	mov	r6, r0
 8010ba4:	462b      	mov	r3, r5
 8010ba6:	b991      	cbnz	r1, 8010bce <scalbn+0x36>
 8010ba8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8010bac:	4323      	orrs	r3, r4
 8010bae:	d03b      	beq.n	8010c28 <scalbn+0x90>
 8010bb0:	4b33      	ldr	r3, [pc, #204]	@ (8010c80 <scalbn+0xe8>)
 8010bb2:	4620      	mov	r0, r4
 8010bb4:	4629      	mov	r1, r5
 8010bb6:	2200      	movs	r2, #0
 8010bb8:	f7ef fd8e 	bl	80006d8 <__aeabi_dmul>
 8010bbc:	4b31      	ldr	r3, [pc, #196]	@ (8010c84 <scalbn+0xec>)
 8010bbe:	429e      	cmp	r6, r3
 8010bc0:	4604      	mov	r4, r0
 8010bc2:	460d      	mov	r5, r1
 8010bc4:	da0f      	bge.n	8010be6 <scalbn+0x4e>
 8010bc6:	a326      	add	r3, pc, #152	@ (adr r3, 8010c60 <scalbn+0xc8>)
 8010bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bcc:	e01e      	b.n	8010c0c <scalbn+0x74>
 8010bce:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8010bd2:	4291      	cmp	r1, r2
 8010bd4:	d10b      	bne.n	8010bee <scalbn+0x56>
 8010bd6:	4622      	mov	r2, r4
 8010bd8:	4620      	mov	r0, r4
 8010bda:	4629      	mov	r1, r5
 8010bdc:	f7ef fbc6 	bl	800036c <__adddf3>
 8010be0:	4604      	mov	r4, r0
 8010be2:	460d      	mov	r5, r1
 8010be4:	e020      	b.n	8010c28 <scalbn+0x90>
 8010be6:	460b      	mov	r3, r1
 8010be8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8010bec:	3936      	subs	r1, #54	@ 0x36
 8010bee:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8010bf2:	4296      	cmp	r6, r2
 8010bf4:	dd0d      	ble.n	8010c12 <scalbn+0x7a>
 8010bf6:	2d00      	cmp	r5, #0
 8010bf8:	a11b      	add	r1, pc, #108	@ (adr r1, 8010c68 <scalbn+0xd0>)
 8010bfa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010bfe:	da02      	bge.n	8010c06 <scalbn+0x6e>
 8010c00:	a11b      	add	r1, pc, #108	@ (adr r1, 8010c70 <scalbn+0xd8>)
 8010c02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010c06:	a318      	add	r3, pc, #96	@ (adr r3, 8010c68 <scalbn+0xd0>)
 8010c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c0c:	f7ef fd64 	bl	80006d8 <__aeabi_dmul>
 8010c10:	e7e6      	b.n	8010be0 <scalbn+0x48>
 8010c12:	1872      	adds	r2, r6, r1
 8010c14:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8010c18:	428a      	cmp	r2, r1
 8010c1a:	dcec      	bgt.n	8010bf6 <scalbn+0x5e>
 8010c1c:	2a00      	cmp	r2, #0
 8010c1e:	dd06      	ble.n	8010c2e <scalbn+0x96>
 8010c20:	f36f 531e 	bfc	r3, #20, #11
 8010c24:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010c28:	ec45 4b10 	vmov	d0, r4, r5
 8010c2c:	bd70      	pop	{r4, r5, r6, pc}
 8010c2e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8010c32:	da08      	bge.n	8010c46 <scalbn+0xae>
 8010c34:	2d00      	cmp	r5, #0
 8010c36:	a10a      	add	r1, pc, #40	@ (adr r1, 8010c60 <scalbn+0xc8>)
 8010c38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010c3c:	dac3      	bge.n	8010bc6 <scalbn+0x2e>
 8010c3e:	a10e      	add	r1, pc, #56	@ (adr r1, 8010c78 <scalbn+0xe0>)
 8010c40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010c44:	e7bf      	b.n	8010bc6 <scalbn+0x2e>
 8010c46:	3236      	adds	r2, #54	@ 0x36
 8010c48:	f36f 531e 	bfc	r3, #20, #11
 8010c4c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010c50:	4620      	mov	r0, r4
 8010c52:	4b0d      	ldr	r3, [pc, #52]	@ (8010c88 <scalbn+0xf0>)
 8010c54:	4629      	mov	r1, r5
 8010c56:	2200      	movs	r2, #0
 8010c58:	e7d8      	b.n	8010c0c <scalbn+0x74>
 8010c5a:	bf00      	nop
 8010c5c:	f3af 8000 	nop.w
 8010c60:	c2f8f359 	.word	0xc2f8f359
 8010c64:	01a56e1f 	.word	0x01a56e1f
 8010c68:	8800759c 	.word	0x8800759c
 8010c6c:	7e37e43c 	.word	0x7e37e43c
 8010c70:	8800759c 	.word	0x8800759c
 8010c74:	fe37e43c 	.word	0xfe37e43c
 8010c78:	c2f8f359 	.word	0xc2f8f359
 8010c7c:	81a56e1f 	.word	0x81a56e1f
 8010c80:	43500000 	.word	0x43500000
 8010c84:	ffff3cb0 	.word	0xffff3cb0
 8010c88:	3c900000 	.word	0x3c900000
 8010c8c:	00000000 	.word	0x00000000

08010c90 <floor>:
 8010c90:	ec51 0b10 	vmov	r0, r1, d0
 8010c94:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010c98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c9c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8010ca0:	2e13      	cmp	r6, #19
 8010ca2:	460c      	mov	r4, r1
 8010ca4:	4605      	mov	r5, r0
 8010ca6:	4680      	mov	r8, r0
 8010ca8:	dc34      	bgt.n	8010d14 <floor+0x84>
 8010caa:	2e00      	cmp	r6, #0
 8010cac:	da17      	bge.n	8010cde <floor+0x4e>
 8010cae:	a332      	add	r3, pc, #200	@ (adr r3, 8010d78 <floor+0xe8>)
 8010cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cb4:	f7ef fb5a 	bl	800036c <__adddf3>
 8010cb8:	2200      	movs	r2, #0
 8010cba:	2300      	movs	r3, #0
 8010cbc:	f7ef ff9c 	bl	8000bf8 <__aeabi_dcmpgt>
 8010cc0:	b150      	cbz	r0, 8010cd8 <floor+0x48>
 8010cc2:	2c00      	cmp	r4, #0
 8010cc4:	da55      	bge.n	8010d72 <floor+0xe2>
 8010cc6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8010cca:	432c      	orrs	r4, r5
 8010ccc:	2500      	movs	r5, #0
 8010cce:	42ac      	cmp	r4, r5
 8010cd0:	4c2b      	ldr	r4, [pc, #172]	@ (8010d80 <floor+0xf0>)
 8010cd2:	bf08      	it	eq
 8010cd4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8010cd8:	4621      	mov	r1, r4
 8010cda:	4628      	mov	r0, r5
 8010cdc:	e023      	b.n	8010d26 <floor+0x96>
 8010cde:	4f29      	ldr	r7, [pc, #164]	@ (8010d84 <floor+0xf4>)
 8010ce0:	4137      	asrs	r7, r6
 8010ce2:	ea01 0307 	and.w	r3, r1, r7
 8010ce6:	4303      	orrs	r3, r0
 8010ce8:	d01d      	beq.n	8010d26 <floor+0x96>
 8010cea:	a323      	add	r3, pc, #140	@ (adr r3, 8010d78 <floor+0xe8>)
 8010cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cf0:	f7ef fb3c 	bl	800036c <__adddf3>
 8010cf4:	2200      	movs	r2, #0
 8010cf6:	2300      	movs	r3, #0
 8010cf8:	f7ef ff7e 	bl	8000bf8 <__aeabi_dcmpgt>
 8010cfc:	2800      	cmp	r0, #0
 8010cfe:	d0eb      	beq.n	8010cd8 <floor+0x48>
 8010d00:	2c00      	cmp	r4, #0
 8010d02:	bfbe      	ittt	lt
 8010d04:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8010d08:	4133      	asrlt	r3, r6
 8010d0a:	18e4      	addlt	r4, r4, r3
 8010d0c:	ea24 0407 	bic.w	r4, r4, r7
 8010d10:	2500      	movs	r5, #0
 8010d12:	e7e1      	b.n	8010cd8 <floor+0x48>
 8010d14:	2e33      	cmp	r6, #51	@ 0x33
 8010d16:	dd0a      	ble.n	8010d2e <floor+0x9e>
 8010d18:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8010d1c:	d103      	bne.n	8010d26 <floor+0x96>
 8010d1e:	4602      	mov	r2, r0
 8010d20:	460b      	mov	r3, r1
 8010d22:	f7ef fb23 	bl	800036c <__adddf3>
 8010d26:	ec41 0b10 	vmov	d0, r0, r1
 8010d2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d2e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8010d32:	f04f 37ff 	mov.w	r7, #4294967295
 8010d36:	40df      	lsrs	r7, r3
 8010d38:	4207      	tst	r7, r0
 8010d3a:	d0f4      	beq.n	8010d26 <floor+0x96>
 8010d3c:	a30e      	add	r3, pc, #56	@ (adr r3, 8010d78 <floor+0xe8>)
 8010d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d42:	f7ef fb13 	bl	800036c <__adddf3>
 8010d46:	2200      	movs	r2, #0
 8010d48:	2300      	movs	r3, #0
 8010d4a:	f7ef ff55 	bl	8000bf8 <__aeabi_dcmpgt>
 8010d4e:	2800      	cmp	r0, #0
 8010d50:	d0c2      	beq.n	8010cd8 <floor+0x48>
 8010d52:	2c00      	cmp	r4, #0
 8010d54:	da0a      	bge.n	8010d6c <floor+0xdc>
 8010d56:	2e14      	cmp	r6, #20
 8010d58:	d101      	bne.n	8010d5e <floor+0xce>
 8010d5a:	3401      	adds	r4, #1
 8010d5c:	e006      	b.n	8010d6c <floor+0xdc>
 8010d5e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8010d62:	2301      	movs	r3, #1
 8010d64:	40b3      	lsls	r3, r6
 8010d66:	441d      	add	r5, r3
 8010d68:	4545      	cmp	r5, r8
 8010d6a:	d3f6      	bcc.n	8010d5a <floor+0xca>
 8010d6c:	ea25 0507 	bic.w	r5, r5, r7
 8010d70:	e7b2      	b.n	8010cd8 <floor+0x48>
 8010d72:	2500      	movs	r5, #0
 8010d74:	462c      	mov	r4, r5
 8010d76:	e7af      	b.n	8010cd8 <floor+0x48>
 8010d78:	8800759c 	.word	0x8800759c
 8010d7c:	7e37e43c 	.word	0x7e37e43c
 8010d80:	bff00000 	.word	0xbff00000
 8010d84:	000fffff 	.word	0x000fffff

08010d88 <_init>:
 8010d88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d8a:	bf00      	nop
 8010d8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010d8e:	bc08      	pop	{r3}
 8010d90:	469e      	mov	lr, r3
 8010d92:	4770      	bx	lr

08010d94 <_fini>:
 8010d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d96:	bf00      	nop
 8010d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010d9a:	bc08      	pop	{r3}
 8010d9c:	469e      	mov	lr, r3
 8010d9e:	4770      	bx	lr
