Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 12 21:10:15 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/feedforward_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.240ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 4.153ns (61.632%)  route 2.585ns (38.368%))
  Logic Levels:           19  (CARRY4=17 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y91         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/Q
                         net (fo=2, routed)           1.750     3.142    bd_0_i/hls_inst/inst/zext_ln51_7_reg_15075[1]
    SLICE_X45Y93         LUT2 (Prop_lut2_I1_O)        0.297     3.439 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9/O
                         net (fo=1, routed)           0.000     3.439    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9_n_4
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.989 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2_n_4
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.103    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2_n_4
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.217    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2_n_4
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2_n_4
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.445    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2_n_4
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.559    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2_n_4
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.673 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.674    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2_n_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.788    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2_n_4
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.902    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2_n_4
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.124 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_2/O[0]
                         net (fo=2, routed)           0.835     5.958    bd_0_i/hls_inst/inst/add_ln58_6_fu_10919_p2[36]
    SLICE_X43Y103        LUT2 (Prop_lut2_I0_O)        0.299     6.257 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5/O
                         net (fo=1, routed)           0.000     6.257    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5_n_4
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.807 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1_n_4
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1_n_4
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1_n_4
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1_n_4
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1_n_4
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1_n_4
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.711 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[61]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.711    bd_0_i/hls_inst/inst/sext_ln58_2_fu_10947_p1[60]
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[60]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y109        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[60]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  3.240    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 3.566ns (53.712%)  route 3.073ns (46.288%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_2_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/DOADO[1]
                         net (fo=2, routed)           1.295     4.722    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_activations_2_q0[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I1_O)        0.124     4.846 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25/O
                         net (fo=1, routed)           0.000     4.846    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25_n_4
    SLICE_X32Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.359 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.359    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16_n_4
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.476 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.476    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11_n_4
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.593 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.593    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5_n_4
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.710 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2/CO[3]
                         net (fo=128, routed)         1.778     7.488    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/CO[0]
    SLICE_X49Y80         LUT4 (Prop_lut4_I0_O)        0.124     7.612 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950[0]_i_1/O
                         net (fo=1, routed)           0.000     7.612    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950[0]_i_1_n_4
    SLICE_X49Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/ap_clk
    SLICE_X49Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X49Y80         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_99_fu_950_reg[0]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 3.566ns (53.740%)  route 3.070ns (46.260%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_2_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/DOADO[1]
                         net (fo=2, routed)           1.295     4.722    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_activations_2_q0[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I1_O)        0.124     4.846 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25/O
                         net (fo=1, routed)           0.000     4.846    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25_n_4
    SLICE_X32Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.359 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.359    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16_n_4
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.476 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.476    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11_n_4
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.593 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.593    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5_n_4
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.710 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2/CO[3]
                         net (fo=128, routed)         1.774     7.485    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/CO[0]
    SLICE_X49Y81         LUT4 (Prop_lut4_I0_O)        0.124     7.609 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754[0]_i_1/O
                         net (fo=1, routed)           0.000     7.609    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754[0]_i_1_n_4
    SLICE_X49Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/ap_clk
    SLICE_X49Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X49Y81         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_50_fu_754_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.636ns  (logic 3.566ns (53.737%)  route 3.070ns (46.263%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_2_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/DOADO[1]
                         net (fo=2, routed)           1.295     4.722    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_activations_2_q0[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I1_O)        0.124     4.846 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25/O
                         net (fo=1, routed)           0.000     4.846    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25_n_4
    SLICE_X32Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.359 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.359    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16_n_4
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.476 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.476    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11_n_4
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.593 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.593    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5_n_4
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.710 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2/CO[3]
                         net (fo=128, routed)         1.775     7.485    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/CO[0]
    SLICE_X49Y80         LUT4 (Prop_lut4_I0_O)        0.124     7.609 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942[0]_i_1/O
                         net (fo=1, routed)           0.000     7.609    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942[0]_i_1_n_4
    SLICE_X49Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/ap_clk
    SLICE_X49Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X49Y80         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_97_fu_942_reg[0]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  3.311    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.634ns  (logic 3.566ns (53.756%)  route 3.068ns (46.244%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_2_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/DOADO[1]
                         net (fo=2, routed)           1.295     4.722    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_activations_2_q0[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I1_O)        0.124     4.846 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25/O
                         net (fo=1, routed)           0.000     4.846    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25_n_4
    SLICE_X32Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.359 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.359    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16_n_4
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.476 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.476    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11_n_4
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.593 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.593    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5_n_4
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.710 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2/CO[3]
                         net (fo=128, routed)         1.772     7.483    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/CO[0]
    SLICE_X49Y81         LUT4 (Prop_lut4_I0_O)        0.124     7.607 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758[0]_i_1/O
                         net (fo=1, routed)           0.000     7.607    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758[0]_i_1_n_4
    SLICE_X49Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/ap_clk
    SLICE_X49Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X49Y81         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_51_fu_758_reg[0]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 4.058ns (61.083%)  route 2.585ns (38.917%))
  Logic Levels:           19  (CARRY4=17 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y91         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/Q
                         net (fo=2, routed)           1.750     3.142    bd_0_i/hls_inst/inst/zext_ln51_7_reg_15075[1]
    SLICE_X45Y93         LUT2 (Prop_lut2_I1_O)        0.297     3.439 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9/O
                         net (fo=1, routed)           0.000     3.439    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9_n_4
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.989 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2_n_4
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.103    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2_n_4
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.217    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2_n_4
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2_n_4
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.445    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2_n_4
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.559    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2_n_4
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.673 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.674    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2_n_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.788    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2_n_4
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.902    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2_n_4
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.124 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_2/O[0]
                         net (fo=2, routed)           0.835     5.958    bd_0_i/hls_inst/inst/add_ln58_6_fu_10919_p2[36]
    SLICE_X43Y103        LUT2 (Prop_lut2_I0_O)        0.299     6.257 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5/O
                         net (fo=1, routed)           0.000     6.257    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5_n_4
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.807 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1_n_4
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1_n_4
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1_n_4
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1_n_4
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1_n_4
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1_n_4
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.616 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[61]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.616    bd_0_i/hls_inst/inst/sext_ln58_2_fu_10947_p1[61]
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[61]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y109        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[61]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.351ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.627ns  (logic 4.042ns (60.989%)  route 2.585ns (39.011%))
  Logic Levels:           19  (CARRY4=17 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y91         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/Q
                         net (fo=2, routed)           1.750     3.142    bd_0_i/hls_inst/inst/zext_ln51_7_reg_15075[1]
    SLICE_X45Y93         LUT2 (Prop_lut2_I1_O)        0.297     3.439 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9/O
                         net (fo=1, routed)           0.000     3.439    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9_n_4
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.989 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2_n_4
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.103    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2_n_4
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.217    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2_n_4
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2_n_4
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.445    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2_n_4
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.559    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2_n_4
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.673 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.674    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2_n_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.788    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2_n_4
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.902    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2_n_4
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.124 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_2/O[0]
                         net (fo=2, routed)           0.835     5.958    bd_0_i/hls_inst/inst/add_ln58_6_fu_10919_p2[36]
    SLICE_X43Y103        LUT2 (Prop_lut2_I0_O)        0.299     6.257 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5/O
                         net (fo=1, routed)           0.000     6.257    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5_n_4
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.807 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1_n_4
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1_n_4
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1_n_4
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1_n_4
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1_n_4
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1_n_4
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.600 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[61]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.600    bd_0_i/hls_inst/inst/sext_ln58_2_fu_10947_p1[59]
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y109        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[59]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y109        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[59]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  3.351    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 4.039ns (60.972%)  route 2.585ns (39.028%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y91         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/Q
                         net (fo=2, routed)           1.750     3.142    bd_0_i/hls_inst/inst/zext_ln51_7_reg_15075[1]
    SLICE_X45Y93         LUT2 (Prop_lut2_I1_O)        0.297     3.439 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9/O
                         net (fo=1, routed)           0.000     3.439    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9_n_4
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.989 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2_n_4
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.103    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2_n_4
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.217    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2_n_4
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2_n_4
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.445    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2_n_4
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.559    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2_n_4
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.673 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.674    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2_n_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.788    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2_n_4
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.902    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2_n_4
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.124 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_2/O[0]
                         net (fo=2, routed)           0.835     5.958    bd_0_i/hls_inst/inst/add_ln58_6_fu_10919_p2[36]
    SLICE_X43Y103        LUT2 (Prop_lut2_I0_O)        0.299     6.257 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5/O
                         net (fo=1, routed)           0.000     6.257    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5_n_4
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.807 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1_n_4
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1_n_4
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1_n_4
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1_n_4
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1_n_4
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.597 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.597    bd_0_i/hls_inst/inst/sext_ln58_2_fu_10947_p1[56]
    SLICE_X43Y108        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y108        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[56]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y108        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[56]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_46_fu_738_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 3.566ns (54.241%)  route 3.008ns (45.759%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/layer1_activations_2_U/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     3.427 f  bd_0_i/hls_inst/inst/layer1_activations_2_U/ram_reg/DOADO[1]
                         net (fo=2, routed)           1.295     4.722    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_activations_2_q0[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I1_O)        0.124     4.846 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25/O
                         net (fo=1, routed)           0.000     4.846    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062[0]_i_25_n_4
    SLICE_X32Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.359 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.359    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_16_n_4
    SLICE_X32Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.476 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.476    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_11_n_4
    SLICE_X32Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.593 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.593    bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_5_n_4
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.710 r  bd_0_i/hls_inst/inst/layer1_activations_2_U/layer1_quant_127_fu_1062_reg[0]_i_2/CO[3]
                         net (fo=128, routed)         1.713     7.423    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/CO[0]
    SLICE_X48Y78         LUT4 (Prop_lut4_I0_O)        0.124     7.547 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_46_fu_738[0]_i_1/O
                         net (fo=1, routed)           0.000     7.547    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_46_fu_738[0]_i_1_n_4
    SLICE_X48Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_46_fu_738_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/ap_clk
    SLICE_X48Y78         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_46_fu_738_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y78         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654/layer1_quant_46_fu_738_reg[0]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 4.018ns (60.848%)  route 2.585ns (39.152%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y91         FDRE                                         r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/zext_ln51_6_reg_15070_reg[1]/Q
                         net (fo=2, routed)           1.750     3.142    bd_0_i/hls_inst/inst/zext_ln51_7_reg_15075[1]
    SLICE_X45Y93         LUT2 (Prop_lut2_I1_O)        0.297     3.439 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9/O
                         net (fo=1, routed)           0.000     3.439    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[6]_i_9_n_4
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.989 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.989    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[6]_i_2_n_4
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.103 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.103    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[10]_i_2_n_4
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.217 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.217    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[14]_i_2_n_4
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.331 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.331    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[18]_i_2_n_4
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.445 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.445    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[22]_i_2_n_4
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.559 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.559    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[26]_i_2_n_4
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.673 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.674    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[30]_i_2_n_4
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.788 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.788    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[34]_i_2_n_4
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.902 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.902    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_2_n_4
    SLICE_X45Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.124 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_2/O[0]
                         net (fo=2, routed)           0.835     5.958    bd_0_i/hls_inst/inst/add_ln58_6_fu_10919_p2[36]
    SLICE_X43Y103        LUT2 (Prop_lut2_I0_O)        0.299     6.257 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5/O
                         net (fo=1, routed)           0.000     6.257    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098[38]_i_5_n_4
    SLICE_X43Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.807 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[38]_i_1_n_4
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.921 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.921    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[42]_i_1_n_4
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.035 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[46]_i_1_n_4
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[50]_i_1_n_4
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[54]_i_1_n_4
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.576 r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.576    bd_0_i/hls_inst/inst/sext_ln58_2_fu_10947_p1[58]
    SLICE_X43Y108        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y108        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y108        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/gmem_addr_2_reg_15098_reg[58]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  3.375    




