set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {ULA1BIT.vo ULA1BIT_v.sdo}}
}
