
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.088400                       # Number of seconds simulated
sim_ticks                                 88400006000                       # Number of ticks simulated
final_tick                               8923514066500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 124603                       # Simulator instruction rate (inst/s)
host_op_rate                                   165559                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110148810                       # Simulator tick rate (ticks/s)
host_mem_usage                                2221164                       # Number of bytes of host memory used
host_seconds                                   802.55                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     132869131                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              8640                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1187072                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1195712                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         8640                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8640                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       202240                       # Number of bytes written to this memory
system.physmem.bytes_written::total            202240                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                135                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              18548                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18683                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3160                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3160                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                97738                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             13428415                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                13526153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           97738                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              97738                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           2287783                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                2287783                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           2287783                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               97738                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            13428415                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               15813936                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          14576                       # number of replacements
system.l2.tagsinuse                       3952.854107                       # Cycle average of tags in use
system.l2.total_refs                           840470                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18669                       # Sample count of references to valid blocks.
system.l2.avg_refs                          45.019551                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   8923479104000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           104.423025                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              15.316430                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3833.114653                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025494                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.003739                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.935819                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.965052                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               680813                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  680813                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           160826                       # number of Writeback hits
system.l2.Writeback_hits::total                160826                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              25198                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25198                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                706011                       # number of demand (read+write) hits
system.l2.demand_hits::total                   706011                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               706011                       # number of overall hits
system.l2.overall_hits::total                  706011                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                135                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              18066                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18201                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              482                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 482                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 135                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               18548                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18683                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                135                       # number of overall misses
system.l2.overall_misses::cpu.data              18548                       # number of overall misses
system.l2.overall_misses::total                 18683                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      7167500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    943190000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       950357500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     25159500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      25159500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       7167500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     968349500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        975517000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      7167500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    968349500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       975517000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              135                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           698879                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              699014                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       160826                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            160826                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          25680                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25680                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               135                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            724559                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               724694                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              135                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           724559                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              724694                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.025850                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.026038                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018769                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.025599                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025781                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.025599                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025781                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53092.592593                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52208.015056                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52214.576122                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52198.132780                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52198.132780                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53092.592593                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52207.758249                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52214.151903                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53092.592593                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52207.758249                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52214.151903                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3160                       # number of writebacks
system.l2.writebacks::total                      3160                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           135                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         18066                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18201                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          482                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            482                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          18548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18683                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         18548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18683                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      5515000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    724049000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    729564000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     19333000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19333000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      5515000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    743382000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    748897000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      5515000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    743382000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    748897000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.025850                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.026038                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.018769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.018769                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.025599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.025781                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.025599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.025781                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40851.851852                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40077.991808                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40083.731663                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40109.958506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40109.958506                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40851.851852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40078.822515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40084.408286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40851.851852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40078.822515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40084.408286                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 5824584                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5824584                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            189629                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4457025                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4438313                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.580168                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        176800012                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            9072945                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101004203                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5824584                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4438313                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      38575497                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  380784                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              125847244                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   8914052                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 13957                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          173686763                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.774162                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.525471                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                136283751     78.47%     78.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1730619      1.00%     79.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2747925      1.58%     81.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4462735      2.57%     83.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 28461733     16.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            173686763                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.032944                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.571291                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 29635833                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             106552623                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  24800864                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              12506364                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 191077                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              134121236                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 191077                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 37730828                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                56666160                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  22479847                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              56618850                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              133577419                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               47611674                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  3819                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           154624836                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             350877124                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        122908070                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         227969054                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             153629900                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   994928                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  79413536                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             22222247                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4620417                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             22530                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  133027239                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                   2                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 133014795                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               600                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           73759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       124190                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     173686763                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.765832                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.753326                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            70938616     40.84%     40.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            75600817     43.53%     84.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            24351693     14.02%     98.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2471956      1.42%     99.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              323681      0.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       173686763                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1173      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              14728073     99.99%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             14902      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              44284288     33.29%     33.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     33.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     33.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            61872963     46.52%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22222243     16.71%     96.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4620399      3.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              133014795                       # Type of FU issued
system.cpu.iq.rate                           0.752346                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    14729246                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.110734                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          275274206                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          50853116                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     50754299                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           179171990                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           82247962                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     82149935                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               50779406                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                96949733                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           592960                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        31195                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           78                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15145                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 191077                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6683795                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2159063                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           133027241                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            268029                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              22222247                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4620417                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1769572                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             78                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         106285                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        83344                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               189629                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             132908192                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22196235                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            106600                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     26815637                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  5672846                       # Number of branches executed
system.cpu.iew.exec_stores                    4619402                       # Number of stores executed
system.cpu.iew.exec_rate                     0.751743                       # Inst execution rate
system.cpu.iew.wb_sent                      132904234                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     132904234                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  49274483                       # num instructions producing a value
system.cpu.iew.wb_consumers                  72796210                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.751721                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.676883                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          158114                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            189629                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    173495686                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.765835                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.869011                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     77749112     44.81%     44.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     69318194     39.95%     84.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     17871040     10.30%     95.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6420503      3.70%     98.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2136837      1.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    173495686                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              132869131                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       26796323                       # Number of memory references committed
system.cpu.commit.loads                      22191051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5672435                       # Number of branches committed
system.cpu.commit.fp_insts                   82142746                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  73405045                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               2136837                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    304386094                       # The number of ROB reads
system.cpu.rob.rob_writes                   266245572                       # The number of ROB writes
system.cpu.timesIdled                          279701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         3113249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     132869131                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               1.768000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.768000                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.565611                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.565611                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                148604918                       # number of integer regfile reads
system.cpu.int_regfile_writes                77391555                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 161956097                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 76265826                       # number of floating regfile writes
system.cpu.misc_regfile_reads                38767499                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.tagsinuse                119.491648                       # Cycle average of tags in use
system.cpu.icache.total_refs                  8913910                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    135                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               66028.962963                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     119.491648                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.233382                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.233382                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      8913910                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8913910                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8913910                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8913910                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8913910                       # number of overall hits
system.cpu.icache.overall_hits::total         8913910                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          142                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           142                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          142                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            142                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          142                       # number of overall misses
system.cpu.icache.overall_misses::total           142                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      7917000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7917000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      7917000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7917000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      7917000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7917000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8914052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8914052                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8914052                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8914052                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8914052                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8914052                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55753.521127                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55753.521127                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55753.521127                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55753.521127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55753.521127                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55753.521127                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          135                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          135                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          135                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          135                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          135                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      7303000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7303000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      7303000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7303000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      7303000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7303000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54096.296296                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54096.296296                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54096.296296                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54096.296296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54096.296296                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54096.296296                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 724047                       # number of replacements
system.cpu.dcache.tagsinuse                511.849340                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 24965530                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 724559                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  34.456173                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           8835424321000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.849340                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999706                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999706                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20385938                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20385938                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4579592                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4579592                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      24965530                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         24965530                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     24965530                       # number of overall hits
system.cpu.dcache.overall_hits::total        24965530                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1217337                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1217337                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        25680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25680                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1243017                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1243017                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1243017                       # number of overall misses
system.cpu.dcache.overall_misses::total       1243017                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  16448461500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16448461500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    354961000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    354961000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  16803422500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16803422500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  16803422500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16803422500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21603275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21603275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26208547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26208547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26208547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26208547                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.056350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056350                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005576                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005576                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.047428                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.047428                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.047428                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.047428                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13511.838957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13511.838957                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13822.468847                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13822.468847                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13518.256387                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13518.256387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13518.256387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13518.256387                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       160826                       # number of writebacks
system.cpu.dcache.writebacks::total            160826                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       518458                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       518458                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       518458                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       518458                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       518458                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       518458                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       698879                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       698879                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        25680                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25680                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       724559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       724559                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       724559                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       724559                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   8452066000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8452066000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    303601000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    303601000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   8755667000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8755667000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   8755667000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8755667000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032351                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032351                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005576                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.027646                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027646                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.027646                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027646                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12093.747272                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12093.747272                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11822.468847                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11822.468847                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12084.132555                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12084.132555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12084.132555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12084.132555                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
