onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix hexadecimal /mips_tb/ALU_result_out
add wave -noupdate -radix hexadecimal /mips_tb/Branch_out
add wave -noupdate -radix hexadecimal -childformat {{/mips_tb/Instruction_out(31) -radix hexadecimal} {/mips_tb/Instruction_out(30) -radix hexadecimal} {/mips_tb/Instruction_out(29) -radix hexadecimal} {/mips_tb/Instruction_out(28) -radix hexadecimal} {/mips_tb/Instruction_out(27) -radix hexadecimal} {/mips_tb/Instruction_out(26) -radix hexadecimal} {/mips_tb/Instruction_out(25) -radix hexadecimal} {/mips_tb/Instruction_out(24) -radix hexadecimal} {/mips_tb/Instruction_out(23) -radix hexadecimal} {/mips_tb/Instruction_out(22) -radix hexadecimal} {/mips_tb/Instruction_out(21) -radix hexadecimal} {/mips_tb/Instruction_out(20) -radix hexadecimal} {/mips_tb/Instruction_out(19) -radix hexadecimal} {/mips_tb/Instruction_out(18) -radix hexadecimal} {/mips_tb/Instruction_out(17) -radix hexadecimal} {/mips_tb/Instruction_out(16) -radix hexadecimal} {/mips_tb/Instruction_out(15) -radix hexadecimal} {/mips_tb/Instruction_out(14) -radix hexadecimal} {/mips_tb/Instruction_out(13) -radix hexadecimal} {/mips_tb/Instruction_out(12) -radix hexadecimal} {/mips_tb/Instruction_out(11) -radix hexadecimal} {/mips_tb/Instruction_out(10) -radix hexadecimal} {/mips_tb/Instruction_out(9) -radix hexadecimal} {/mips_tb/Instruction_out(8) -radix hexadecimal} {/mips_tb/Instruction_out(7) -radix hexadecimal} {/mips_tb/Instruction_out(6) -radix hexadecimal} {/mips_tb/Instruction_out(5) -radix hexadecimal} {/mips_tb/Instruction_out(4) -radix hexadecimal} {/mips_tb/Instruction_out(3) -radix hexadecimal} {/mips_tb/Instruction_out(2) -radix hexadecimal} {/mips_tb/Instruction_out(1) -radix hexadecimal} {/mips_tb/Instruction_out(0) -radix hexadecimal}} -subitemconfig {/mips_tb/Instruction_out(31) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(30) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(29) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(28) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(27) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(26) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(25) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(24) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(23) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(22) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(21) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(20) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(19) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(18) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(17) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(16) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(15) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(14) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(13) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(12) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(11) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(10) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(9) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(8) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(7) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(6) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(5) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(4) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(3) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(2) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(1) {-height 15 -radix hexadecimal} /mips_tb/Instruction_out(0) {-height 15 -radix hexadecimal}} /mips_tb/Instruction_out
add wave -noupdate -radix hexadecimal /mips_tb/Memwrite_out
add wave -noupdate -radix hexadecimal /mips_tb/PC
add wave -noupdate -radix hexadecimal /mips_tb/Regwrite_out
add wave -noupdate -radix hexadecimal /mips_tb/Zero_out
add wave -noupdate -radix hexadecimal /mips_tb/clock
add wave -noupdate -radix hexadecimal /mips_tb/read_data_1_out
add wave -noupdate -radix hexadecimal /mips_tb/read_data_2_out
add wave -noupdate -radix hexadecimal /mips_tb/reset
add wave -noupdate -radix hexadecimal /mips_tb/write_data_out
add wave -noupdate -radix hexadecimal /mips_tb/U_0/MEM/read_data
add wave -noupdate -radix hexadecimal /mips_tb/U_0/MEM/address
add wave -noupdate -radix hexadecimal /mips_tb/U_0/MEM/write_data
add wave -noupdate -radix hexadecimal /mips_tb/U_0/MEM/MemRead
add wave -noupdate -radix hexadecimal /mips_tb/U_0/MEM/Memwrite
add wave -noupdate -radix hexadecimal /mips_tb/U_0/MEM/clock
add wave -noupdate -radix hexadecimal /mips_tb/U_0/MEM/reset
add wave -noupdate -radix hexadecimal /mips_tb/U_0/MEM/write_clock
add wave -noupdate -radix hexadecimal -childformat {{/mips_tb/U_0/ID/register_array(0) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(1) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(2) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(3) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(4) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(5) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(6) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(7) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(8) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(9) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(10) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(11) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(12) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(13) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(14) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(15) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(16) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(17) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(18) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(19) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(20) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(21) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(22) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(23) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(24) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(25) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(26) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(27) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(28) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(29) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(30) -radix hexadecimal} {/mips_tb/U_0/ID/register_array(31) -radix hexadecimal}} -subitemconfig {/mips_tb/U_0/ID/register_array(0) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(1) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(2) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(3) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(4) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(5) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(6) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(7) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(8) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(9) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(10) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(11) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(12) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(13) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(14) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(15) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(16) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(17) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(18) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(19) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(20) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(21) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(22) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(23) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(24) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(25) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(26) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(27) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(28) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(29) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(30) {-height 15 -radix hexadecimal} /mips_tb/U_0/ID/register_array(31) {-height 15 -radix hexadecimal}} /mips_tb/U_0/ID/register_array
add wave -noupdate -radix hexadecimal -childformat {{/mips_tb/U_0/ID/read_register_1_address(4) -radix hexadecimal} {/mips_tb/U_0/ID/read_register_1_address(3) -radix hexadecimal} {/mips_tb/U_0/ID/read_register_1_address(2) -radix hexadecimal} {/mips_tb/U_0/ID/read_register_1_address(1) -radix hexadecimal} {/mips_tb/U_0/ID/read_register_1_address(0) -radix hexadecimal}} -subitemconfig {/mips_tb/U_0/ID/read_register_1_address(4) {-radix hexadecimal} /mips_tb/U_0/ID/read_register_1_address(3) {-radix hexadecimal} /mips_tb/U_0/ID/read_register_1_address(2) {-radix hexadecimal} /mips_tb/U_0/ID/read_register_1_address(1) {-radix hexadecimal} /mips_tb/U_0/ID/read_register_1_address(0) {-radix hexadecimal}} /mips_tb/U_0/ID/read_register_1_address
add wave -noupdate -radix hexadecimal /mips_tb/U_0/ID/read_register_2_address
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {678966 ps} 0}
configure wave -namecolwidth 150
configure wave -valuecolwidth 62
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {1050 ns}
