{
   "ActiveEmotionalView":"Color Coded",
   "Addressing View_Layers":"/rst_clk_wiz_100M_peripheral_reset:false|/axi_chip2chip_0_aurora_reset_pb:false|/axi_chip2chip_0_aurora_pma_init_out:false|/Net:false|/util_ds_buf_0_IBUF_OUT1:false|/axi_chip2chip_0_aurora8_user_clk_out:false|/clk_wiz_clk_out1:false|/rst_clk_wiz_100M_peripheral_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"-476,-411",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layers":"/rst_clk_wiz_100M_peripheral_reset:true|/axi_chip2chip_0_aurora_reset_pb:true|/axi_chip2chip_0_aurora_pma_init_out:true|/Net:true|/util_ds_buf_0_IBUF_OUT1:true|/axi_chip2chip_0_aurora8_user_clk_out:true|/clk_wiz_clk_out1:true|/rst_clk_wiz_100M_peripheral_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port c2c_tx -pg 1 -lvl 10 -x 3020 -y 430 -defaultsOSRD
preplace port c2c_rx -pg 1 -lvl 0 -x -1200 -y 810 -defaultsOSRD
preplace port drp_clk -pg 1 -lvl 10 -x 3020 -y 390 -defaultsOSRD
preplace port c2c_refclk -pg 1 -lvl 0 -x -1200 -y 850 -defaultsOSRD
preplace port drp_en -pg 1 -lvl 10 -x 3020 -y 900 -defaultsOSRD
preplace port drp_we -pg 1 -lvl 10 -x 3020 -y 930 -defaultsOSRD
preplace port drp_rdy -pg 1 -lvl 0 -x -1200 -y 870 -defaultsOSRD
preplace portBus c2c_refclk_bufg -pg 1 -lvl 0 -x -1200 -y 830 -defaultsOSRD
preplace portBus drp_do -pg 1 -lvl 0 -x -1200 -y 1370 -defaultsOSRD
preplace portBus drp_di -pg 1 -lvl 10 -x 3020 -y 410 -defaultsOSRD
preplace portBus drp_addr -pg 1 -lvl 10 -x 3020 -y 950 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 1 -x -800 -y 530 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 2 -x -385 -y 470 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 4 -x 510 -y 460 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 2 -x -385 -y 610 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram1 -pg 1 -lvl 4 -x 510 -y 650 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 5 -x 920 -y -30 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 2 -x -385 -y 250 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 2 -x -385 -y 750 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 1 -x -800 -y 976 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 1 -x -800 -y 1080 -defaultsOSRD
preplace inst xlconstant_5 -pg 1 -lvl 1 -x -800 -y 870 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 7 -x 1682 -y 700 -defaultsOSRD
preplace inst axi_chip2chip_0_aurora8 -pg 1 -lvl 9 -x 2715 -y 380 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 6 -x 1200 -y 720 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 8 -x 2247 -y 600 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 4 -x 510 -y 800 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 6 -x 1200 -y 1310 -defaultsOSRD
preplace inst drp_bridge_tux_0 -pg 1 -lvl 3 -x 85 -y -70 -defaultsOSRD
preplace netloc clk_wiz_clk_out1 1 0 7 -1130 690 -610 380 N 380 N 380 650J 640 1040 640 N
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 0 9 -1140 370 -600 100 -170J 160 N 160 680J 320 N 320 N 320 N 320 2430
preplace netloc gt_rxprbserr 1 9 1 N 290
preplace netloc axi_c2c_config_error_out 1 7 1 N 750
preplace netloc axi_c2c_link_status_out 1 7 1 1980 580n
preplace netloc axi_c2c_multi_bit_error_out 1 7 1 N 790
preplace netloc gt_cplllock 1 9 1 N 250
preplace netloc gt_rxcommadet 1 9 1 N 270
preplace netloc gt_reset_out 1 9 1 N 530
preplace netloc gt_powergood 1 9 1 N 550
preplace netloc link_reset_out 1 9 1 N 450
preplace netloc gt_refclk1_0_1 1 0 9 -1140J 700 -580J 690 NJ 690 250 710 NJ 710 1020 850 N 850 N 850 2490
preplace netloc BUFG_GT_I_0_1 1 0 2 -1170J 200 NJ
preplace netloc drp_bridge_0_drp1_di 1 3 6 N 0 720 300 N 300 N 300 N 300 2460
preplace netloc drp_bridge_0_drp1_en 1 3 6 N -40 760 280 N 280 N 280 N 280 2490
preplace netloc drp_bridge_0_drp1_we 1 3 6 N 60 740 310 N 310 N 310 N 310 2450
preplace netloc drp_bridge_0_drp1_addr 1 3 6 N -20 670 270 N 270 N 270 N 270 2500
preplace netloc drp_bridge_0_drp0_di 1 3 7 N -140 700 220 1030 120 N 120 N 120 N 120 3000
preplace netloc drp_bridge_0_drp0_en 1 3 7 N -180 730 230 1040 130 N 130 N 130 N 130 2970
preplace netloc drp_bridge_0_drp0_we 1 3 7 N -80 690 240 1050 140 N 140 N 140 N 140 2960
preplace netloc drp_bridge_0_drp0_addr 1 3 7 N -160 750 210 1020 110 N 110 N 110 N 110 2980
preplace netloc xlconstant_2_dout 1 1 1 -620J 220n
preplace netloc xlconstant_3_dout 1 1 1 -590 240n
preplace netloc xlconstant_4_dout 1 1 1 -570J 300n
preplace netloc util_ds_buf_1_BUFG_GT_O 1 2 2 N 250 260
preplace netloc xlconstant_1_dout 1 2 6 N 750 280 550 NJ 550 NJ 550 NJ 550 1940J
preplace netloc vio_0_probe_out2 1 6 1 1310 660n
preplace netloc axi_chip2chip_0_aurora8_user_clk_out 1 6 4 1370 500 N 500 2440 640 2920
preplace netloc axi_chip2chip_0_aurora8_channel_up 1 6 4 1340 450 N 450 2470 620 2940
preplace netloc vio_0_probe_out1 1 6 1 1320 720n
preplace netloc Net_1 1 0 10 -1120 800 -630 810 -190 720 N 720 640J 800 NJ 800 1330J 530 1980 490 2500 610 2990
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 7 2 1970 470 N
preplace netloc axi_chip2chip_0_aurora8_pll_not_locked_out 1 6 4 1350 480 N 480 2450 630 2930
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 7 2 1960 460 2500
preplace netloc vio_0_probe_out0 1 6 4 1320 150 N 150 N 150 2930
preplace netloc c2c_dout 1 6 4 N 1310 N 1310 N 1310 2950
preplace netloc clk_wiz_locked 1 4 4 730J 540 NJ 540 NJ 540 1950J
preplace netloc axi_chip2chip_0_aurora8_gt0_drprdy 1 3 6 N 40 770 260 NJ 260 N 260 N 260 2480
preplace netloc axi_chip2chip_0_aurora8_gt0_drpdo 1 3 6 N 20 710 290 NJ 290 N 290 N 290 2470
preplace netloc drp_rdy_1 1 0 5 -1180J 130 NJ 130 -200J 150 250 90 N
preplace netloc drp_do_1 1 0 5 -1160J 140 NJ 140 N 140 260 10 N
preplace netloc axi_chip2chip_0_axi_c2c_lnk_hndlr_in_progress 1 4 4 780 330 NJ 330 NJ 330 1910
preplace netloc axi_interconnect_0_M02_AXI 1 1 4 -580 120 N 120 280 -170 N
preplace netloc axi_chip2chip_0_aurora8_USER_DATA_M_AXI_RX 1 6 4 1360 100 N 100 N 100 2950
preplace netloc axi_chip2chip_0_AXIS_TX 1 7 2 1930 250 N
preplace netloc axi_interconnect_0_M01_AXI 1 1 2 -630 -90 N
preplace netloc axi_chip2chip_0_aurora8_GT_SERIAL_TX 1 9 1 N 430
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 2 2 NJ 610 270
preplace netloc axi_interconnect_0_M00_AXI 1 1 4 -650 -260 N -260 N -260 750
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 2 2 NJ 470 280
preplace netloc S00_AXI_1 1 0 8 -1150 110 N 110 -180J 130 N 130 660J 250 N 250 N 250 1920
preplace netloc c2c_rx_1 1 0 9 NJ 810 -640J 390 NJ 390 N 390 NJ 390 N 390 N 390 N 390 2440
levelinfo -pg 1 -1200 -800 -385 85 510 920 1200 1682 2247 2715 3020
pagesize -pg 1 -db -bbox -sgen -1400 -270 3180 2260
",
   "Color Coded_ScaleFactor":"0.742254",
   "Color Coded_TopLeft":"583,-233",
   "Default View_ScaleFactor":"0.877395",
   "Default View_TopLeft":"-103,-213",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port c2c_tx -pg 1 -lvl 6 -x 1560 -y 60 -defaultsOSRD
preplace port c2c_rx -pg 1 -lvl 0 -x -670 -y 60 -defaultsOSRD
preplace port clk_250 -pg 1 -lvl 0 -x -670 -y 350 -defaultsOSRD
preplace inst axi_chip2chip_0 -pg 1 -lvl 2 -x 300 -y -310 -defaultsOSRD
preplace inst axi_chip2chip_0_aurora8 -pg 1 -lvl 2 -x 300 -y 130 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 790 -y -310 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1130 -y -310 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -x 1410 -y -310 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x -210 -y -90 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 1 -x -210 -y -320 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x -210 -y 120 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x -210 -y 350 -defaultsOSRD
preplace netloc Net 1 1 1 -10 -250n
preplace netloc axi_chip2chip_0_aurora8_user_clk_out 1 1 2 40 -530 580J
preplace netloc axi_chip2chip_0_aurora_reset_pb 1 1 2 30 -500 540
preplace netloc axi_chip2chip_0_aurora8_channel_up 1 1 2 50 -490 560J
preplace netloc axi_chip2chip_0_aurora8_pll_not_locked_out 1 1 2 20 -520 570J
preplace netloc axi_chip2chip_0_aurora_pma_init_out 1 1 2 10 -510 550
preplace netloc clk_wiz_clk_out1 1 0 4 -640 -420 -20 -480 610 -430 950
preplace netloc clk_wiz_locked 1 0 2 -640 -160 -30
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 1 3 -10 -470 590 -440 960
preplace netloc util_ds_buf_0_IBUF_OUT 1 0 2 -640 190 -30
preplace netloc util_ds_buf_0_IBUF_OUT1 1 1 1 20 190n
preplace netloc rst_clk_wiz_100M_peripheral_reset 1 1 1 0 -320n
preplace netloc axi_chip2chip_0_aurora8_USER_DATA_M_AXI_RX 1 1 2 70 -460 530J
preplace netloc axi_chip2chip_0_AXIS_TX 1 1 2 60 -450 520
preplace netloc axi_chip2chip_0_aurora8_GT_SERIAL_TX 1 2 4 610 60 N 60 N 60 N
preplace netloc GT_SERIAL_RX_1 1 0 2 -650J 50 0
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 NJ -310
preplace netloc axi_chip2chip_0_m_axi 1 2 1 600 -390n
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 940 -330n
preplace netloc CLK_IN_D_0_1 1 0 1 N 350
levelinfo -pg 1 -670 -210 300 790 1130 1410 1560
pagesize -pg 1 -db -bbox -sgen -780 -830 1660 440
"
}
{
   "da_axi4_cnt":"3",
   "da_axi_chip2chip_cnt":"3",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"2"
}
