INFO: [HLS 200-10] Running '/mnt/xilinx-dev-env/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'Jake' on host 'mai-01' (Linux_x86_64 version 5.4.0-174-generic) on Wed Apr 10 14:29:52 CDT 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.4 LTS
INFO: [HLS 200-10] In directory '/home/Jake/Desktop/cpre563/hls'
Sourcing Tcl script '/home/Jake/Desktop/cpre563/hls/hls/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source /home/Jake/Desktop/cpre563/hls/hls/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project hls 
INFO: [HLS 200-10] Opening project '/home/Jake/Desktop/cpre563/hls/hls'.
INFO: [HLS 200-1510] Running: set_top computePointHLS 
INFO: [HLS 200-1510] Running: add_files ../base/src/layers/Compute_HLS.h 
INFO: [HLS 200-10] Adding design file '../base/src/layers/Compute_HLS.h' to the project
INFO: [HLS 200-1510] Running: add_files ../base/src/layers/Compute_HLS.cpp 
INFO: [HLS 200-10] Adding design file '../base/src/layers/Compute_HLS.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/home/Jake/Desktop/cpre563/hls/hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcku15p-ffva1156-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcku15p-ffva1156-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: source ./hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name computePointHLS computePointHLS 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 32799
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 756.367 MB.
INFO: [HLS 200-10] Analyzing design file '../base/src/layers/Compute_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.61 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.11 seconds; current allocated memory: 756.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_4' is marked as complete unroll implied by the pipeline pragma (../base/src/layers/Compute_HLS.cpp:54:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_54_4' (../base/src/layers/Compute_HLS.cpp:54:19) in function 'computePointHLS' completely with a factor of 32 (../base/src/layers/Compute_HLS.cpp:38:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_5' (../base/src/layers/Compute_HLS.cpp:59:20) in function 'computePointHLS' completely with a factor of 31 (../base/src/layers/Compute_HLS.cpp:38:0)
INFO: [HLS 214-115] Multiple burst reads of length 4500 and bit width 512 in loop 'VITIS_LOOP_49_2'(../base/src/layers/Compute_HLS.cpp:49:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:49:19)
INFO: [HLS 214-115] Multiple burst reads of length 4500 and bit width 512 in loop 'VITIS_LOOP_49_2'(../base/src/layers/Compute_HLS.cpp:49:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../base/src/layers/Compute_HLS.cpp:49:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.61 seconds. Elapsed time: 4 seconds; current allocated memory: 758.238 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 758.238 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 760.262 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.945 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 785.359 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (../base/src/layers/Compute_HLS.cpp:49:27) in function 'computePointHLS' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 792.109 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'computePointHLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_3'.
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' (loop 'VITIS_LOOP_51_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add256_write_ln51', ../base/src/layers/Compute_HLS.cpp:51) of variable 'add', ../base/src/layers/Compute_HLS.cpp:55 on local variable 'add256' and 'load' operation ('add256_load', ../base/src/layers/Compute_HLS.cpp:55) on local variable 'add256'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' (loop 'VITIS_LOOP_51_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add256_write_ln51', ../base/src/layers/Compute_HLS.cpp:51) of variable 'add', ../base/src/layers/Compute_HLS.cpp:55 on local variable 'add256' and 'load' operation ('add256_load', ../base/src/layers/Compute_HLS.cpp:55) on local variable 'add256'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 11, loop 'VITIS_LOOP_51_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 792.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 792.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 795.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 795.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'computePointHLS_Pipeline_VITIS_LOOP_51_3' pipeline 'VITIS_LOOP_51_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'computePointHLS_Pipeline_VITIS_LOOP_51_3/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS_Pipeline_VITIS_LOOP_51_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 798.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'computePointHLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/layerWeight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'computePointHLS/dataOut_final' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'computePointHLS' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dataIn', 'layerWeight', 'dataOut_final' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'computePointHLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 811.207 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 818.648 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 830.387 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for computePointHLS.
INFO: [VLOG 209-307] Generating Verilog RTL for computePointHLS.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.57 seconds. CPU system time: 1.22 seconds. Elapsed time: 11.79 seconds; current allocated memory: 74.020 MB.
INFO: [HLS 200-112] Total CPU user time: 12.86 seconds. Total CPU system time: 1.68 seconds. Total elapsed time: 24.4 seconds; peak allocated memory: 830.387 MB.
