\doxysection{stm32f4xx\+\_\+ll\+\_\+fmc.\+h}
\hypertarget{stm32f4xx__ll__fmc_8h_source}{}\label{stm32f4xx__ll__fmc_8h_source}\index{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_fmc.h@{VGA\_Driver/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_fmc.h}}
\mbox{\hyperlink{stm32f4xx__ll__fmc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_LL\_FMC\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_LL\_FMC\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}}
\DoxyCodeLine{00042\ }
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NORSRAM\_BANK(\_\_BANK\_\_)\ (((\_\_BANK\_\_)\ ==\ FMC\_NORSRAM\_BANK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BANK\_\_)\ ==\ FMC\_NORSRAM\_BANK2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BANK\_\_)\ ==\ FMC\_NORSRAM\_BANK3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BANK\_\_)\ ==\ FMC\_NORSRAM\_BANK4))}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#define\ IS\_FMC\_MUX(\_\_MUX\_\_)\ (((\_\_MUX\_\_)\ ==\ FMC\_DATA\_ADDRESS\_MUX\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MUX\_\_)\ ==\ FMC\_DATA\_ADDRESS\_MUX\_ENABLE))}}
\DoxyCodeLine{00049\ \textcolor{preprocessor}{\#define\ IS\_FMC\_MEMORY(\_\_MEMORY\_\_)\ (((\_\_MEMORY\_\_)\ ==\ FMC\_MEMORY\_TYPE\_SRAM)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MEMORY\_\_)\ ==\ FMC\_MEMORY\_TYPE\_PSRAM)||\ \(\backslash\)}}
\DoxyCodeLine{00051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MEMORY\_\_)\ ==\ FMC\_MEMORY\_TYPE\_NOR))}}
\DoxyCodeLine{00052\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NORSRAM\_MEMORY\_WIDTH(\_\_WIDTH\_\_)\ (((\_\_WIDTH\_\_)\ ==\ FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_WIDTH\_\_)\ ==\ FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_WIDTH\_\_)\ ==\ FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_32))}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#define\ IS\_FMC\_PAGESIZE(\_\_SIZE\_\_)\ (((\_\_SIZE\_\_)\ ==\ FMC\_PAGE\_SIZE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_PAGE\_SIZE\_128)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_PAGE\_SIZE\_256)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_PAGE\_SIZE\_512)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_PAGE\_SIZE\_1024))}}
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_WFDIS)}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WRITE\_FIFO(\_\_FIFO\_\_)\ (((\_\_FIFO\_\_)\ ==\ FMC\_WRITE\_FIFO\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FIFO\_\_)\ ==\ FMC\_WRITE\_FIFO\_ENABLE))}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_WFDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ACCESS\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ FMC\_ACCESS\_MODE\_A)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FMC\_ACCESS\_MODE\_B)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FMC\_ACCESS\_MODE\_C)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FMC\_ACCESS\_MODE\_D))}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ IS\_FMC\_BURSTMODE(\_\_STATE\_\_)\ (((\_\_STATE\_\_)\ ==\ FMC\_BURST\_ACCESS\_MODE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ FMC\_BURST\_ACCESS\_MODE\_ENABLE))}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WAIT\_POLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ FMC\_WAIT\_SIGNAL\_POLARITY\_LOW)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ FMC\_WAIT\_SIGNAL\_POLARITY\_HIGH))}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WRAP\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ FMC\_WRAP\_MODE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FMC\_WRAP\_MODE\_ENABLE))}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WAIT\_SIGNAL\_ACTIVE(\_\_ACTIVE\_\_)\ (((\_\_ACTIVE\_\_)\ ==\ FMC\_WAIT\_TIMING\_BEFORE\_WS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ACTIVE\_\_)\ ==\ FMC\_WAIT\_TIMING\_DURING\_WS))}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WRITE\_OPERATION(\_\_OPERATION\_\_)\ (((\_\_OPERATION\_\_)\ ==\ FMC\_WRITE\_OPERATION\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_OPERATION\_\_)\ ==\ FMC\_WRITE\_OPERATION\_ENABLE))}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WAITE\_SIGNAL(\_\_SIGNAL\_\_)\ (((\_\_SIGNAL\_\_)\ ==\ FMC\_WAIT\_SIGNAL\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIGNAL\_\_)\ ==\ FMC\_WAIT\_SIGNAL\_ENABLE))}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ IS\_FMC\_EXTENDED\_MODE(\_\_MODE\_\_)\ (((\_\_MODE\_\_)\ ==\ FMC\_EXTENDED\_MODE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ FMC\_EXTENDED\_MODE\_ENABLE))}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ASYNWAIT(\_\_STATE\_\_)\ (((\_\_STATE\_\_)\ ==\ FMC\_ASYNCHRONOUS\_WAIT\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ FMC\_ASYNCHRONOUS\_WAIT\_ENABLE))}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\#define\ IS\_FMC\_DATA\_LATENCY(\_\_LATENCY\_\_)\ (((\_\_LATENCY\_\_)\ >\ 1U)\ \&\&\ ((\_\_LATENCY\_\_)\ <=\ 17U))}}
\DoxyCodeLine{00085\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WRITE\_BURST(\_\_BURST\_\_)\ (((\_\_BURST\_\_)\ ==\ FMC\_WRITE\_BURST\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BURST\_\_)\ ==\ FMC\_WRITE\_BURST\_ENABLE))}}
\DoxyCodeLine{00087\ \textcolor{preprocessor}{\#define\ IS\_FMC\_CONTINOUS\_CLOCK(\_\_CCLOCK\_\_)\ (((\_\_CCLOCK\_\_)\ ==\ FMC\_CONTINUOUS\_CLOCK\_SYNC\_ONLY)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_CCLOCK\_\_)\ ==\ FMC\_CONTINUOUS\_CLOCK\_SYNC\_ASYNC))}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ADDRESS\_SETUP\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 15U)}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ADDRESS\_HOLD\_TIME(\_\_TIME\_\_)\ (((\_\_TIME\_\_)\ >\ 0U)\ \&\&\ ((\_\_TIME\_\_)\ <=\ 15U))}}
\DoxyCodeLine{00091\ \textcolor{preprocessor}{\#define\ IS\_FMC\_DATASETUP\_TIME(\_\_TIME\_\_)\ (((\_\_TIME\_\_)\ >\ 0U)\ \&\&\ ((\_\_TIME\_\_)\ <=\ 255U))}}
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#define\ IS\_FMC\_DATAHOLD\_DURATION(\_\_DATAHOLD\_\_)\ ((\_\_DATAHOLD\_\_)\ <=\ 3U)}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ IS\_FMC\_TURNAROUND\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 15U)}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#define\ IS\_FMC\_CLK\_DIV(\_\_DIV\_\_)\ (((\_\_DIV\_\_)\ >\ 1U)\ \&\&\ ((\_\_DIV\_\_)\ <=\ 16U))}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NORSRAM\_DEVICE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)\ ==\ FMC\_NORSRAM\_DEVICE)}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NORSRAM\_EXTENDED\_DEVICE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)\ ==\ FMC\_NORSRAM\_EXTENDED\_DEVICE)}}
\DoxyCodeLine{00097\ }
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\#if\ \ (defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3))}}
\DoxyCodeLine{00100\ }
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NAND\_BANK(\_\_BANK\_\_)\ (((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK3))}}
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NAND\_BANK(\_\_BANK\_\_)\ ((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK3)}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WAIT\_FEATURE(\_\_FEATURE\_\_)\ (((\_\_FEATURE\_\_)\ ==\ FMC\_NAND\_PCC\_WAIT\_FEATURE\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_FEATURE\_\_)\ ==\ FMC\_NAND\_PCC\_WAIT\_FEATURE\_ENABLE))}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NAND\_MEMORY\_WIDTH(\_\_WIDTH\_\_)\ (((\_\_WIDTH\_\_)\ ==\ FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_WIDTH\_\_)\ ==\ FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16))}}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ECC\_STATE(\_\_STATE\_\_)\ (((\_\_STATE\_\_)\ ==\ FMC\_NAND\_ECC\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_STATE\_\_)\ ==\ FMC\_NAND\_ECC\_ENABLE))}}
\DoxyCodeLine{00113\ }
\DoxyCodeLine{00114\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ECCPAGE\_SIZE(\_\_SIZE\_\_)\ (((\_\_SIZE\_\_)\ ==\ FMC\_NAND\_ECC\_PAGE\_SIZE\_256BYTE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_NAND\_ECC\_PAGE\_SIZE\_512BYTE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_NAND\_ECC\_PAGE\_SIZE\_1024BYTE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_NAND\_ECC\_PAGE\_SIZE\_2048BYTE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_NAND\_ECC\_PAGE\_SIZE\_4096BYTE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SIZE\_\_)\ ==\ FMC\_NAND\_ECC\_PAGE\_SIZE\_8192BYTE))}}
\DoxyCodeLine{00120\ \textcolor{preprocessor}{\#define\ IS\_FMC\_TCLR\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 255U)}}
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#define\ IS\_FMC\_TAR\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 255U)}}
\DoxyCodeLine{00122\ \textcolor{preprocessor}{\#define\ IS\_FMC\_SETUP\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 254U)}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WAIT\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 254U)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\#define\ IS\_FMC\_HOLD\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 254U)}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\#define\ IS\_FMC\_HIZ\_TIME(\_\_TIME\_\_)\ ((\_\_TIME\_\_)\ <=\ 254U)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#define\ IS\_FMC\_NAND\_DEVICE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)\ ==\ FMC\_NAND\_DEVICE)}}
\DoxyCodeLine{00127\ }
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\#define\ IS\_FMC\_PCCARD\_DEVICE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)\ ==\ FMC\_PCCARD\_DEVICE)}}
\DoxyCodeLine{00131\ }
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{00134\ }
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\#define\ IS\_FMC\_SDMEMORY\_WIDTH(\_\_WIDTH\_\_)\ (((\_\_WIDTH\_\_)\ ==\ FMC\_SDRAM\_MEM\_BUS\_WIDTH\_8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_WIDTH\_\_)\ ==\ FMC\_SDRAM\_MEM\_BUS\_WIDTH\_16)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_WIDTH\_\_)\ ==\ FMC\_SDRAM\_MEM\_BUS\_WIDTH\_32))}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WRITE\_PROTECTION(\_\_WRITE\_\_)\ (((\_\_WRITE\_\_)\ ==\ FMC\_SDRAM\_WRITE\_PROTECTION\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_WRITE\_\_)\ ==\ FMC\_SDRAM\_WRITE\_PROTECTION\_ENABLE))}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\#define\ IS\_FMC\_SDCLOCK\_PERIOD(\_\_PERIOD\_\_)\ (((\_\_PERIOD\_\_)\ ==\ FMC\_SDRAM\_CLOCK\_DISABLE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PERIOD\_\_)\ ==\ FMC\_SDRAM\_CLOCK\_PERIOD\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PERIOD\_\_)\ ==\ FMC\_SDRAM\_CLOCK\_PERIOD\_3))}}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\#define\ IS\_FMC\_READ\_BURST(\_\_RBURST\_\_)\ (((\_\_RBURST\_\_)\ ==\ FMC\_SDRAM\_RBURST\_DISABLE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_RBURST\_\_)\ ==\ FMC\_SDRAM\_RBURST\_ENABLE))}}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\#define\ IS\_FMC\_READPIPE\_DELAY(\_\_DELAY\_\_)\ (((\_\_DELAY\_\_)\ ==\ FMC\_SDRAM\_RPIPE\_DELAY\_0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DELAY\_\_)\ ==\ FMC\_SDRAM\_RPIPE\_DELAY\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DELAY\_\_)\ ==\ FMC\_SDRAM\_RPIPE\_DELAY\_2))}}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#define\ IS\_FMC\_COMMAND\_MODE(\_\_COMMAND\_\_)\ (((\_\_COMMAND\_\_)\ ==\ FMC\_SDRAM\_CMD\_NORMAL\_MODE)\ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COMMAND\_\_)\ ==\ FMC\_SDRAM\_CMD\_CLK\_ENABLE)\ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COMMAND\_\_)\ ==\ FMC\_SDRAM\_CMD\_PALL)\ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COMMAND\_\_)\ ==\ FMC\_SDRAM\_CMD\_AUTOREFRESH\_MODE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COMMAND\_\_)\ ==\ FMC\_SDRAM\_CMD\_LOAD\_MODE)\ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COMMAND\_\_)\ ==\ FMC\_SDRAM\_CMD\_SELFREFRESH\_MODE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COMMAND\_\_)\ ==\ FMC\_SDRAM\_CMD\_POWERDOWN\_MODE))}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\#define\ IS\_FMC\_COMMAND\_TARGET(\_\_TARGET\_\_)\ (((\_\_TARGET\_\_)\ ==\ FMC\_SDRAM\_CMD\_TARGET\_BANK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TARGET\_\_)\ ==\ FMC\_SDRAM\_CMD\_TARGET\_BANK2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TARGET\_\_)\ ==\ FMC\_SDRAM\_CMD\_TARGET\_BANK1\_2))}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\#define\ IS\_FMC\_LOADTOACTIVE\_DELAY(\_\_DELAY\_\_)\ (((\_\_DELAY\_\_)\ >\ 0U)\ \&\&\ ((\_\_DELAY\_\_)\ <=\ 16U))}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\#define\ IS\_FMC\_EXITSELFREFRESH\_DELAY(\_\_DELAY\_\_)\ (((\_\_DELAY\_\_)\ >\ 0U)\ \&\&\ ((\_\_DELAY\_\_)\ <=\ 16U))}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\#define\ IS\_FMC\_SELFREFRESH\_TIME(\_\_TIME\_\_)\ (((\_\_TIME\_\_)\ >\ 0U)\ \&\&\ ((\_\_TIME\_\_)\ <=\ 16U))}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ROWCYCLE\_DELAY(\_\_DELAY\_\_)\ (((\_\_DELAY\_\_)\ >\ 0U)\ \&\&\ ((\_\_DELAY\_\_)\ <=\ 16U))}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\#define\ IS\_FMC\_WRITE\_RECOVERY\_TIME(\_\_TIME\_\_)\ (((\_\_TIME\_\_)\ >\ 0U)\ \&\&\ ((\_\_TIME\_\_)\ <=\ 16U))}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\#define\ IS\_FMC\_RP\_DELAY(\_\_DELAY\_\_)\ (((\_\_DELAY\_\_)\ >\ 0U)\ \&\&\ ((\_\_DELAY\_\_)\ <=\ 16U))}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#define\ IS\_FMC\_RCD\_DELAY(\_\_DELAY\_\_)\ (((\_\_DELAY\_\_)\ >\ 0U)\ \&\&\ ((\_\_DELAY\_\_)\ <=\ 16U))}}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\#define\ IS\_FMC\_AUTOREFRESH\_NUMBER(\_\_NUMBER\_\_)\ (((\_\_NUMBER\_\_)\ >\ 0U)\ \&\&\ ((\_\_NUMBER\_\_)\ <=\ 15U))}}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#define\ IS\_FMC\_MODE\_REGISTER(\_\_CONTENT\_\_)\ ((\_\_CONTENT\_\_)\ <=\ 8191U)}}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ IS\_FMC\_REFRESH\_RATE(\_\_RATE\_\_)\ ((\_\_RATE\_\_)\ <=\ 8191U)}}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ IS\_FMC\_SDRAM\_DEVICE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)\ ==\ FMC\_SDRAM\_DEVICE)}}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\#define\ IS\_FMC\_SDRAM\_BANK(\_\_BANK\_\_)\ (((\_\_BANK\_\_)\ ==\ FMC\_SDRAM\_BANK1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_BANK\_\_)\ ==\ FMC\_SDRAM\_BANK2))}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\#define\ IS\_FMC\_COLUMNBITS\_NUMBER(\_\_COLUMN\_\_)\ (((\_\_COLUMN\_\_)\ ==\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COLUMN\_\_)\ ==\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_9)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COLUMN\_\_)\ ==\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_10)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_COLUMN\_\_)\ ==\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_11))}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\#define\ IS\_FMC\_ROWBITS\_NUMBER(\_\_ROW\_\_)\ (((\_\_ROW\_\_)\ ==\ FMC\_SDRAM\_ROW\_BITS\_NUM\_11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ROW\_\_)\ ==\ FMC\_SDRAM\_ROW\_BITS\_NUM\_12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_ROW\_\_)\ ==\ FMC\_SDRAM\_ROW\_BITS\_NUM\_13))}}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#define\ IS\_FMC\_INTERNALBANK\_NUMBER(\_\_NUMBER\_\_)\ (((\_\_NUMBER\_\_)\ ==\ FMC\_SDRAM\_INTERN\_BANKS\_NUM\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_NUMBER\_\_)\ ==\ FMC\_SDRAM\_INTERN\_BANKS\_NUM\_4))}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\#define\ IS\_FMC\_CAS\_LATENCY(\_\_LATENCY\_\_)\ (((\_\_LATENCY\_\_)\ ==\ FMC\_SDRAM\_CAS\_LATENCY\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LATENCY\_\_)\ ==\ FMC\_SDRAM\_CAS\_LATENCY\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LATENCY\_\_)\ ==\ FMC\_SDRAM\_CAS\_LATENCY\_3))}}
\DoxyCodeLine{00183\ }
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00185\ }
\DoxyCodeLine{00190\ \textcolor{comment}{/*\ Exported\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00191\ }
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank1\_TypeDef}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_EXTENDED\_TypeDef\ \ \ FMC\_Bank1E\_TypeDef}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{00201\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank2\_3\_TypeDef}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank3\_TypeDef}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\#define\ FMC\_PCCARD\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank4\_TypeDef}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank5\_6\_TypeDef}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00211\ }
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank1}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_EXTENDED\_DEVICE\ \ \ \ FMC\_Bank1E}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank2\_3}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank3}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#define\ FMC\_PCCARD\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank4}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_DEVICE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_Bank5\_6}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00227\ }
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}}
\DoxyCodeLine{00232\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00233\ \{}
\DoxyCodeLine{00234\ \ \ uint32\_t\ NSBank;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00237\ \ \ uint32\_t\ DataAddressMux;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00241\ \ \ uint32\_t\ MemoryType;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00245\ \ \ uint32\_t\ MemoryDataWidth;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00248\ \ \ uint32\_t\ BurstAccessMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00252\ \ \ uint32\_t\ WaitSignalPolarity;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00256\ \ \ uint32\_t\ WrapMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00261\ \ \ uint32\_t\ WaitSignalActive;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00266\ \ \ uint32\_t\ WriteOperation;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00269\ \ \ uint32\_t\ WaitSignal;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00273\ \ \ uint32\_t\ ExtendedMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00276\ \ \ uint32\_t\ AsynchronousWait;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00280\ \ \ uint32\_t\ WriteBurst;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00283\ \ \ uint32\_t\ ContinuousClock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00288\ \ \ uint32\_t\ WriteFifo;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00294\ \ \ uint32\_t\ PageSize;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00296\ \}\ FMC\_NORSRAM\_InitTypeDef;}
\DoxyCodeLine{00297\ }
\DoxyCodeLine{00301\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00302\ \{}
\DoxyCodeLine{00303\ \ \ uint32\_t\ AddressSetupTime;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00308\ \ \ uint32\_t\ AddressHoldTime;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00313\ \ \ uint32\_t\ DataSetupTime;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00319\ \ \ uint32\_t\ BusTurnAroundDuration;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00324\ \ \ uint32\_t\ CLKDivision;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00330\ \ \ uint32\_t\ DataLatency;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00338\ \ \ uint32\_t\ AccessMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00340\ \}\ FMC\_NORSRAM\_TimingTypeDef;}
\DoxyCodeLine{00341\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00342\ }
\DoxyCodeLine{00343\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{00347\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00348\ \{}
\DoxyCodeLine{00349\ \ \ uint32\_t\ NandBank;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00352\ \ \ uint32\_t\ Waitfeature;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00355\ \ \ uint32\_t\ MemoryDataWidth;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00358\ \ \ uint32\_t\ EccComputation;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00361\ \ \ uint32\_t\ ECCPageSize;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00364\ \ \ uint32\_t\ TCLRSetupTime;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00368\ \ \ uint32\_t\ TARSetupTime;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00371\ \}\ FMC\_NAND\_InitTypeDef;}
\DoxyCodeLine{00372\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3\ ||\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00373\ }
\DoxyCodeLine{00374\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)\ ||\ defined(FMC\_Bank4)}}
\DoxyCodeLine{00378\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00379\ \{}
\DoxyCodeLine{00380\ \ \ uint32\_t\ SetupTime;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00386\ \ \ uint32\_t\ WaitSetupTime;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00392\ \ \ uint32\_t\ HoldSetupTime;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00399\ \ \ uint32\_t\ HiZSetupTime;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00404\ \}\ FMC\_NAND\_PCC\_TimingTypeDef;}
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3\ ||\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00406\ }
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}}
\DoxyCodeLine{00411\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00412\ \{}
\DoxyCodeLine{00413\ \ \ uint32\_t\ Waitfeature;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00416\ \ \ uint32\_t\ TCLRSetupTime;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00420\ \ \ uint32\_t\ TARSetupTime;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00423\ \}FMC\_PCCARD\_InitTypeDef;}
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00425\ }
\DoxyCodeLine{00426\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{00430\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00431\ \{}
\DoxyCodeLine{00432\ \ \ uint32\_t\ SDBank;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00435\ \ \ uint32\_t\ ColumnBitsNumber;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00438\ \ \ uint32\_t\ RowBitsNumber;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00441\ \ \ uint32\_t\ MemoryDataWidth;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00444\ \ \ uint32\_t\ InternalBankNumber;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00447\ \ \ uint32\_t\ CASLatency;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00450\ \ \ uint32\_t\ WriteProtection;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00453\ \ \ uint32\_t\ SDClockPeriod;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00457\ \ \ uint32\_t\ ReadBurst;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00461\ \ \ uint32\_t\ ReadPipeDelay;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00463\ \}\ FMC\_SDRAM\_InitTypeDef;}
\DoxyCodeLine{00464\ }
\DoxyCodeLine{00468\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00469\ \{}
\DoxyCodeLine{00470\ \ \ uint32\_t\ LoadToActiveDelay;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00474\ \ \ uint32\_t\ ExitSelfRefreshDelay;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00478\ \ \ uint32\_t\ SelfRefreshTime;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00482\ \ \ uint32\_t\ RowCycleDelay;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00487\ \ \ uint32\_t\ WriteRecoveryTime;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00490\ \ \ uint32\_t\ RPDelay;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00494\ \ \ uint32\_t\ RCDDelay;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00497\ \}\ FMC\_SDRAM\_TimingTypeDef;}
\DoxyCodeLine{00498\ }
\DoxyCodeLine{00502\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00503\ \{}
\DoxyCodeLine{00504\ \ \ uint32\_t\ CommandMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00507\ \ \ uint32\_t\ CommandTarget;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00510\ \ \ uint32\_t\ AutoRefreshNumber;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00514\ \ \ uint32\_t\ ModeRegisterDefinition;\ \ \ \ \ \ \ }
\DoxyCodeLine{00515\ \}\ FMC\_SDRAM\_CommandTypeDef;}
\DoxyCodeLine{00516\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00521\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00525\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}}
\DoxyCodeLine{00526\ }
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_BANK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_BANK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_BANK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_BANK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000006U)}}
\DoxyCodeLine{00545\ \textcolor{preprocessor}{\#define\ FMC\_DATA\_ADDRESS\_MUX\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00546\ \textcolor{preprocessor}{\#define\ FMC\_DATA\_ADDRESS\_MUX\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{00554\ \textcolor{preprocessor}{\#define\ FMC\_MEMORY\_TYPE\_SRAM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00555\ \textcolor{preprocessor}{\#define\ FMC\_MEMORY\_TYPE\_PSRAM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{00556\ \textcolor{preprocessor}{\#define\ FMC\_MEMORY\_TYPE\_NOR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{00564\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_8\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00565\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_16\ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{00566\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_MEM\_BUS\_WIDTH\_32\ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_FLASH\_ACCESS\_ENABLE\ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{00575\ \textcolor{preprocessor}{\#define\ FMC\_NORSRAM\_FLASH\_ACCESS\_DISABLE\ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\#define\ FMC\_BURST\_ACCESS\_MODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\#define\ FMC\_BURST\_ACCESS\_MODE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\#define\ FMC\_WAIT\_SIGNAL\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\#define\ FMC\_WAIT\_SIGNAL\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ (0x00000200U)}}
\DoxyCodeLine{00602\ \textcolor{preprocessor}{\#define\ FMC\_WRAP\_MODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\#define\ FMC\_WRAP\_MODE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000400U)}}
\DoxyCodeLine{00611\ \textcolor{preprocessor}{\#define\ FMC\_WAIT\_TIMING\_BEFORE\_WS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\#define\ FMC\_WAIT\_TIMING\_DURING\_WS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{00620\ \textcolor{preprocessor}{\#define\ FMC\_WRITE\_OPERATION\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\#define\ FMC\_WRITE\_OPERATION\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)}}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\#define\ FMC\_WAIT\_SIGNAL\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\#define\ FMC\_WAIT\_SIGNAL\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)}}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\#define\ FMC\_EXTENDED\_MODE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\#define\ FMC\_EXTENDED\_MODE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)}}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\#define\ FMC\_ASYNCHRONOUS\_WAIT\_DISABLE\ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\#define\ FMC\_ASYNCHRONOUS\_WAIT\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ (0x00008000U)}}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\#define\ FMC\_PAGE\_SIZE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\#define\ FMC\_PAGE\_SIZE\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCR1\_CPSIZE\_0}}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\#define\ FMC\_PAGE\_SIZE\_256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCR1\_CPSIZE\_1}}
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\#define\ FMC\_PAGE\_SIZE\_512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (FMC\_BCR1\_CPSIZE\_0\(\backslash\)}}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ FMC\_BCR1\_CPSIZE\_1)}}
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\#define\ FMC\_PAGE\_SIZE\_1024\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCR1\_CPSIZE\_2}}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\#define\ FMC\_WRITE\_BURST\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00670\ \textcolor{preprocessor}{\#define\ FMC\_WRITE\_BURST\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00080000U)}}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\#define\ FMC\_CONTINUOUS\_CLOCK\_SYNC\_ONLY\ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\#define\ FMC\_CONTINUOUS\_CLOCK\_SYNC\_ASYNC\ \ \ \ \ \ \ \ \ (0x00100000U)}}
\DoxyCodeLine{00684\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_WFDIS)}}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\#define\ FMC\_WRITE\_FIFO\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BCR1\_WFDIS}}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\#define\ FMC\_WRITE\_FIFO\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_WFDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#define\ FMC\_ACCESS\_MODE\_A\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\#define\ FMC\_ACCESS\_MODE\_B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10000000U)}}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\#define\ FMC\_ACCESS\_MODE\_C\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20000000U)}}
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\#define\ FMC\_ACCESS\_MODE\_D\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x30000000U)}}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00711\ }
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)\ ||\ defined(FMC\_Bank4)}}
\DoxyCodeLine{00713\ }
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_BANK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{00722\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_BANK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_PCC\_WAIT\_FEATURE\_DISABLE\ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00732\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_PCC\_WAIT\_FEATURE\_ENABLE\ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}}
\DoxyCodeLine{00741\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_MEMORY\_TYPE\_PCCARD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00743\ \textcolor{preprocessor}{\#define\ FMC\_PCR\_MEMORY\_TYPE\_NAND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_8\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16\ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{00760\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_PAGE\_SIZE\_256BYTE\ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00770\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_PAGE\_SIZE\_512BYTE\ \ \ \ \ \ \ \ \ \ (0x00020000U)}}
\DoxyCodeLine{00771\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_PAGE\_SIZE\_1024BYTE\ \ \ \ \ \ \ \ \ (0x00040000U)}}
\DoxyCodeLine{00772\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_PAGE\_SIZE\_2048BYTE\ \ \ \ \ \ \ \ \ (0x00060000U)}}
\DoxyCodeLine{00773\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_PAGE\_SIZE\_4096BYTE\ \ \ \ \ \ \ \ \ (0x00080000U)}}
\DoxyCodeLine{00774\ \textcolor{preprocessor}{\#define\ FMC\_NAND\_ECC\_PAGE\_SIZE\_8192BYTE\ \ \ \ \ \ \ \ \ (0x000A0000U)}}
\DoxyCodeLine{00782\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3\ ||\ FMC\_Bank2\_3\ ||\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00783\ }
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{00791\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_BANK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00792\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_BANK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{00800\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_8\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00801\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_9\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_10\ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{00803\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_COLUMN\_BITS\_NUM\_11\ \ \ \ \ \ \ \ \ \ \ \ (0x00000003U)}}
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_ROW\_BITS\_NUM\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00812\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_ROW\_BITS\_NUM\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_ROW\_BITS\_NUM\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_MEM\_BUS\_WIDTH\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00822\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_MEM\_BUS\_WIDTH\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_MEM\_BUS\_WIDTH\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_INTERN\_BANKS\_NUM\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_INTERN\_BANKS\_NUM\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{00840\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CAS\_LATENCY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000080U)}}
\DoxyCodeLine{00841\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CAS\_LATENCY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100U)}}
\DoxyCodeLine{00842\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CAS\_LATENCY\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000180U)}}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_WRITE\_PROTECTION\_DISABLE\ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00851\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_WRITE\_PROTECTION\_ENABLE\ \ \ \ \ \ \ (0x00000200U)}}
\DoxyCodeLine{00859\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CLOCK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00860\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CLOCK\_PERIOD\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000800U)}}
\DoxyCodeLine{00861\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CLOCK\_PERIOD\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000C00U)}}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_RBURST\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00870\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_RBURST\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00001000U)}}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_RPIPE\_DELAY\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_RPIPE\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00002000U)}}
\DoxyCodeLine{00880\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_RPIPE\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)}}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_NORMAL\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_CLK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_PALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_AUTOREFRESH\_MODE\ \ \ \ \ \ \ \ \ \ (0x00000003U)}}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_LOAD\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{00893\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_SELFREFRESH\_MODE\ \ \ \ \ \ \ \ \ \ (0x00000005U)}}
\DoxyCodeLine{00894\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_POWERDOWN\_MODE\ \ \ \ \ \ \ \ \ \ \ \ (0x00000006U)}}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_TARGET\_BANK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDCMR\_CTB2}}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_TARGET\_BANK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDCMR\_CTB1}}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_CMD\_TARGET\_BANK1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x00000018U)}}
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_NORMAL\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)}}
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_SELF\_REFRESH\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDSR\_MODES1\_0}}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_POWER\_DOWN\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDSR\_MODES1\_1}}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00924\ }
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)\ ||\ defined(FMC\_Bank4)}}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\#define\ FMC\_IT\_RISING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000008U)}}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\#define\ FMC\_IT\_LEVEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000010U)}}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\#define\ FMC\_IT\_FALLING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000020U)}}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3\ ||\ FMC\_Bank2\_3\ ||\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\#define\ FMC\_IT\_REFRESH\_ERROR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00004000U)}}
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)\ ||\ defined(FMC\_Bank4)}}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\#define\ FMC\_FLAG\_RISING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ FMC\_FLAG\_LEVEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\#define\ FMC\_FLAG\_FALLING\_EDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000004U)}}
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\#define\ FMC\_FLAG\_FEMPT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000040U)}}
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3\ ||\ FMC\_Bank2\_3\ ||\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_FLAG\_REFRESH\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDSR\_RE}}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_FLAG\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDSR\_BUSY}}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\#define\ FMC\_SDRAM\_FLAG\_REFRESH\_ERROR\ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDRTR\_CRE}}
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00966\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00970\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NORSRAM\_ENABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>BTCR[(\_\_BANK\_\_)]\(\backslash\)}}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |=\ FMC\_BCR1\_MBKEN)}}
\DoxyCodeLine{00984\ }
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NORSRAM\_DISABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ ((\_\_INSTANCE\_\_)-\/>BTCR[(\_\_BANK\_\_)]\(\backslash\)}}
\DoxyCodeLine{00992\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&=\ \string~FMC\_BCR1\_MBKEN)}}
\DoxyCodeLine{00993\ }
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00998\ }
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{01011\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\#if\ defined\ (FMC\_PCR\_PBKEN)}}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_ENABLE(\_\_INSTANCE\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>PCR\ |=\ FMC\_PCR\_PBKEN)}}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_ENABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ \ (((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK2)?\ ((\_\_INSTANCE\_\_)-\/>PCR2\ |=\ FMC\_PCR2\_PBKEN):\ \(\backslash\)}}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>PCR3\ |=\ FMC\_PCR3\_PBKEN))}}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_PCR\_PBKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01018\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_ENABLE(\_\_INSTANCE\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>PCR\ |=\ FMC\_PCR\_PBKEN)}}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01021\ }
\DoxyCodeLine{01028\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\#if\ \ defined\ (FMC\_PCR\_PBKEN)}}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_DISABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ CLEAR\_BIT((\_\_INSTANCE\_\_)-\/>PCR,\ FMC\_PCR\_PBKEN)}}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_DISABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ (((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK2)?\ CLEAR\_BIT((\_\_INSTANCE\_\_)-\/>PCR2,\ FMC\_PCR2\_PBKEN):\ \(\backslash\)}}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT((\_\_INSTANCE\_\_)-\/>PCR3,\ FMC\_PCR3\_PBKEN))}}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_PCR\_PBKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_DISABLE(\_\_INSTANCE\_\_,\ \_\_BANK\_\_)\ CLEAR\_BIT((\_\_INSTANCE\_\_)-\/>PCR,\ FMC\_PCR\_PBKEN)}}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01038\ }
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3\ ||\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01043\ }
\DoxyCodeLine{01044\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}}
\DoxyCodeLine{01054\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_ENABLE(\_\_INSTANCE\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>PCR4\ |=\ FMC\_PCR4\_PBKEN)}}
\DoxyCodeLine{01055\ }
\DoxyCodeLine{01061\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_DISABLE(\_\_INSTANCE\_\_)\ ((\_\_INSTANCE\_\_)-\/>PCR4\ \&=\ \string~FMC\_PCR4\_PBKEN)}}
\DoxyCodeLine{01066\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01067\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{01084\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{01085\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_ENABLE\_IT(\_\_INSTANCE\_\_,\ \_\_BANK\_\_,\ \_\_INTERRUPT\_\_)\ \ (((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK2)?\ ((\_\_INSTANCE\_\_)-\/>SR2\ |=\ (\_\_INTERRUPT\_\_)):\ \(\backslash\)}}
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>SR3\ |=\ (\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01088\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_ENABLE\_IT(\_\_INSTANCE\_\_,\ \_\_INTERRUPT\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SR\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01089\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01090\ }
\DoxyCodeLine{01102\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{01103\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_DISABLE\_IT(\_\_INSTANCE\_\_,\ \_\_BANK\_\_,\ \_\_INTERRUPT\_\_)\ \ (((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK2)?\ ((\_\_INSTANCE\_\_)-\/>SR2\ \&=\ \string~(\_\_INTERRUPT\_\_)):\ \(\backslash\)}}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>SR3\ \&=\ \string~(\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{01105\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01106\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_DISABLE\_IT(\_\_INSTANCE\_\_,\ \_\_INTERRUPT\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SR\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01107\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01108\ }
\DoxyCodeLine{01121\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{01122\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_GET\_FLAG(\_\_INSTANCE\_\_,\ \_\_BANK\_\_,\ \_\_FLAG\_\_)\ \ (((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK2)?\ (((\_\_INSTANCE\_\_)-\/>SR2\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_)):\ \(\backslash\)}}
\DoxyCodeLine{01123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((\_\_INSTANCE\_\_)-\/>SR3\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_)))}}
\DoxyCodeLine{01124\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01125\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_GET\_FLAG(\_\_INSTANCE\_\_,\ \_\_BANK\_\_,\ \_\_FLAG\_\_)\ \ (((\_\_INSTANCE\_\_)-\/>SR\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{01126\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01127\ }
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{01141\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_CLEAR\_FLAG(\_\_INSTANCE\_\_,\ \_\_BANK\_\_,\ \_\_FLAG\_\_)\ \ (((\_\_BANK\_\_)\ ==\ FMC\_NAND\_BANK2)?\ ((\_\_INSTANCE\_\_)-\/>SR2\ \&=\ \string~(\_\_FLAG\_\_)):\ \(\backslash\)}}
\DoxyCodeLine{01142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_INSTANCE\_\_)-\/>SR3\ \&=\ \string~(\_\_FLAG\_\_)))}}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\#define\ \_\_FMC\_NAND\_CLEAR\_FLAG(\_\_INSTANCE\_\_,\ \_\_FLAG\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SR\ \&=\ \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01146\ }
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01151\ }
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}}
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_ENABLE\_IT(\_\_INSTANCE\_\_,\ \_\_INTERRUPT\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SR4\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01169\ }
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_DISABLE\_IT(\_\_INSTANCE\_\_,\ \_\_INTERRUPT\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SR4\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01181\ }
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_GET\_FLAG(\_\_INSTANCE\_\_,\ \_\_FLAG\_\_)\ \ (((\_\_INSTANCE\_\_)-\/>SR4\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{01194\ }
\DoxyCodeLine{01206\ \textcolor{preprocessor}{\#define\ \_\_FMC\_PCCARD\_CLEAR\_FLAG(\_\_INSTANCE\_\_,\ \_\_FLAG\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SR4\ \&=\ \string~(\_\_FLAG\_\_))}}
\DoxyCodeLine{01207\ }
\DoxyCodeLine{01211\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01212\ }
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{01227\ \textcolor{preprocessor}{\#define\ \_\_FMC\_SDRAM\_ENABLE\_IT(\_\_INSTANCE\_\_,\ \_\_INTERRUPT\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SDRTR\ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01228\ }
\DoxyCodeLine{01237\ \textcolor{preprocessor}{\#define\ \_\_FMC\_SDRAM\_DISABLE\_IT(\_\_INSTANCE\_\_,\ \_\_INTERRUPT\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SDRTR\ \&=\ \string~(\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{01238\ }
\DoxyCodeLine{01249\ \textcolor{preprocessor}{\#define\ \_\_FMC\_SDRAM\_GET\_FLAG(\_\_INSTANCE\_\_,\ \_\_FLAG\_\_)\ \ (((\_\_INSTANCE\_\_)-\/>SDSR\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{01250\ }
\DoxyCodeLine{01259\ \textcolor{preprocessor}{\#define\ \_\_FMC\_SDRAM\_CLEAR\_FLAG(\_\_INSTANCE\_\_,\ \_\_FLAG\_\_)\ \ ((\_\_INSTANCE\_\_)-\/>SDRTR\ |=\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{01260\ }
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01273\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}}
\DoxyCodeLine{01285\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NORSRAM\_Init(FMC\_NORSRAM\_TypeDef\ *Device,}
\DoxyCodeLine{01286\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_NORSRAM\_InitTypeDef\ *Init);}
\DoxyCodeLine{01287\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NORSRAM\_Timing\_Init(FMC\_NORSRAM\_TypeDef\ *Device,}
\DoxyCodeLine{01288\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_NORSRAM\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank);}
\DoxyCodeLine{01289\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NORSRAM\_Extended\_Timing\_Init(FMC\_NORSRAM\_EXTENDED\_TypeDef\ *Device,}
\DoxyCodeLine{01290\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_NORSRAM\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank,}
\DoxyCodeLine{01291\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ExtendedMode);}
\DoxyCodeLine{01292\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NORSRAM\_DeInit(FMC\_NORSRAM\_TypeDef\ *Device,}
\DoxyCodeLine{01293\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_NORSRAM\_EXTENDED\_TypeDef\ *ExDevice,\ uint32\_t\ Bank);}
\DoxyCodeLine{01301\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NORSRAM\_WriteOperation\_Enable(FMC\_NORSRAM\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{01302\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NORSRAM\_WriteOperation\_Disable(FMC\_NORSRAM\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{01309\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01310\ }
\DoxyCodeLine{01311\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{01318\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NAND\_Init(FMC\_NAND\_TypeDef\ *Device,\ FMC\_NAND\_InitTypeDef\ *Init);}
\DoxyCodeLine{01319\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NAND\_CommonSpace\_Timing\_Init(FMC\_NAND\_TypeDef\ *Device,}
\DoxyCodeLine{01320\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_NAND\_PCC\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank);}
\DoxyCodeLine{01321\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NAND\_AttributeSpace\_Timing\_Init(FMC\_NAND\_TypeDef\ *Device,}
\DoxyCodeLine{01322\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_NAND\_PCC\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank);}
\DoxyCodeLine{01323\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NAND\_DeInit(FMC\_NAND\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{01331\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NAND\_ECC\_Enable(FMC\_NAND\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{01332\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NAND\_ECC\_Disable(FMC\_NAND\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{01333\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_NAND\_GetECC(FMC\_NAND\_TypeDef\ *Device,\ uint32\_t\ *ECCval,\ uint32\_t\ Bank,}
\DoxyCodeLine{01334\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Timeout);}
\DoxyCodeLine{01341\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01342\ }
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}}
\DoxyCodeLine{01350\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_PCCARD\_Init(FMC\_PCCARD\_TypeDef\ *Device,\ FMC\_PCCARD\_InitTypeDef\ *Init);}
\DoxyCodeLine{01351\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_PCCARD\_CommonSpace\_Timing\_Init(FMC\_PCCARD\_TypeDef\ *Device,}
\DoxyCodeLine{01352\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_NAND\_PCC\_TimingTypeDef\ *Timing);}
\DoxyCodeLine{01353\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_PCCARD\_AttributeSpace\_Timing\_Init(FMC\_PCCARD\_TypeDef\ *Device,}
\DoxyCodeLine{01354\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_NAND\_PCC\_TimingTypeDef\ *Timing);}
\DoxyCodeLine{01355\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_PCCARD\_IOSpace\_Timing\_Init(FMC\_PCCARD\_TypeDef\ *Device,}
\DoxyCodeLine{01356\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_NAND\_PCC\_TimingTypeDef\ *Timing);}
\DoxyCodeLine{01357\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_PCCARD\_DeInit(FMC\_PCCARD\_TypeDef\ *Device);}
\DoxyCodeLine{01364\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01365\ }
\DoxyCodeLine{01366\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{01373\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_Init(FMC\_SDRAM\_TypeDef\ *Device,\ FMC\_SDRAM\_InitTypeDef\ *Init);}
\DoxyCodeLine{01374\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_Timing\_Init(FMC\_SDRAM\_TypeDef\ *Device,}
\DoxyCodeLine{01375\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDRAM\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank);}
\DoxyCodeLine{01376\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_DeInit(FMC\_SDRAM\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{01384\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_WriteProtection\_Enable(FMC\_SDRAM\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{01385\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_WriteProtection\_Disable(FMC\_SDRAM\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{01386\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_SendCommand(FMC\_SDRAM\_TypeDef\ *Device,}
\DoxyCodeLine{01387\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDRAM\_CommandTypeDef\ *Command,\ uint32\_t\ Timeout);}
\DoxyCodeLine{01388\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_ProgramRefreshRate(FMC\_SDRAM\_TypeDef\ *Device,\ uint32\_t\ RefreshRate);}
\DoxyCodeLine{01389\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ FMC\_SDRAM\_SetAutoRefreshNumber(FMC\_SDRAM\_TypeDef\ *Device,}
\DoxyCodeLine{01390\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ AutoRefreshNumber);}
\DoxyCodeLine{01391\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ FMC\_SDRAM\_GetModeStatus(\textcolor{keyword}{const}\ FMC\_SDRAM\_TypeDef\ *Device,\ uint32\_t\ Bank);}
\DoxyCodeLine{01398\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01399\ }
\DoxyCodeLine{01412\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{01413\ \}}
\DoxyCodeLine{01414\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01415\ }
\DoxyCodeLine{01416\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_LL\_FMC\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
