INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Workshop/Desktop/LAB3_new/LAB3_new.srcs/sim_1/new/RCA_4_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4_sim
