[
    ".gitignore",
    ".gitmodules",
    "LICENSE",
    "README.md",
    "adaptor",
    "gen",
    "gen/com",
    "gen/com/verilang",
    "gen/com/verilang/VerilogLexer.java",
    "gen/com/verilang/VerilogLexer.tokens",
    "gen/com/verilang/VerilogParser.java",
    "gen/com/verilang/VerilogParser.tokens",
    "gen/com/verilang/VerilogParserBaseListener.java",
    "gen/com/verilang/VerilogParserBaseVisitor.java",
    "gen/com/verilang/VerilogParserListener.java",
    "gen/com/verilang/VerilogParserVisitor.java",
    "lib",
    "lib/antlr4-runtime-4.7.1.jar",
    "lib/hamcrest-all-1.3.jar",
    "resources",
    "resources/META-INF",
    "resources/META-INF/plugin.xml",
    "resources/icons",
    "resources/icons/icon.png",
    "src",
    "src/com",
    "src/com/verilang",
    "src/com/verilang/VerilogASTFactory.java",
    "src/com/verilang/VerilogFileType.java",
    "src/com/verilang/VerilogFileTypeFactory.java",
    "src/com/verilang/VerilogIcons.java",
    "src/com/verilang/VerilogKeywords.java",
    "src/com/verilang/VerilogLanguage.java",
    "src/com/verilang/VerilogLexer.g4",
    "src/com/verilang/VerilogParser.g4",
    "src/com/verilang/VerilogParserDefinition.java",
    "src/com/verilang/annotation",
    "src/com/verilang/annotation/VerilogReferenceAnnotator.kt",
    "src/com/verilang/commenter",
    "src/com/verilang/commenter/VerilogCommenter.java",
    "src/com/verilang/completion",
    "src/com/verilang/completion/KeywordCompletionProvider.java",
    "src/com/verilang/completion/LocalReferenceCompletionProvider.kt",
    "src/com/verilang/completion/ModuleItemOuterReferenceCompletionProvider.kt",
    "src/com/verilang/completion/NamedPortConnectionCompletionProvider.java",
    "src/com/verilang/completion/VerilogCompletionContributor.java",
    "src/com/verilang/highlight",
    "src/com/verilang/highlight/VerilogHighlightingAnnotator.kt",
    "src/com/verilang/highlight/VerilogLexerSyntaxHighlighter.java",
    "src/com/verilang/highlight/VerilogSyntaxHighlighterFactory.java",
    "src/com/verilang/psi",
    "src/com/verilang/psi/ScopeNode.java",
    "src/com/verilang/psi/TypedDeclaration.java",
    "src/com/verilang/psi/VerilogFile.java",
    "src/com/verilang/psi/factory",
    "src/com/verilang/psi/factory/VerilogPsiLeafNodeFactory.java",
    "src/com/verilang/psi/factory/VerilogPsiNodeFactory.java",
    "src/com/verilang/psi/factory/nodes",
    "src/com/verilang/psi/factory/nodes/DirectivePsiNode.kt",
    "src/com/verilang/psi/factory/nodes/HierarchicalIdentifierPsiNode.kt",
    "src/com/verilang/psi/factory/nodes/IdentifierPsiNode.java",
    "src/com/verilang/psi/factory/nodes/ListOfPortDeclarationsPsiNode.java",
    "src/com/verilang/psi/factory/nodes/ModuleDeclarationPsiNode.kt",
    "src/com/verilang/psi/factory/nodes/ModuleIdentifierPsiNode.java",
    "src/com/verilang/psi/factory/nodes/ModuleInstantiationPsiNode.kt",
    "src/com/verilang/psi/factory/nodes/ModuleOrGenerateItemDeclarationPsiNode.java",
    "src/com/verilang/psi/factory/nodes/NamedPortConnectionPsiNode.kt",
    "src/com/verilang/psi/factory/nodes/NetDeclarationPsiNode.java",
    "src/com/verilang/psi/factory/nodes/NetIdentifierPsiNode.java",
    "src/com/verilang/psi/factory/nodes/ParameterDeclarationPsiNode.java",
    "src/com/verilang/psi/factory/nodes/ParameterIdentifierPsiNode.java",
    "src/com/verilang/psi/factory/nodes/PortDeclarationPsiNode.java",
    "src/com/verilang/psi/factory/nodes/PortIdentifierPsiNode.java",
    "src/com/verilang/psi/factory/nodes/ReferenceHolder.kt",
    "src/com/verilang/psi/factory/nodes/RegDeclarationPsiNode.java",
    "src/com/verilang/psi/factory/nodes/SimpleIdentifierPsiLeafNode.kt",
    "src/com/verilang/psi/factory/nodes/SourceTextPsiNode.kt",
    "src/com/verilang/psi/factory/nodes/StatementPsiNode.java",
    "src/com/verilang/psi/factory/nodes/VariableIdentifierPsiNode.java",
    "src/com/verilang/psi/references",
    "src/com/verilang/psi/references/HierarchicalIdentifierReference.kt",
    "src/com/verilang/psi/references/ModuleInstantiationReference.kt",
    "src/com/verilang/psi/references/NamedPortConnectionReference.kt",
    "src/com/verilang/utils",
    "src/com/verilang/utils/FileUtils.kt",
    "tests",
    "tests/resources",
    "tests/resources/Biz.v",
    "tests/resources/Foo.v",
    "tests/src",
    "tests/src/com",
    "tests/src/com/verilang",
    "tests/src/com/verilang/annotation",
    "tests/src/com/verilang/annotation/AnnotationTest.kt",
    "tests/src/com/verilang/commenter",
    "tests/src/com/verilang/commenter/CommenterTest.kt",
    "tests/src/com/verilang/completion",
    "tests/src/com/verilang/completion/CompletionTest.kt",
    "tests/src/com/verilang/highlight",
    "tests/src/com/verilang/highlight/VerilogSyntaxHighlighterTest.java",
    "tests/src/com/verilang/referencing",
    "tests/src/com/verilang/referencing/ReferencingTest.kt",
    "verilog-plugin.iml"
]