{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 310.0000"
  ],
  "cts__clock__skew__hold": -3.1664,
  "cts__clock__skew__hold__post_repair": -3.1281,
  "cts__clock__skew__hold__pre_repair": -3.1281,
  "cts__clock__skew__setup": 4.1741,
  "cts__clock__skew__setup__post_repair": 4.2248,
  "cts__clock__skew__setup__pre_repair": 4.2248,
  "cts__design__instance__area": 440.8266,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 429.5048,
  "cts__design__instance__area__pre_repair": 429.5048,
  "cts__design__instance__area__stdcell": 440.8266,
  "cts__design__instance__area__stdcell__post_repair": 429.5048,
  "cts__design__instance__area__stdcell__pre_repair": 429.5048,
  "cts__design__instance__count": 799,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 783,
  "cts__design__instance__count__pre_repair": 783,
  "cts__design__instance__count__setup_buffer": 16.0,
  "cts__design__instance__count__stdcell": 799,
  "cts__design__instance__count__stdcell__post_repair": 783,
  "cts__design__instance__count__stdcell__pre_repair": 783,
  "cts__design__instance__displacement__max": 1.9515,
  "cts__design__instance__displacement__mean": 0.0195,
  "cts__design__instance__displacement__total": 15.8025,
  "cts__design__instance__utilization": 0.0694,
  "cts__design__instance__utilization__post_repair": 0.0676,
  "cts__design__instance__utilization__pre_repair": 0.0676,
  "cts__design__instance__utilization__stdcell": 0.0694,
  "cts__design__instance__utilization__stdcell__post_repair": 0.0676,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.0676,
  "cts__design__io": 54,
  "cts__design__io__post_repair": 54,
  "cts__design__io__pre_repair": 54,
  "cts__design__violations": 0,
  "cts__route__wirelength__estimated": 3235.334,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.9017,
  "cts__timing__drv__max_cap_limit__post_repair": 0.9017,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.9017,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.9312,
  "cts__timing__drv__max_slew_limit__post_repair": 0.9311,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.9311,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -0.24,
  "cts__timing__setup__tns__post_repair": -261.06,
  "cts__timing__setup__tns__pre_repair": -261.06,
  "cts__timing__setup__ws": -0.24,
  "cts__timing__setup__ws__post_repair": -73.26,
  "cts__timing__setup__ws__pre_repair": -73.26,
  "detailedplace__clock__skew__hold": -0.0328,
  "detailedplace__clock__skew__setup": 0.0392,
  "detailedplace__cpu__total": 4.43,
  "detailedplace__design__instance__area": 426.6017,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 426.6017,
  "detailedplace__design__instance__count": 778,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 778,
  "detailedplace__design__instance__displacement__max": 2.904,
  "detailedplace__design__instance__displacement__mean": 0.209,
  "detailedplace__design__instance__displacement__total": 162.739,
  "detailedplace__design__instance__utilization": 0.0671,
  "detailedplace__design__instance__utilization__stdcell": 0.0671,
  "detailedplace__design__io": 54,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 317208.0,
  "detailedplace__route__wirelength__estimated": 3209.4345,
  "detailedplace__runtime__total": "0:05.12",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.9017,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.7274,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -60.21,
  "detailedplace__timing__setup__ws": -36.44,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 327,
  "detailedroute__route__drc_errors__iter:2": 89,
  "detailedroute__route__drc_errors__iter:3": 71,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 375,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 2637,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 2637,
  "detailedroute__route__wirelength": 3596,
  "detailedroute__route__wirelength__iter:1": 3644,
  "detailedroute__route__wirelength__iter:2": 3611,
  "detailedroute__route__wirelength__iter:3": 3594,
  "detailedroute__route__wirelength__iter:4": 3596,
  "finish__clock__skew__hold": -3.0206,
  "finish__clock__skew__setup": 4.0646,
  "finish__cpu__total": 6.37,
  "finish__design__instance__area": 440.8266,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 440.8266,
  "finish__design__instance__count": 799,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 799,
  "finish__design__instance__utilization": 0.0694,
  "finish__design__instance__utilization__stdcell": 0.0694,
  "finish__design__io": 54,
  "finish__mem__peak": 405568.0,
  "finish__runtime__total": "0:07.02",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9172,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.9345,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 7.79,
  "finish__timing__wns_percent_delay": 3.243941,
  "floorplan__clock__skew__hold": -0.0362,
  "floorplan__clock__skew__setup": 0.0362,
  "floorplan__cpu__total": 4.15,
  "floorplan__design__instance__area": 89.3652,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 89.3652,
  "floorplan__design__instance__count": 265,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 265,
  "floorplan__design__instance__utilization": 0.0141,
  "floorplan__design__instance__utilization__stdcell": 0.0141,
  "floorplan__design__io": 54,
  "floorplan__mem__peak": 301036.0,
  "floorplan__runtime__total": "0:04.52",
  "floorplan__timing__setup__tns": 0.0,
  "floorplan__timing__setup__ws": 48.93,
  "globalplace__clock__skew__hold": -0.0362,
  "globalplace__clock__skew__setup": 0.0362,
  "globalplace__design__instance__area": 375.605,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 375.605,
  "globalplace__design__instance__count": 725,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 725,
  "globalplace__design__instance__utilization": 0.0591,
  "globalplace__design__instance__utilization__stdcell": 0.0591,
  "globalplace__design__io": 54,
  "globalplace__timing__setup__tns": -413.47,
  "globalplace__timing__setup__ws": -66.57,
  "globalroute__clock__skew__hold": -3.2458,
  "globalroute__clock__skew__setup": 5.1893,
  "globalroute__design__instance__area": 440.8266,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 440.8266,
  "globalroute__design__instance__count": 799,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 799,
  "globalroute__design__instance__utilization": 0.0694,
  "globalroute__design__instance__utilization__stdcell": 0.0694,
  "globalroute__design__io": 54,
  "globalroute__timing__clock__slack": -11.494,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.8993,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.9191,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -24.21,
  "globalroute__timing__setup__ws": -11.49,
  "placeopt__clock__skew__hold": -0.0362,
  "placeopt__clock__skew__hold__pre_opt": -0.0362,
  "placeopt__clock__skew__setup": 0.0362,
  "placeopt__clock__skew__setup__pre_opt": 0.0362,
  "placeopt__cpu__total": 4.66,
  "placeopt__design__instance__area": 426.6017,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 375.605,
  "placeopt__design__instance__area__stdcell": 426.6017,
  "placeopt__design__instance__area__stdcell__pre_opt": 375.605,
  "placeopt__design__instance__count": 778,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 725,
  "placeopt__design__instance__count__stdcell": 778,
  "placeopt__design__instance__count__stdcell__pre_opt": 725,
  "placeopt__design__instance__utilization": 0.0671,
  "placeopt__design__instance__utilization__pre_opt": 0.0591,
  "placeopt__design__instance__utilization__stdcell": 0.0671,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.0591,
  "placeopt__design__io": 54,
  "placeopt__design__io__pre_opt": 54,
  "placeopt__mem__peak": 332728.0,
  "placeopt__runtime__total": "0:05.09",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.9011,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.7347,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -55.69,
  "placeopt__timing__setup__tns__pre_opt": -413.47,
  "placeopt__timing__setup__ws": -34.04,
  "placeopt__timing__setup__ws__pre_opt": -66.57,
  "run__flow__design": "gcd_9T_gf",
  "run__flow__generate_date": "2022-09-07 09:28",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-4871-g6fd2fefc4",
  "run__flow__platform": "gf12",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1uA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "4f7e1f188306f6da00783336d9baab3ca10e5ddc",
  "run__flow__scripts_commit": "8aa9f2dd46129f2c0a670095c93e8c9477cb1ccc",
  "run__flow__uuid": "86075fc8-21b4-494b-b993-5006bb67f97f",
  "run__flow__variant": "base",
  "synth__cpu__total": 10.42,
  "synth__design__instance__area__stdcell": 92.848896,
  "synth__design__instance__count__stdcell": 281.0,
  "synth__mem__peak": 232992.0,
  "synth__runtime__total": "0:15.62",
  "total_time": "0:00:37.370000"
}