#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Jan 29 08:47:20 2015
# Process ID: 4084
# Log file: D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.runs/synth_1/top.vds
# Journal file: D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.cache/wt [current_project]
# set_property parent.project_path D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# add_files d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/IMAGE_480_272.coe
# add_files -quiet D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.runs/bufferram_synth_1/bufferram.dcp
# set_property used_in_implementation false [get_files D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.runs/bufferram_synth_1/bufferram.dcp]
# add_files D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
# set_property used_in_implementation false [get_files -all d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/system_ooc.xdc]
# set_property is_locked true [get_files D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/system.bd]
# read_verilog -library xil_defaultlib {
#   D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/vertical.v
#   D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/rgb.v
#   D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/horizontal.v
#   D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/g2m.v
#   D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/BRAMCtrl.v
#   D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/TFTLCDCtrl.v
#   D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/hdl/system_wrapper.v
#   D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/top.v
# }
# read_xdc D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/constrs_1/new/top.xdc
# set_property used_in_implementation false [get_files D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/constrs_1/new/top.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file top.hwdef }
# synth_design -top top -part xc7z020clg484-1
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-2292] literal value truncated to fit in 5 bits [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/rgb.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 265.414 ; gain = 105.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/top.v:41]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/hdl/system_wrapper.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/hdl/system_wrapper.v:69]
INFO: [Synth 8-638] synthesizing module 'system' [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/hdl/system.v:4]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/hdl/system.v:70]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_3_processing_system7' [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2171]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [C:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:210]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:211]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:227]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:241]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:242]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:256]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1033]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1034]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1037]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1035]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1036]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1042]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1043]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1046]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1044]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1045]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1055]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1054]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_3_processing_system7' (4#1) [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_3_processing_system7' requires 673 connections, but only 660 given [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:171]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (5#1) [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 23 connections, but only 21 given [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/hdl/system.v:70]
INFO: [Synth 8-256] done synthesizing module 'system' (6#1) [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/hdl/system.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (7#1) [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/hdl/system_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'TFTLCDCtrl' [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/TFTLCDCtrl.v:5]
INFO: [Synth 8-638] synthesizing module 'g2m' [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/g2m.v:6]
INFO: [Synth 8-256] done synthesizing module 'g2m' (8#1) [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/g2m.v:6]
INFO: [Synth 8-638] synthesizing module 'horizontal' [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/horizontal.v:1]
INFO: [Synth 8-256] done synthesizing module 'horizontal' (9#1) [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/horizontal.v:1]
INFO: [Synth 8-638] synthesizing module 'vertical' [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/vertical.v:1]
INFO: [Synth 8-256] done synthesizing module 'vertical' (10#1) [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/vertical.v:1]
INFO: [Synth 8-638] synthesizing module 'rgb' [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/rgb.v:1]
INFO: [Synth 8-256] done synthesizing module 'rgb' (11#1) [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/rgb.v:1]
INFO: [Synth 8-638] synthesizing module 'BRAMCtrl' [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/BRAMCtrl.v:23]
	Parameter HSIZE bound to: 480 - type: integer 
	Parameter VSIZE bound to: 272 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAMCtrl' (12#1) [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/BRAMCtrl.v:23]
INFO: [Synth 8-256] done synthesizing module 'TFTLCDCtrl' (13#1) [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/TFTLCDCtrl.v:5]
INFO: [Synth 8-638] synthesizing module 'bufferram' [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.runs/synth_1/.Xil/Vivado-4084-huins-PC/realtime/bufferram_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'bufferram' (14#1) [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.runs/synth_1/.Xil/Vivado-4084-huins-PC/realtime/bufferram_stub.v:7]
WARNING: [Synth 8-689] width (18) of port connection 'addra' does not match port width (17) of module 'bufferram' [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/top.v:87]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 286.215 ; gain = 125.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 286.215 ; gain = 125.891
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'usystem_wrapper/system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'usystem_wrapper/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/constrs_1/new/top.xdc]
Parsing XDC File [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 550.031 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 550.031 ; gain = 389.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 550.031 ; gain = 389.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for usystem_wrapper/system_i. (constraint file  D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for usystem_wrapper/system_i/processing_system7_0. (constraint file  D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for usystem_wrapper/system_i/processing_system7_0/inst. (constraint file  D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.runs/synth_1/dont_touch.xdc, line 13).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 550.031 ; gain = 389.707
---------------------------------------------------------------------------------
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:210]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:211]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:227]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:241]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:242]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:256]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1033]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1034]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1037]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1035]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1036]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1042]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1043]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1046]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1044]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1045]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1055]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [d:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1054]
WARNING: [Synth 8-327] inferring latch for variable 'R_reg' [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/rgb.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'G_reg' [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/rgb.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [D:/work_edu/ch11_pl_tftlcd/ch11_pl_tftlcd.srcs/sources_1/new/rgb.v:19]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 550.031 ; gain = 389.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
Module processing_system7_v5_3_processing_system7 
Detailed RTL Component Info : 
Module system_processing_system7_0_0 
Detailed RTL Component Info : 
Module system 
Detailed RTL Component Info : 
Module system_wrapper 
Detailed RTL Component Info : 
Module g2m 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module horizontal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module vertical 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rgb 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module BRAMCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module TFTLCDCtrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 550.031 ; gain = 389.707
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port TFTLCD_DE_out driven by constant 1
WARNING: [Synth 8-3917] design top has port TFTLCD_Tpower driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 550.031 ; gain = 389.707
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 550.031 ; gain = 389.707

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/R_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/R_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/R_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/R_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/G_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/G_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/G_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/G_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/G_reg[2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/B_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/B_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/B_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/e_rgb/B_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[23] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[21] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[20] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[19] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[17] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/f_BRAMCtrl/vcnt_reg[0] ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (TFTLCDCtrl_ii_0/\TFTLCDCtrl_i/c_vertical/V_COUNT_reg[9] )
WARNING: [Synth 8-3332] Sequential element (\TFTLCDCtrl_i/c_vertical/V_COUNT_reg[9] ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 550.031 ; gain = 389.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 550.031 ; gain = 389.707
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 550.031 ; gain = 389.707

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 550.031 ; gain = 389.707
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 753.504 ; gain = 593.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 769.598 ; gain = 609.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 773.898 ; gain = 613.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 773.898 ; gain = 613.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 773.898 ; gain = 613.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 773.898 ; gain = 613.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bufferram     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |bufferram |     1|
|2     |BIBUF     |   130|
|3     |BUFG      |     3|
|4     |CARRY4    |    16|
|5     |LUT1      |   121|
|6     |LUT2      |    15|
|7     |LUT3      |    35|
|8     |LUT4      |    20|
|9     |LUT5      |    17|
|10    |LUT6      |    42|
|11    |MUXF7     |     1|
|12    |PS7       |     1|
|13    |FDCE      |    55|
|14    |LDC       |     3|
|15    |IBUF      |     4|
|16    |OBUF      |    21|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------+-------------------------------------------+------+
|      |Instance                   |Module                                     |Cells |
+------+---------------------------+-------------------------------------------+------+
|1     |top                        |                                           |   500|
|2     |  TFTLCDCtrl_i             |TFTLCDCtrl                                 |   236|
|3     |    a_g2m                  |g2m                                        |     2|
|4     |    b_horizontal           |horizontal                                 |    64|
|5     |    c_vertical             |vertical                                   |    65|
|6     |    e_rgb                  |rgb                                        |     3|
|7     |    f_BRAMCtrl             |BRAMCtrl                                   |    84|
|8     |  usystem_wrapper          |system_wrapper                             |   221|
|9     |    system_i               |system                                     |   221|
|10    |      processing_system7_0 |system_processing_system7_0_0              |   221|
|11    |        inst               |processing_system7_v5_3_processing_system7 |   221|
+------+---------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 773.898 ; gain = 613.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 773.898 ; gain = 300.387
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 773.898 ; gain = 613.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LDC => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 172 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 779.145 ; gain = 570.523
# write_checkpoint -noxdef top.dcp
# catch { report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 779.145 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 08:47:59 2015...
