#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16b7f90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16b8120 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x16c4650 .functor NOT 1, L_0x16efae0, C4<0>, C4<0>, C4<0>;
L_0x16ef840 .functor XOR 1, L_0x16ef6e0, L_0x16ef7a0, C4<0>, C4<0>;
L_0x16ef9d0 .functor XOR 1, L_0x16ef840, L_0x16ef900, C4<0>, C4<0>;
v0x16eb420_0 .net *"_ivl_10", 0 0, L_0x16ef900;  1 drivers
v0x16eb520_0 .net *"_ivl_12", 0 0, L_0x16ef9d0;  1 drivers
v0x16eb600_0 .net *"_ivl_2", 0 0, L_0x16ed350;  1 drivers
v0x16eb6c0_0 .net *"_ivl_4", 0 0, L_0x16ef6e0;  1 drivers
v0x16eb7a0_0 .net *"_ivl_6", 0 0, L_0x16ef7a0;  1 drivers
v0x16eb8d0_0 .net *"_ivl_8", 0 0, L_0x16ef840;  1 drivers
v0x16eb9b0_0 .net "a", 0 0, v0x16e7e80_0;  1 drivers
v0x16eba50_0 .net "b", 0 0, v0x16e7f20_0;  1 drivers
v0x16ebaf0_0 .net "c", 0 0, v0x16e7fc0_0;  1 drivers
v0x16ebb90_0 .var "clk", 0 0;
v0x16ebc30_0 .net "d", 0 0, v0x16e8100_0;  1 drivers
v0x16ebcd0_0 .net "q_dut", 0 0, L_0x16ef420;  1 drivers
v0x16ebd70_0 .net "q_ref", 0 0, L_0x16c46c0;  1 drivers
v0x16ebe10_0 .var/2u "stats1", 159 0;
v0x16ebeb0_0 .var/2u "strobe", 0 0;
v0x16ebf50_0 .net "tb_match", 0 0, L_0x16efae0;  1 drivers
v0x16ec010_0 .net "tb_mismatch", 0 0, L_0x16c4650;  1 drivers
v0x16ec0d0_0 .net "wavedrom_enable", 0 0, v0x16e81f0_0;  1 drivers
v0x16ec170_0 .net "wavedrom_title", 511 0, v0x16e8290_0;  1 drivers
L_0x16ed350 .concat [ 1 0 0 0], L_0x16c46c0;
L_0x16ef6e0 .concat [ 1 0 0 0], L_0x16c46c0;
L_0x16ef7a0 .concat [ 1 0 0 0], L_0x16ef420;
L_0x16ef900 .concat [ 1 0 0 0], L_0x16c46c0;
L_0x16efae0 .cmp/eeq 1, L_0x16ed350, L_0x16ef9d0;
S_0x16b82b0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x16b8120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16a3ea0 .functor OR 1, v0x16e7e80_0, v0x16e7f20_0, C4<0>, C4<0>;
L_0x16b8a10 .functor OR 1, v0x16e7fc0_0, v0x16e8100_0, C4<0>, C4<0>;
L_0x16c46c0 .functor AND 1, L_0x16a3ea0, L_0x16b8a10, C4<1>, C4<1>;
v0x16c48c0_0 .net *"_ivl_0", 0 0, L_0x16a3ea0;  1 drivers
v0x16c4960_0 .net *"_ivl_2", 0 0, L_0x16b8a10;  1 drivers
v0x16a3ff0_0 .net "a", 0 0, v0x16e7e80_0;  alias, 1 drivers
v0x16a4090_0 .net "b", 0 0, v0x16e7f20_0;  alias, 1 drivers
v0x16e7300_0 .net "c", 0 0, v0x16e7fc0_0;  alias, 1 drivers
v0x16e7410_0 .net "d", 0 0, v0x16e8100_0;  alias, 1 drivers
v0x16e74d0_0 .net "q", 0 0, L_0x16c46c0;  alias, 1 drivers
S_0x16e7630 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x16b8120;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x16e7e80_0 .var "a", 0 0;
v0x16e7f20_0 .var "b", 0 0;
v0x16e7fc0_0 .var "c", 0 0;
v0x16e8060_0 .net "clk", 0 0, v0x16ebb90_0;  1 drivers
v0x16e8100_0 .var "d", 0 0;
v0x16e81f0_0 .var "wavedrom_enable", 0 0;
v0x16e8290_0 .var "wavedrom_title", 511 0;
E_0x16b2f30/0 .event negedge, v0x16e8060_0;
E_0x16b2f30/1 .event posedge, v0x16e8060_0;
E_0x16b2f30 .event/or E_0x16b2f30/0, E_0x16b2f30/1;
E_0x16b3180 .event posedge, v0x16e8060_0;
E_0x169c9f0 .event negedge, v0x16e8060_0;
S_0x16e7980 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x16e7630;
 .timescale -12 -12;
v0x16e7b80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16e7c80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x16e7630;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16e83f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x16b8120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16ec4a0 .functor NOT 1, v0x16e7f20_0, C4<0>, C4<0>, C4<0>;
L_0x16ec530 .functor AND 1, v0x16e7e80_0, L_0x16ec4a0, C4<1>, C4<1>;
L_0x16ec5c0 .functor NOT 1, v0x16e7fc0_0, C4<0>, C4<0>, C4<0>;
L_0x16ec630 .functor AND 1, L_0x16ec530, L_0x16ec5c0, C4<1>, C4<1>;
L_0x16ec720 .functor NOT 1, v0x16e8100_0, C4<0>, C4<0>, C4<0>;
L_0x16ec790 .functor AND 1, L_0x16ec630, L_0x16ec720, C4<1>, C4<1>;
L_0x16ec8e0 .functor NOT 1, v0x16e7e80_0, C4<0>, C4<0>, C4<0>;
L_0x16ec950 .functor AND 1, L_0x16ec8e0, v0x16e7f20_0, C4<1>, C4<1>;
L_0x16eca60 .functor NOT 1, v0x16e7fc0_0, C4<0>, C4<0>, C4<0>;
L_0x16ecad0 .functor AND 1, L_0x16ec950, L_0x16eca60, C4<1>, C4<1>;
L_0x16ecc40 .functor AND 1, L_0x16ecad0, v0x16e8100_0, C4<1>, C4<1>;
L_0x16eccb0 .functor OR 1, L_0x16ec790, L_0x16ecc40, C4<0>, C4<0>;
L_0x16ece30 .functor NOT 1, v0x16e7e80_0, C4<0>, C4<0>, C4<0>;
L_0x16ecea0 .functor AND 1, L_0x16ece30, v0x16e7f20_0, C4<1>, C4<1>;
L_0x16ecdc0 .functor AND 1, L_0x16ecea0, v0x16e7fc0_0, C4<1>, C4<1>;
L_0x16ed030 .functor NOT 1, v0x16e8100_0, C4<0>, C4<0>, C4<0>;
L_0x16ed130 .functor AND 1, L_0x16ecdc0, L_0x16ed030, C4<1>, C4<1>;
L_0x16ed240 .functor OR 1, L_0x16eccb0, L_0x16ed130, C4<0>, C4<0>;
L_0x16ed3f0 .functor NOT 1, v0x16e7e80_0, C4<0>, C4<0>, C4<0>;
L_0x16ed570 .functor AND 1, L_0x16ed3f0, v0x16e7f20_0, C4<1>, C4<1>;
L_0x16ed7f0 .functor AND 1, L_0x16ed570, v0x16e7fc0_0, C4<1>, C4<1>;
L_0x16ed9c0 .functor AND 1, L_0x16ed7f0, v0x16e8100_0, C4<1>, C4<1>;
L_0x16edc50 .functor OR 1, L_0x16ed240, L_0x16ed9c0, C4<0>, C4<0>;
L_0x16edd60 .functor NOT 1, v0x16e7f20_0, C4<0>, C4<0>, C4<0>;
L_0x16edea0 .functor AND 1, v0x16e7e80_0, L_0x16edd60, C4<1>, C4<1>;
L_0x16edf60 .functor AND 1, L_0x16edea0, v0x16e7fc0_0, C4<1>, C4<1>;
L_0x16ee100 .functor AND 1, L_0x16edf60, v0x16e8100_0, C4<1>, C4<1>;
L_0x16ee1c0 .functor OR 1, L_0x16edc50, L_0x16ee100, C4<0>, C4<0>;
L_0x16ee3c0 .functor AND 1, v0x16e7e80_0, v0x16e7f20_0, C4<1>, C4<1>;
L_0x16ee430 .functor NOT 1, v0x16e7fc0_0, C4<0>, C4<0>, C4<0>;
L_0x16ee5a0 .functor AND 1, L_0x16ee3c0, L_0x16ee430, C4<1>, C4<1>;
L_0x16ee6b0 .functor AND 1, L_0x16ee5a0, v0x16e8100_0, C4<1>, C4<1>;
L_0x16ee880 .functor OR 1, L_0x16ee1c0, L_0x16ee6b0, C4<0>, C4<0>;
L_0x16ee990 .functor AND 1, v0x16e7e80_0, v0x16e7f20_0, C4<1>, C4<1>;
L_0x16eeb20 .functor AND 1, L_0x16ee990, v0x16e7fc0_0, C4<1>, C4<1>;
L_0x16eebe0 .functor NOT 1, v0x16e8100_0, C4<0>, C4<0>, C4<0>;
L_0x16eed80 .functor AND 1, L_0x16eeb20, L_0x16eebe0, C4<1>, C4<1>;
L_0x16eee90 .functor OR 1, L_0x16ee880, L_0x16eed80, C4<0>, C4<0>;
L_0x16ef0e0 .functor AND 1, v0x16e7e80_0, v0x16e7f20_0, C4<1>, C4<1>;
L_0x16ef150 .functor AND 1, L_0x16ef0e0, v0x16e7fc0_0, C4<1>, C4<1>;
L_0x16ef360 .functor AND 1, L_0x16ef150, v0x16e8100_0, C4<1>, C4<1>;
L_0x16ef420 .functor OR 1, L_0x16eee90, L_0x16ef360, C4<0>, C4<0>;
v0x16e86e0_0 .net *"_ivl_0", 0 0, L_0x16ec4a0;  1 drivers
v0x16e87c0_0 .net *"_ivl_10", 0 0, L_0x16ec790;  1 drivers
v0x16e88a0_0 .net *"_ivl_12", 0 0, L_0x16ec8e0;  1 drivers
v0x16e8990_0 .net *"_ivl_14", 0 0, L_0x16ec950;  1 drivers
v0x16e8a70_0 .net *"_ivl_16", 0 0, L_0x16eca60;  1 drivers
v0x16e8ba0_0 .net *"_ivl_18", 0 0, L_0x16ecad0;  1 drivers
v0x16e8c80_0 .net *"_ivl_2", 0 0, L_0x16ec530;  1 drivers
v0x16e8d60_0 .net *"_ivl_20", 0 0, L_0x16ecc40;  1 drivers
v0x16e8e40_0 .net *"_ivl_22", 0 0, L_0x16eccb0;  1 drivers
v0x16e8f20_0 .net *"_ivl_24", 0 0, L_0x16ece30;  1 drivers
v0x16e9000_0 .net *"_ivl_26", 0 0, L_0x16ecea0;  1 drivers
v0x16e90e0_0 .net *"_ivl_28", 0 0, L_0x16ecdc0;  1 drivers
v0x16e91c0_0 .net *"_ivl_30", 0 0, L_0x16ed030;  1 drivers
v0x16e92a0_0 .net *"_ivl_32", 0 0, L_0x16ed130;  1 drivers
v0x16e9380_0 .net *"_ivl_34", 0 0, L_0x16ed240;  1 drivers
v0x16e9460_0 .net *"_ivl_36", 0 0, L_0x16ed3f0;  1 drivers
v0x16e9540_0 .net *"_ivl_38", 0 0, L_0x16ed570;  1 drivers
v0x16e9620_0 .net *"_ivl_4", 0 0, L_0x16ec5c0;  1 drivers
v0x16e9700_0 .net *"_ivl_40", 0 0, L_0x16ed7f0;  1 drivers
v0x16e97e0_0 .net *"_ivl_42", 0 0, L_0x16ed9c0;  1 drivers
v0x16e98c0_0 .net *"_ivl_44", 0 0, L_0x16edc50;  1 drivers
v0x16e99a0_0 .net *"_ivl_46", 0 0, L_0x16edd60;  1 drivers
v0x16e9a80_0 .net *"_ivl_48", 0 0, L_0x16edea0;  1 drivers
v0x16e9b60_0 .net *"_ivl_50", 0 0, L_0x16edf60;  1 drivers
v0x16e9c40_0 .net *"_ivl_52", 0 0, L_0x16ee100;  1 drivers
v0x16e9d20_0 .net *"_ivl_54", 0 0, L_0x16ee1c0;  1 drivers
v0x16e9e00_0 .net *"_ivl_56", 0 0, L_0x16ee3c0;  1 drivers
v0x16e9ee0_0 .net *"_ivl_58", 0 0, L_0x16ee430;  1 drivers
v0x16e9fc0_0 .net *"_ivl_6", 0 0, L_0x16ec630;  1 drivers
v0x16ea0a0_0 .net *"_ivl_60", 0 0, L_0x16ee5a0;  1 drivers
v0x16ea180_0 .net *"_ivl_62", 0 0, L_0x16ee6b0;  1 drivers
v0x16ea260_0 .net *"_ivl_64", 0 0, L_0x16ee880;  1 drivers
v0x16ea340_0 .net *"_ivl_66", 0 0, L_0x16ee990;  1 drivers
v0x16ea630_0 .net *"_ivl_68", 0 0, L_0x16eeb20;  1 drivers
v0x16ea710_0 .net *"_ivl_70", 0 0, L_0x16eebe0;  1 drivers
v0x16ea7f0_0 .net *"_ivl_72", 0 0, L_0x16eed80;  1 drivers
v0x16ea8d0_0 .net *"_ivl_74", 0 0, L_0x16eee90;  1 drivers
v0x16ea9b0_0 .net *"_ivl_76", 0 0, L_0x16ef0e0;  1 drivers
v0x16eaa90_0 .net *"_ivl_78", 0 0, L_0x16ef150;  1 drivers
v0x16eab70_0 .net *"_ivl_8", 0 0, L_0x16ec720;  1 drivers
v0x16eac50_0 .net *"_ivl_80", 0 0, L_0x16ef360;  1 drivers
v0x16ead30_0 .net "a", 0 0, v0x16e7e80_0;  alias, 1 drivers
v0x16eadd0_0 .net "b", 0 0, v0x16e7f20_0;  alias, 1 drivers
v0x16eaec0_0 .net "c", 0 0, v0x16e7fc0_0;  alias, 1 drivers
v0x16eafb0_0 .net "d", 0 0, v0x16e8100_0;  alias, 1 drivers
v0x16eb0a0_0 .net "q", 0 0, L_0x16ef420;  alias, 1 drivers
S_0x16eb200 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x16b8120;
 .timescale -12 -12;
E_0x16b2cd0 .event anyedge, v0x16ebeb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16ebeb0_0;
    %nor/r;
    %assign/vec4 v0x16ebeb0_0, 0;
    %wait E_0x16b2cd0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16e7630;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16e8100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e7fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e7f20_0, 0;
    %assign/vec4 v0x16e7e80_0, 0;
    %wait E_0x169c9f0;
    %wait E_0x16b3180;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16e8100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e7fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e7f20_0, 0;
    %assign/vec4 v0x16e7e80_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16b2f30;
    %load/vec4 v0x16e7e80_0;
    %load/vec4 v0x16e7f20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x16e7fc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x16e8100_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16e8100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e7fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e7f20_0, 0;
    %assign/vec4 v0x16e7e80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16e7c80;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16b2f30;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x16e8100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e7fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16e7f20_0, 0;
    %assign/vec4 v0x16e7e80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x16b8120;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ebb90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ebeb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x16b8120;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x16ebb90_0;
    %inv;
    %store/vec4 v0x16ebb90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x16b8120;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16e8060_0, v0x16ec010_0, v0x16eb9b0_0, v0x16eba50_0, v0x16ebaf0_0, v0x16ebc30_0, v0x16ebd70_0, v0x16ebcd0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x16b8120;
T_7 ;
    %load/vec4 v0x16ebe10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x16ebe10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16ebe10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x16ebe10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16ebe10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16ebe10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16ebe10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x16b8120;
T_8 ;
    %wait E_0x16b2f30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16ebe10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ebe10_0, 4, 32;
    %load/vec4 v0x16ebf50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x16ebe10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ebe10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16ebe10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ebe10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x16ebd70_0;
    %load/vec4 v0x16ebd70_0;
    %load/vec4 v0x16ebcd0_0;
    %xor;
    %load/vec4 v0x16ebd70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x16ebe10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ebe10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x16ebe10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16ebe10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/circuit3/iter0/response0/top_module.sv";
