

================================================================
== Vivado HLS Report for 'reshape'
================================================================
* Date:           Sat Jun  9 17:03:31 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.77|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1665|  1665|  1665|  1665|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1664|  1664|        26|          -|          -|    64|    no    |
        | + Loop 1.1      |    24|    24|         8|          -|          -|     3|    no    |
        |  ++ Loop 1.1.1  |     6|     6|         2|          -|          -|     3|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %.loopexit" [layer.cpp:72]

 <State 2> : 1.87ns
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%c = phi i7 [ 0, %0 ], [ %c_1, %.loopexit.loopexit ]"
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%c_cast9 = zext i7 %c to i10" [layer.cpp:72]
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%c_cast8_cast = zext i7 %c to i12" [layer.cpp:72]
ST_2 : Operation 10 [1/1] (1.48ns)   --->   "%exitcond3 = icmp eq i7 %c, -64" [layer.cpp:72]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"
ST_2 : Operation 12 [1/1] (1.87ns)   --->   "%c_1 = add i7 %c, 1" [layer.cpp:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %2, label %.preheader4.preheader" [layer.cpp:72]
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = trunc i7 %c to i6" [layer.cpp:72]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp, i3 0)" [layer.cpp:76]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i9 %p_shl to i10" [layer.cpp:76]
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%tmp1 = add i10 %c_cast9, %p_shl_cast" [layer.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i10 %tmp1 to i11" [layer.cpp:76]
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %.preheader4" [layer.cpp:73]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [layer.cpp:81]

 <State 3> : 4.97ns
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%y = phi i2 [ 0, %.preheader4.preheader ], [ %y_1, %.preheader4.loopexit ]"
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%y_cast6 = zext i2 %y to i5" [layer.cpp:73]
ST_3 : Operation 23 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %y, -1" [layer.cpp:73]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_3 : Operation 25 [1/1] (1.56ns)   --->   "%y_1 = add i2 %y, 1" [layer.cpp:73]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layer.cpp:73]
ST_3 : Operation 27 [1/1] (1.56ns)   --->   "%tmp_2 = sub i2 -2, %y" [layer.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2_cast4 = zext i2 %tmp_2 to i5" [layer.cpp:75]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl6 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_2, i2 0)" [layer.cpp:75]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i4 %p_shl6 to i5" [layer.cpp:75]
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_3 = sub i5 %p_shl6_cast, %tmp_2_cast4" [layer.cpp:75]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %y, i2 0)" [layer.cpp:76]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i4 %p_shl5 to i5" [layer.cpp:76]
ST_3 : Operation 34 [1/1] (1.73ns)   --->   "%tmp_4 = sub i5 %p_shl5_cast, %y_cast6" [layer.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_6 = add i5 %tmp_3, 2" [layer.cpp:75]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %.preheader" [layer.cpp:74]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 4> : 6.77ns
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%x = phi i2 [ %x_1, %1 ], [ 0, %.preheader.preheader ]"
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%x_cast3 = zext i2 %x to i5" [layer.cpp:74]
ST_4 : Operation 40 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %x, -1" [layer.cpp:74]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_4 : Operation 42 [1/1] (1.56ns)   --->   "%x_1 = add i2 %x, 1" [layer.cpp:74]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader4.loopexit, label %1" [layer.cpp:74]
ST_4 : Operation 44 [1/1] (1.78ns)   --->   "%tmp_7 = sub i5 %tmp_6, %x_cast3" [layer.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_7, i6 0)" [layer.cpp:75]
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i11 %tmp_5 to i12" [layer.cpp:75]
ST_4 : Operation 47 [1/1] (1.63ns)   --->   "%o_index = add i12 %tmp_8_cast, %c_cast8_cast" [layer.cpp:75]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.78ns)   --->   "%tmp2 = add i5 %x_cast3, %tmp_4" [layer.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i5 %tmp2 to i11" [layer.cpp:76]
ST_4 : Operation 50 [1/1] (1.73ns)   --->   "%i_index = add i11 %tmp1_cast, %tmp2_cast" [layer.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%i_index_cast = sext i11 %i_index to i32" [layer.cpp:76]
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_1 = zext i32 %i_index_cast to i64" [layer.cpp:77]
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [576 x i14]* %input_V, i64 0, i64 %tmp_1" [layer.cpp:77]
ST_4 : Operation 54 [2/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [layer.cpp:77]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 576> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader4"

 <State 5> : 6.51ns
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%o_index_cast = sext i12 %o_index to i32" [layer.cpp:75]
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = zext i32 %o_index_cast to i64" [layer.cpp:77]
ST_5 : Operation 58 [1/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [layer.cpp:77]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 576> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [576 x i14]* %output_V, i64 0, i64 %tmp_s" [layer.cpp:77]
ST_5 : Operation 60 [1/1] (3.25ns)   --->   "store i14 %input_V_load, i14* %output_V_addr, align 2" [layer.cpp:77]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 576> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader" [layer.cpp:74]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6    (br               ) [ 011111]
c             (phi              ) [ 001000]
c_cast9       (zext             ) [ 000000]
c_cast8_cast  (zext             ) [ 000111]
exitcond3     (icmp             ) [ 001111]
empty         (speclooptripcount) [ 000000]
c_1           (add              ) [ 011111]
StgValue_13   (br               ) [ 000000]
tmp           (trunc            ) [ 000000]
p_shl         (bitconcatenate   ) [ 000000]
p_shl_cast    (zext             ) [ 000000]
tmp1          (add              ) [ 000000]
tmp1_cast     (zext             ) [ 000111]
StgValue_19   (br               ) [ 001111]
StgValue_20   (ret              ) [ 000000]
y             (phi              ) [ 000100]
y_cast6       (zext             ) [ 000000]
exitcond2     (icmp             ) [ 001111]
empty_26      (speclooptripcount) [ 000000]
y_1           (add              ) [ 001111]
StgValue_26   (br               ) [ 000000]
tmp_2         (sub              ) [ 000000]
tmp_2_cast4   (zext             ) [ 000000]
p_shl6        (bitconcatenate   ) [ 000000]
p_shl6_cast   (zext             ) [ 000000]
tmp_3         (sub              ) [ 000000]
p_shl5        (bitconcatenate   ) [ 000000]
p_shl5_cast   (zext             ) [ 000000]
tmp_4         (sub              ) [ 000011]
tmp_6         (add              ) [ 000011]
StgValue_36   (br               ) [ 001111]
StgValue_37   (br               ) [ 011111]
x             (phi              ) [ 000010]
x_cast3       (zext             ) [ 000000]
exitcond      (icmp             ) [ 001111]
empty_27      (speclooptripcount) [ 000000]
x_1           (add              ) [ 001111]
StgValue_43   (br               ) [ 000000]
tmp_7         (sub              ) [ 000000]
tmp_5         (bitconcatenate   ) [ 000000]
tmp_8_cast    (sext             ) [ 000000]
o_index       (add              ) [ 000001]
tmp2          (add              ) [ 000000]
tmp2_cast     (sext             ) [ 000000]
i_index       (add              ) [ 000000]
i_index_cast  (sext             ) [ 000000]
tmp_1         (zext             ) [ 000000]
input_V_addr  (getelementptr    ) [ 000001]
StgValue_55   (br               ) [ 001111]
o_index_cast  (sext             ) [ 000000]
tmp_s         (zext             ) [ 000000]
input_V_load  (load             ) [ 000000]
output_V_addr (getelementptr    ) [ 000000]
StgValue_60   (store            ) [ 000000]
StgValue_61   (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="input_V_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="14" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="32" slack="0"/>
<pin id="42" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/4 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="10" slack="0"/>
<pin id="47" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="48" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/4 "/>
</bind>
</comp>

<comp id="50" class="1004" name="output_V_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="14" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/5 "/>
</bind>
</comp>

<comp id="57" class="1004" name="StgValue_60_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="10" slack="0"/>
<pin id="59" dir="0" index="1" bw="14" slack="0"/>
<pin id="60" dir="1" index="2" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/5 "/>
</bind>
</comp>

<comp id="63" class="1005" name="c_reg_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="7" slack="1"/>
<pin id="65" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="c_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="7" slack="0"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="74" class="1005" name="y_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="1"/>
<pin id="76" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="y_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="2" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="85" class="1005" name="x_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="2" slack="1"/>
<pin id="87" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="x_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="2" slack="0"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="1" slack="1"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="c_cast9_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast9/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="c_cast8_cast_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast8_cast/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="exitcond3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="c_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_shl_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="0"/>
<pin id="122" dir="0" index="1" bw="6" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_shl_cast_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="0"/>
<pin id="130" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="9" slack="0"/>
<pin id="135" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp1_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="y_cast6_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast6/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="exitcond2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="y_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_2_cast4_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast4/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_shl6_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="2" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_shl6_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_shl5_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="2" slack="0"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_shl5_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_6_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="0" index="1" bw="3" slack="0"/>
<pin id="207" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="x_cast3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast3/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="exitcond_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="x_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_7_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="1"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_5_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="5" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_8_cast_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="o_index_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="0" index="1" bw="7" slack="2"/>
<pin id="246" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="5" slack="1"/>
<pin id="251" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp2_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="i_index_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="2"/>
<pin id="259" dir="0" index="1" bw="5" slack="0"/>
<pin id="260" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_index/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_index_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_index_cast/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="11" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="o_index_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="o_index_cast/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="279" class="1005" name="c_cast8_cast_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="2"/>
<pin id="281" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="c_cast8_cast "/>
</bind>
</comp>

<comp id="287" class="1005" name="c_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp1_cast_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="11" slack="2"/>
<pin id="294" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp1_cast "/>
</bind>
</comp>

<comp id="300" class="1005" name="y_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_4_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="1"/>
<pin id="307" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_6_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="1"/>
<pin id="312" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="318" class="1005" name="x_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="o_index_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="1"/>
<pin id="325" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="328" class="1005" name="input_V_addr_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="1"/>
<pin id="330" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="36" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="36" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="45" pin="2"/><net_sink comp="57" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="63" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="99"><net_src comp="67" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="67" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="67" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="67" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="67" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="96" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="128" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="78" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="78" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="78" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="78" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="158" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="164" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="78" pin="4"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="142" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="180" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="89" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="89" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="89" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="210" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="210" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="257" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="282"><net_src comp="100" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="290"><net_src comp="110" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="295"><net_src comp="138" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="303"><net_src comp="152" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="308"><net_src comp="198" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="313"><net_src comp="204" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="321"><net_src comp="220" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="326"><net_src comp="243" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="331"><net_src comp="38" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="45" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {5 }
 - Input state : 
	Port: reshape : input_V | {4 5 }
  - Chain level:
	State 1
	State 2
		c_cast9 : 1
		c_cast8_cast : 1
		exitcond3 : 1
		c_1 : 1
		StgValue_13 : 2
		tmp : 1
		p_shl : 2
		p_shl_cast : 3
		tmp1 : 4
		tmp1_cast : 5
	State 3
		y_cast6 : 1
		exitcond2 : 1
		y_1 : 1
		StgValue_26 : 2
		tmp_2 : 1
		tmp_2_cast4 : 2
		p_shl6 : 2
		p_shl6_cast : 3
		tmp_3 : 4
		p_shl5 : 1
		p_shl5_cast : 2
		tmp_4 : 3
		tmp_6 : 5
	State 4
		x_cast3 : 1
		exitcond : 1
		x_1 : 1
		StgValue_43 : 2
		tmp_7 : 2
		tmp_5 : 3
		tmp_8_cast : 4
		o_index : 5
		tmp2 : 2
		tmp2_cast : 3
		i_index : 4
		i_index_cast : 5
		tmp_1 : 6
		input_V_addr : 7
		input_V_load : 8
	State 5
		tmp_s : 1
		output_V_addr : 2
		StgValue_60 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |      c_1_fu_110     |    0    |    15   |
|          |     tmp1_fu_132     |    0    |    15   |
|          |      y_1_fu_152     |    0    |    10   |
|    add   |     tmp_6_fu_204    |    0    |    8    |
|          |      x_1_fu_220     |    0    |    10   |
|          |    o_index_fu_243   |    0    |    13   |
|          |     tmp2_fu_248     |    0    |    15   |
|          |    i_index_fu_257   |    0    |    14   |
|----------|---------------------|---------|---------|
|          |     tmp_2_fu_158    |    0    |    10   |
|    sub   |     tmp_3_fu_180    |    0    |    8    |
|          |     tmp_4_fu_198    |    0    |    13   |
|          |     tmp_7_fu_226    |    0    |    15   |
|----------|---------------------|---------|---------|
|          |   exitcond3_fu_104  |    0    |    11   |
|   icmp   |   exitcond2_fu_146  |    0    |    8    |
|          |   exitcond_fu_214   |    0    |    8    |
|----------|---------------------|---------|---------|
|          |    c_cast9_fu_96    |    0    |    0    |
|          | c_cast8_cast_fu_100 |    0    |    0    |
|          |  p_shl_cast_fu_128  |    0    |    0    |
|          |   tmp1_cast_fu_138  |    0    |    0    |
|          |    y_cast6_fu_142   |    0    |    0    |
|   zext   |  tmp_2_cast4_fu_164 |    0    |    0    |
|          |  p_shl6_cast_fu_176 |    0    |    0    |
|          |  p_shl5_cast_fu_194 |    0    |    0    |
|          |    x_cast3_fu_210   |    0    |    0    |
|          |     tmp_1_fu_266    |    0    |    0    |
|          |     tmp_s_fu_274    |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |      tmp_fu_116     |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     p_shl_fu_120    |    0    |    0    |
|bitconcatenate|    p_shl6_fu_168    |    0    |    0    |
|          |    p_shl5_fu_186    |    0    |    0    |
|          |     tmp_5_fu_231    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  tmp_8_cast_fu_239  |    0    |    0    |
|   sext   |   tmp2_cast_fu_253  |    0    |    0    |
|          | i_index_cast_fu_262 |    0    |    0    |
|          | o_index_cast_fu_271 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   173   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     c_1_reg_287    |    7   |
|c_cast8_cast_reg_279|   12   |
|      c_reg_63      |    7   |
|input_V_addr_reg_328|   10   |
|   o_index_reg_323  |   12   |
|  tmp1_cast_reg_292 |   11   |
|    tmp_4_reg_305   |    5   |
|    tmp_6_reg_310   |    5   |
|     x_1_reg_318    |    2   |
|      x_reg_85      |    2   |
|     y_1_reg_300    |    2   |
|      y_reg_74      |    2   |
+--------------------+--------+
|        Total       |   77   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   173  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   77   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   77   |   182  |
+-----------+--------+--------+--------+
