module pong4 (rsi, lsi, clk, s, q);
	input [1:0] s;
	input lsi, rsi, clk;
	output reg [11:0] q;

	
	
	always @(posedge clk)
		if (s[1] == 0 && s[0] == 1)
			begin
				q[0] = q[1];
				q[1] = q[2];
				q[2] = q[3];
				q[3] = q[4];
				q[4] = q[5];
				q[5] = q[6];
				q[6] = q[7];
				q[7] = q[8];
				q[8] = q[9];
				q[9] = q[10];
				q[11] = rsi;
			end
		else if (s[1] == 0 && s[0] == 0)
			begin
				q[11] = q[11]
				q[10] = q[10];
				q[9] = q[9];
				q[8] = q[8];
				q[7] = q[7];
				q[6] = q[6];
				q[5] = q[5];
				q[4] = q[4];
				q[3] = q[3];
				q[2] = q[2];
				q[1] = q[1];
				q[0] = q[0];
			end
		else if (s[1] == 1 && s[0] == 0)
			begin
				q[11] = q[10];
				q[10] = q[9];
				q[9] = q[8];
				q[8] = q[7];
				q[7] = q[6];
				q[6] = q[5];
				q[5] = q[4];
				q[4] = q[3];
				q[3] = q[2];
				q[2] = q[1];
				q[1] = q[0];
				q[0] = lsi;
			end
		else if (s[1] == 1 && s[0] == 1)
			begin
				q[11] = 0;
				q[10] = 0;
				q[9] = 0;
				q[8] = 0;
				q[7] = 0;
				q[6] = 0;
				q[5] = 0;
				q[4] = 0;
				q[3] = 0;
				q[2] = 0;
				q[1] = 0;
				q[0] = 0;
			end 
endmodule 