<profile>

<section name = "Vivado HLS Report for 'dma_filter'" level="0">
<item name = "Date">Tue May 12 06:14:33 2015
</item>
<item name = "Version">2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)</item>
<item name = "Project">DMA_Filter</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 0.00, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, 1, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, dma_filter, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, dma_filter, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dma_filter, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dma_filter, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dma_filter, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dma_filter, return value</column>
<column name="m_axi_output_config_AWVALID">out, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_AWREADY">in, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_AWADDR">out, 32, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_AWID">out, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_AWLEN">out, 8, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_AWSIZE">out, 3, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_AWBURST">out, 2, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_AWLOCK">out, 2, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_AWCACHE">out, 4, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_AWPROT">out, 3, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_AWQOS">out, 4, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_AWREGION">out, 4, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_AWUSER">out, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_WVALID">out, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_WREADY">in, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_WDATA">out, 32, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_WSTRB">out, 4, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_WLAST">out, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_WID">out, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_WUSER">out, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_ARVALID">out, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_ARREADY">in, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_ARADDR">out, 32, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_ARID">out, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_ARLEN">out, 8, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_ARSIZE">out, 3, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_ARBURST">out, 2, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_ARLOCK">out, 2, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_ARCACHE">out, 4, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_ARPROT">out, 3, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_ARQOS">out, 4, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_ARREGION">out, 4, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_ARUSER">out, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_RVALID">in, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_RREADY">out, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_RDATA">in, 32, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_RLAST">in, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_RID">in, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_RUSER">in, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_RRESP">in, 2, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_BVALID">in, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_BREADY">out, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_BRESP">in, 2, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_BID">in, 1, m_axi, output_config, pointer</column>
<column name="m_axi_output_config_BUSER">in, 1, m_axi, output_config, pointer</column>
<column name="reset">in, 1, ap_none, reset, scalar</column>
</table>
</item>
</section>
</profile>
