

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Oct  4 15:45:27 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Pool_Row_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    23.438|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10818|  10818|  10818|  10818|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                                      |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name              |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop  |  10816|  10816|         2|          1|          1|  10816|    yes   |
        +--------------------------------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    637|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     132|    478|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        -|      -|     100|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     232|   1259|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 132|  478|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_fu_503_p2       |     *    |      0|  0|  17|           5|           5|
    |mul_ln35_fu_607_p2       |     *    |      0|  0|  13|           4|           4|
    |add_ln10_fu_255_p2       |     +    |      0|  0|  19|          14|           1|
    |add_ln13_1_fu_587_p2     |     +    |      0|  0|  15|           9|           1|
    |add_ln16_fu_573_p2       |     +    |      0|  0|  15|           6|           1|
    |add_ln28_1_fu_527_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_2_fu_538_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln28_3_fu_556_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln28_fu_509_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln35_1_fu_833_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln35_fu_815_p2       |     +    |      0|  0|  15|           8|           8|
    |c_fu_417_p2              |     +    |      0|  0|  13|           1|           4|
    |f_fu_261_p2              |     +    |      0|  0|  15|           1|           6|
    |i_fu_493_p2              |     +    |      0|  0|  15|           5|           5|
    |mpr_fu_567_p2            |     +    |      0|  0|  10|           1|           2|
    |r_fu_339_p2              |     +    |      0|  0|  13|           1|           4|
    |and_ln13_fu_411_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln28_1_fu_699_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_786_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_792_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_321_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_333_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_693_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_249_p2      |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln13_fu_267_p2      |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln16_fu_327_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln20_1_fu_807_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_315_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_663_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_675_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_681_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_750_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_756_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_768_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_774_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_657_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_1_fu_405_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln13_fu_345_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln16_1_fu_429_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln16_fu_423_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_1_fu_463_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_243_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln28_1_fu_687_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_762_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_780_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_669_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_1_out_d0        |  select  |      0|  0|  32|           1|          32|
    |select_ln13_1_fu_367_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_2_fu_375_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_3_fu_383_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln13_4_fu_391_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln13_5_fu_593_p3  |  select  |      0|  0|   9|           1|           1|
    |select_ln13_fu_351_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln16_1_fu_435_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln16_2_fu_451_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln16_3_fu_469_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln16_4_fu_481_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln16_5_fu_579_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln16_fu_613_p3    |  select  |      0|  0|  32|           1|          24|
    |select_ln28_2_fu_273_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln28_3_fu_281_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln28_4_fu_301_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln28_fu_705_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln13_fu_399_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_309_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 637|         325|         302|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_c_0_phi_fu_195_p4    |   9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_151_p4    |   9|          2|    6|         12|
    |ap_phi_mux_mpr_0_phi_fu_218_p4  |   9|          2|    2|          4|
    |ap_phi_mux_r_0_phi_fu_173_p4    |   9|          2|    4|          8|
    |c_0_reg_191                     |   9|          2|    4|          8|
    |f_0_reg_147                     |   9|          2|    6|         12|
    |indvar_flatten22_reg_158        |   9|          2|    9|         18|
    |indvar_flatten59_reg_136        |   9|          2|   14|         28|
    |indvar_flatten_reg_180          |   9|          2|    6|         12|
    |max_0_reg_202                   |   9|          2|   32|         64|
    |mpr_0_reg_214                   |   9|          2|    2|          4|
    |r_0_reg_169                     |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 144|         31|   95|        193|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_0_reg_191               |   4|   0|    4|          0|
    |f_0_reg_147               |   6|   0|    6|          0|
    |icmp_ln10_reg_844         |   1|   0|    1|          0|
    |indvar_flatten22_reg_158  |   9|   0|    9|          0|
    |indvar_flatten59_reg_136  |  14|   0|   14|          0|
    |indvar_flatten_reg_180    |   6|   0|    6|          0|
    |max_0_reg_202             |  32|   0|   32|          0|
    |mpr_0_reg_214             |   2|   0|    2|          0|
    |mpr_reg_886               |   2|   0|    2|          0|
    |or_ln16_1_reg_865         |   1|   0|    1|          0|
    |r_0_reg_169               |   4|   0|    4|          0|
    |select_ln13_2_reg_859     |   4|   0|    4|          0|
    |select_ln16_4_reg_870     |   4|   0|    4|          0|
    |select_ln28_3_reg_853     |   6|   0|    6|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 100|   0|  100|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |   15|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_address1      | out |   15|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce1           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q1            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 18.0>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten59 = phi i14 [ 0, %0 ], [ %add_ln10, %ifFalse ]" [pool/pooling.cpp:10]   --->   Operation 9 'phi' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln28_3, %ifFalse ]" [pool/pooling.cpp:28]   --->   Operation 10 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i9 [ 0, %0 ], [ %select_ln13_5, %ifFalse ]" [pool/pooling.cpp:13]   --->   Operation 11 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln13_2, %ifFalse ]" [pool/pooling.cpp:13]   --->   Operation 12 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %0 ], [ %select_ln16_5, %ifFalse ]" [pool/pooling.cpp:16]   --->   Operation 13 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln16_4, %ifFalse ]" [pool/pooling.cpp:16]   --->   Operation 14 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %0 ], [ %select_ln28_1, %ifFalse ]" [pool/pooling.cpp:28]   --->   Operation 15 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %0 ], [ %mpr, %ifFalse ]"   --->   Operation 16 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [pool/pooling.cpp:26]   --->   Operation 17 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln1, 1" [pool/pooling.cpp:26]   --->   Operation 18 'or' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.20ns)   --->   "%icmp_ln10 = icmp eq i14 %indvar_flatten59, -5568" [pool/pooling.cpp:10]   --->   Operation 19 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.81ns)   --->   "%add_ln10 = add i14 %indvar_flatten59, 1" [pool/pooling.cpp:10]   --->   Operation 20 'add' 'add_ln10' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Pool_Row_Loop" [pool/pooling.cpp:10]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%f = add i6 1, %f_0" [pool/pooling.cpp:10]   --->   Operation 22 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.66ns)   --->   "%icmp_ln13 = icmp eq i9 %indvar_flatten22, -174" [pool/pooling.cpp:13]   --->   Operation 23 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.02ns)   --->   "%select_ln28_2 = select i1 %icmp_ln13, i4 0, i4 %r_0" [pool/pooling.cpp:28]   --->   Operation 24 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.18ns)   --->   "%select_ln28_3 = select i1 %icmp_ln13, i6 %f, i6 %f_0" [pool/pooling.cpp:28]   --->   Operation 25 'select' 'select_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i6 %select_ln28_3 to i16" [pool/pooling.cpp:25]   --->   Operation 26 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [pool/pooling.cpp:25]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln28_4 = select i1 %icmp_ln13, i5 0, i5 %shl_ln" [pool/pooling.cpp:28]   --->   Operation 28 'select' 'select_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%xor_ln28 = xor i1 %icmp_ln13, true" [pool/pooling.cpp:28]   --->   Operation 29 'xor' 'xor_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [pool/pooling.cpp:20]   --->   Operation 30 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%and_ln28_4 = and i1 %icmp_ln20, %xor_ln28" [pool/pooling.cpp:28]   --->   Operation 31 'and' 'and_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.42ns)   --->   "%icmp_ln16 = icmp eq i6 %indvar_flatten, 26" [pool/pooling.cpp:16]   --->   Operation 32 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.97ns)   --->   "%and_ln28_5 = and i1 %icmp_ln16, %xor_ln28" [pool/pooling.cpp:28]   --->   Operation 33 'and' 'and_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln28_2" [pool/pooling.cpp:13]   --->   Operation 34 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.97ns)   --->   "%or_ln13 = or i1 %and_ln28_5, %icmp_ln13" [pool/pooling.cpp:13]   --->   Operation 35 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.02ns)   --->   "%select_ln13 = select i1 %or_ln13, i4 0, i4 %c_0" [pool/pooling.cpp:13]   --->   Operation 36 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%shl_ln25_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [pool/pooling.cpp:25]   --->   Operation 37 'bitconcatenate' 'shl_ln25_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln13_1 = select i1 %and_ln28_5, i5 %shl_ln25_mid1, i5 %select_ln28_4" [pool/pooling.cpp:13]   --->   Operation 38 'select' 'select_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.02ns)   --->   "%select_ln13_2 = select i1 %and_ln28_5, i4 %r, i4 %select_ln28_2" [pool/pooling.cpp:13]   --->   Operation 39 'select' 'select_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%select_ln13_3 = select i1 %or_ln13, i5 0, i5 %shl_ln1" [pool/pooling.cpp:13]   --->   Operation 40 'select' 'select_ln13_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_2)   --->   "%select_ln13_4 = select i1 %or_ln13, i5 1, i5 %or_ln26" [pool/pooling.cpp:13]   --->   Operation 41 'select' 'select_ln13_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%xor_ln13 = xor i1 %icmp_ln16, true" [pool/pooling.cpp:13]   --->   Operation 42 'xor' 'xor_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln13)   --->   "%or_ln13_1 = or i1 %icmp_ln13, %xor_ln13" [pool/pooling.cpp:13]   --->   Operation 43 'or' 'or_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln13 = and i1 %and_ln28_4, %or_ln13_1" [pool/pooling.cpp:13]   --->   Operation 44 'and' 'and_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.73ns)   --->   "%c = add i4 1, %select_ln13" [pool/pooling.cpp:16]   --->   Operation 45 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln16_1)   --->   "%or_ln16 = or i1 %and_ln13, %and_ln28_5" [pool/pooling.cpp:16]   --->   Operation 46 'or' 'or_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln16_1 = or i1 %or_ln16, %icmp_ln13" [pool/pooling.cpp:16]   --->   Operation 47 'or' 'or_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.99ns)   --->   "%select_ln16_1 = select i1 %or_ln16_1, i2 0, i2 %mpr_0" [pool/pooling.cpp:16]   --->   Operation 48 'select' 'select_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln26_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c, i1 false)" [pool/pooling.cpp:26]   --->   Operation 49 'bitconcatenate' 'shl_ln26_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%select_ln16_2 = select i1 %and_ln13, i5 %shl_ln26_mid1, i5 %select_ln13_3" [pool/pooling.cpp:16]   --->   Operation 50 'select' 'select_ln16_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%zext_ln16 = zext i5 %select_ln16_2 to i10" [pool/pooling.cpp:16]   --->   Operation 51 'zext' 'zext_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_2)   --->   "%or_ln26_1 = or i5 %shl_ln26_mid1, 1" [pool/pooling.cpp:26]   --->   Operation 52 'or' 'or_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_2)   --->   "%select_ln16_3 = select i1 %and_ln13, i5 %or_ln26_1, i5 %select_ln13_4" [pool/pooling.cpp:16]   --->   Operation 53 'select' 'select_ln16_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_2)   --->   "%zext_ln16_1 = zext i5 %select_ln16_3 to i10" [pool/pooling.cpp:16]   --->   Operation 54 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.02ns)   --->   "%select_ln16_4 = select i1 %and_ln13, i4 %c, i4 %select_ln13" [pool/pooling.cpp:16]   --->   Operation 55 'select' 'select_ln16_4' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%zext_ln20 = zext i2 %select_ln16_1 to i5" [pool/pooling.cpp:20]   --->   Operation 56 'zext' 'zext_ln20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.78ns) (out node of the LUT)   --->   "%i = add i5 %select_ln13_1, %zext_ln20" [pool/pooling.cpp:25]   --->   Operation 57 'add' 'i' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %i to i10" [pool/pooling.cpp:28]   --->   Operation 58 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.78ns)   --->   "%mul_ln28 = mul i10 26, %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 59 'mul' 'mul_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln28 = add i10 %zext_ln16, %mul_ln28" [pool/pooling.cpp:28]   --->   Operation 60 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28, i5 0)" [pool/pooling.cpp:28]   --->   Operation 61 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i15 %tmp to i16" [pool/pooling.cpp:28]   --->   Operation 62 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.94ns)   --->   "%add_ln28_1 = add i16 %zext_ln25_1, %zext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 63 'add' 'add_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i16 %add_ln28_1 to i64" [pool/pooling.cpp:28]   --->   Operation 64 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 65 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln28_2 = add i10 %zext_ln16_1, %mul_ln28" [pool/pooling.cpp:28]   --->   Operation 66 'add' 'add_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln28_2, i5 0)" [pool/pooling.cpp:28]   --->   Operation 67 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i15 %tmp_2 to i16" [pool/pooling.cpp:28]   --->   Operation 68 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.94ns)   --->   "%add_ln28_3 = add i16 %zext_ln25_1, %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 69 'add' 'add_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i16 %add_ln28_3 to i64" [pool/pooling.cpp:28]   --->   Operation 70 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 71 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 72 'load' 'conv_1_out_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 73 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_2 : Operation 74 [1/1] (1.56ns)   --->   "%mpr = add i2 1, %select_ln16_1" [pool/pooling.cpp:20]   --->   Operation 74 'add' 'mpr' <Predicate = (!icmp_ln10)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.82ns)   --->   "%add_ln16 = add i6 %indvar_flatten, 1" [pool/pooling.cpp:16]   --->   Operation 75 'add' 'add_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.18ns)   --->   "%select_ln16_5 = select i1 %or_ln13, i6 1, i6 %add_ln16" [pool/pooling.cpp:16]   --->   Operation 76 'select' 'select_ln16_5' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.82ns)   --->   "%add_ln13_1 = add i9 %indvar_flatten22, 1" [pool/pooling.cpp:13]   --->   Operation 77 'add' 'add_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.96ns)   --->   "%select_ln13_5 = select i1 %icmp_ln13, i9 1, i9 %add_ln13_1" [pool/pooling.cpp:13]   --->   Operation 78 'select' 'select_ln13_5' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 79 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 23.4>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @Filter_Loop_Col_Loop)"   --->   Operation 80 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10816, i64 10816, i64 10816) nounwind"   --->   Operation 81 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %select_ln28_3 to i14" [pool/pooling.cpp:25]   --->   Operation 82 'zext' 'zext_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @Row_Loop_Col_Loop_Po)"   --->   Operation 83 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln13_2 to i8" [pool/pooling.cpp:35]   --->   Operation 84 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (3.49ns)   --->   "%mul_ln35 = mul i8 13, %zext_ln35" [pool/pooling.cpp:35]   --->   Operation 85 'mul' 'mul_ln35' <Predicate = (!icmp_ln10)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @Col_Loop_Pool_Row_Lo)"   --->   Operation 86 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.69ns)   --->   "%select_ln16 = select i1 %or_ln16_1, float 0x3810000000000000, float %max_0" [pool/pooling.cpp:16]   --->   Operation 87 'select' 'select_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [pool/pooling.cpp:21]   --->   Operation 88 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind" [pool/pooling.cpp:21]   --->   Operation 89 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [pool/pooling.cpp:22]   --->   Operation 90 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 91 'load' 'conv_1_out_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pool/pooling.cpp:28]   --->   Operation 92 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 93 'partselect' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 94 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %select_ln16 to i32" [pool/pooling.cpp:28]   --->   Operation 95 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 96 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 97 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_1, -1" [pool/pooling.cpp:28]   --->   Operation 98 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pool/pooling.cpp:28]   --->   Operation 99 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 100 'or' 'or_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_5, -1" [pool/pooling.cpp:28]   --->   Operation 101 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pool/pooling.cpp:28]   --->   Operation 102 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 103 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pool/pooling.cpp:28]   --->   Operation 104 'and' 'and_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %conv_1_out_load, %select_ln16" [pool/pooling.cpp:28]   --->   Operation 105 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_6" [pool/pooling.cpp:28]   --->   Operation 106 'and' 'and_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %conv_1_out_load, float %select_ln16" [pool/pooling.cpp:28]   --->   Operation 107 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 108 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %conv_1_out_load_1 to i32" [pool/pooling.cpp:28]   --->   Operation 109 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 110 'partselect' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 111 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %select_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 112 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 113 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 114 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_7, -1" [pool/pooling.cpp:28]   --->   Operation 115 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [pool/pooling.cpp:28]   --->   Operation 116 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 117 'or' 'or_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_8, -1" [pool/pooling.cpp:28]   --->   Operation 118 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 119 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 120 'or' 'or_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3" [pool/pooling.cpp:28]   --->   Operation 121 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (6.78ns)   --->   "%tmp_9 = fcmp ogt float %conv_1_out_load_1, %select_ln28" [pool/pooling.cpp:28]   --->   Operation 122 'fcmp' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_9" [pool/pooling.cpp:28]   --->   Operation 123 'and' 'and_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %conv_1_out_load_1, float %select_ln28" [pool/pooling.cpp:28]   --->   Operation 124 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_4) nounwind" [pool/pooling.cpp:33]   --->   Operation 125 'specregionend' 'empty_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.95ns)   --->   "%icmp_ln20_1 = icmp eq i2 %mpr, -2" [pool/pooling.cpp:20]   --->   Operation 126 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln10)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %ifTrue, label %ifFalse" [pool/pooling.cpp:20]   --->   Operation 127 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %select_ln16_4 to i8" [pool/pooling.cpp:35]   --->   Operation 128 'zext' 'zext_ln35_1' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.91ns)   --->   "%add_ln35 = add i8 %mul_ln35, %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 129 'add' 'add_ln35' <Predicate = (icmp_ln20_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_3 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35, i5 0)" [pool/pooling.cpp:35]   --->   Operation 130 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i13 %tmp_3 to i14" [pool/pooling.cpp:35]   --->   Operation 131 'zext' 'zext_ln35_2' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.67ns)   --->   "%add_ln35_1 = add i14 %zext_ln35_2, %zext_ln25" [pool/pooling.cpp:35]   --->   Operation 132 'add' 'add_ln35_1' <Predicate = (icmp_ln20_1)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i14 %add_ln35_1 to i64" [pool/pooling.cpp:35]   --->   Operation 133 'zext' 'zext_ln35_3' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_3" [pool/pooling.cpp:35]   --->   Operation 134 'getelementptr' 'max_pool_1_out_addr' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (3.25ns)   --->   "store float %select_ln28_1, float* %max_pool_1_out_addr, align 4" [pool/pooling.cpp:35]   --->   Operation 135 'store' <Predicate = (icmp_ln20_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 136 'br' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 137 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000]
specbitsmap_ln0     (specbitsmap      ) [ 00000]
spectopmodule_ln0   (spectopmodule    ) [ 00000]
br_ln10             (br               ) [ 01110]
indvar_flatten59    (phi              ) [ 00110]
f_0                 (phi              ) [ 00110]
indvar_flatten22    (phi              ) [ 00110]
r_0                 (phi              ) [ 00110]
indvar_flatten      (phi              ) [ 00110]
c_0                 (phi              ) [ 00110]
max_0               (phi              ) [ 00110]
mpr_0               (phi              ) [ 00110]
shl_ln1             (bitconcatenate   ) [ 00000]
or_ln26             (or               ) [ 00000]
icmp_ln10           (icmp             ) [ 00110]
add_ln10            (add              ) [ 01110]
br_ln10             (br               ) [ 00000]
f                   (add              ) [ 00000]
icmp_ln13           (icmp             ) [ 00000]
select_ln28_2       (select           ) [ 00000]
select_ln28_3       (select           ) [ 01110]
zext_ln25_1         (zext             ) [ 00000]
shl_ln              (bitconcatenate   ) [ 00000]
select_ln28_4       (select           ) [ 00000]
xor_ln28            (xor              ) [ 00000]
icmp_ln20           (icmp             ) [ 00000]
and_ln28_4          (and              ) [ 00000]
icmp_ln16           (icmp             ) [ 00000]
and_ln28_5          (and              ) [ 00000]
r                   (add              ) [ 00000]
or_ln13             (or               ) [ 00000]
select_ln13         (select           ) [ 00000]
shl_ln25_mid1       (bitconcatenate   ) [ 00000]
select_ln13_1       (select           ) [ 00000]
select_ln13_2       (select           ) [ 01110]
select_ln13_3       (select           ) [ 00000]
select_ln13_4       (select           ) [ 00000]
xor_ln13            (xor              ) [ 00000]
or_ln13_1           (or               ) [ 00000]
and_ln13            (and              ) [ 00000]
c                   (add              ) [ 00000]
or_ln16             (or               ) [ 00000]
or_ln16_1           (or               ) [ 00110]
select_ln16_1       (select           ) [ 00000]
shl_ln26_mid1       (bitconcatenate   ) [ 00000]
select_ln16_2       (select           ) [ 00000]
zext_ln16           (zext             ) [ 00000]
or_ln26_1           (or               ) [ 00000]
select_ln16_3       (select           ) [ 00000]
zext_ln16_1         (zext             ) [ 00000]
select_ln16_4       (select           ) [ 01110]
zext_ln20           (zext             ) [ 00000]
i                   (add              ) [ 00000]
zext_ln28           (zext             ) [ 00000]
mul_ln28            (mul              ) [ 00000]
add_ln28            (add              ) [ 00000]
tmp                 (bitconcatenate   ) [ 00000]
zext_ln28_1         (zext             ) [ 00000]
add_ln28_1          (add              ) [ 00000]
zext_ln28_2         (zext             ) [ 00000]
conv_1_out_addr     (getelementptr    ) [ 00110]
add_ln28_2          (add              ) [ 00000]
tmp_2               (bitconcatenate   ) [ 00000]
zext_ln28_3         (zext             ) [ 00000]
add_ln28_3          (add              ) [ 00000]
zext_ln28_4         (zext             ) [ 00000]
conv_1_out_addr_1   (getelementptr    ) [ 00110]
mpr                 (add              ) [ 01110]
add_ln16            (add              ) [ 00000]
select_ln16_5       (select           ) [ 01110]
add_ln13_1          (add              ) [ 00000]
select_ln13_5       (select           ) [ 01110]
br_ln0              (br               ) [ 01110]
specloopname_ln0    (specloopname     ) [ 00000]
empty               (speclooptripcount) [ 00000]
zext_ln25           (zext             ) [ 00000]
specloopname_ln0    (specloopname     ) [ 00000]
zext_ln35           (zext             ) [ 00000]
mul_ln35            (mul              ) [ 00000]
specloopname_ln0    (specloopname     ) [ 00000]
select_ln16         (select           ) [ 00000]
specloopname_ln21   (specloopname     ) [ 00000]
tmp_4               (specregionbegin  ) [ 00000]
specpipeline_ln22   (specpipeline     ) [ 00000]
conv_1_out_load     (load             ) [ 00000]
bitcast_ln28        (bitcast          ) [ 00000]
tmp_1               (partselect       ) [ 00000]
trunc_ln28          (trunc            ) [ 00000]
bitcast_ln28_1      (bitcast          ) [ 00000]
tmp_5               (partselect       ) [ 00000]
trunc_ln28_1        (trunc            ) [ 00000]
icmp_ln28           (icmp             ) [ 00000]
icmp_ln28_1         (icmp             ) [ 00000]
or_ln28             (or               ) [ 00000]
icmp_ln28_2         (icmp             ) [ 00000]
icmp_ln28_3         (icmp             ) [ 00000]
or_ln28_1           (or               ) [ 00000]
and_ln28            (and              ) [ 00000]
tmp_6               (fcmp             ) [ 00000]
and_ln28_1          (and              ) [ 00000]
select_ln28         (select           ) [ 00000]
conv_1_out_load_1   (load             ) [ 00000]
bitcast_ln28_2      (bitcast          ) [ 00000]
tmp_7               (partselect       ) [ 00000]
trunc_ln28_2        (trunc            ) [ 00000]
bitcast_ln28_3      (bitcast          ) [ 00000]
tmp_8               (partselect       ) [ 00000]
trunc_ln28_3        (trunc            ) [ 00000]
icmp_ln28_4         (icmp             ) [ 00000]
icmp_ln28_5         (icmp             ) [ 00000]
or_ln28_2           (or               ) [ 00000]
icmp_ln28_6         (icmp             ) [ 00000]
icmp_ln28_7         (icmp             ) [ 00000]
or_ln28_3           (or               ) [ 00000]
and_ln28_2          (and              ) [ 00000]
tmp_9               (fcmp             ) [ 00000]
and_ln28_3          (and              ) [ 00000]
select_ln28_1       (select           ) [ 01100]
empty_4             (specregionend    ) [ 00000]
icmp_ln20_1         (icmp             ) [ 00110]
br_ln20             (br               ) [ 00000]
zext_ln35_1         (zext             ) [ 00000]
add_ln35            (add              ) [ 00000]
tmp_3               (bitconcatenate   ) [ 00000]
zext_ln35_2         (zext             ) [ 00000]
add_ln35_1          (add              ) [ 00000]
zext_ln35_3         (zext             ) [ 00000]
max_pool_1_out_addr (getelementptr    ) [ 00000]
store_ln35          (store            ) [ 00000]
br_ln0              (br               ) [ 00000]
ret_ln39            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Col_Loop"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Po"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Pool_Row_Lo"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="conv_1_out_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="16" slack="0"/>
<pin id="102" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="conv_1_out_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="16" slack="0"/>
<pin id="109" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_1/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="15" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="119" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="0"/>
<pin id="121" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_load/2 conv_1_out_load_1/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="max_pool_1_out_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="14" slack="0"/>
<pin id="127" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln35_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="13" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 "/>
</bind>
</comp>

<comp id="136" class="1005" name="indvar_flatten59_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="1"/>
<pin id="138" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten59 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten59_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="14" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten59/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="f_0_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="1"/>
<pin id="149" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="f_0_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="6" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="indvar_flatten22_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="1"/>
<pin id="160" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten22 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten22_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="9" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten22/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="r_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="r_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="indvar_flatten_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="1"/>
<pin id="182" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="indvar_flatten_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="6" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="c_0_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="1"/>
<pin id="193" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="c_0_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="max_0_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="max_0_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="32" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/2 "/>
</bind>
</comp>

<comp id="214" class="1005" name="mpr_0_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="1"/>
<pin id="216" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="mpr_0_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="2" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_6_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_9_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="shl_ln1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="or_ln26_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="0" index="1" bw="5" slack="0"/>
<pin id="246" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln10_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="14" slack="0"/>
<pin id="251" dir="0" index="1" bw="14" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln10_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="14" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="f_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="6" slack="0"/>
<pin id="264" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln13_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="0"/>
<pin id="269" dir="0" index="1" bw="9" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln28_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="0" index="2" bw="4" slack="0"/>
<pin id="277" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln28_3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="0" index="2" bw="6" slack="0"/>
<pin id="285" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln25_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="shl_ln_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="select_ln28_4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="5" slack="0"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="xor_ln28_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln20_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="0" index="1" bw="2" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="and_ln28_4_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_4/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln16_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="6" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="and_ln28_5_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_5/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="r_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="0"/>
<pin id="342" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_ln13_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln13_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="shl_ln25_mid1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln25_mid1/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="select_ln13_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="5" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln13_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="0" index="2" bw="4" slack="0"/>
<pin id="379" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln13_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="5" slack="0"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_3/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln13_4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="0" index="2" bw="5" slack="0"/>
<pin id="395" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_4/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="xor_ln13_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln13/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="or_ln13_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13_1/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="and_ln13_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="c_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="0"/>
<pin id="420" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="or_ln16_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="or_ln16_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16_1/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="select_ln16_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="2" slack="0"/>
<pin id="438" dir="0" index="2" bw="2" slack="0"/>
<pin id="439" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_1/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="shl_ln26_mid1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_mid1/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln16_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="5" slack="0"/>
<pin id="454" dir="0" index="2" bw="5" slack="0"/>
<pin id="455" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_2/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln16_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="5" slack="0"/>
<pin id="461" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="or_ln26_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="0" index="1" bw="5" slack="0"/>
<pin id="466" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln16_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="5" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_3/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln16_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="0"/>
<pin id="479" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln16_4_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="4" slack="0"/>
<pin id="484" dir="0" index="2" bw="4" slack="0"/>
<pin id="485" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_4/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln20_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="2" slack="0"/>
<pin id="491" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="i_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="5" slack="0"/>
<pin id="495" dir="0" index="1" bw="2" slack="0"/>
<pin id="496" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln28_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="mul_ln28_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="0" index="1" bw="5" slack="0"/>
<pin id="506" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln28_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="0" index="1" bw="10" slack="0"/>
<pin id="512" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="15" slack="0"/>
<pin id="517" dir="0" index="1" bw="10" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln28_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="15" slack="0"/>
<pin id="525" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln28_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="0" index="1" bw="15" slack="0"/>
<pin id="530" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln28_2_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln28_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="0" index="1" bw="10" slack="0"/>
<pin id="541" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="15" slack="0"/>
<pin id="546" dir="0" index="1" bw="10" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln28_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="15" slack="0"/>
<pin id="554" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln28_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="0"/>
<pin id="558" dir="0" index="1" bw="15" slack="0"/>
<pin id="559" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln28_4_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="mpr_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="2" slack="0"/>
<pin id="570" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="add_ln16_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="6" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="select_ln16_5_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="6" slack="0"/>
<pin id="582" dir="0" index="2" bw="6" slack="0"/>
<pin id="583" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_5/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="add_ln13_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="9" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="select_ln13_5_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="1" slack="0"/>
<pin id="595" dir="0" index="1" bw="9" slack="0"/>
<pin id="596" dir="0" index="2" bw="9" slack="0"/>
<pin id="597" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_5/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln25_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="1"/>
<pin id="603" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln35_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="1"/>
<pin id="606" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="mul_ln35_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="5" slack="0"/>
<pin id="609" dir="0" index="1" bw="4" slack="0"/>
<pin id="610" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln16_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="0" index="1" bw="32" slack="0"/>
<pin id="616" dir="0" index="2" bw="32" slack="1"/>
<pin id="617" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="bitcast_ln28_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="0" index="2" bw="6" slack="0"/>
<pin id="629" dir="0" index="3" bw="6" slack="0"/>
<pin id="630" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="trunc_ln28_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="bitcast_ln28_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_5_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="0" index="2" bw="6" slack="0"/>
<pin id="647" dir="0" index="3" bw="6" slack="0"/>
<pin id="648" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="trunc_ln28_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="icmp_ln28_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="icmp_ln28_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="23" slack="0"/>
<pin id="665" dir="0" index="1" bw="23" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="or_ln28_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="icmp_ln28_2_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="icmp_ln28_3_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="23" slack="0"/>
<pin id="683" dir="0" index="1" bw="23" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="or_ln28_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="and_ln28_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="and_ln28_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="select_ln28_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="0" index="2" bw="32" slack="0"/>
<pin id="709" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="bitcast_ln28_2_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_7_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="0" index="2" bw="6" slack="0"/>
<pin id="722" dir="0" index="3" bw="6" slack="0"/>
<pin id="723" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln28_2_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="bitcast_ln28_3_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_8_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="0" index="2" bw="6" slack="0"/>
<pin id="740" dir="0" index="3" bw="6" slack="0"/>
<pin id="741" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="trunc_ln28_3_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="icmp_ln28_4_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="0"/>
<pin id="752" dir="0" index="1" bw="8" slack="0"/>
<pin id="753" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln28_5_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="23" slack="0"/>
<pin id="758" dir="0" index="1" bw="23" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="or_ln28_2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="icmp_ln28_6_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="0"/>
<pin id="770" dir="0" index="1" bw="8" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="icmp_ln28_7_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="23" slack="0"/>
<pin id="776" dir="0" index="1" bw="23" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="or_ln28_3_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="and_ln28_2_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/3 "/>
</bind>
</comp>

<comp id="792" class="1004" name="and_ln28_3_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="select_ln28_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="0"/>
<pin id="801" dir="0" index="2" bw="32" slack="0"/>
<pin id="802" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/3 "/>
</bind>
</comp>

<comp id="807" class="1004" name="icmp_ln20_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="2" slack="1"/>
<pin id="809" dir="0" index="1" bw="2" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/3 "/>
</bind>
</comp>

<comp id="812" class="1004" name="zext_ln35_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="1"/>
<pin id="814" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/3 "/>
</bind>
</comp>

<comp id="815" class="1004" name="add_ln35_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="0"/>
<pin id="817" dir="0" index="1" bw="4" slack="0"/>
<pin id="818" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_3_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="13" slack="0"/>
<pin id="823" dir="0" index="1" bw="8" slack="0"/>
<pin id="824" dir="0" index="2" bw="1" slack="0"/>
<pin id="825" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln35_2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="13" slack="0"/>
<pin id="831" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/3 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln35_1_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="13" slack="0"/>
<pin id="835" dir="0" index="1" bw="6" slack="0"/>
<pin id="836" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/3 "/>
</bind>
</comp>

<comp id="839" class="1004" name="zext_ln35_3_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="14" slack="0"/>
<pin id="841" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/3 "/>
</bind>
</comp>

<comp id="844" class="1005" name="icmp_ln10_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="1"/>
<pin id="846" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="848" class="1005" name="add_ln10_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="14" slack="0"/>
<pin id="850" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="853" class="1005" name="select_ln28_3_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="6" slack="0"/>
<pin id="855" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_3 "/>
</bind>
</comp>

<comp id="859" class="1005" name="select_ln13_2_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="4" slack="0"/>
<pin id="861" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_2 "/>
</bind>
</comp>

<comp id="865" class="1005" name="or_ln16_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="1"/>
<pin id="867" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln16_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="select_ln16_4_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="4" slack="0"/>
<pin id="872" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln16_4 "/>
</bind>
</comp>

<comp id="876" class="1005" name="conv_1_out_addr_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="15" slack="1"/>
<pin id="878" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="881" class="1005" name="conv_1_out_addr_1_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="15" slack="1"/>
<pin id="883" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_1 "/>
</bind>
</comp>

<comp id="886" class="1005" name="mpr_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="2" slack="0"/>
<pin id="888" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="892" class="1005" name="select_ln16_5_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="6" slack="0"/>
<pin id="894" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln16_5 "/>
</bind>
</comp>

<comp id="897" class="1005" name="select_ln13_5_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="9" slack="0"/>
<pin id="899" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_5 "/>
</bind>
</comp>

<comp id="902" class="1005" name="select_ln28_1_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="98" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="105" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="112" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="112" pin="7"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="195" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="140" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="140" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="151" pin="4"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="162" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="34" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="173" pin="4"/><net_sink comp="273" pin=2"/></net>

<net id="286"><net_src comp="267" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="261" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="151" pin="4"/><net_sink comp="281" pin=2"/></net>

<net id="292"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="173" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="267" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="293" pin="3"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="267" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="218" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="309" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="184" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="309" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="273" pin="3"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="333" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="267" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="16" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="195" pin="4"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="22" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="339" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="24" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="333" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="359" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="301" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="333" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="339" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="273" pin="3"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="345" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="36" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="235" pin="3"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="345" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="26" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="243" pin="2"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="327" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="38" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="267" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="399" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="321" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="44" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="351" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="411" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="333" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="267" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="20" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="218" pin="4"/><net_sink comp="435" pin=2"/></net>

<net id="448"><net_src comp="22" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="417" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="24" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="411" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="443" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="383" pin="3"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="443" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="26" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="411" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="391" pin="3"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="411" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="417" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="351" pin="3"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="435" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="367" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="46" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="499" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="459" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="503" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="48" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="509" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="36" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="289" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="542"><net_src comp="477" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="503" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="48" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="36" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="289" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="571"><net_src comp="52" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="435" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="184" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="32" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="584"><net_src comp="345" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="32" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="573" pin="2"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="162" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="54" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="598"><net_src comp="267" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="54" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="587" pin="2"/><net_sink comp="593" pin=2"/></net>

<net id="611"><net_src comp="66" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="618"><net_src comp="18" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="619"><net_src comp="202" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="620"><net_src comp="613" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="624"><net_src comp="112" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="84" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="621" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="86" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="88" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="638"><net_src comp="621" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="613" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="649"><net_src comp="84" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="639" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="86" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="652"><net_src comp="88" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="656"><net_src comp="639" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="625" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="90" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="635" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="92" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="657" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="643" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="90" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="653" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="92" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="675" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="669" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="687" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="225" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="710"><net_src comp="699" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="112" pin="3"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="613" pin="3"/><net_sink comp="705" pin=2"/></net>

<net id="713"><net_src comp="705" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="717"><net_src comp="112" pin="7"/><net_sink comp="714" pin=0"/></net>

<net id="724"><net_src comp="84" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="714" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="86" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="727"><net_src comp="88" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="731"><net_src comp="714" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="705" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="742"><net_src comp="84" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="732" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="86" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="745"><net_src comp="88" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="749"><net_src comp="732" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="718" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="90" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="728" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="92" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="756" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="750" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="736" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="90" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="746" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="92" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="768" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="762" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="780" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="786" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="230" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="792" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="112" pin="7"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="705" pin="3"/><net_sink comp="798" pin=2"/></net>

<net id="806"><net_src comp="798" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="811"><net_src comp="40" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="819"><net_src comp="607" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="812" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="826"><net_src comp="96" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="827"><net_src comp="815" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="828"><net_src comp="36" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="832"><net_src comp="821" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="829" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="601" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="833" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="847"><net_src comp="249" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="255" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="856"><net_src comp="281" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="862"><net_src comp="375" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="868"><net_src comp="429" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="873"><net_src comp="481" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="879"><net_src comp="98" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="884"><net_src comp="105" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="889"><net_src comp="567" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="895"><net_src comp="579" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="900"><net_src comp="593" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="905"><net_src comp="798" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="206" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {3 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {2 3 }
  - Chain level:
	State 1
	State 2
		shl_ln1 : 1
		or_ln26 : 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln28_2 : 2
		select_ln28_3 : 2
		zext_ln25_1 : 3
		shl_ln : 1
		select_ln28_4 : 2
		xor_ln28 : 2
		icmp_ln20 : 1
		and_ln28_4 : 2
		icmp_ln16 : 1
		and_ln28_5 : 2
		r : 3
		or_ln13 : 2
		select_ln13 : 2
		shl_ln25_mid1 : 4
		select_ln13_1 : 5
		select_ln13_2 : 2
		select_ln13_3 : 2
		select_ln13_4 : 2
		xor_ln13 : 2
		or_ln13_1 : 2
		and_ln13 : 2
		c : 3
		or_ln16 : 2
		or_ln16_1 : 2
		select_ln16_1 : 2
		shl_ln26_mid1 : 4
		select_ln16_2 : 5
		zext_ln16 : 6
		or_ln26_1 : 5
		select_ln16_3 : 5
		zext_ln16_1 : 6
		select_ln16_4 : 4
		zext_ln20 : 3
		i : 4
		zext_ln28 : 5
		mul_ln28 : 6
		add_ln28 : 7
		tmp : 8
		zext_ln28_1 : 9
		add_ln28_1 : 10
		zext_ln28_2 : 11
		conv_1_out_addr : 12
		add_ln28_2 : 7
		tmp_2 : 8
		zext_ln28_3 : 9
		add_ln28_3 : 10
		zext_ln28_4 : 11
		conv_1_out_addr_1 : 12
		conv_1_out_load : 13
		conv_1_out_load_1 : 13
		mpr : 3
		add_ln16 : 1
		select_ln16_5 : 2
		add_ln13_1 : 1
		select_ln13_5 : 2
	State 3
		mul_ln35 : 1
		bitcast_ln28 : 1
		tmp_1 : 2
		trunc_ln28 : 2
		bitcast_ln28_1 : 1
		tmp_5 : 2
		trunc_ln28_1 : 2
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		icmp_ln28_2 : 3
		icmp_ln28_3 : 3
		or_ln28_1 : 4
		and_ln28 : 4
		tmp_6 : 1
		and_ln28_1 : 4
		select_ln28 : 4
		bitcast_ln28_2 : 1
		tmp_7 : 2
		trunc_ln28_2 : 2
		bitcast_ln28_3 : 5
		tmp_8 : 6
		trunc_ln28_3 : 6
		icmp_ln28_4 : 3
		icmp_ln28_5 : 3
		or_ln28_2 : 4
		icmp_ln28_6 : 7
		icmp_ln28_7 : 7
		or_ln28_3 : 8
		and_ln28_2 : 8
		tmp_9 : 5
		and_ln28_3 : 8
		select_ln28_1 : 8
		empty_4 : 1
		br_ln20 : 1
		add_ln35 : 2
		tmp_3 : 3
		zext_ln35_2 : 4
		add_ln35_1 : 5
		zext_ln35_3 : 6
		max_pool_1_out_addr : 7
		store_ln35 : 9
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_6_fu_225     |    0    |    66   |   239   |
|          |     tmp_9_fu_230     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_255   |    0    |    0    |    19   |
|          |       f_fu_261       |    0    |    0    |    15   |
|          |       r_fu_339       |    0    |    0    |    13   |
|          |       c_fu_417       |    0    |    0    |    13   |
|          |       i_fu_493       |    0    |    0    |    15   |
|          |    add_ln28_fu_509   |    0    |    0    |    14   |
|    add   |   add_ln28_1_fu_527  |    0    |    0    |    21   |
|          |   add_ln28_2_fu_538  |    0    |    0    |    14   |
|          |   add_ln28_3_fu_556  |    0    |    0    |    21   |
|          |      mpr_fu_567      |    0    |    0    |    10   |
|          |    add_ln16_fu_573   |    0    |    0    |    15   |
|          |   add_ln13_1_fu_587  |    0    |    0    |    15   |
|          |    add_ln35_fu_815   |    0    |    0    |    15   |
|          |   add_ln35_1_fu_833  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_249   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_267   |    0    |    0    |    13   |
|          |   icmp_ln20_fu_315   |    0    |    0    |    8    |
|          |   icmp_ln16_fu_327   |    0    |    0    |    11   |
|          |   icmp_ln28_fu_657   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_663  |    0    |    0    |    18   |
|   icmp   |  icmp_ln28_2_fu_675  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_681  |    0    |    0    |    18   |
|          |  icmp_ln28_4_fu_750  |    0    |    0    |    11   |
|          |  icmp_ln28_5_fu_756  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_768  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_774  |    0    |    0    |    18   |
|          |  icmp_ln20_1_fu_807  |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          | select_ln28_2_fu_273 |    0    |    0    |    4    |
|          | select_ln28_3_fu_281 |    0    |    0    |    6    |
|          | select_ln28_4_fu_301 |    0    |    0    |    5    |
|          |  select_ln13_fu_351  |    0    |    0    |    4    |
|          | select_ln13_1_fu_367 |    0    |    0    |    5    |
|          | select_ln13_2_fu_375 |    0    |    0    |    4    |
|          | select_ln13_3_fu_383 |    0    |    0    |    5    |
|          | select_ln13_4_fu_391 |    0    |    0    |    5    |
|  select  | select_ln16_1_fu_435 |    0    |    0    |    2    |
|          | select_ln16_2_fu_451 |    0    |    0    |    5    |
|          | select_ln16_3_fu_469 |    0    |    0    |    5    |
|          | select_ln16_4_fu_481 |    0    |    0    |    4    |
|          | select_ln16_5_fu_579 |    0    |    0    |    6    |
|          | select_ln13_5_fu_593 |    0    |    0    |    9    |
|          |  select_ln16_fu_613  |    0    |    0    |    32   |
|          |  select_ln28_fu_705  |    0    |    0    |    32   |
|          | select_ln28_1_fu_798 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln28_fu_503   |    0    |    0    |    26   |
|          |    mul_ln35_fu_607   |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln26_fu_243    |    0    |    0    |    0    |
|          |    or_ln13_fu_345    |    0    |    0    |    2    |
|          |   or_ln13_1_fu_405   |    0    |    0    |    2    |
|          |    or_ln16_fu_423    |    0    |    0    |    2    |
|    or    |   or_ln16_1_fu_429   |    0    |    0    |    2    |
|          |   or_ln26_1_fu_463   |    0    |    0    |    0    |
|          |    or_ln28_fu_669    |    0    |    0    |    2    |
|          |   or_ln28_1_fu_687   |    0    |    0    |    2    |
|          |   or_ln28_2_fu_762   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_780   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   and_ln28_4_fu_321  |    0    |    0    |    2    |
|          |   and_ln28_5_fu_333  |    0    |    0    |    2    |
|          |    and_ln13_fu_411   |    0    |    0    |    2    |
|    and   |    and_ln28_fu_693   |    0    |    0    |    2    |
|          |   and_ln28_1_fu_699  |    0    |    0    |    2    |
|          |   and_ln28_2_fu_786  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_792  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_309   |    0    |    0    |    2    |
|          |    xor_ln13_fu_399   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln1_fu_235    |    0    |    0    |    0    |
|          |     shl_ln_fu_293    |    0    |    0    |    0    |
|          | shl_ln25_mid1_fu_359 |    0    |    0    |    0    |
|bitconcatenate| shl_ln26_mid1_fu_443 |    0    |    0    |    0    |
|          |      tmp_fu_515      |    0    |    0    |    0    |
|          |     tmp_2_fu_544     |    0    |    0    |    0    |
|          |     tmp_3_fu_821     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln25_1_fu_289  |    0    |    0    |    0    |
|          |   zext_ln16_fu_459   |    0    |    0    |    0    |
|          |  zext_ln16_1_fu_477  |    0    |    0    |    0    |
|          |   zext_ln20_fu_489   |    0    |    0    |    0    |
|          |   zext_ln28_fu_499   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_523  |    0    |    0    |    0    |
|   zext   |  zext_ln28_2_fu_533  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_552  |    0    |    0    |    0    |
|          |  zext_ln28_4_fu_562  |    0    |    0    |    0    |
|          |   zext_ln25_fu_601   |    0    |    0    |    0    |
|          |   zext_ln35_fu_604   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_812  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_829  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_839  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_625     |    0    |    0    |    0    |
|partselect|     tmp_5_fu_643     |    0    |    0    |    0    |
|          |     tmp_7_fu_718     |    0    |    0    |    0    |
|          |     tmp_8_fu_736     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_635  |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_1_fu_653 |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_728 |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_746 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   132   |   1106  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln10_reg_848    |   14   |
|       c_0_reg_191       |    4   |
|conv_1_out_addr_1_reg_881|   15   |
| conv_1_out_addr_reg_876 |   15   |
|       f_0_reg_147       |    6   |
|    icmp_ln10_reg_844    |    1   |
| indvar_flatten22_reg_158|    9   |
| indvar_flatten59_reg_136|   14   |
|  indvar_flatten_reg_180 |    6   |
|      max_0_reg_202      |   32   |
|      mpr_0_reg_214      |    2   |
|       mpr_reg_886       |    2   |
|    or_ln16_1_reg_865    |    1   |
|       r_0_reg_169       |    4   |
|  select_ln13_2_reg_859  |    4   |
|  select_ln13_5_reg_897  |    9   |
|  select_ln16_4_reg_870  |    4   |
|  select_ln16_5_reg_892  |    6   |
|  select_ln28_1_reg_902  |   32   |
|  select_ln28_3_reg_853  |    6   |
+-------------------------+--------+
|          Total          |   186  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_112 |  p2  |   2  |   0  |    0   ||    9    |
|   max_0_reg_202   |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   94   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   132  |  1106  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   186  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   318  |  1133  |
+-----------+--------+--------+--------+--------+
