{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740979133618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740979133622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  2 23:18:53 2025 " "Processing started: Sun Mar  2 23:18:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740979133622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740979133622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740979133623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740979134193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740979134193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_3to8 " "Found entity 1: demux_3to8" {  } { { "demux_3to8.v" "" { Text "U:/sdmay25-29/Quartus Prime Projects/main/demux_3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979141789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740979141789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979141825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740979141825 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "add_sub_module.v " "Can't analyze file -- file add_sub_module.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1740979141834 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "simple_ram.v " "Can't analyze file -- file simple_ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1740979141841 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_2to1_8.v " "Can't analyze file -- file mux_2to1_8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1740979141848 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "hold_shift_module.v " "Can't analyze file -- file hold_shift_module.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1740979141856 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_buff.v(7) " "Verilog HDL warning at ram_buff.v(7): extended using \"x\" or \"z\"" {  } { { "ram_buff.v" "" { Text "U:/sdmay25-29/Quartus Prime Projects/main/ram_buff.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1740979141872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_buff.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_buff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_buff " "Found entity 1: ram_buff" {  } { { "ram_buff.v" "" { Text "U:/sdmay25-29/Quartus Prime Projects/main/ram_buff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979141876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740979141876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979141904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740979141904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit " "Found entity 1: reg_8bit" {  } { { "reg_8bit.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/reg_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979141930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740979141930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_plus_one.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addr_plus_one.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addr_plus_one " "Found entity 1: addr_plus_one" {  } { { "addr_plus_one.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/addr_plus_one.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979141958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740979141958 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_2to1_8bit.v " "Can't analyze file -- file mux_2to1_8bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1740979141969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_5bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_5bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_5bit " "Found entity 1: reg_5bit" {  } { { "reg_5bit.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/reg_5bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979141996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740979141996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file two_bit_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_counter " "Found entity 1: two_bit_counter" {  } { { "two_bit_counter.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/two_bit_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979142023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740979142023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_5bit " "Found entity 1: mux_2to1_5bit" {  } { { "mux_2to1_5bit.v" "" { Text "U:/sdmay25-29/Quartus Prime Projects/main/mux_2to1_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979142040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740979142040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_6bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_6bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_6bit " "Found entity 1: mux_2to1_6bit" {  } { { "mux_2to1_6bit.v" "" { Text "U:/sdmay25-29/Quartus Prime Projects/main/mux_2to1_6bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979142057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740979142057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740979142291 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 280 1080 1080 408 "" "" } { 536 1080 1080 664 "" "" } { 152 1080 1080 280 "" "" } { 408 1080 1080 480 "" "" } { 480 1080 1080 536 "" "" } { 464 1080 1200 481 "carr\[4..0\]" "" } { 264 1040 1090 281 "carry\[3\]" "" } { 136 1040 1091 153 "carry\[4\]" "" } { 392 1040 1101 409 "carry\[2\]" "" } { 520 1040 1093 537 "carry\[1\]" "" } { 648 1040 1096 665 "carry\[0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1740979142317 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addersubtractor.v 1 1 " "Using design file addersubtractor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "addersubtractor.v" "" { Text "U:/sdmay25-29/Quartus Prime Projects/main/addersubtractor.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979142350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740979142350 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "AdderSubtractor " "Found the following files while searching for definition of entity \"AdderSubtractor\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "AdderSubtractor.bdf " "File: AdderSubtractor.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1740979142353 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1740979142353 "|main|AdderSubtractor:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor AdderSubtractor:inst " "Elaborating entity \"AdderSubtractor\" for hierarchy \"AdderSubtractor:inst\"" {  } { { "main.bdf" "inst" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 104 912 1040 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740979142353 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2_to_1.v 1 1 " "Using design file mux_2_to_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.v" "" { Text "U:/sdmay25-29/Quartus Prime Projects/main/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979142408 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740979142408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 AdderSubtractor:inst\|mux_2_to_1:b2v_inst18 " "Elaborating entity \"mux_2_to_1\" for hierarchy \"AdderSubtractor:inst\|mux_2_to_1:b2v_inst18\"" {  } { { "addersubtractor.v" "b2v_inst18" { Text "U:/sdmay25-29/Quartus Prime Projects/main/addersubtractor.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740979142410 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram.v 1 1 " "Using design file ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "U:/sdmay25-29/Quartus Prime Projects/main/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979142463 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740979142463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst5 " "Elaborating entity \"ram\" for hierarchy \"ram:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 104 360 536 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740979142464 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out ram.v(14) " "Verilog HDL or VHDL warning at ram.v(14): object \"data_out\" assigned a value but never read" {  } { { "ram.v" "" { Text "U:/sdmay25-29/Quartus Prime Projects/main/ram.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740979142482 "|main|ram:inst5"}
{ "Warning" "WSGN_SEARCH_FILE" "timing_module.v 1 1 " "Using design file timing_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timing_module " "Found entity 1: timing_module" {  } { { "timing_module.v" "" { Text "U:/sdmay25-29/Quartus Prime Projects/main/timing_module.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979142521 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740979142521 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "timing_module " "Found the following files while searching for definition of entity \"timing_module\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "timing_module.bdf " "File: timing_module.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1740979142522 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1740979142522 "|main|timing_module:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing_module timing_module:inst20 " "Elaborating entity \"timing_module\" for hierarchy \"timing_module:inst20\"" {  } { { "main.bdf" "inst20" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { -8 -112 72 120 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740979142522 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.v 1 1 " "Using design file counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "U:/sdmay25-29/Quartus Prime Projects/main/counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979142578 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740979142578 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "counter " "Found the following files while searching for definition of entity \"counter\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "counter.bdf " "File: counter.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1740979142582 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1740979142582 "|main|timing_module:inst20|counter:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter timing_module:inst20\|counter:b2v_inst " "Elaborating entity \"counter\" for hierarchy \"timing_module:inst20\|counter:b2v_inst\"" {  } { { "timing_module.v" "b2v_inst" { Text "U:/sdmay25-29/Quartus Prime Projects/main/timing_module.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740979142582 ""}
{ "Warning" "WSGN_SEARCH_FILE" "four_bit_counter.v 1 1 " "Using design file four_bit_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_counter " "Found entity 1: four_bit_counter" {  } { { "four_bit_counter.v" "" { Text "U:/sdmay25-29/Quartus Prime Projects/main/four_bit_counter.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979142635 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740979142635 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "four_bit_counter " "Found the following files while searching for definition of entity \"four_bit_counter\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "four_bit_counter.bdf " "File: four_bit_counter.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1740979142638 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1740979142638 "|main|timing_module:inst20|counter:b2v_inst|four_bit_counter:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_counter timing_module:inst20\|counter:b2v_inst\|four_bit_counter:b2v_inst " "Elaborating entity \"four_bit_counter\" for hierarchy \"timing_module:inst20\|counter:b2v_inst\|four_bit_counter:b2v_inst\"" {  } { { "counter.v" "b2v_inst" { Text "U:/sdmay25-29/Quartus Prime Projects/main/counter.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740979142638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_counter timing_module:inst20\|counter:b2v_inst\|two_bit_counter:b2v_inst2 " "Elaborating entity \"two_bit_counter\" for hierarchy \"timing_module:inst20\|counter:b2v_inst\|two_bit_counter:b2v_inst2\"" {  } { { "counter.v" "b2v_inst2" { Text "U:/sdmay25-29/Quartus Prime Projects/main/counter.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740979142659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_buff ram_buff:inst7 " "Elaborating entity \"ram_buff\" for hierarchy \"ram_buff:inst7\"" {  } { { "main.bdf" "inst7" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 16 872 1080 96 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740979142679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 ram_buff.v(7) " "Verilog HDL assignment warning at ram_buff.v(7): truncated value with size 8 to match size of target (5)" {  } { { "ram_buff.v" "" { Text "U:/sdmay25-29/Quartus Prime Projects/main/ram_buff.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740979142698 "|main|ram_buff:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_5bit reg_5bit:inst26 " "Elaborating entity \"reg_5bit\" for hierarchy \"reg_5bit:inst26\"" {  } { { "main.bdf" "inst26" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 184 1200 1416 280 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740979142699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_5bit mux_2to1_5bit:inst30 " "Elaborating entity \"mux_2to1_5bit\" for hierarchy \"mux_2to1_5bit:inst30\"" {  } { { "main.bdf" "inst30" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 432 584 784 544 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740979142717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_6bit mux_2to1_6bit:inst23 " "Elaborating entity \"mux_2to1_6bit\" for hierarchy \"mux_2to1_6bit:inst23\"" {  } { { "main.bdf" "inst23" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 648 80 280 760 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740979142737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_plus_one addr_plus_one:inst90 " "Elaborating entity \"addr_plus_one\" for hierarchy \"addr_plus_one:inst90\"" {  } { { "main.bdf" "inst90" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 664 -248 40 760 "inst90" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740979142756 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder_4bit.v 1 1 " "Using design file adder_4bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.v" "" { Text "U:/sdmay25-29/Quartus Prime Projects/main/adder_4bit.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979142818 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740979142818 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "adder_4bit " "Found the following files while searching for definition of entity \"adder_4bit\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "adder_4bit.bdf " "File: adder_4bit.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1740979142820 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1740979142820 "|main|addr_plus_one:inst90|adder_4bit:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit addr_plus_one:inst90\|adder_4bit:inst5 " "Elaborating entity \"adder_4bit\" for hierarchy \"addr_plus_one:inst90\|adder_4bit:inst5\"" {  } { { "addr_plus_one.bdf" "inst5" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/addr_plus_one.bdf" { { 272 752 848 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740979142820 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.v 1 1 " "Using design file full_adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "U:/sdmay25-29/Quartus Prime Projects/main/full_adder.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740979142927 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740979142927 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "full_adder " "Found the following files while searching for definition of entity \"full_adder\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "full_adder.bdf " "File: full_adder.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1740979142929 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1740979142929 "|main|addr_plus_one:inst90|adder_4bit:inst5|full_adder:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder addr_plus_one:inst90\|adder_4bit:inst5\|full_adder:b2v_inst " "Elaborating entity \"full_adder\" for hierarchy \"addr_plus_one:inst90\|adder_4bit:inst5\|full_adder:b2v_inst\"" {  } { { "adder_4bit.v" "b2v_inst" { Text "U:/sdmay25-29/Quartus Prime Projects/main/adder_4bit.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740979142929 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/sdmay25-29/Quartus Prime Projects/main/output_files/main.map.smsg " "Generated suppressed messages file U:/sdmay25-29/Quartus Prime Projects/main/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740979145732 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740979146398 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740979146398 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 128 -400 -224 144 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 152 -392 -216 168 "rst" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ASMSrc " "No output dependent on input pin \"ASMSrc\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 488 -288 -112 504 "ASMSrc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|ASMSrc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "base_conversion_data\[4\] " "No output dependent on input pin \"base_conversion_data\[4\]\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 456 -352 -176 472 "base_conversion_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|base_conversion_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "base_conversion_data\[3\] " "No output dependent on input pin \"base_conversion_data\[3\]\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 456 -352 -176 472 "base_conversion_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|base_conversion_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "base_conversion_data\[2\] " "No output dependent on input pin \"base_conversion_data\[2\]\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 456 -352 -176 472 "base_conversion_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|base_conversion_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "base_conversion_data\[1\] " "No output dependent on input pin \"base_conversion_data\[1\]\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 456 -352 -176 472 "base_conversion_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|base_conversion_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "base_conversion_data\[0\] " "No output dependent on input pin \"base_conversion_data\[0\]\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 456 -352 -176 472 "base_conversion_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|base_conversion_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Transfer " "No output dependent on input pin \"Transfer\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 976 -288 -112 992 "Transfer" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|Transfer"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name1 " "No output dependent on input pin \"pin_name1\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 656 704 880 672 "pin_name1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|pin_name1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AddSubSrc " "No output dependent on input pin \"AddSubSrc\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 352 -288 -112 368 "AddSubSrc" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|AddSubSrc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "base_conversion_sign\[4\] " "No output dependent on input pin \"base_conversion_sign\[4\]\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 320 -352 -176 336 "base_conversion_sign" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|base_conversion_sign[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "base_conversion_sign\[3\] " "No output dependent on input pin \"base_conversion_sign\[3\]\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 320 -352 -176 336 "base_conversion_sign" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|base_conversion_sign[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "base_conversion_sign\[2\] " "No output dependent on input pin \"base_conversion_sign\[2\]\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 320 -352 -176 336 "base_conversion_sign" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|base_conversion_sign[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "base_conversion_sign\[1\] " "No output dependent on input pin \"base_conversion_sign\[1\]\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 320 -352 -176 336 "base_conversion_sign" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|base_conversion_sign[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "base_conversion_sign\[0\] " "No output dependent on input pin \"base_conversion_sign\[0\]\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 320 -352 -176 336 "base_conversion_sign" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|base_conversion_sign[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add_sub_test\[4\] " "No output dependent on input pin \"add_sub_test\[4\]\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 336 -312 -136 352 "add_sub_test" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|add_sub_test[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add_sub_test\[3\] " "No output dependent on input pin \"add_sub_test\[3\]\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 336 -312 -136 352 "add_sub_test" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|add_sub_test[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add_sub_test\[2\] " "No output dependent on input pin \"add_sub_test\[2\]\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 336 -312 -136 352 "add_sub_test" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|add_sub_test[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add_sub_test\[1\] " "No output dependent on input pin \"add_sub_test\[1\]\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 336 -312 -136 352 "add_sub_test" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|add_sub_test[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "add_sub_test\[0\] " "No output dependent on input pin \"add_sub_test\[0\]\"" {  } { { "main.bdf" "" { Schematic "U:/sdmay25-29/Quartus Prime Projects/main/main.bdf" { { 336 -312 -136 352 "add_sub_test" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740979146882 "|main|add_sub_test[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1740979146882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740979146884 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740979146884 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740979146884 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740979147009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  2 23:19:07 2025 " "Processing ended: Sun Mar  2 23:19:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740979147009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740979147009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740979147009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740979147009 ""}
