// Seed: 1656897487
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output wire id_2,
    output wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6
);
  assign id_2 = 1;
  assign id_2 = 1'b0;
  assign id_3 = id_4;
endmodule
module module_1 (
    output uwire id_0,
    output tri   id_1,
    input  uwire id_2,
    output wor   id_3,
    output wor   id_4
);
  assign id_0 = {0, 1};
  logic [7:0] id_6;
  assign id_0 = id_6[1];
  wire id_7;
  wire id_8;
  module_0(
      id_2, id_2, id_4, id_0, id_2, id_2, id_2
  );
endmodule
