<profile>

<section name = "Vitis HLS Report for 'Matrix_Vector_Activate_Batch_7'" level="0">
<item name = "Date">Thu May 29 09:37:02 2025
</item>
<item name = "Version">2023.2.2 (Build 4101106 on Feb  9 2024)</item>
<item name = "Project">hw</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 9.883 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_fu_52">Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 41, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 1804, 2828, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 56, -</column>
<column name="Register">-, -, 30, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_fu_52">Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1, 0, 0, 1804, 2828, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_i_fu_97_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="convInp_1_read">9, 2, 1, 2</column>
<column name="mvOut_m_buffer_6_write">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_Matrix_Vector_Activate_Batch_7_Pipeline_VITIS_LOOP_122_1_fu_52_ap_start_reg">1, 0, 1, 0</column>
<column name="mul_i_reg_103">24, 0, 32, 8</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.7, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.7, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.7, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.7, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Matrix_Vector_Activate_Batch.7, return value</column>
<column name="convInp_1_dout">in, 32, ap_fifo, convInp_1, pointer</column>
<column name="convInp_1_num_data_valid">in, 3, ap_fifo, convInp_1, pointer</column>
<column name="convInp_1_fifo_cap">in, 3, ap_fifo, convInp_1, pointer</column>
<column name="convInp_1_empty_n">in, 1, ap_fifo, convInp_1, pointer</column>
<column name="convInp_1_read">out, 1, ap_fifo, convInp_1, pointer</column>
<column name="mvOut_m_buffer_6_din">out, 4, ap_fifo, mvOut_m_buffer_6, pointer</column>
<column name="mvOut_m_buffer_6_num_data_valid">in, 3, ap_fifo, mvOut_m_buffer_6, pointer</column>
<column name="mvOut_m_buffer_6_fifo_cap">in, 3, ap_fifo, mvOut_m_buffer_6, pointer</column>
<column name="mvOut_m_buffer_6_full_n">in, 1, ap_fifo, mvOut_m_buffer_6, pointer</column>
<column name="mvOut_m_buffer_6_write">out, 1, ap_fifo, mvOut_m_buffer_6, pointer</column>
<column name="p_read">in, 24, ap_none, p_read, scalar</column>
<column name="p_ZL8weights4_0_address0">out, 12, ap_memory, p_ZL8weights4_0, array</column>
<column name="p_ZL8weights4_0_ce0">out, 1, ap_memory, p_ZL8weights4_0, array</column>
<column name="p_ZL8weights4_0_q0">in, 32, ap_memory, p_ZL8weights4_0, array</column>
<column name="p_ZL8weights4_1_address0">out, 12, ap_memory, p_ZL8weights4_1, array</column>
<column name="p_ZL8weights4_1_ce0">out, 1, ap_memory, p_ZL8weights4_1, array</column>
<column name="p_ZL8weights4_1_q0">in, 32, ap_memory, p_ZL8weights4_1, array</column>
<column name="p_ZL8weights4_2_address0">out, 12, ap_memory, p_ZL8weights4_2, array</column>
<column name="p_ZL8weights4_2_ce0">out, 1, ap_memory, p_ZL8weights4_2, array</column>
<column name="p_ZL8weights4_2_q0">in, 32, ap_memory, p_ZL8weights4_2, array</column>
<column name="p_ZL8weights4_3_address0">out, 12, ap_memory, p_ZL8weights4_3, array</column>
<column name="p_ZL8weights4_3_ce0">out, 1, ap_memory, p_ZL8weights4_3, array</column>
<column name="p_ZL8weights4_3_q0">in, 32, ap_memory, p_ZL8weights4_3, array</column>
<column name="p_ZL8threshs4_0_address0">out, 6, ap_memory, p_ZL8threshs4_0, array</column>
<column name="p_ZL8threshs4_0_ce0">out, 1, ap_memory, p_ZL8threshs4_0, array</column>
<column name="p_ZL8threshs4_0_q0">in, 16, ap_memory, p_ZL8threshs4_0, array</column>
<column name="p_ZL8threshs4_1_address0">out, 6, ap_memory, p_ZL8threshs4_1, array</column>
<column name="p_ZL8threshs4_1_ce0">out, 1, ap_memory, p_ZL8threshs4_1, array</column>
<column name="p_ZL8threshs4_1_q0">in, 16, ap_memory, p_ZL8threshs4_1, array</column>
<column name="p_ZL8threshs4_2_address0">out, 6, ap_memory, p_ZL8threshs4_2, array</column>
<column name="p_ZL8threshs4_2_ce0">out, 1, ap_memory, p_ZL8threshs4_2, array</column>
<column name="p_ZL8threshs4_2_q0">in, 16, ap_memory, p_ZL8threshs4_2, array</column>
<column name="p_ZL8threshs4_3_address0">out, 6, ap_memory, p_ZL8threshs4_3, array</column>
<column name="p_ZL8threshs4_3_ce0">out, 1, ap_memory, p_ZL8threshs4_3, array</column>
<column name="p_ZL8threshs4_3_q0">in, 16, ap_memory, p_ZL8threshs4_3, array</column>
</table>
</item>
</section>
</profile>
