<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0"><channel><title>GitHub Trending: SystemVerilog, Today</title><link>https://github.com/trending/systemverilog?since=daily</link><description>The top repositories on GitHub for systemverilog, measured daily</description><pubDate>Tue, 03 Dec 2019 01:05:08 GMT</pubDate><lastBuildDate>Tue, 03 Dec 2019 01:05:08 GMT</lastBuildDate><generator>PyRSS2Gen-1.1.0</generator><docs>http://blogs.law.harvard.edu/tech/rss</docs><ttl>720</ttl><item><title>lowRISC/opentitan #1 in SystemVerilog, Today</title><link>https://github.com/lowRISC/opentitan</link><description>&lt;p&gt;&lt;i&gt;OpenTitan: Open source silicon root of trust&lt;/i&gt;&lt;/p&gt;&lt;div id="readme" class="instapaper_body md" data-path="README.md"&gt;&lt;article class="markdown-body entry-content p-5" itemprop="text"&gt;&lt;h1&gt;&lt;a id="user-content-opentitan" class="anchor" aria-hidden="true" href="#opentitan"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;OpenTitan&lt;/h1&gt;
&lt;p&gt;&lt;a target="_blank" rel="noopener noreferrer" href="doc/opentitan-logo.png"&gt;&lt;img src="doc/opentitan-logo.png" alt="OpenTitan logo" style="max-width:100%;"&gt;&lt;/a&gt;&lt;/p&gt;
&lt;h2&gt;&lt;a id="user-content-about-the-project" class="anchor" aria-hidden="true" href="#about-the-project"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;About the project&lt;/h2&gt;
&lt;p&gt;&lt;a href="https://opentitan.org" rel="nofollow"&gt;OpenTitan&lt;/a&gt; is an open source silicon Root of Trust
(RoT) project.  OpenTitan will make the silicon RoT design and implementation
more transparent, trustworthy, and secure for enterprises, platform providers,
and chip manufacturers.  OpenTitan is administered by &lt;a href="https://www.lowrisc.org" rel="nofollow"&gt;lowRISC
CIC&lt;/a&gt; as a collaborative project to produce high
quality, open IP for instantiation as a full-featured product. See the the
&lt;a href="https://opentitan.org/" rel="nofollow"&gt;OpenTitan site&lt;/a&gt; and &lt;a href="https://docs.opentitan.org" rel="nofollow"&gt;OpenTitan
docs&lt;/a&gt; for more information about the project.&lt;/p&gt;
&lt;h2&gt;&lt;a id="user-content-about-this-repository" class="anchor" aria-hidden="true" href="#about-this-repository"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;About this repository&lt;/h2&gt;
&lt;p&gt;This repository contains hardware, software and utilities written as part of the
OpenTitan project. It is structured as monolithic repository, or "monorepo",
where all components live in one repository. It exists to enable collaboration
across partners participating in the OpenTitan project.&lt;/p&gt;
&lt;h2&gt;&lt;a id="user-content-documentation" class="anchor" aria-hidden="true" href="#documentation"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Documentation&lt;/h2&gt;
&lt;p&gt;The project contains comprehensive documentation of all IPs and tools. You can
either access it &lt;a href="https://docs.opentitan.org/" rel="nofollow"&gt;online&lt;/a&gt; or build it
locally by following the steps below.&lt;/p&gt;
&lt;ol&gt;
&lt;li&gt;Ensure that you have the required Python modules installed (to be executed
in the repository root):&lt;/li&gt;
&lt;/ol&gt;
&lt;div class="highlight highlight-source-shell"&gt;&lt;pre&gt;$ sudo apt install curl python3 python3-pip
$ pip3 install --user -r python-requirements.txt&lt;/pre&gt;&lt;/div&gt;
&lt;ol start="2"&gt;
&lt;li&gt;Execute the build script:&lt;/li&gt;
&lt;/ol&gt;
&lt;div class="highlight highlight-source-shell"&gt;&lt;pre&gt;$ ./util/build_docs.py --preview&lt;/pre&gt;&lt;/div&gt;
&lt;p&gt;This compiles the documentation into &lt;code&gt;./build/docs&lt;/code&gt; and starts a local
server, which allows you to access the documentation at
&lt;a href="http://127.0.0.1:1313" rel="nofollow"&gt;http://127.0.0.1:1313&lt;/a&gt;.&lt;/p&gt;
&lt;h2&gt;&lt;a id="user-content-how-to-contribute" class="anchor" aria-hidden="true" href="#how-to-contribute"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;How to contribute&lt;/h2&gt;
&lt;p&gt;Have a look at &lt;a href="./CONTRIBUTING.md"&gt;CONTRIBUTING&lt;/a&gt; for guidelines on how to
contribute code to this repository.&lt;/p&gt;
&lt;h2&gt;&lt;a id="user-content-licensing" class="anchor" aria-hidden="true" href="#licensing"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Licensing&lt;/h2&gt;
&lt;p&gt;Unless otherwise noted, everything in this repository is covered by the Apache
License, Version 2.0 (see
&lt;a href="./LICENSE"&gt;LICENSE&lt;/a&gt; for full text).&lt;/p&gt;
&lt;/article&gt;&lt;/div&gt;</description><author>lowRISC</author><guid isPermaLink="false">https://github.com/lowRISC/opentitan</guid><pubDate>Tue, 03 Dec 2019 00:01:00 GMT</pubDate></item><item><title>syntacore/scr1 #2 in SystemVerilog, Today</title><link>https://github.com/syntacore/scr1</link><description>&lt;p&gt;&lt;i&gt;SCR1 is a high-quality open-source RISC-V MCU core in Verilog&lt;/i&gt;&lt;/p&gt;&lt;div id="readme" class="instapaper_body md" data-path="README.md"&gt;&lt;article class="markdown-body entry-content p-5" itemprop="text"&gt;&lt;p&gt;SCR1 is an open-source RISC-V compatible MCU core, designed and maintained by Syntacore.&lt;/p&gt;
&lt;h2&gt;&lt;a id="user-content-key-features" class="anchor" aria-hidden="true" href="#key-features"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Key features&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;RV32I|E[MC] ISA&lt;/li&gt;
&lt;li&gt;Machine privilege mode&lt;/li&gt;
&lt;li&gt;2 to 4 stage pipeline&lt;/li&gt;
&lt;li&gt;32-bit AXI4/AHB-Lite external interface&lt;/li&gt;
&lt;li&gt;Integrated IRQ controller and advanced debug&lt;/li&gt;
&lt;li&gt;Optimized for area and power&lt;/li&gt;
&lt;li&gt;Written in SystemVerilog&lt;/li&gt;
&lt;li&gt;Features a number of configurable parameters&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;For more information, see SCR1 External Architecture Specification and SCR1 User Manual.&lt;/p&gt;
&lt;h2&gt;&lt;a id="user-content-repository-contents" class="anchor" aria-hidden="true" href="#repository-contents"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Repository contents&lt;/h2&gt;
&lt;table&gt;
&lt;thead&gt;
&lt;tr&gt;
&lt;th&gt;Folder&lt;/th&gt;
&lt;th&gt;Description&lt;/th&gt;
&lt;/tr&gt;
&lt;/thead&gt;
&lt;tbody&gt;
&lt;tr&gt;
&lt;td&gt;docs&lt;/td&gt;
&lt;td&gt;SCR1 documentation&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;src&lt;/td&gt;
&lt;td&gt;SCR1 RTL source and testbench files&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;sim&lt;/td&gt;
&lt;td&gt;Tests and scripts for simulation&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;sim/tests/common&lt;/td&gt;
&lt;td&gt;Common source files for tests&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;sim/tests/riscv_isa&lt;/td&gt;
&lt;td&gt;Common source files for RISC-V ISA tests&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;sim/tests/riscv_compliance&lt;/td&gt;
&lt;td&gt;Common source files for RISC-V Compliance tests&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;sim/tests/benchmarks/dhrystone21&lt;/td&gt;
&lt;td&gt;Dhrystone 2.1 source files&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;sim/tests/benchmarks/coremark&lt;/td&gt;
&lt;td&gt;Coremark platform specific source files&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;sim/tests/vectored_isr_sample&lt;/td&gt;
&lt;td&gt;Simple test example for vectored interrupt mode&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;sim/tests/hello&lt;/td&gt;
&lt;td&gt;Simple "hello" test&lt;/td&gt;
&lt;/tr&gt;
&lt;tr&gt;
&lt;td&gt;sim/verilator_wrap&lt;/td&gt;
&lt;td&gt;Wrappers for Verilator simulation&lt;/td&gt;
&lt;/tr&gt;
&lt;/tbody&gt;
&lt;/table&gt;
&lt;h2&gt;&lt;a id="user-content-quick-start-guide" class="anchor" aria-hidden="true" href="#quick-start-guide"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Quick start guide&lt;/h2&gt;
&lt;h3&gt;&lt;a id="user-content-prerequisites" class="anchor" aria-hidden="true" href="#prerequisites"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Prerequisites&lt;/h3&gt;
&lt;p&gt;RISC-V GCC toolchain is required to compile the software. You can use pre-built binaries or build the toolchain from scratch.&lt;/p&gt;
&lt;h4&gt;&lt;a id="user-content-using-pre-built-binary-tools" class="anchor" aria-hidden="true" href="#using-pre-built-binary-tools"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Using pre-built binary tools&lt;/h4&gt;
&lt;p&gt;Pre-built RISC-V GCC toolchain and OpenOCD binaries are available to download from &lt;a href="http://syntacore.com/page/products/sw-tools" rel="nofollow"&gt;http://syntacore.com/page/products/sw-tools&lt;/a&gt;. Download the archive (&lt;em&gt;.tar.gz&lt;/em&gt; for Linux, &lt;em&gt;.zip&lt;/em&gt; for Windows) for your platform, extract the archive to your preferred directory &amp;lt;GCC_INSTALL_PATH&amp;gt; and update the PATH environment variable as described in &lt;strong&gt;Setting environment variables&lt;/strong&gt; section.&lt;/p&gt;
&lt;h4&gt;&lt;a id="user-content-building-tools-from-source" class="anchor" aria-hidden="true" href="#building-tools-from-source"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Building tools from source&lt;/h4&gt;
&lt;p&gt;You can build the RISC-V toolchain from sources.&lt;/p&gt;
&lt;p&gt;Build procedure is verified at the Ubuntu 14.04 LTS and Ubuntu 16.04 LTS distributions.&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;sudo apt-get install autoconf automake libmpc-dev libmpfr-dev libgmp-dev gawk bison flex texinfo libtool make g++ pkg-config libexpat1-dev zlib1g-dev
git clone https://github.com/riscv/riscv-gnu-toolchain.git
cd riscv-gnu-toolchain
git checkout a71fc539850f8dacf232fc580743b946c376014b
git submodule update --init --recursive
./configure --prefix=&amp;lt;GCC_INSTALL_PATH&amp;gt; --enable-multilib
make
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;More detailed instructions on how to prepare and build the toolchain can be found in &lt;a href="https://github.com/riscv/riscv-tools/blob/master/README.md"&gt;https://github.com/riscv/riscv-tools/blob/master/README.md&lt;/a&gt;.&lt;/p&gt;
&lt;h4&gt;&lt;a id="user-content-setting-environment-variables" class="anchor" aria-hidden="true" href="#setting-environment-variables"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Setting environment variables&lt;/h4&gt;
&lt;p&gt;Add the &amp;lt;GCC_INSTALL_PATH&amp;gt;/bin folder to the PATH environment variable:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;export PATH=$PATH:&amp;lt;GCC_INSTALL_PATH&amp;gt;/bin
&lt;/code&gt;&lt;/pre&gt;
&lt;h3&gt;&lt;a id="user-content-included-tests" class="anchor" aria-hidden="true" href="#included-tests"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Included tests&lt;/h3&gt;
&lt;p&gt;By default, the simulation package includes the following tests:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;riscv_isa&lt;/li&gt;
&lt;li&gt;riscv_compliance&lt;/li&gt;
&lt;li&gt;coremark&lt;/li&gt;
&lt;li&gt;dhrystone21&lt;/li&gt;
&lt;li&gt;vectored_isr_sample&lt;/li&gt;
&lt;li&gt;hello&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Some of the tests depend on the selected architecture (e.g. rv32i|e base, supported extensions or IPIC), and therefore can not be used for all core configurations (these are skipped automatically).&lt;/p&gt;
&lt;p&gt;To run an arbitrary subset of tests, edit the &lt;em&gt;tests&lt;/em&gt; target in the ./Makefile.
Edit the &lt;em&gt;./sim/tests/riscv_isa/rv32_tests.inc&lt;/em&gt; to specify subset of RISC-V ISA tests.&lt;/p&gt;
&lt;h4&gt;&lt;a id="user-content-clone-and-prepare-the-risc-v-isa-tests" class="anchor" aria-hidden="true" href="#clone-and-prepare-the-risc-v-isa-tests"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Clone and prepare the RISC-V ISA tests&lt;/h4&gt;
&lt;p&gt;Clone RISC-V ISA tests to your preferred directory &amp;lt;RISCV_TESTS_PATH&amp;gt;&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;git clone https://github.com/riscv/riscv-tests
cd riscv-tests
git checkout a9433c4daa287fbe101025f2a079261a10149225
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;Set the $RISCV_TESTS environment variable accordingly:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;export RISCV_TESTS=&amp;lt;RISCV_TESTS_PATH&amp;gt;
&lt;/code&gt;&lt;/pre&gt;
&lt;h4&gt;&lt;a id="user-content-clone-risc-v-compliance-tests" class="anchor" aria-hidden="true" href="#clone-risc-v-compliance-tests"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Clone RISC-V Compliance tests&lt;/h4&gt;
&lt;p&gt;Clone RISC-V Compliance tests to your preferred directory &amp;lt;RISCV_COMPLIANCE_TESTS_PATH&amp;gt;&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;git clone https://github.com/riscv/riscv-compliance
cd riscv-compliance
git checkout 9f280717f26f50833357db9bfb77a8c79835f162
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;Set the $RISCV_COMPLIANCE_TESTS environment variable accordingly:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;export RISCV_COMPLIANCE_TESTS=&amp;lt;RISCV_COMPLIANCE_TESTS_PATH&amp;gt;
&lt;/code&gt;&lt;/pre&gt;
&lt;h4&gt;&lt;a id="user-content-prepare-coremark-benchmark-sources" class="anchor" aria-hidden="true" href="#prepare-coremark-benchmark-sources"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Prepare Coremark benchmark sources&lt;/h4&gt;
&lt;p&gt;Download CoreMark from EEMBC's web site and extract the archive from
&lt;a href="http://www.eembc.org/coremark/download.php" rel="nofollow"&gt;http://www.eembc.org/coremark/download.php&lt;/a&gt;, or clone from &lt;a href="https://github.com/eembc/coremark"&gt;https://github.com/eembc/coremark&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;Copy the following files from into the &lt;code&gt;sim/tests/benchmarks/coremark/src&lt;/code&gt; directory in this repository:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;&lt;code&gt;core_main.c&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;core_list_join.c&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;coremark.h&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;core_matrix.c&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;core_state.c&lt;/code&gt;&lt;/li&gt;
&lt;li&gt;&lt;code&gt;core_util.c&lt;/code&gt;&lt;/li&gt;
&lt;/ul&gt;
&lt;h3&gt;&lt;a id="user-content-running-simulations" class="anchor" aria-hidden="true" href="#running-simulations"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Running simulations&lt;/h3&gt;
&lt;p&gt;To build RTL, compile and run tests from the repo root folder:&lt;/p&gt;
&lt;pre&gt;&lt;code&gt;make run_&amp;lt;SIMULATOR&amp;gt; BUS=&amp;lt;AHB, AXI&amp;gt; ARCH=&amp;lt;I, IM, IMC, IC, EM, EMC, EC&amp;gt; IPIC=&amp;lt;0, 1&amp;gt;
&lt;/code&gt;&lt;/pre&gt;
&lt;p&gt;By default, the following options are used: BUS=AHB ARCH=IMC IPIC=0.&lt;/p&gt;
&lt;p&gt;Build and run parameters can be configured in the &lt;em&gt;./Makefile&lt;/em&gt;.&lt;/p&gt;
&lt;p&gt;After all the tests have finished, the results can be found in &lt;em&gt;build/test_results.txt&lt;/em&gt; (default location).&lt;/p&gt;
&lt;h4&gt;&lt;a id="user-content-simulator-selection" class="anchor" aria-hidden="true" href="#simulator-selection"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Simulator selection&lt;/h4&gt;
&lt;p&gt;Currently supported simulators:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;run_modelsim - Mentor Graphics ModelSim&lt;/li&gt;
&lt;li&gt;run_vcs - Synopsys VCS&lt;/li&gt;
&lt;li&gt;run_ncsim - Cadence NCSim&lt;/li&gt;
&lt;li&gt;run_verilator - Verilator (version &amp;gt;= 4.0)&lt;/li&gt;
&lt;li&gt;run_verilator_wf - Verilator with waveforms support&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;Please note that RTL simulator executables should be in your PATH variable.&lt;/p&gt;
&lt;p&gt;For option run_verilator_wf the waveform is generated for the last executed test and is stored in ./build/simx.vcd.&lt;/p&gt;
&lt;h4&gt;&lt;a id="user-content-architectural-configuration" class="anchor" aria-hidden="true" href="#architectural-configuration"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Architectural configuration&lt;/h4&gt;
&lt;p&gt;The RISC-V toolchain automatically uses the selected ARCH for code compilation.&lt;/p&gt;
&lt;p&gt;Please make sure that architectural configuration selected for the SCR1 RTL
matches the one used for tests compilation. SCR1 core parameters can be
configured in &lt;em&gt;./src/includes/scr1_arch_description.svh&lt;/em&gt;&lt;/p&gt;
&lt;h2&gt;&lt;a id="user-content-sdks" class="anchor" aria-hidden="true" href="#sdks"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;SDKs&lt;/h2&gt;
&lt;p&gt;There is number of FPGA-based SCR1 SDKs available.&lt;/p&gt;
&lt;p&gt;Please, refer to the &lt;a href="https://github.com/syntacore/scr1-sdk"&gt;https://github.com/syntacore/scr1-sdk&lt;/a&gt; for more details.&lt;/p&gt;
&lt;h2&gt;&lt;a id="user-content-contacts" class="anchor" aria-hidden="true" href="#contacts"&gt;&lt;svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"&gt;&lt;path fill-rule="evenodd" d="M4 9h1v1H4c-1.5 0-3-1.69-3-3.5S2.55 3 4 3h4c1.45 0 3 1.69 3 3.5 0 1.41-.91 2.72-2 3.25V8.59c.58-.45 1-1.27 1-2.09C10 5.22 8.98 4 8 4H4c-.98 0-2 1.22-2 2.5S3 9 4 9zm9-3h-1v1h1c1 0 2 1.22 2 2.5S13.98 12 13 12H9c-.98 0-2-1.22-2-2.5 0-.83.42-1.64 1-2.09V6.25c-1.09.53-2 1.84-2 3.25C6 11.31 7.55 13 9 13h4c1.45 0 3-1.69 3-3.5S14.5 6 13 6z"&gt;&lt;/path&gt;&lt;/svg&gt;&lt;/a&gt;Contacts&lt;/h2&gt;
&lt;p&gt;&lt;a href="mailto:scr1@syntacore.com"&gt;scr1@syntacore.com&lt;/a&gt;&lt;/p&gt;
&lt;/article&gt;&lt;/div&gt;</description><author>syntacore</author><guid isPermaLink="false">https://github.com/syntacore/scr1</guid><pubDate>Tue, 03 Dec 2019 00:02:00 GMT</pubDate></item></channel></rss>