
# Can anyone see what causes undefined output in this vhdl project?

I'm trying to implement montgomery multiplication for my rsa project, but my output stays undefined when simulating. Have tried several solutions, but can't find out what's wrong.
Code:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity monpro is
    Port (
    clk: in std_logic;
    reset_n: in std_logic;
    A, B: in std_logic_vector (255 downto 0);
    n: in std_logic_vector (255 downto 0);
    u: out std_logic_vector (511 downto 0)
    );
end monpro;

architecture Behavioral of monpro is
    signal u_temp: std_logic_vector(511 downto 0);
    signal u_counter : unsigned(7 downto 0) := "00000000";
begin
    monPro_process: process(clk, reset_n, u_counter) begin
        
        if(reset_n = '0') then
            u_counter <= (others => '0');
            u <= (others => '0');
        
        elsif(clk'event and clk='1') then
            if(u_counter /= 256) then
                if(A(to_integer(u_counter))) = '1' then                               
                    u_temp <= std_logic_vector(unsigned(u_temp) + unsigned(B));
                    if(u_temp(0) = '1') then 
                        u_temp <= std_logic_vector(unsigned(u_temp) + unsigned(n));
                    end if;
                end if;
                u_temp <= std_logic_vector(shift_right(unsigned(u_temp), 1));
                --u <= std_logic_vector(unsigned(u) + shift_right(unsigned(u_temp), 1));
                --u_temp <= std_logic_vector(shift_right(unsigned(u_temp), 1));
                --u <= x"0000000000000000000000000000000000000000000000000000000000000001";
             
                u_counter <= u_counter + 1; 
                if(u_counter = 255) then
                    u <= u_temp;
                end if;
            
            end if;
         end if;

    end process monPro_process;

Testbench:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity monpro_tb is
end monpro_tb;

architecture test_monpro of monpro_tb is
    -- Utility
    signal clk: std_logic := '0';
    signal reset_n: std_logic := '0';
    -- Input
    signal m_A, m_B, m_n: std_logic_vector (255 downto 0);
    -- Output
    signal m_u: std_logic_vector (511 downto 0);
    
begin
     monpro_test: entity work.MonPro(Behavioral)
        port map (
            clk => clk, 
            reset_n => reset_n, 
            A => m_A,
            B => m_B, 
            n => m_n, 
            u => m_u
        );

clk <= not clk after 1 ns;

test: process is
    begin
        wait for 1 ns;
        reset_n <= '1';
        m_A <= x"8a57579752f6442547bf826f54e438d5b2c956c2d29848e2315fec4b41c1a4f9";
        m_B <= x"0000000000000000000000000000000000000000000000000000000000000001";
        m_n <= x"99925173ad65686715385ea800cd28120288fc70a9bc98dd4c90d676f8ff768d";
    end process;
end test_monpro;


I expect to get 0x74a40835271aaa8dab11d2a7705965f49b645f2b400cc11fad8a0c4f77776f05 as output (u).

        