Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[17:26:02.206225] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Sat Aug 10 17:26:02 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     30397
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[17:26:02.404627] Periodic Lic check successful
[17:26:02.404643] Feature usage summary:
[17:26:02.404648] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (15 seconds elapsed).

WARNING: This version of the tool is 687 days old.
@genus:root: 1> source ../scripts/genus_fm.tcl
Sourcing '../scripts/genus_fm.tcl' (Sat Aug 10 17:26:29 UTC 2024)...
#@ Begin verbose source ../scripts/genus_fm.tcl
@file(genus_fm.tcl) 2: set debug_file "debug.txt"
@file(genus_fm.tcl) 3: set design(TOPLEVEL) "proj_fm" 
@file(genus_fm.tcl) 4: set runtype "synthesis"
@file(genus_fm.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_fm.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_fm.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_fm.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 10/08/2024 17:26
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log90 and the command file is genus.cmd90
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_fm.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_fm.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_fm.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_fm.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_fm.tcl) 34: set df [open $debug_file a]
@file(genus_fm.tcl) 35: puts $df "\n******************************************"
@file(genus_fm.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_fm.tcl) 37: puts $df "******************************************"
@file(genus_fm.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_fm.tcl) 44: close $df
@file(genus_fm.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_fm.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_fm.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_fm.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 10/08/2024 17:26
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_fm.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_fm.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_fm.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 10/08/2024 17:26
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_fm.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_fm.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_fm.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_fm.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_fm.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'
@file(genus_fm.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 10/08/2024 17:26
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_fm.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_fm.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_fm' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_fm' with default parameters value.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
        : A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '-' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-738'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-739'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16431'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16438'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16473'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16480'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16485'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16492'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16497'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16504'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16509'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16516'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16521'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16528'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16533'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16540'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16545'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_16552'.
Warning : Signal or variable has multiple drivers, including a constant driver. [CDFG2G-623]
        : 'padded_fragment' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 47, column 24.
        : Some tools may not accept this HDL.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[0]' in module 'proj_fm'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[1]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[2]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[3]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[4]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[5]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[6]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[7]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[8]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[9]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[10]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[11]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[12]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[13]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[14]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[15]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[16]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[17]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[18]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[19]' in module 'proj_fm'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG2G-622'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_fm'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         7.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_fm, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.085s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_fm, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.010s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |        85.00 | 
| hlo_clip           |       0 |       0 |        10.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_fm.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 10/08/2024 17:27
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_fm'

No empty modules in design 'proj_fm'

  Done Checking the design.
@file(genus_fm.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_fm.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_fm.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_fm' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm...
%# Begin write_design (08/10 17:27:16, mem=5109.56M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:04).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_fm' (command execution time mm:ss cpu = 00:05, real = 00:18).
.
%# End write_design (08/10 17:27:34, total cpu=08:00:05, real=08:00:18, peak res=1056.50M, current mem=5132.56M)
@file(genus_fm.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_fm.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.02)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.02)
 "create_clock"             - successful      1 , failed      0 (runtime  0.06)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.19)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.01)
 "set_load"                 - successful      1 , failed      0 (runtime  0.24)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.02)
read_sdc completed in 00:00:01 (hh:mm:ss)
@file(genus_fm.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:27:38 pm
  Module:                 proj_fm
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:proj_fm/out_rdata[0]
hnet:proj_fm/out_rdata[100]
hnet:proj_fm/out_rdata[101]
  ... 509 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                     512
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        512

@file(genus_fm.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_fm.tcl) 134: enics_default_cost_groups
@file(genus_fm.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_fm.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_fm': 'lp_clock_gating_min_flops' = 8
@file(genus_fm.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_fm': 'lp_clock_gating_style' = latch
@file(genus_fm.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 10/08/2024 17:27
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_fm.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_fm.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_fm.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_fm.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 10/08/2024 17:27
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_fm, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I3]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I3]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I4]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I4]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I5]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I5]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I6]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I6]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I7]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I7]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I8]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I8]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I9]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I9]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I10]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I10]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I11]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I11]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I12]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I12]_79_63
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-34'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I13]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I13]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I14]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I14]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I15]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I15]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I16]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I16]_79_63
Completed mux data reorder optimization (accepts: 28, rejects: 0, runtime: 3.904s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |      28 |       0 |      3904.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_fm' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:29:52 (Aug10) |   1.02 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 4.986s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |      4986.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 2.399s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |      2399.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 4610, runtime: 0.418s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.016s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.007s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.011s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.019s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.149s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.042s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.775s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.037s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.055s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 2048, runtime: 0.159s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.375s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.006s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.018s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.145s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.007s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.003s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.046s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.009s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |    4610 |       418.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |        16.00 | 
| hlo_mux_decode            |       0 |       0 |         7.00 | 
| hlo_chop_mux              |       0 |       0 |        11.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |        19.00 | 
| hlo_mux_consolidation     |       0 |       0 |       149.00 | 
| hlo_constant_mux_opt      |       0 |       0 |        42.00 | 
| hlo_inequality_transform  |       0 |       0 |       775.00 | 
| hlo_reconv_opt            |       0 |       0 |        37.00 | 
| hlo_restructure           |       0 |       0 |        55.00 | 
| hlo_common_select_muxopto |       0 |    2048 |       159.00 | 
| hlo_identity_transform    |       0 |       0 |       375.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         6.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |        18.00 | 
| hlo_mux_consolidation     |       0 |       0 |       145.00 | 
| hlo_optimize_datapath     |       0 |       0 |         7.00 | 
| hlo_datapath_recast       |       0 |       0 |         3.00 | 
| hlo_clip_mux_input        |       0 |       0 |        46.00 | 
| hlo_clip                  |       0 |       0 |         9.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |        10.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 18
              Info: total 8217 bmuxes found, 8217 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'proj_fm':
          live_trim(10) 
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GB-6'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_fm'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_16523' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_16523 mux_FMbuffers[rd_idx]_79_16519 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_16531' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_16531 mux_FMbuffers[rd_idx]_79_16527 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_16539' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_16539 mux_FMbuffers[rd_idx]_79_16535 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_16547' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_16547 mux_FMbuffers[rd_idx]_79_16543 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_16555' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_16555 mux_FMbuffers[rd_idx]_79_16551 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_16563' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_16563 mux_FMbuffers[rd_idx]_79_16559 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_16571' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_16571 mux_FMbuffers[rd_idx]_79_16567 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_16515' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_16515 mux_FMbuffers[rd_idx]_79_63 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_padded_fragment_79_3167' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_padded_fragment_79_3167 mux_padded_fragment_79_2140 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_padded_fragment_79_5219' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_padded_fragment_79_5219 mux_padded_fragment_79_4192 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_padded_fragment_79_7271' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_padded_fragment_79_7271 mux_padded_fragment_79_6244 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_padded_fragment_79_9323' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_padded_fragment_79_9323 mux_padded_fragment_79_8296 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_padded_fragment_79_11375' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_padded_fragment_79_11375 mux_padded_fragment_79_10348 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_padded_fragment_79_13427' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_padded_fragment_79_13427 mux_padded_fragment_79_12400 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_padded_fragment_79_15479' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_padded_fragment_79_15479 mux_padded_fragment_79_14452 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_padded_fragment_79_1115' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_padded_fragment_79_1115 mux_padded_fragment_79_21 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:24 Speculation: 0
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP1.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP2.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP3.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP4.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP5.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP6.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP7.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP8.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP9.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP10.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP11.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP12.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP13.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP14.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_29_I1 -> SUB_UNS_OP15.B
    MaxCSA: weighted_instance_count is 10 
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 30 
MaxCSA: Successfully built Maximal CSA Expression Expr1
    MaxCSA: weighted_instance_count is 471 
MaxCSA: Successfully built Maximal CSA Expression Expr2
    MaxCSA: weighted_instance_count is 1120 
MaxCSA: Successfully built Maximal CSA Expression Expr3
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_241...
        Done timing increment_unsigned_241.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_247...
        Done timing csa_tree_247.
      Timing add_signed_carry_252...
        Done timing add_signed_carry_252.
      Timing csa_tree_254...
        Done timing csa_tree_254.
      Timing csa_tree_261...
        Done timing csa_tree_261.
      Timing csa_tree_268...
        Done timing csa_tree_268.
      Timing csa_tree_275...
        Done timing csa_tree_275.
      Timing csa_tree_282...
        Done timing csa_tree_282.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 16 datapath macros in module 'CDN_DP_region_0_0_c7' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP16970' and 'SUB_TC_OP16973' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP16967' and 'SUB_TC_OP16970_Y_SUB_TC_OP16973' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP16964' and 'SUB_TC_OP16967_Y_SUB_TC_OP16970_Y_SUB_TC_OP16973' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP16961' and 'SUB_TC_OP16964_Y_SUB_TC_OP16967_Y_SUB_TC_OP16970_Y_SUB_TC_OP16973' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP16958' and 'SUB_TC_OP16961_Y_SUB_TC_OP16964_Y_SUB_TC_OP16967_Y_SUB_TC_OP16970_Y_SUB_TC_OP16973' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP16955' and 'SUB_TC_OP16958_Y_SUB_TC_OP16961_Y_SUB_TC_OP16964_Y_SUB_TC_OP16967_Y_SUB_TC_OP16970_Y_SUB_TC_OP16973' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP16952' and 'SUB_TC_OP16955_Y_SUB_TC_OP16958_Y_SUB_TC_OP16961_Y_SUB_TC_OP16964_Y_SUB_TC_OP16967_Y_SUB_TC_OP16970_Y_SUB_TC_OP16973' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP16949' and 'SUB_TC_OP16952_Y_SUB_TC_OP16955_Y_SUB_TC_OP16958_Y_SUB_TC_OP16961_Y_SUB_TC_OP16964_Y_SUB_TC_OP16967_Y_SUB_TC_OP16970_Y_SUB_TC_OP16973' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP16946' and 'SUB_TC_OP16949_Y_SUB_TC_OP16952_Y_SUB_TC_OP16955_Y_SUB_TC_OP16958_Y_SUB_TC_OP16961_Y_SUB_TC_OP16964_Y_SUB_TC_OP16967_Y_SUB_TC_OP16970_Y_SUB_TC_OP16973' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP16943' and 'SUB_TC_OP16946_Y_SUB_TC_OP16949_Y_SUB_TC_OP16952_Y_SUB_TC_OP16955_Y_SUB_TC_OP16958_Y_SUB_TC_OP16961_Y_SUB_TC_OP16964_Y_SUB_TC_OP16967_Y_SUB_TC_OP16970_Y_SUB_TC_OP16973' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP16940' and 'SUB_TC_OP16943_Y_SUB_TC_OP16946_Y_SUB_TC_OP16949_Y_SUB_TC_OP16952_Y_SUB_TC_OP16955_Y_SUB_TC_OP16958_Y_SUB_TC_OP16961_Y_SUB_TC_OP16964_Y_SUB_TC_OP16967_Y_SUB_TC_OP16970_Y_SUB_TC_OP16973' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP16937' and 'SUB_TC_OP16940_Y_SUB_TC_OP16943_Y_SUB_TC_OP16946_Y_SUB_TC_OP16949_Y_SUB_TC_OP16952_Y_SUB_TC_OP16955_Y_SUB_TC_OP16958_Y_SUB_TC_OP16961_Y_SUB_TC_OP16964_Y_SUB_TC_OP16967_Y_SUB_TC_OP16970_Y_SUB_TC_OP16973' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP16934' and 'SUB_TC_OP16937_Y_SUB_TC_OP16940_Y_SUB_TC_OP16943_Y_SUB_TC_OP16946_Y_SUB_TC_OP16949_Y_SUB_TC_OP16952_Y_SUB_TC_OP16955_Y_SUB_TC_OP16958_Y_SUB_TC_OP16961_Y_SUB_TC_OP16964_Y_SUB_TC_OP16967_Y_SUB_TC_OP16970_Y_SUB_TC_OP16973' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP16931' and 'SUB_TC_OP16934_Y_SUB_TC_OP16937_Y_SUB_TC_OP16940_Y_SUB_TC_OP16943_Y_SUB_TC_OP16946_Y_SUB_TC_OP16949_Y_SUB_TC_OP16952_Y_SUB_TC_OP16955_Y_SUB_TC_OP16958_Y_SUB_TC_OP16961_Y_SUB_TC_OP16964_Y_SUB_TC_OP16967_Y_SUB_TC_OP16970_Y_SUB_TC_OP16973' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP' and 'SUB_TC_OP16931_Y_SUB_TC_OP16934_Y_SUB_TC_OP16937_Y_SUB_TC_OP16940_Y_SUB_TC_OP16943_Y_SUB_TC_OP16946_Y_SUB_TC_OP16949_Y_SUB_TC_OP16952_Y_SUB_TC_OP16955_Y_SUB_TC_OP16958_Y_SUB_TC_OP16961_Y_SUB_TC_OP16964_Y_SUB_TC_OP16967_Y_SUB_TC_OP16970_Y_SUB_TC_OP16973' in 'CDN_DP_region_0_0_c7 in proj_fm'.
      Timing increment_unsigned_707_776...
        Done timing increment_unsigned_707_776.
      Timing increment_unsigned_706_777...
        Done timing increment_unsigned_706_777.
      Timing increment_unsigned_707_913...
        Done timing increment_unsigned_707_913.
      Timing increment_unsigned_706_914...
        Done timing increment_unsigned_706_914.
      Timing lt_unsigned_32991_rtlopto_model_915...
        Done timing lt_unsigned_32991_rtlopto_model_915.
      Timing lt_unsigned_32989_rtlopto_model_916...
        Done timing lt_unsigned_32989_rtlopto_model_916.
      Timing lt_unsigned_32987_rtlopto_model_917...
        Done timing lt_unsigned_32987_rtlopto_model_917.
      Timing lt_unsigned_32985_rtlopto_model_918...
        Done timing lt_unsigned_32985_rtlopto_model_918.
      Timing lt_unsigned_32983_rtlopto_model_919...
        Done timing lt_unsigned_32983_rtlopto_model_919.
      Timing lt_unsigned_32981_rtlopto_model_920...
        Done timing lt_unsigned_32981_rtlopto_model_920.
      Timing lt_unsigned_32979_rtlopto_model_921...
        Done timing lt_unsigned_32979_rtlopto_model_921.
      Timing lt_unsigned_32977_rtlopto_model_922...
        Done timing lt_unsigned_32977_rtlopto_model_922.
      Timing lt_unsigned_32975_rtlopto_model_923...
        Done timing lt_unsigned_32975_rtlopto_model_923.
      Timing lt_unsigned_32973_rtlopto_model_924...
        Done timing lt_unsigned_32973_rtlopto_model_924.
      Timing lt_unsigned_32971_rtlopto_model_925...
        Done timing lt_unsigned_32971_rtlopto_model_925.
      Timing lt_unsigned_32969_rtlopto_model_926...
        Done timing lt_unsigned_32969_rtlopto_model_926.
      Timing lt_unsigned_32967_rtlopto_model_927...
        Done timing lt_unsigned_32967_rtlopto_model_927.
      Timing lt_unsigned_32965_rtlopto_model_928...
        Done timing lt_unsigned_32965_rtlopto_model_928.
      Timing lt_unsigned_32963_rtlopto_model_929...
        Done timing lt_unsigned_32963_rtlopto_model_929.
      Timing lt_unsigned_32961_rtlopto_model_930...
        Done timing lt_unsigned_32961_rtlopto_model_930.
      Timing lt_unsigned_32959_rtlopto_model_931...
        Done timing lt_unsigned_32959_rtlopto_model_931.
      Timing lt_unsigned_32955_rtlopto_model_932...
        Done timing lt_unsigned_32955_rtlopto_model_932.
      Timing increment_unsigned_707_995...
        Done timing increment_unsigned_707_995.
      Timing increment_unsigned_706_996...
        Done timing increment_unsigned_706_996.
      Timing lt_unsigned_32991_rtlopto_model_997...
        Done timing lt_unsigned_32991_rtlopto_model_997.
      Timing lt_unsigned_32989_rtlopto_model_998...
        Done timing lt_unsigned_32989_rtlopto_model_998.
      Timing lt_unsigned_32987_rtlopto_model_999...
        Done timing lt_unsigned_32987_rtlopto_model_999.
      Timing lt_unsigned_32985_rtlopto_model_1000...
        Done timing lt_unsigned_32985_rtlopto_model_1000.
      Timing lt_unsigned_32983_rtlopto_model_1001...
        Done timing lt_unsigned_32983_rtlopto_model_1001.
      Timing lt_unsigned_32981_rtlopto_model_1002...
        Done timing lt_unsigned_32981_rtlopto_model_1002.
      Timing lt_unsigned_32979_rtlopto_model_1003...
        Done timing lt_unsigned_32979_rtlopto_model_1003.
      Timing lt_unsigned_32977_rtlopto_model_1004...
        Done timing lt_unsigned_32977_rtlopto_model_1004.
      Timing lt_unsigned_32975_rtlopto_model_1005...
        Done timing lt_unsigned_32975_rtlopto_model_1005.
      Timing lt_unsigned_32973_rtlopto_model_1006...
        Done timing lt_unsigned_32973_rtlopto_model_1006.
      Timing lt_unsigned_32971_rtlopto_model_1007...
        Done timing lt_unsigned_32971_rtlopto_model_1007.
      Timing lt_unsigned_32969_rtlopto_model_1008...
        Done timing lt_unsigned_32969_rtlopto_model_1008.
      Timing lt_unsigned_32967_rtlopto_model_1009...
        Done timing lt_unsigned_32967_rtlopto_model_1009.
      Timing lt_unsigned_32965_rtlopto_model_1010...
        Done timing lt_unsigned_32965_rtlopto_model_1010.
      Timing lt_unsigned_32963_rtlopto_model_1011...
        Done timing lt_unsigned_32963_rtlopto_model_1011.
      Timing lt_unsigned_32961_rtlopto_model_1012...
        Done timing lt_unsigned_32961_rtlopto_model_1012.
      Timing lt_unsigned_32959_rtlopto_model_1013...
        Done timing lt_unsigned_32959_rtlopto_model_1013.
      Timing lt_unsigned_32955_rtlopto_model_1014...
        Done timing lt_unsigned_32955_rtlopto_model_1014.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_waddr_99_17' in design 'CDN_DP_region_0_0_c2'.
	The following set of instances are flattened ( mux_waddr_99_17 mux_waddr_101_26 mux_52_25 ).

      Timing increment_unsigned_707_1079...
        Done timing increment_unsigned_707_1079.
      Timing increment_unsigned_706_1080...
        Done timing increment_unsigned_706_1080.
      Timing lt_unsigned_32991_rtlopto_model_1081...
        Done timing lt_unsigned_32991_rtlopto_model_1081.
      Timing lt_unsigned_32989_rtlopto_model_1082...
        Done timing lt_unsigned_32989_rtlopto_model_1082.
      Timing lt_unsigned_32987_rtlopto_model_1083...
        Done timing lt_unsigned_32987_rtlopto_model_1083.
      Timing lt_unsigned_32985_rtlopto_model_1084...
        Done timing lt_unsigned_32985_rtlopto_model_1084.
      Timing lt_unsigned_32983_rtlopto_model_1085...
        Done timing lt_unsigned_32983_rtlopto_model_1085.
      Timing lt_unsigned_32981_rtlopto_model_1086...
        Done timing lt_unsigned_32981_rtlopto_model_1086.
      Timing lt_unsigned_32979_rtlopto_model_1087...
        Done timing lt_unsigned_32979_rtlopto_model_1087.
      Timing lt_unsigned_32977_rtlopto_model_1088...
        Done timing lt_unsigned_32977_rtlopto_model_1088.
      Timing lt_unsigned_32975_rtlopto_model_1089...
        Done timing lt_unsigned_32975_rtlopto_model_1089.
      Timing lt_unsigned_32973_rtlopto_model_1090...
        Done timing lt_unsigned_32973_rtlopto_model_1090.
      Timing lt_unsigned_32971_rtlopto_model_1091...
        Done timing lt_unsigned_32971_rtlopto_model_1091.
      Timing lt_unsigned_32969_rtlopto_model_1092...
        Done timing lt_unsigned_32969_rtlopto_model_1092.
      Timing lt_unsigned_32967_rtlopto_model_1093...
        Done timing lt_unsigned_32967_rtlopto_model_1093.
      Timing lt_unsigned_32965_rtlopto_model_1094...
        Done timing lt_unsigned_32965_rtlopto_model_1094.
      Timing lt_unsigned_32963_rtlopto_model_1095...
        Done timing lt_unsigned_32963_rtlopto_model_1095.
      Timing lt_unsigned_32961_rtlopto_model_1096...
        Done timing lt_unsigned_32961_rtlopto_model_1096.
      Timing lt_unsigned_32959_rtlopto_model_1097...
        Done timing lt_unsigned_32959_rtlopto_model_1097.
      Timing lt_unsigned_32955_rtlopto_model_1098...
        Done timing lt_unsigned_32955_rtlopto_model_1098.
      Timing increment_unsigned_707_1161...
        Done timing increment_unsigned_707_1161.
      Timing increment_unsigned_706_1162...
        Done timing increment_unsigned_706_1162.
      Timing lt_unsigned_32991_rtlopto_model_1163...
        Done timing lt_unsigned_32991_rtlopto_model_1163.
      Timing lt_unsigned_32989_rtlopto_model_1164...
        Done timing lt_unsigned_32989_rtlopto_model_1164.
      Timing lt_unsigned_32987_rtlopto_model_1165...
        Done timing lt_unsigned_32987_rtlopto_model_1165.
      Timing lt_unsigned_32985_rtlopto_model_1166...
        Done timing lt_unsigned_32985_rtlopto_model_1166.
      Timing lt_unsigned_32983_rtlopto_model_1167...
        Done timing lt_unsigned_32983_rtlopto_model_1167.
      Timing lt_unsigned_32981_rtlopto_model_1168...
        Done timing lt_unsigned_32981_rtlopto_model_1168.
      Timing lt_unsigned_32979_rtlopto_model_1169...
        Done timing lt_unsigned_32979_rtlopto_model_1169.
      Timing lt_unsigned_32977_rtlopto_model_1170...
        Done timing lt_unsigned_32977_rtlopto_model_1170.
      Timing lt_unsigned_32975_rtlopto_model_1171...
        Done timing lt_unsigned_32975_rtlopto_model_1171.
      Timing lt_unsigned_32973_rtlopto_model_1172...
        Done timing lt_unsigned_32973_rtlopto_model_1172.
      Timing lt_unsigned_32971_rtlopto_model_1173...
        Done timing lt_unsigned_32971_rtlopto_model_1173.
      Timing lt_unsigned_32969_rtlopto_model_1174...
        Done timing lt_unsigned_32969_rtlopto_model_1174.
      Timing lt_unsigned_32967_rtlopto_model_1175...
        Done timing lt_unsigned_32967_rtlopto_model_1175.
      Timing lt_unsigned_32965_rtlopto_model_1176...
        Done timing lt_unsigned_32965_rtlopto_model_1176.
      Timing lt_unsigned_32963_rtlopto_model_1177...
        Done timing lt_unsigned_32963_rtlopto_model_1177.
      Timing lt_unsigned_32961_rtlopto_model_1178...
        Done timing lt_unsigned_32961_rtlopto_model_1178.
      Timing lt_unsigned_32959_rtlopto_model_1179...
        Done timing lt_unsigned_32959_rtlopto_model_1179.
      Timing lt_unsigned_32955_rtlopto_model_1180...
        Done timing lt_unsigned_32955_rtlopto_model_1180.
      Timing increment_unsigned_707_1243...
        Done timing increment_unsigned_707_1243.
      Timing increment_unsigned_706_1244...
        Done timing increment_unsigned_706_1244.
      Timing lt_unsigned_32991_rtlopto_model_1245...
        Done timing lt_unsigned_32991_rtlopto_model_1245.
      Timing lt_unsigned_32989_rtlopto_model_1246...
        Done timing lt_unsigned_32989_rtlopto_model_1246.
      Timing lt_unsigned_32987_rtlopto_model_1247...
        Done timing lt_unsigned_32987_rtlopto_model_1247.
      Timing lt_unsigned_32985_rtlopto_model_1248...
        Done timing lt_unsigned_32985_rtlopto_model_1248.
      Timing lt_unsigned_32983_rtlopto_model_1249...
        Done timing lt_unsigned_32983_rtlopto_model_1249.
      Timing lt_unsigned_32981_rtlopto_model_1250...
        Done timing lt_unsigned_32981_rtlopto_model_1250.
      Timing lt_unsigned_32979_rtlopto_model_1251...
        Done timing lt_unsigned_32979_rtlopto_model_1251.
      Timing lt_unsigned_32977_rtlopto_model_1252...
        Done timing lt_unsigned_32977_rtlopto_model_1252.
      Timing lt_unsigned_32975_rtlopto_model_1253...
        Done timing lt_unsigned_32975_rtlopto_model_1253.
      Timing lt_unsigned_32973_rtlopto_model_1254...
        Done timing lt_unsigned_32973_rtlopto_model_1254.
      Timing lt_unsigned_32971_rtlopto_model_1255...
        Done timing lt_unsigned_32971_rtlopto_model_1255.
      Timing lt_unsigned_32969_rtlopto_model_1256...
        Done timing lt_unsigned_32969_rtlopto_model_1256.
      Timing lt_unsigned_32967_rtlopto_model_1257...
        Done timing lt_unsigned_32967_rtlopto_model_1257.
      Timing lt_unsigned_32965_rtlopto_model_1258...
        Done timing lt_unsigned_32965_rtlopto_model_1258.
      Timing lt_unsigned_32963_rtlopto_model_1259...
        Done timing lt_unsigned_32963_rtlopto_model_1259.
      Timing lt_unsigned_32961_rtlopto_model_1260...
        Done timing lt_unsigned_32961_rtlopto_model_1260.
      Timing lt_unsigned_32959_rtlopto_model_1261...
        Done timing lt_unsigned_32959_rtlopto_model_1261.
      Timing lt_unsigned_32955_rtlopto_model_1262...
        Done timing lt_unsigned_32955_rtlopto_model_1262.
      Timing increment_unsigned_707_1325...
        Done timing increment_unsigned_707_1325.
      Timing increment_unsigned_706_1326...
        Done timing increment_unsigned_706_1326.
      Timing lt_unsigned_32991_rtlopto_model_1327...
        Done timing lt_unsigned_32991_rtlopto_model_1327.
      Timing lt_unsigned_32989_rtlopto_model_1328...
        Done timing lt_unsigned_32989_rtlopto_model_1328.
      Timing lt_unsigned_32987_rtlopto_model_1329...
        Done timing lt_unsigned_32987_rtlopto_model_1329.
      Timing lt_unsigned_32985_rtlopto_model_1330...
        Done timing lt_unsigned_32985_rtlopto_model_1330.
      Timing lt_unsigned_32983_rtlopto_model_1331...
        Done timing lt_unsigned_32983_rtlopto_model_1331.
      Timing lt_unsigned_32981_rtlopto_model_1332...
        Done timing lt_unsigned_32981_rtlopto_model_1332.
      Timing lt_unsigned_32979_rtlopto_model_1333...
        Done timing lt_unsigned_32979_rtlopto_model_1333.
      Timing lt_unsigned_32977_rtlopto_model_1334...
        Done timing lt_unsigned_32977_rtlopto_model_1334.
      Timing lt_unsigned_32975_rtlopto_model_1335...
        Done timing lt_unsigned_32975_rtlopto_model_1335.
      Timing lt_unsigned_32973_rtlopto_model_1336...
        Done timing lt_unsigned_32973_rtlopto_model_1336.
      Timing lt_unsigned_32971_rtlopto_model_1337...
        Done timing lt_unsigned_32971_rtlopto_model_1337.
      Timing lt_unsigned_32969_rtlopto_model_1338...
        Done timing lt_unsigned_32969_rtlopto_model_1338.
      Timing lt_unsigned_32967_rtlopto_model_1339...
        Done timing lt_unsigned_32967_rtlopto_model_1339.
      Timing lt_unsigned_32965_rtlopto_model_1340...
        Done timing lt_unsigned_32965_rtlopto_model_1340.
      Timing lt_unsigned_32963_rtlopto_model_1341...
        Done timing lt_unsigned_32963_rtlopto_model_1341.
      Timing lt_unsigned_32961_rtlopto_model_1342...
        Done timing lt_unsigned_32961_rtlopto_model_1342.
      Timing lt_unsigned_32959_rtlopto_model_1343...
        Done timing lt_unsigned_32959_rtlopto_model_1343.
      Timing lt_unsigned_32955_rtlopto_model_1344...
        Done timing lt_unsigned_32955_rtlopto_model_1344.
CDN_DP_region_0_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_0_0_c0 in proj_fm: area: 403634215278 ,dp = 46 mux = 8218 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_fm: area: 389315013822 ,dp = 29 mux = 8218 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_fm: area: 389189955294 ,dp = 29 mux = 8216 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_fm: area: 389315013822 ,dp = 29 mux = 8218 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c4 in proj_fm: area: 389315013822 ,dp = 29 mux = 8218 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c5 in proj_fm: area: 389315013822 ,dp = 29 mux = 8218 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c6 in proj_fm: area: 389315013822 ,dp = 29 mux = 8218 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c7 in proj_fm: area: 397576692828 ,dp = 29 mux = 8218 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c2 in proj_fm: area: 389189955294 ,dp = 29 mux = 8216 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 389189955294.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c2)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     403634215278       389315013822       389189955294       389315013822       389315013822       389315013822       389315013822       397576692828  
##>            WNS         +4843.30           +4843.30           +4843.30           +4843.30           +4843.30           +4843.30           +4843.30           +4843.30  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                 40  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                 15  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                 19                 19                 19                 19                 19                 22                132  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c2
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START           403634215278 (      )    107379025.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START           403634215278 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           403634215278 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           391003303950 ( -3.13)    107379025.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           391003303950 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           391003303950 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>                                  END           391003303950 ( -3.13)    107379025.70 (   +0.00)             0 (       0)           2  
##> csa_opto                       START           391003303950 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           390940774686 ( -0.02)    107379025.70 (   +0.00)             0 (       0)           0  
##>                                  END           390940774686 ( -3.14)    107379025.70 (   +0.00)             0 (       0)           2  
##>canonicalize_by_names           START           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           3  
##>datapath_csa_factoring_one_gde  START           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>                                  END           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START           390940774686 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           390932958528 ( -0.00)    107379025.70 (   +0.00)             0 (       0)           3  
##>createMaxCarrySave              START           390932958528 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START           390932958528 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           390932958528 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           390932958528 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START           390932958528 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           390932958528 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>                                  END           390932958528 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           2  
##> csa_opto                       START           390932958528 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           390932958528 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>                                  END           390932958528 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           2  
##>context_based_simplify          START           390870429264 ( -0.02)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           389315013822 ( -0.40)    107379025.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START           389315013822 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           389315013822 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START           389315013822 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           389189955294 ( -0.03)    107379025.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           389189955294 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           389189955294 ( +0.00)    107379025.70 (   +0.00)             0 (       0)              
##>                                  END           389189955294 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>                                  END           389189955294 ( +0.00)    107379025.70 (   +0.00)             0 (       0)           0  
##>create_score                    START           389189955294 ( +0.00)     4843.30 (-107374182.40)             0 (       0)              
##>                                  END           389189955294 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c2
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_slow' configuration 2 for module 'CDN_DP_region_0_0_c2'.
          Optimizations applied to 'very_slow' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 476 
MaxCSA: Successfully built Maximal CSA Expression Expr4
      Timing csa_tree_1473...
        Done timing csa_tree_1473.
      Timing lt_unsigned_32955_rtlopto_model_1579...
        Done timing lt_unsigned_32955_rtlopto_model_1579.
      Timing lt_unsigned_32955_rtlopto_model_1581...
        Done timing lt_unsigned_32955_rtlopto_model_1581.
      Timing lt_unsigned_32955_rtlopto_model_1583...
        Done timing lt_unsigned_32955_rtlopto_model_1583.
      Timing lt_unsigned_32955_rtlopto_model_1585...
        Done timing lt_unsigned_32955_rtlopto_model_1585.
      Timing lt_unsigned_32955_rtlopto_model_1587...
        Done timing lt_unsigned_32955_rtlopto_model_1587.
      Timing lt_unsigned_32955_rtlopto_model_1589...
        Done timing lt_unsigned_32955_rtlopto_model_1589.
CDN_DP_region_0_1 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_0_0 
CDN_DP_region_0_1_c0 in proj_fm: area: 2188524240 ,dp = 8 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_1_c1 in proj_fm: area: 1563231600 ,dp = 8 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c2 in proj_fm: area: 1563231600 ,dp = 8 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c3 in proj_fm: area: 1563231600 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c4 in proj_fm: area: 1563231600 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c5 in proj_fm: area: 1563231600 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c6 in proj_fm: area: 1563231600 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c7 in proj_fm: area: 4986708804 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_1_c6 in proj_fm: area: 1563231600 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 1563231600.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2188524240         1563231600         1563231600         1563231600         1563231600         1563231600         1563231600         4986708804  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  5  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START             2188524240 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             2188524240 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1563231600 (-28.57)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1563231600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1563231600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1563231600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1563231600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START             1563231600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END             1563231600 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_1_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_fm'.
      Removing temporary intermediate hierarchies under proj_fm
Number of big hc bmuxes after = 18
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_fm, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.009s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 2.483s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         9.00 | 
| hlo_mux_reorder     |       0 |       0 |      2483.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_fm'.
              Post blast muxes in design 'proj_fm'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_fm, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 1.476s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |      1476.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                                                               Message Text                                                                                                 |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-479   |Info    |   16 |Constant relational expression.                                                                                                                                                                             |
|            |        |      |A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.                                                                      |
| CDFG-738   |Info    |   68 |Common subexpression eliminated.                                                                                                                                                                            |
| CDFG-739   |Info    |   68 |Common subexpression kept.                                                                                                                                                                                  |
| CDFG-818   |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                       |
| CDFG2G-622 |Warning |  512 |Signal or variable has multiple drivers.                                                                                                                                                                    |
|            |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                          |
| CDFG2G-623 |Warning |    1 |Signal or variable has multiple drivers, including a constant driver.                                                                                                                                       |
|            |        |      |Some tools may not accept this HDL.                                                                                                                                                                         |
| DPOPT-1    |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                  |
| DPOPT-2    |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                             |
| DPOPT-3    |Info    |    2 |Implementing datapath configurations.                                                                                                                                                                       |
| DPOPT-4    |Info    |    2 |Done implementing datapath configurations.                                                                                                                                                                  |
| DPOPT-6    |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                               |
| DPOPT-10   |Info    |   17 |Optimized a mux chain.                                                                                                                                                                                      |
| ELAB-1     |Info    |    1 |Elaborating Design.                                                                                                                                                                                         |
| ELAB-3     |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                    |
| GB-6       |Info    |   32 |A datapath component has been ungrouped.                                                                                                                                                                    |
| GLO-34     |Info    |   30 |Deleting instances not driving any primary outputs.                                                                                                                                                         |
|            |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted             |
|            |        |      | hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this           |
|            |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                              |
| LBR-161    |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                  |
| LBR-412    |Info    |    3 |Created nominal operating condition.                                                                                                                                                                        |
|            |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                             |
|            |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                              |
| PHYS-93    |Warning |    1 |The design is not fully mapped.                                                                                                                                                                             |
|            |        |      |The original design intent derived from the RTL may no longer be available upon restoration.                                                                                                                |
| PHYS-106   |Warning |    2 |Site already defined before, duplicated site will be ignored.                                                                                                                                               |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                                |
| RTLOPT-30  |Info    |   15 |Accepted resource sharing opportunity.                                                                                                                                                                      |
| RTLOPT-40  |Info    |    1 |Transformed datapath macro.                                                                                                                                                                                 |
| SYNTH-1    |Info    |    1 |Synthesizing.                                                                                                                                                                                               |
| TIM-1000   |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_fm'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Info    : Attempting to launch a super-threading server. [ST-120]
        : Attempting to Launch server 1 of 2.
        : The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'.
            : The server is process '31391' on this host.
Info    : Super thread servers are launched successfully. [ST-128]
        : 8 out of 2 super thread servers are launched. Minimum 1 active super thread server is required.
                  Distributing load-lib jobs for hosts : localhost_1_0
                  Sent load lib to server 'localhost_1_0'.
                  Library loading done successfully on server 'localhost_1_0'.
                  Forking 'localhost_1_0' to obtain other background server.
Info    : Super thread servers are launched successfully. [ST-128]
        : 2 out of 2 super thread servers are launched. Minimum 1 active super thread server is required.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_52_49' of datapath component 'increment_unsigned_707_995'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_66_40' of datapath component 'increment_unsigned_706_996'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I1' of datapath component 'lt_unsigned_32991_rtlopto_model_997'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I2' of datapath component 'lt_unsigned_32989_rtlopto_model_998'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I3' of datapath component 'lt_unsigned_32987_rtlopto_model_999'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I4' of datapath component 'lt_unsigned_32985_rtlopto_model_1000'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I5' of datapath component 'lt_unsigned_32983_rtlopto_model_1001'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I6' of datapath component 'lt_unsigned_32981_rtlopto_model_1002'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I7' of datapath component 'lt_unsigned_32979_rtlopto_model_1003'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I8' of datapath component 'lt_unsigned_32977_rtlopto_model_1004'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I9' of datapath component 'lt_unsigned_32975_rtlopto_model_1005'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I10' of datapath component 'lt_unsigned_32973_rtlopto_model_1006'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I11' of datapath component 'lt_unsigned_32971_rtlopto_model_1007'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I12' of datapath component 'lt_unsigned_32969_rtlopto_model_1008'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I13' of datapath component 'lt_unsigned_32967_rtlopto_model_1009'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I14' of datapath component 'lt_unsigned_32965_rtlopto_model_1010'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I15' of datapath component 'lt_unsigned_32963_rtlopto_model_1011'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_44_I16' of datapath component 'lt_unsigned_32961_rtlopto_model_1012'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'lt_78_78_I1' of datapath component 'lt_unsigned_32959_rtlopto_model_1013'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'sub_78_29_I1' of datapath component 'sub_unsigned_32929'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         134		100%
Total flip-flops                        134		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_fm...
          Done structuring (delay-based) proj_fm
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
        Distributing super-thread jobs: cb_oseq
          Sending 'cb_oseq' to server 'localhost_1_1'...
            Sent 'cb_oseq' to server 'localhost_1_1'.
          Received 'cb_oseq' from server 'localhost_1_1'. (73504 ms elapsed)
          Structuring (delay-based) cb_oseq...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
        Distributing super-thread jobs: cb_seq
          Sending 'cb_seq' to server 'localhost_1_1'...
            Sent 'cb_seq' to server 'localhost_1_1'.
          Received 'cb_seq' from server 'localhost_1_1'. (1143 ms elapsed)
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                                                                             Message Text                                                                              |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info    |   35 |A datapath component has been ungrouped.                                                                                                                               |
| ST-120 |Info    |    1 |Attempting to launch a super-threading server.                                                                                                                         |
|        |        |      |The tool is entering super-threading mode and is launching a CPU server process.  This is enabled by the root attribute 'super_thread_servers' or 'auto_super_thread'. |
| ST-128 |Info    |    2 |Super thread servers are launched successfully.                                                                                                                        |
| ST-136 |Warning |    1 |Not obtained requested number of super thread servers.                                                                                                                 |
|        |        |      |The requested number of cpus are not available on machine.                                                                                                             |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_fm/out_wait)

          Pin                    Type       Fanout Load Arrival  
                                                   (fF)   (ps)   
-----------------------------------------------------------------
(proj.sdc_line_15_3_1)        ext delay                          
chg_idx                  (u)  in port            2 11.4          
cb_oseqi/chg_idx 
  g362593/in_1                                                   
  g362593/z              (u)  unmapped_or2      10 38.0          
  g18/in_0                                                       
  g18/z                  (u)  unmapped_not       1  4.9          
cb_oseqi/out_wait 
out_wait                 <<<  interconnect                       
                              out port                           
(proj.sdc_line_17_530_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                         
                              uncertainty                        
-----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 4872ps.
 
Cost Group 'reg2out' target slack:   178 ps
Target path end-point (Port: proj_fm/out_wait)

          Pin                     Type         Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)              <<<  launch                             0 R 
cb_seqi
  waddr_reg[1]/clk                                                   
  waddr_reg[1]/q         (u)  unmapped_d_flop      21 79.8           
cb_seqi/F_mux_waddr_99_17_g4_data0 
cb_oseqi/cb_seqi_F_mux_waddr_99_17_g4_data0 
  g362647/in_4                                                       
  g362647/z              (u)  unmapped_nand5        6 22.2           
  g362593/in_0                                                       
  g362593/z              (u)  unmapped_or2         10 37.0           
  g18/in_0                                                           
  g18/z                  (u)  unmapped_not          1  4.9           
cb_oseqi/out_wait 
out_wait                 <<<  interconnect                           
                              out port                               
(proj.sdc_line_17_530_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                        10000 R 
                              uncertainty                            
---------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6484ps.
 
Cost Group 'reg2reg' target slack:   234 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
cb_seqi
  waddr_reg[1]/clk                                                          
  waddr_reg[1]/q              (u)  unmapped_d_flop        21 79.8           
cb_seqi/F_mux_waddr_99_17_g4_data0 
cb_oseqi/cb_seqi_F_mux_waddr_99_17_g4_data0 
  g362647/in_4                                                              
  g362647/z                   (u)  unmapped_nand5          6 22.2           
  g362593/in_0                                                              
  g362593/z                   (u)  unmapped_or2           10 37.0           
  g361247/in_0                                                              
  g361247/z                   (u)  unmapped_or2            2  7.4           
  g359963/in_0                                                              
  g359963/z                   (u)  unmapped_complex2       1  3.7           
  g359964/in_2                                                              
  g359964/z                   (u)  unmapped_nand3         64 30.4           
cb_oseqi/cb_seqi_g248626_z 
cb_seqi/g248626_z 
  g292138/data1                                                             
  g292138/z                   (u)  unmapped_bmux3          1  3.8           
  FMbuffers_reg[1][31][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][31][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                          10000 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8058ps.
 
Cost Group 'in2reg' target slack:   234 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
(proj.sdc_line_15_3_1)             ext delay                                
chg_idx                       (u)  in port                 2 11.4           
cb_oseqi/chg_idx 
  g362593/in_1                                                              
  g362593/z                   (u)  unmapped_or2           10 38.0           
  g361247/in_0                                                              
  g361247/z                   (u)  unmapped_or2            2  7.6           
  g359963/in_0                                                              
  g359963/z                   (u)  unmapped_complex2       1  3.8           
  g359964/in_2                                                              
  g359964/z                   (u)  unmapped_nand3         64 29.6           
cb_oseqi/cb_seqi_g248626_z 
cb_seqi/g248626_z 
  g292139/data1                                                             
  g292139/z                   (u)  unmapped_bmux3          1  3.7           
  FMbuffers_reg[1][31][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][31][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                          10000 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7437ps.
 
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 208.67 sec
          foreground process active time          : 130.19 sec
          background processes total active time  : 74.65 sec
          approximate speedup                     : 0.98X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------

+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-0-112-224.eu-central-1.compute.internal |  2  |        2435.9        |          2471.8           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |      825.0 [1]       |         873.2 [1]         |
| localhost_1_1 |      469.3 [2]       |          [2] [3]          |
+---------------+----------------------+---------------------------+
[1] Memory of child process is included.
[2] Memory is included in parent localhost_1_0.
[3] Peak physical memory is not available for forked background servers.


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   134        100.0
Excluded from State Retention     134        100.0
    - Will not convert            134        100.0
      - Preserved                   0          0.0
      - Power intent excluded     134        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------


+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-0-112-224.eu-central-1.compute.internal |  1  |        2435.9        |          2471.8           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        825.0         |           873.2           |
+---------------+----------------------+---------------------------+

PBS_Generic_Opt-Post - Elapsed_Time 669, CPU_Time 622.4720159999999
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:29:52 (Aug10) |   1.02 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:51(00:14:51) |  00:10:22(00:11:09) | 100.0(100.0) |   17:41:01 (Aug10) |   2.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 13, CPU_Time 14.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:29:52 (Aug10) |   1.02 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:51(00:14:51) |  00:10:22(00:11:09) |  97.8( 98.1) |   17:41:01 (Aug10) |   2.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:05(00:15:04) |  00:00:14(00:00:13) |   2.2(  1.9) |   17:41:14 (Aug10) |   2.25 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                          121         -         -     48155    289057      1018
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                        13         -         -     44568    188080      2249
##>G:Misc                             668
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      802
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_fm' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 10/08/2024 17:41
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_fm' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:29:52 (Aug10) |   1.02 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:51(00:14:51) |  00:10:22(00:11:09) |  96.1( 96.4) |   17:41:01 (Aug10) |   2.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:05(00:15:04) |  00:00:14(00:00:13) |   2.2(  1.9) |   17:41:14 (Aug10) |   2.25 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:16(00:15:16) |  00:00:11(00:00:12) |   1.7(  1.7) |   17:41:26 (Aug10) |   2.25 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 18, CPU_Time 18.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:29:52 (Aug10) |   1.02 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:51(00:14:51) |  00:10:22(00:11:09) |  93.5( 94.0) |   17:41:01 (Aug10) |   2.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:05(00:15:04) |  00:00:14(00:00:13) |   2.1(  1.8) |   17:41:14 (Aug10) |   2.25 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:16(00:15:16) |  00:00:11(00:00:12) |   1.7(  1.7) |   17:41:26 (Aug10) |   2.25 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:34(00:15:34) |  00:00:18(00:00:18) |   2.7(  2.5) |   17:41:44 (Aug10) |   2.25 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_fm'...
        Preparing the circuit
          Pruning unused logic
Updating ST server settings
                  Forking 'localhost_1_0' to obtain other background server.
Info    : Super thread servers are launched successfully. [ST-128]
        : 2 out of 2 super thread servers are launched. Minimum 1 active super thread server is required.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_fm...
          Done structuring (delay-based) proj_fm
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
        Distributing super-thread jobs: cb_oseq
          Sending 'cb_oseq' to server 'localhost_1_2'...
            Sent 'cb_oseq' to server 'localhost_1_2'.
          Received 'cb_oseq' from server 'localhost_1_2'. (109919 ms elapsed)
          Structuring (delay-based) cb_oseq...
          Done structuring (delay-based) cb_oseq
        Mapping component cb_oseq...
        Distributing super-thread jobs: cb_seq
          Sending 'cb_seq' to server 'localhost_1_2'...
            Sent 'cb_seq' to server 'localhost_1_2'.
          Received 'cb_seq' from server 'localhost_1_2'. (1381 ms elapsed)
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------
|    Id    |Sev  |Count |                 Message Text                   |
--------------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.    |
| ST-128   |Info |    1 |Super thread servers are launched successfully. |
| SYNTH-2  |Info |    1 |Done synthesizing.                              |
| SYNTH-4  |Info |    1 |Mapping.                                        |
--------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_fm/out_wait)

          Pin                    Type       Fanout Load Arrival  
                                                   (fF)   (ps)   
-----------------------------------------------------------------
(proj.sdc_line_15_3_1)        ext delay                          
chg_idx                  (u)  in port            2 11.4          
cb_oseqi/chg_idx 
  g362593/in_1                                                   
  g362593/z              (u)  unmapped_or2      10 38.0          
cb_oseqi/cb_seqi_g362593_z 
g453425/in_0                                                     
g453425/z                (u)  unmapped_not       1  4.9          
out_wait                 <<<  interconnect                       
                              out port                           
(proj.sdc_line_17_530_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                         
                              uncertainty                        
-----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 4818ps.
 
Cost Group 'reg2out' target slack:   178 ps
Target path end-point (Port: proj_fm/out_wait)

          Pin                     Type         Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)              <<<  launch                             0 R 
cb_seqi
  waddr_reg[1]/clk                                                   
  waddr_reg[1]/q         (u)  unmapped_d_flop      20 76.0           
cb_seqi/g362647_in_4 
cb_oseqi/cb_seqi_g362647_in_4 
  g531709/in_4                                                       
  g531709/z              (u)  unmapped_nand5        6 22.2           
  g362593/in_0                                                       
  g362593/z              (u)  unmapped_or2         10 37.0           
cb_oseqi/cb_seqi_g362593_z 
g453425/in_0                                                         
g453425/z                (u)  unmapped_not          1  4.9           
out_wait                 <<<  interconnect                           
                              out port                               
(proj.sdc_line_17_530_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                        10000 R 
                              uncertainty                            
---------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6445ps.
 
Cost Group 'reg2reg' target slack:   235 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
cb_seqi
  waddr_reg[1]/clk                                                          
  waddr_reg[1]/q              (u)  unmapped_d_flop        20 76.0           
cb_seqi/g362647_in_4 
cb_oseqi/cb_seqi_g362647_in_4 
  g531709/in_4                                                              
  g531709/z                   (u)  unmapped_nand5          6 22.2           
  g362593/in_0                                                              
  g362593/z                   (u)  unmapped_or2           10 37.0           
cb_oseqi/cb_seqi_g362593_z 
cb_seqi/g362593_z 
  g453427/in_1                                                              
  g453427/z                   (u)  unmapped_complex2       2  7.4           
  g453483/in_1                                                              
  g453483/z                   (u)  unmapped_complex2       1  3.7           
  g453484/in_2                                                              
  g453484/z                   (u)  unmapped_nand3         64 30.4           
  g453702/data1                                                             
  g453702/z                   (u)  unmapped_bmux3          1  3.8           
  FMbuffers_reg[1][31][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][31][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                          10000 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 8009ps.
 
Cost Group 'in2reg' target slack:   235 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/d)

            Pin                         Type          Fanout Load Arrival   
                                                             (fF)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   <<<  launch                               0 R 
(proj.sdc_line_15_3_1)             ext delay                                
chg_idx                       (u)  in port                 2 11.4           
cb_oseqi/chg_idx 
  g362593/in_1                                                              
  g362593/z                   (u)  unmapped_or2           10 38.0           
cb_oseqi/cb_seqi_g362593_z 
cb_seqi/g362593_z 
  g453427/in_1                                                              
  g453427/z                   (u)  unmapped_complex2       2  7.6           
  g453483/in_1                                                              
  g453483/z                   (u)  unmapped_complex2       1  3.8           
  g453484/in_2                                                              
  g453484/z                   (u)  unmapped_nand3         64 29.6           
  g453703/data1                                                             
  g453703/z                   (u)  unmapped_bmux3          1  3.7           
  FMbuffers_reg[1][31][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][31][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                          10000 R 
                                   uncertainty                              
----------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7385ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
        Distributing super-thread jobs: cb_seq
          Sending 'cb_seq' to server 'localhost_1_2'...
            Sent 'cb_seq' to server 'localhost_1_2'.
          Received 'cb_seq' from server 'localhost_1_2'. (7989 ms elapsed)
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
        Distributing super-thread jobs: cb_oseq
          Sending 'cb_oseq' to server 'localhost_1_2'...
            Sent 'cb_oseq' to server 'localhost_1_2'.
          Received 'cb_oseq' from server 'localhost_1_2'. (200402 ms elapsed)
          Restructuring (delay-based) cb_oseq...
          Done restructuring (delay-based) cb_oseq
        Optimizing component cb_oseq...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                       Type         Fanout  Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                      launch                                         0 R 
cb_seqi
  waddr_reg[3]/CK                                                 0    +0       0 R 
  waddr_reg[3]/Q                 DFFRPQ_X1M_A9TL       2  10.2  117  +334     334 F 
cb_seqi/g362647_in_1 
cb_oseqi/cb_seqi_g362647_in_1 
  g641494/B                                                            +0     334   
  g641494/Y                      AND2_X1M_A9TL         1   4.1   65  +158     492 F 
  g640991/D                                                            +0     492   
  g640991/Y                      NAND4_X2A_A9TL        6  14.7  288  +200     692 R 
  g640829/B                                                            +0     692   
  g640829/Y                      OR2_X1P4M_A9TL       10  33.8  324  +335    1027 R 
cb_oseqi/cb_seqi_g362593_z 
cb_seqi/g362593_z 
  g454262/B                                                            +0    1027   
  g454262/Y                      NOR2_X1A_A9TL         2   7.5  169  +190    1218 F 
  g454242/A1                                                           +0    1218   
  g454242/Y                      AOI22_X2M_A9TL        1  13.3  259  +236    1453 R 
  g454201/B                                                            +0    1453   
  g454201/Y                      NAND2_X8A_A9TL       64 153.7  328  +282    1735 F 
  FMbuffers_reg[0][0][1]/D  <<<  SDFFQ_X2M_A9TL                        +0    1735   
  FMbuffers_reg[0][0][1]/CK      setup                            0  +233    1968 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                    10000 R 
                                 uncertainty                          -50    9950 R 
------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    7982ps 
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : cb_seqi/FMbuffers_reg[0][0][1]/D

          Pin                     Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                   launch                                        0 R 
cb_seqi
  waddr_reg[3]/CK                                             0    +0       0 R 
  waddr_reg[3]/Q              DFFRPQ_X1M_A9TL       2 10.5  164  +354     354 R 
cb_seqi/g362647_in_1 
cb_oseqi/cb_seqi_g362647_in_1 
  g641494/B                                                        +0     354   
  g641494/Y                   AND2_X1M_A9TL         1  4.3   90  +164     519 R 
  g640991/D                                                        +0     519   
  g640991/Y                   NAND4_X2A_A9TL        6 14.8  263  +205     724 F 
  g640829/B                                                        +0     724   
  g640829/Y                   OR2_X1P4M_A9TL       10 32.9  221  +312    1035 F 
cb_oseqi/cb_seqi_g362593_z 
g453426/A                                                          +0    1035   
g453426/Y                     INV_X4M_A9TL          1  4.9   68   +74    1109 R 
out_wait                 <<<  interconnect                   68    +0    1109 R 
                              out port                             +0    1109 R 
(proj.sdc_line_17_530_1)      ext delay                         +2000    3109 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                   10000 R 
                              uncertainty                         -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6841ps 
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : out_wait

           Pin                       Type        Fanout  Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                      launch                                        0 R 
(proj.sdc_line_15_3_1)           ext delay                         +2000    2000 R 
chg_idx                          in port              2   6.6   50   +13    2013 R 
cb_oseqi/chg_idx 
  g640829/A                                                           +0    2013   
  g640829/Y                      OR2_X1P4M_A9TL      10  33.8  324  +249    2262 R 
cb_oseqi/cb_seqi_g362593_z 
cb_seqi/g362593_z 
  g454262/B                                                           +0    2262   
  g454262/Y                      NOR2_X1A_A9TL        2   7.5  169  +190    2452 F 
  g454242/A1                                                          +0    2452   
  g454242/Y                      AOI22_X2M_A9TL       1  13.3  259  +236    2688 R 
  g454201/B                                                           +0    2688   
  g454201/Y                      NAND2_X8A_A9TL      64 153.7  328  +282    2970 F 
  FMbuffers_reg[0][0][1]/D  <<<  SDFFQ_X2M_A9TL                       +0    2970   
  FMbuffers_reg[0][0][1]/CK      setup                           0  +233    3203 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                      capture                                   10000 R 
                                 uncertainty                         -50    9950 R 
-----------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    6747ps 
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[0][0][1]/D

          Pin                     Type        Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(proj.sdc_line_15_3_1)        ext delay                        +2000    2000 R 
chg_idx                       in port              2  6.6   50   +13    2013 R 
cb_oseqi/chg_idx 
  g640829/A                                                       +0    2013   
  g640829/Y                   OR2_X1P4M_A9TL      10 33.8  324  +249    2262 R 
cb_oseqi/cb_seqi_g362593_z 
g453426/A                                                         +0    2262   
g453426/Y                     INV_X4M_A9TL         1  4.9   74   +60    2322 F 
out_wait                 <<<  interconnect                  74    +0    2322 F 
                              out port                            +0    2322 F 
(proj.sdc_line_17_530_1)      ext delay                        +2000    4322 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                                9000   
                              uncertainty                        -50    8950 R 
-------------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4628ps 
Start-point  : chg_idx
End-point    : out_wait

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               131471        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2out               148     4628              9000     (launch clock period: 10000)
        in2reg               235     6747             10000 
       reg2out               178     6841             10000 
       reg2reg               235     7982             10000 

 
Global incremental target info
==============================
Cost Group 'in2out' target slack:    99 ps
Target path end-point (Port: proj_fm/out_wait)

          Pin                     Type        Fanout Load Arrival  
                                                     (fF)   (ps)   
-------------------------------------------------------------------
(proj.sdc_line_15_3_1)        ext delay                            
chg_idx                       in port              2  6.6          
cb_oseqi/chg_idx 
  g640829/A                                                        
  g640829/Y                   OR2_X1P4M_A9TL      10 33.8          
cb_oseqi/cb_seqi_g362593_z 
g453426/A                                                          
g453426/Y                     INV_X4M_A9TL         1  4.9          
out_wait                 <<<  interconnect                         
                              out port                             
(proj.sdc_line_17_530_1)      ext delay                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                           
                              uncertainty                          
-------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

The global mapper estimates a slack for this path of 4625ps.
 
Cost Group 'reg2out' target slack:   119 ps
Target path end-point (Port: proj_fm/out_wait)

          Pin                     Type         Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)              <<<  launch                             0 R 
cb_seqi
  waddr_reg[3]/CK                                                    
  waddr_reg[3]/Q              DFFRPQ_X1M_A9TL       2 10.5           
cb_seqi/g362647_in_1 
cb_oseqi/cb_seqi_g362647_in_1 
  g641494/B                                                          
  g641494/Y                   AND2_X1M_A9TL         1  4.3           
  g640991/D                                                          
  g640991/Y                   NAND4_X2A_A9TL        6 14.8           
  g640829/B                                                          
  g640829/Y                   OR2_X1P4M_A9TL       10 32.9           
cb_oseqi/cb_seqi_g362593_z 
g453426/A                                                            
g453426/Y                     INV_X4M_A9TL          1  4.9           
out_wait                 <<<  interconnect                           
                              out port                               
(proj.sdc_line_17_530_1)      ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                        10000 R 
                              uncertainty                            
---------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : out_wait

The global mapper estimates a slack for this path of 5844ps.
 
Cost Group 'in2reg' target slack:   154 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/D (SDFFQ_X2M_A9TL/D))

            Pin                       Type        Fanout  Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock clk)                  <<<  launch                             0 R 
(proj.sdc_line_15_3_1)            ext delay                              
chg_idx                           in port              2   6.6           
cb_oseqi/chg_idx 
  g640829/A                                                              
  g640829/Y                       OR2_X1P4M_A9TL      10  33.8           
cb_oseqi/cb_seqi_g362593_z 
cb_seqi/g362593_z 
  g454262/B                                                              
  g454262/Y                       NOR2_X1A_A9TL        2   7.5           
  g454242/A1                                                             
  g454242/Y                       AOI22_X2M_A9TL       1  13.3           
  g454201/B                                                              
  g454201/Y                       NAND2_X8A_A9TL      64 153.7           
  FMbuffers_reg[1][31][1]/D  <<<  SDFFQ_X2M_A9TL                         
  FMbuffers_reg[1][31][1]/CK      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                       capture                        10000 R 
                                  uncertainty                            
-------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/D

The global mapper estimates a slack for this path of 6740ps.
 
Cost Group 'reg2reg' target slack:   154 ps
Target path end-point (Pin: FMbuffers_reg[1][31][1]/D (SDFFQ_X2M_A9TL/D))

            Pin                       Type         Fanout  Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock clk)                  <<<  launch                              0 R 
cb_seqi
  waddr_reg[3]/CK                                                         
  waddr_reg[3]/Q                  DFFRPQ_X1M_A9TL       2  10.2           
cb_seqi/g362647_in_1 
cb_oseqi/cb_seqi_g362647_in_1 
  g641494/B                                                               
  g641494/Y                       AND2_X1M_A9TL         1   4.1           
  g640991/D                                                               
  g640991/Y                       NAND4_X2A_A9TL        6  14.7           
  g640829/B                                                               
  g640829/Y                       OR2_X1P4M_A9TL       10  33.8           
cb_oseqi/cb_seqi_g362593_z 
cb_seqi/g362593_z 
  g454262/B                                                               
  g454262/Y                       NOR2_X1A_A9TL         2   7.5           
  g454242/A1                                                              
  g454242/Y                       AOI22_X2M_A9TL        1  13.3           
  g454201/B                                                               
  g454201/Y                       NAND2_X8A_A9TL       64 153.7           
  FMbuffers_reg[1][31][1]/D  <<<  SDFFQ_X2M_A9TL                          
  FMbuffers_reg[1][31][1]/CK      setup                                   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                         10000 R 
                                  uncertainty                             
--------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : cb_seqi/FMbuffers_reg[1][31][1]/D

The global mapper estimates a slack for this path of 6979ps.
 
              Distributing super-thread jobs: cb_seq
                Sending 'cb_seq' to server 'localhost_1_2'...
                  Sent 'cb_seq' to server 'localhost_1_2'.
                Received 'cb_seq' from server 'localhost_1_2'. (1341 ms elapsed)
              Distributing super-thread jobs: cb_oseq
                Sending 'cb_oseq' to server 'localhost_1_2'...
                  Sent 'cb_oseq' to server 'localhost_1_2'.
                Received 'cb_oseq' from server 'localhost_1_2'. (109269 ms elapsed)
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                       Type         Fanout Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                      launch                                        0 R 
cb_seqi
  waddr_reg[3]/CK                                                0    +0       0 R 
  waddr_reg[3]/Q                 DFFRPQ_X2M_A9TL      13 45.1  314  +432     432 R 
cb_seqi/g362647_in_1 
cb_oseqi/cb_seqi_g362647_in_1 
  g641494/B                                                           +0     432   
  g641494/Y                      AND2_X1M_A9TL         1  4.3   92  +199     631 R 
  g640991/D                                                           +0     631   
  g640991/Y                      NAND4_X2A_A9TL        6 14.8  266  +206     837 F 
  g640829/B                                                           +0     837   
  g640829/Y                      OR2_X1P4M_A9TL       10 25.7  180  +287    1124 F 
cb_oseqi/cb_seqi_g362593_z 
cb_seqi/g362593_z 
  g454263/B                                                           +0    1124   
  g454263/Y                      NOR2_X1A_A9TL         2  6.3  228  +196    1321 R 
  g454239/A1                                                          +0    1321   
  g454239/Y                      AOI22_X1M_A9TL        1  3.4  147  +147    1468 F 
  g2/B                                                                +0    1468   
  g2/Y                           AND2_X1M_A9TL         4 16.0  166  +233    1701 F 
  drc_bufs454307/A                                                    +0    1701   
  drc_bufs454307/Y               INV_X2M_A9TL         16 36.2  255  +209    1910 R 
  FMbuffers_reg[0][0][0]/D  <<<  SDFFQ_X1M_A9TL                       +0    1910   
  FMbuffers_reg[0][0][0]/CK      setup                           0  +210    2120 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                      capture                                   10000 R 
                                 uncertainty                         -50    9950 R 
-----------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    7830ps 
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : cb_seqi/FMbuffers_reg[0][0][0]/D

           Pin                       Type        Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                      launch                                       0 R 
(proj.sdc_line_15_3_1)           ext delay                        +2000    2000 R 
chg_idx                          in port              2  6.7   50   +13    2013 R 
cb_oseqi/chg_idx 
  g640829/A                                                          +0    2013   
  g640829/Y                      OR2_X1P4M_A9TL      10 26.1  255  +211    2225 R 
cb_oseqi/cb_seqi_g362593_z 
cb_seqi/g362593_z 
  g454263/B                                                          +0    2225   
  g454263/Y                      NOR2_X1A_A9TL        2  6.2  137  +158    2382 F 
  g454239/A1                                                         +0    2382   
  g454239/Y                      AOI22_X1M_A9TL       1  3.5  174  +178    2560 R 
  g2/B                                                               +0    2560   
  g2/Y                           AND2_X1M_A9TL        4 16.4  253  +259    2819 R 
  drc_bufs454307/A                                                   +0    2819   
  drc_bufs454307/Y               INV_X2M_A9TL        16 36.2  186  +195    3014 F 
  FMbuffers_reg[0][0][0]/D  <<<  SDFFQ_X1M_A9TL                      +0    3014   
  FMbuffers_reg[0][0][0]/CK      setup                          0  +214    3228 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                  10000 R 
                                 uncertainty                        -50    9950 R 
----------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    6722ps 
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[0][0][0]/D

          Pin                     Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                   launch                                        0 R 
cb_seqi
  waddr_reg[3]/CK                                             0    +0       0 R 
  waddr_reg[3]/Q              DFFRPQ_X2M_A9TL      13 45.1  314  +432     432 R 
cb_seqi/g362647_in_1 
cb_oseqi/cb_seqi_g362647_in_1 
  g641494/B                                                        +0     432   
  g641494/Y                   AND2_X1M_A9TL         1  4.3   92  +199     631 R 
  g640991/D                                                        +0     631   
  g640991/Y                   NAND4_X2A_A9TL        6 14.8  266  +206     837 F 
  g640829/B                                                        +0     837   
  g640829/Y                   OR2_X1P4M_A9TL       10 25.7  180  +287    1124 F 
cb_oseqi/cb_seqi_g362593_z 
g453426/A                                                          +0    1124   
g453426/Y                     INV_X1M_A9TL          1  4.9  109  +118    1242 R 
out_wait                 <<<  interconnect                  109    +0    1242 R 
                              out port                             +0    1242 R 
(proj.sdc_line_17_530_1)      ext delay                         +2000    3242 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                   10000 R 
                              uncertainty                         -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6708ps 
Start-point  : cb_seqi/waddr_reg[3]/CK
End-point    : out_wait

          Pin                     Type        Fanout Load Slew Delay Arrival   
                                                     (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------
(proj.sdc_line_15_3_1)        ext delay                        +2000    2000 R 
chg_idx                       in port              2  6.7   50   +13    2013 R 
cb_oseqi/chg_idx 
  g640829/A                                                       +0    2013   
  g640829/Y                   OR2_X1P4M_A9TL      10 26.1  255  +211    2225 R 
cb_oseqi/cb_seqi_g362593_z 
g453426/A                                                         +0    2225   
g453426/Y                     INV_X1M_A9TL         1  4.9  106  +118    2343 F 
out_wait                 <<<  interconnect                 106    +0    2343 F 
                              out port                            +0    2343 F 
(proj.sdc_line_17_530_1)      ext delay                        +2000    4343 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                              path_delay                                9000   
                              uncertainty                        -50    8950 R 
-------------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4607ps 
Start-point  : chg_idx
End-point    : out_wait

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr              132716        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2out                99     4607              9000     (launch clock period: 10000)
        in2reg               154     6722             10000 
       reg2out               119     6708             10000 
       reg2reg               154     7830             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
        ------------------------------------------------------------
                            Super-Thread Summary
          time in super-thread mode               : 601.38 sec
          foreground process active time          : 160.80 sec
          background processes total active time  : 430.30 sec
          approximate speedup                     : 0.98X
           * reported times are wall-clock (elapsed time),
             not CPU time
        ------------------------------------------------------------

+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-0-112-224.eu-central-1.compute.internal |  2  |        2491.1        |          2494.9           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |      894.2 [1]       |         904.3 [1]         |
| localhost_1_2 |      532.7 [2]       |          [2] [3]          |
+---------------+----------------------+---------------------------+
[1] Memory of child process is included.
[2] Memory is included in parent localhost_1_0.
[3] Peak physical memory is not available for forked background servers.


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   134        100.0
Excluded from State Retention     134        100.0
    - Will not convert            134        100.0
      - Preserved                   0          0.0
      - Power intent excluded     134        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 607, CPU_Time 605.5622780000001
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:29:52 (Aug10) |   1.02 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:51(00:14:51) |  00:10:22(00:11:09) |  49.0( 50.7) |   17:41:01 (Aug10) |   2.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:05(00:15:04) |  00:00:14(00:00:13) |   1.1(  1.0) |   17:41:14 (Aug10) |   2.25 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:16(00:15:16) |  00:00:11(00:00:12) |   0.9(  0.9) |   17:41:26 (Aug10) |   2.25 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:34(00:15:34) |  00:00:18(00:00:18) |   1.4(  1.4) |   17:41:44 (Aug10) |   2.25 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:24:39(00:25:41) |  00:10:05(00:10:07) |  47.6( 46.0) |   17:51:51 (Aug10) |   2.27 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_fm/fv_map.fv.json' for netlist 'fv/proj_fm/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_fm/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_fm/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 4, CPU_Time 3.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:29:52 (Aug10) |   1.02 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:51(00:14:51) |  00:10:22(00:11:09) |  48.9( 50.6) |   17:41:01 (Aug10) |   2.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:05(00:15:04) |  00:00:14(00:00:13) |   1.1(  1.0) |   17:41:14 (Aug10) |   2.25 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:16(00:15:16) |  00:00:11(00:00:12) |   0.9(  0.9) |   17:41:26 (Aug10) |   2.25 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:34(00:15:34) |  00:00:18(00:00:18) |   1.4(  1.4) |   17:41:44 (Aug10) |   2.25 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:24:39(00:25:41) |  00:10:05(00:10:07) |  47.5( 45.9) |   17:51:51 (Aug10) |   2.27 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:24:42(00:25:45) |  00:00:03(00:00:04) |   0.2(  0.3) |   17:51:55 (Aug10) |   2.27 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.9203499999998712
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:29:52 (Aug10) |   1.02 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:51(00:14:51) |  00:10:22(00:11:09) |  48.8( 50.5) |   17:41:01 (Aug10) |   2.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:05(00:15:04) |  00:00:14(00:00:13) |   1.1(  1.0) |   17:41:14 (Aug10) |   2.25 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:16(00:15:16) |  00:00:11(00:00:12) |   0.9(  0.9) |   17:41:26 (Aug10) |   2.25 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:34(00:15:34) |  00:00:18(00:00:18) |   1.4(  1.4) |   17:41:44 (Aug10) |   2.25 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:24:39(00:25:41) |  00:10:05(00:10:07) |  47.5( 45.8) |   17:51:51 (Aug10) |   2.27 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:24:42(00:25:45) |  00:00:03(00:00:04) |   0.2(  0.3) |   17:51:55 (Aug10) |   2.27 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:24:43(00:25:46) |  00:00:00(00:00:01) |   0.1(  0.1) |   17:51:56 (Aug10) |   2.25 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_fm ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_fm
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_fm'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:33
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 33, CPU_Time 33.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:29:52 (Aug10) |   1.02 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:51(00:14:51) |  00:10:22(00:11:09) |  47.6( 49.3) |   17:41:01 (Aug10) |   2.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:05(00:15:04) |  00:00:14(00:00:13) |   1.1(  1.0) |   17:41:14 (Aug10) |   2.25 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:16(00:15:16) |  00:00:11(00:00:12) |   0.8(  0.9) |   17:41:26 (Aug10) |   2.25 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:34(00:15:34) |  00:00:18(00:00:18) |   1.4(  1.3) |   17:41:44 (Aug10) |   2.25 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:24:39(00:25:41) |  00:10:05(00:10:07) |  46.3( 44.7) |   17:51:51 (Aug10) |   2.27 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:24:42(00:25:45) |  00:00:03(00:00:04) |   0.2(  0.3) |   17:51:55 (Aug10) |   2.27 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:24:43(00:25:46) |  00:00:00(00:00:01) |   0.1(  0.1) |   17:51:56 (Aug10) |   2.25 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:25:16(00:26:19) |  00:00:33(00:00:33) |   2.5(  2.4) |   17:52:29 (Aug10) |   2.25 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 93002        0         0      3120        0        7

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                93002        0         0      3120        0        7

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  93002        0         0      3120        0        7

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 7, CPU_Time 7.913242000000082
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:29:52 (Aug10) |   1.02 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:51(00:14:51) |  00:10:22(00:11:09) |  47.3( 49.0) |   17:41:01 (Aug10) |   2.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:05(00:15:04) |  00:00:14(00:00:13) |   1.1(  1.0) |   17:41:14 (Aug10) |   2.25 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:16(00:15:16) |  00:00:11(00:00:12) |   0.8(  0.9) |   17:41:26 (Aug10) |   2.25 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:34(00:15:34) |  00:00:18(00:00:18) |   1.4(  1.3) |   17:41:44 (Aug10) |   2.25 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:24:39(00:25:41) |  00:10:05(00:10:07) |  46.0( 44.5) |   17:51:51 (Aug10) |   2.27 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:24:42(00:25:45) |  00:00:03(00:00:04) |   0.2(  0.3) |   17:51:55 (Aug10) |   2.27 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:24:43(00:25:46) |  00:00:00(00:00:01) |   0.1(  0.1) |   17:51:56 (Aug10) |   2.25 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:25:16(00:26:19) |  00:00:33(00:00:33) |   2.5(  2.4) |   17:52:29 (Aug10) |   2.25 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:25:24(00:26:26) |  00:00:07(00:00:07) |   0.6(  0.5) |   17:52:36 (Aug10) |   2.25 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:42) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:29:52 (Aug10) |   1.02 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:13:51(00:14:51) |  00:10:22(00:11:09) |  47.3( 49.0) |   17:41:01 (Aug10) |   2.28 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:05(00:15:04) |  00:00:14(00:00:13) |   1.1(  1.0) |   17:41:14 (Aug10) |   2.25 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:16(00:15:16) |  00:00:11(00:00:12) |   0.8(  0.9) |   17:41:26 (Aug10) |   2.25 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:14:34(00:15:34) |  00:00:18(00:00:18) |   1.4(  1.3) |   17:41:44 (Aug10) |   2.25 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:24:39(00:25:41) |  00:10:05(00:10:07) |  46.0( 44.5) |   17:51:51 (Aug10) |   2.27 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:24:42(00:25:45) |  00:00:03(00:00:04) |   0.2(  0.3) |   17:51:55 (Aug10) |   2.27 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:24:43(00:25:46) |  00:00:00(00:00:01) |   0.1(  0.1) |   17:51:56 (Aug10) |   2.25 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:25:16(00:26:19) |  00:00:33(00:00:33) |   2.5(  2.4) |   17:52:29 (Aug10) |   2.25 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:25:24(00:26:26) |  00:00:07(00:00:07) |   0.6(  0.5) |   17:52:36 (Aug10) |   2.25 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:25:24(00:26:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:52:36 (Aug10) |   2.25 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            2         -         -     44568    188080      2248
##>M:Pre Cleanup                        0         -         -     44568    188080      2248
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      4         -         -     24148     61373      2272
##>M:Const Prop                         0      4607         0     24148     61373      2272
##>M:Cleanup                            7      4607         0     24112     61268      2246
##>M:MBCI                               0         -         -     24112     61268      2248
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             659
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      672
##>========================================================================================

+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
|   Host    |                    Machine                    | CPU | Physical Memory (MB) | Peak Physical Memory (MB) |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+
| localhost | ip-10-0-112-224.eu-central-1.compute.internal |  1  |        2248.6        |          2494.9           |
+-----------+-----------------------------------------------+-----+----------------------+---------------------------+

+---------------+----------------------+---------------------------+
|    Server     | Physical Memory (MB) | Peak Physical Memory (MB) |
+---------------+----------------------+---------------------------+
| localhost_1_0 |        661.3         |           904.3           |
+---------------+----------------------+---------------------------+

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_fm'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 10/08/2024 17:52
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_fm' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_fm
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_fm'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                 93002        0         0      3120        0        7
-------------------------------------------------------------------------------
 const_prop                93002        0         0      2899        0        7
 simp_cc_inputs            92968        0         0      2899        0        7
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                92968        0         0      2899        0        7

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                  Message Text                                   |
-------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                           |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                |
|         |        |      |All computed switching activities are removed.                                   |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.                                        |
|         |        |      |The design should have 2 or more clock-gating instances for decloning.           |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                        |
-------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_fm'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_fm.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_fm.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_fm.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:53:09 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area 
--------------------------------------------------------------
proj_fm               24103  61243.560 31724.165    92967.725 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:53:10 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                         
       Gate         Instances    Area                         Library                      
-------------------------------------------------------------------------------------------
ADDH_X1M_A9TH              30    140.400    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TL               2      9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TR               8     37.440    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND2_X0P7M_A9TL            39     70.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X0P7M_A9TR           118    212.400    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL              29     52.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1P4M_A9TL             5     12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1P4M_A9TR             1      2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND2_X2M_A9TL              11     27.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X3M_A9TL               3     11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X4M_A9TL               2      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X0P5M_A9TL           118    297.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X0P7M_A9TR            70    176.400    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TL               6     15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TR               5     12.600    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND3_X3M_A9TL               1      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND4_X0P5M_A9TH             3      8.640    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
AND4_X0P5M_A9TL             2      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND4_X0P5M_A9TR             5     14.400    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND4_X3M_A9TL               1      9.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X3M_A9TL              1      5.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X0P7M_A9TL            6     15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1M_A9TL              1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1P4M_A9TL            2      7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X2M_A9TL              2      7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X0P5M_A9TL             1      2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X0P7M_A9TR             1      2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI211_X0P7M_A9TL         148    372.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X2M_A9TL             1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X0P7M_A9TL            2      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X0P7M_A9TR           36     77.760    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21_X1M_A9TL              1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X0P7M_A9TR         160    518.400    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL              2      5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TL            29     41.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TR            59     84.960    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUFH_X4M_A9TL               1      3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X7P5M_A9TL             2     13.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X1M_A9TH               23     33.120    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
DFFRPQ_X2M_A9TL             3     27.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X3M_A9TL             1      9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P5B_A9TH             36     38.880    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X0P5M_A9TL              1      1.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P7M_A9TL             21     22.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11M_A9TL               9     51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL             1024   1105.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TL               44     63.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL             1390   2001.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3B_A9TL               31     66.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TL               22     47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL                7     17.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5M_A9TL               22     63.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5M_A9TL             12     51.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X9M_A9TL                1      4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TL            1      3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TR         3732  12091.680    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TH          4096  14745.600    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TL             2      7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X3M_A9TL              14    115.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X0P7M_A9TR           3      6.480    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TL             1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TR             2      4.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL            4      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X3M_A9TL            1      3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X0P7B_A9TL          822   1183.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL            124    178.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL              9     12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL              4      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4M_A9TL            1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2A_A9TL              2      5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3A_A9TL              3     10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4A_A9TL              1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4B_A9TL              1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4M_A9TL              4     15.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X0P7M_A9TR           1      2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND3B_X1M_A9TL             1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3XXB_X1M_A9TL           5     12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X0P5A_A9TL         3758   8117.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X0P7M_A9TL            1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1M_A9TL           1482   3201.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1P4M_A9TL          122    395.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4B_X0P7M_A9TR          10     28.800    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND4B_X3M_A9TL             2     12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4B_X4M_A9TL             5     37.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1M_A9TL         64    184.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X0P7A_A9TL            7     17.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1A_A9TL              1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X2A_A9TL              1      3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X3A_A9TL              1      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1M_A9TL             28     60.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X2M_A9TL              1      2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X1M_A9TL             6     12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X2M_A9TL             6     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X4M_A9TL             1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X0P7B_A9TL          1088   1566.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL              28     40.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL              17     24.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2A_A9TL               1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2M_A9TL               1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X0P7A_A9TL             4      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X0P7M_A9TL             1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1A_A9TL               5     10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X1M_A9TL               1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P5M_A9TL            1      3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P5M_A9TR            1      3.240    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OA211_X1P4M_A9TL            2     11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X4M_A9TL              1     10.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X0P7M_A9TR             6     17.280    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OA21_X3M_A9TL              12     77.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X0P5M_A9TL           8     20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL             4     10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X0P5M_A9TL         3455   7462.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL              3      6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X0P5M_A9TL         651   2109.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X0P5M_A9TL          256    645.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X0P5M_A9TL          338    851.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL             15     27.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1M_A9TL                2      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1P4M_A9TL              1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X2M_A9TL                3      9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X4M_A9TL                1      5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X1M_A9TL               15     54.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X1P4M_A9TL              5     19.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR4_X2M_A9TL                1      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR6_X0P5M_A9TR              1      4.680    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
SDFFQ_X1M_A9TL            128   1244.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
SDFFRPQN_X2M_A9TL           1     10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
SDFFRPQN_X3M_A9TL           1     11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P5M_A9TL           27     87.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TR           18     58.320    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
XNOR2_X1M_A9TL             13     46.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P5M_A9TL            47    152.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P5M_A9TR             2      6.480    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TL            20     64.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TR            16     51.840    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
XOR2_X1M_A9TL              11     39.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
-------------------------------------------------------------------------------------------
total                   24103  61243.560                                                   


                    Library                    Instances    Area   Instances % 
-------------------------------------------------------------------------------
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c      4188 14966.640        17.4 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c     15660 32861.520        65.0 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c      4255 13415.400        17.7 

                                          
     Type      Instances    Area   Area % 
------------------------------------------
sequential           134  1303.200    2.1 
inverter            2620  3537.360    5.8 
buffer               114   177.480    0.3 
logic              21235 56225.520   91.8 
physical_cells         0     0.000    0.0 
------------------------------------------
total              24103 61243.560  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:53:11 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_fm

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:53:11 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        0  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           0    0.00                      0.00  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                 0    0.00                      0.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops              0    0.00                         -  
 Total Ungated Flip-flops          134  100.00                         -  
 Register bank width too small     134  100.00                         -  
--------------------------------------------------------------------------
 Total Flip-flops                  134  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     134        134      0 (0.00%)    134 (100.00%) 
---------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:53:21 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule (violation total = 2899)
Pin                          Slew           Max     Violation
---------------------------------------------------------------
g680631/A                     483           350           133
  --> Other violations on net         2128
g680630/A                     483           350           133
  --> Other violations on net         2128
g680629/A                     483           350           133
  --> Other violations on net         2128
g680628/A                     483           350           133
  --> Other violations on net         2128
g680627/A                     483           350           133
  --> Other violations on net         2128
g680626/A                     483           350           133
  --> Other violations on net         2128
g680625/A                     483           350           133
  --> Other violations on net         2128
g680624/A                     483           350           133
  --> Other violations on net         2128
g680623/A                     483           350           133
  --> Other violations on net         2128
g680622/A                     483           350           133
  --> Other violations on net         2128
g680621/A                     483           350           133
  --> Other violations on net         2128
g680620/A                     483           350           133
  --> Other violations on net         2128
g680617/A                     483           350           133
  --> Other violations on net         2128
g680611/A                     483           350           133
  --> Other violations on net         2128
g680607/A                     483           350           133
  --> Other violations on net         2128
g640847/B                     483           350           133
  --> Other violations on net         2128
g641006/Y                     483           350           133
  --> Other violations on net         2128
g680600/A                     430           350            80
  --> Other violations on net         558
g680595/A                     430           350            80
  --> Other violations on net         558
g680592/A                     430           350            80
  --> Other violations on net         558
g641416/A                     430           350            80
  --> Other violations on net         558
g640613/A                     430           350            80
  --> Other violations on net         558
g640886/C                     430           350            80
  --> Other violations on net         558
drc_bufs647168/A              430           350            80
  --> Other violations on net         558
g641476/Y                     430           350            80
  --> Other violations on net         558


Max_capacitance design rule: no violations.


Max_fanout design rule (violation total = 7.000)
Pin                        Fanout           Max     Violation
---------------------------------------------------------------
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000
drc_bufs647821/Y           23.000        16.000         7.000




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:53:21 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others           61243.56     100.00 
-------------------------------------
total            61243.56     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 10 2024  05:53:21 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out       4608.6   0.0          0 
in2reg       6723.6   0.0          0 
reg2out      6828.3   0.0          0 
reg2reg      7950.1   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             24103 
Physical Instance count             0 
Sequential Instance Count         134 
Combinational Instance Count    23969 
Hierarchical Instance Count         0 

Area
----
Cell Area                          61243.560
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    61243.560
Net Area                           31724.165
Total Area (Cell+Physical+Net)     92967.725

Max Fanout                         134 (clk)
Min Fanout                         0 (n_16)
Average Fanout                     4.6
Terms to net ratio                 5.5231
Terms to instance ratio            3.7772
Runtime                            1571.219349 seconds
Elapsed Runtime                    1642 seconds
Genus peak memory usage            6882.77 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_fm.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL)_worst_timing.rpt
@file(genus_fm.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 10/08/2024 17:53
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.db' for 'proj_fm' (command execution time mm:ss cpu = 00:03, real = 00:04).
@file(genus_fm.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_fm' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm...
%# Begin write_design (08/10 17:53:28, mem=5383.00M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:03).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_fm' (command execution time mm:ss cpu = 00:07, real = 00:15).
.
%# End write_design (08/10 17:53:43, total cpu=08:00:07, real=08:00:15, peak res=2494.90M, current mem=5383.00M)
@file(genus_fm.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_fm.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_fm.tcl
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 
@genus:root: 2> 

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 22045s, ST: 1706s, FG: 1222s, CPU: 5.4%}, MEM {curr: 5.3G, peak: 6.7G, phys curr: 2.2G, phys peak: 2.4G}, SYS {load: 0.3, cpu: 2, total: 7.5G, free: 4.5G}

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 22046s, ST: 1706s, FG: 1222s, CPU: 5.4%}, MEM {curr: 5.3G, peak: 6.7G, phys curr: 2.2G, phys peak: 2.4G}, SYS {load: 0.3, cpu: 2, total: 7.5G, free: 4.5G}

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 22047s, ST: 1706s, FG: 1222s, CPU: 5.7%}, MEM {curr: 5.3G, peak: 6.7G, phys curr: 2.2G, phys peak: 2.4G}, SYS {load: 0.3, cpu: 2, total: 7.5G, free: 4.5G}

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 22048s, ST: 1706s, FG: 1222s, CPU: 5.7%}, MEM {curr: 5.3G, peak: 6.7G, phys curr: 2.2G, phys peak: 2.4G}, SYS {load: 0.3, cpu: 2, total: 7.5G, free: 4.5G}

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 22049s, ST: 1706s, FG: 1222s, CPU: 5.7%}, MEM {curr: 5.3G, peak: 6.7G, phys curr: 2.2G, phys peak: 2.4G}, SYS {load: 0.3, cpu: 2, total: 7.5G, free: 4.5G}

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 22050s, ST: 1706s, FG: 1222s, CPU: 5.7%}, MEM {curr: 5.3G, peak: 6.7G, phys curr: 2.2G, phys peak: 2.4G}, SYS {load: 0.3, cpu: 2, total: 7.5G, free: 4.5G}
Abnormal exit.
