#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Sun May  5 22:07:11 2024
# Process ID: 28376
# Current directory: C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20224 C:\Users\USER\Documents\vivado\Improved Nanoprocessor\ProgramCounter\ProgramCounter.xpr
# Log file: C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/vivado.log
# Journal file: C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/ProgramCounter.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/USER/Documents/vivado/Basic Nanoprocessor/ProgramCounter' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Softwares/xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ProgramCounter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_ProgramCounter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/ProgramCounter.srcs/sim_1/new/TB_ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_ProgramCounter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f28e915180cc4d49abfca8c800f36228 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ProgramCounter_behav xil_defaultlib.TB_ProgramCounter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 3 elements ; formal i expects 4 [C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/ProgramCounter.srcs/sim_1/new/TB_ProgramCounter.vhd:57]
ERROR: [VRFC 10-665] expression has 3 elements ; formal y expects 4 [C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/ProgramCounter.srcs/sim_1/new/TB_ProgramCounter.vhd:58]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_programcounter in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_ProgramCounter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TB_ProgramCounter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/ProgramCounter.srcs/sim_1/new/TB_ProgramCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_ProgramCounter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f28e915180cc4d49abfca8c800f36228 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_ProgramCounter_behav xil_defaultlib.TB_ProgramCounter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_programcounter
Built simulation snapshot TB_ProgramCounter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Documents/vivado/Improved Nanoprocessor/ProgramCounter/ProgramCounter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_ProgramCounter_behav -key {Behavioral:sim_1:Functional:TB_ProgramCounter} -tclbatch {TB_ProgramCounter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TB_ProgramCounter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_ProgramCounter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 894.641 ; gain = 10.578
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  5 22:11:57 2024...
