arch                                                          	circuit             	script_params                            	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision          	vpr_status	hostname                           	rundir                                                                                                                                                                                                                            	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml          	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	15.13                	     	0.09           	16648       	2        	0.11          	-1          	-1          	34276      	-1      	-1         	29     	311   	15          	0       	v8.0.0-1528-g14c533d8a	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run011/timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network          	79784      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.49     	8249                 	2.58      	4.06259       	-3369.31            	-4.06259            	36            	15756            	24                                    	4.25198e+07           	9.78293e+06          	1.97160e+06                      	2514.80                             	6.68                     	13922                      	13                               	3020                       	3485                              	5189471                    	2201992                  	4.67022            	-4352.21 	-4.67022 	-427.319	-1.41685	2.42825e+06                 	3097.26                        	1.73                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	23.14                	     	0.14           	16508       	2        	0.08          	-1          	-1          	34192      	-1      	-1         	29     	311   	15          	0       	v8.0.0-1528-g14c533d8a	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run011/timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network	79760      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.50     	8216                 	3.49      	3.87435       	-3448.99            	-3.87435            	36            	15727            	32                                    	4.25198e+07           	9.78293e+06          	2.00618e+06                      	2558.90                             	13.71                    	14022                      	17                               	3594                       	4125                              	3600022                    	1029957                  	4.1019             	-4147.63 	-4.1019  	-244.132	-1.51295	2.47848e+06                 	3161.33                        	1.64                	15             	950            
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml     	verilog/mkPktMerge.v	common_--clock_modeling_dedicated_network	16.65                	     	0.09           	16512       	2        	0.12          	-1          	-1          	34160      	-1      	-1         	29     	311   	15          	0       	v8.0.0-1528-g14c533d8a	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_dedicated_clock/run011/timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_dedicated_network     	79808      	311               	156                	1019               	1160                 	1                 	965                 	511                   	28          	28           	784              	memory                   	auto       	0.58     	8117                 	3.76      	3.8524        	-3651.42            	-3.8524             	40            	16572            	24                                    	4.25198e+07           	9.78293e+06          	2.15085e+06                      	2743.43                             	6.40                     	15387                      	15                               	3044                       	3448                              	5515943                    	2592591                  	5.30904            	-4329.24 	-5.30904 	-1561.9 	-3.23864	2.68809e+06                 	3428.68                        	2.05                	15             	950            
