

================================================================
== Vivado HLS Report for 'operator_int_div10'
================================================================
* Date:           Fri Aug 31 16:40:43 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_int_div
* Solution:       div10
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.143|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   32|   32|   32|   32|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_82  |lut_div5_chunk  |    1|    1|    1|    1|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|      14|      39|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     177|
|Register         |        -|      -|      85|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      99|     216|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------+---------+-------+----+----+
    |         Instance         |     Module     | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------+----------------+---------+-------+----+----+
    |grp_lut_div5_chunk_fu_82  |lut_div5_chunk  |        0|      0|  14|  39|
    +--------------------------+----------------+---------+-------+----+----+
    |Total                     |                |        0|      0|  14|  39|
    +--------------------------+----------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  109|         23|    1|         23|
    |grp_lut_div5_chunk_fu_82_d_V     |   53|         12|    3|         36|
    |grp_lut_div5_chunk_fu_82_r_in_V  |   15|          3|    3|          9|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  177|         38|    7|         68|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  22|   0|   22|          0|
    |d_chunk_V_10_reg_301                   |   3|   0|    3|          0|
    |d_chunk_V_1_reg_256                    |   3|   0|    3|          0|
    |d_chunk_V_2_reg_261                    |   3|   0|    3|          0|
    |d_chunk_V_3_reg_266                    |   3|   0|    3|          0|
    |d_chunk_V_4_reg_271                    |   3|   0|    3|          0|
    |d_chunk_V_5_reg_276                    |   3|   0|    3|          0|
    |d_chunk_V_6_reg_281                    |   3|   0|    3|          0|
    |d_chunk_V_7_reg_286                    |   3|   0|    3|          0|
    |d_chunk_V_8_reg_291                    |   3|   0|    3|          0|
    |d_chunk_V_9_reg_296                    |   3|   0|    3|          0|
    |d_chunk_V_reg_251                      |   1|   0|    3|          2|
    |grp_lut_div5_chunk_fu_82_ap_start_reg  |   1|   0|    1|          0|
    |q_chunk_V_1_reg_316                    |   3|   0|    3|          0|
    |q_chunk_V_2_reg_321                    |   3|   0|    3|          0|
    |q_chunk_V_3_reg_326                    |   3|   0|    3|          0|
    |q_chunk_V_4_reg_331                    |   3|   0|    3|          0|
    |q_chunk_V_5_reg_336                    |   3|   0|    3|          0|
    |q_chunk_V_6_reg_341                    |   3|   0|    3|          0|
    |q_chunk_V_7_reg_346                    |   3|   0|    3|          0|
    |q_chunk_V_8_reg_351                    |   3|   0|    3|          0|
    |q_chunk_V_reg_311                      |   3|   0|    3|          0|
    |reg_109                                |   3|   0|    3|          0|
    |tmp_2_reg_306                          |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  85|   0|   87|          2|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_int_div10 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_int_div10 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_int_div10 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_int_div10 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_int_div10 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_int_div10 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_int_div10 | return value |
|in_r       |  in |   32|   ap_none  |        in_r        |    scalar    |
+-----------+-----+-----+------------+--------------------+--------------+

